MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
L2 Cache: replacing line at idx:0 way:0 due to conflicting address:0
IF: Memory stall during fetch at PC 0x0

CYCLE 0
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 58 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 1
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 57 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 2
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 56 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 3
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 55 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 4
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 54 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 5
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 53 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 6
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 52 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 7
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 51 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 8
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 50 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 9
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 49 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 10
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 48 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 11
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 47 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 12
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 46 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 13
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 45 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 14
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 44 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 15
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 43 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 16
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 42 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 17
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 41 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 18
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 40 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 19
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 39 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 20
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 38 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 21
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 37 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 22
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 36 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 23
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 35 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 24
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 34 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 25
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 33 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 26
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 32 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 27
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 31 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 28
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 30 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 29
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 29 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 30
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 28 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 31
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 27 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 32
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 26 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 33
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 25 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 34
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 24 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 35
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 23 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 36
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 22 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 37
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 21 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 38
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 20 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 39
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 19 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 40
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 18 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 41
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 17 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 42
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 16 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 43
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 15 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 44
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 14 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 45
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 13 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 46
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 12 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 47
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L2 Cache (read miss) at address 0: 11 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 48
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 11 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 10 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 49
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 10 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 9 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 50
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 9 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 8 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 51
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 8 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 7 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 52
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 7 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 6 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 53
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 6 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 5 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 54
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 5 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 4 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 55
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 4 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 3 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 56
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 3 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 2 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 57
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 2 cycles remaining to be serviced
L2 Cache (read miss) at address 0: 1 cycles remaining to be serviced
MEM[0]: 200101f4
MEM[1]: 1020
MEM[2]: 30230001
MEM[3]: 10600002
MEM[4]: 0
MEM[5]: 20420001
MEM[6]: 2021ffff
MEM[7]: 1420fffa
IF: Memory stall during fetch at PC 0x0

CYCLE 58
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read miss) at address 0: 1 cycles remaining to be serviced
L2 Cache (read hit): 536936948<-[0]
L1 Cache: replacing line at idx:0 way:0 due to conflicting address:0
IF: Memory stall during fetch at PC 0x0

CYCLE 59
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
L1 Cache (read hit): 536936948<-[0]
IF: Fetched instruction 0x200101f4 from PC 0x0

CYCLE 60
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 4128<-[4]
IF: Fetched instruction 0x1020 from PC 0x4

CYCLE 61
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 62
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 63
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 500 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 64
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[2]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 65
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 66
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 67
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 68
R[0]: 0
R[1]: 500
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 499 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 69
R[0]: 0
R[1]: 499
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 70
R[0]: 0
R[1]: 499
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 71
R[0]: 0
R[1]: 499
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 72
R[0]: 0
R[1]: 499
R[2]: 0
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 73
R[0]: 0
R[1]: 499
R[2]: 0
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 74
R[0]: 0
R[1]: 499
R[2]: 0
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 498 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 75
R[0]: 0
R[1]: 498
R[2]: 0
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 76
R[0]: 0
R[1]: 498
R[2]: 0
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 77
R[0]: 0
R[1]: 498
R[2]: 0
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 78
R[0]: 0
R[1]: 498
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 79
R[0]: 0
R[1]: 498
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 80
R[0]: 0
R[1]: 498
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 81
R[0]: 0
R[1]: 498
R[2]: 1
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 497 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 82
R[0]: 0
R[1]: 497
R[2]: 1
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 83
R[0]: 0
R[1]: 497
R[2]: 1
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 84
R[0]: 0
R[1]: 497
R[2]: 1
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 85
R[0]: 0
R[1]: 497
R[2]: 1
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 86
R[0]: 0
R[1]: 497
R[2]: 1
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 87
R[0]: 0
R[1]: 497
R[2]: 1
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 496 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 88
R[0]: 0
R[1]: 496
R[2]: 1
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 89
R[0]: 0
R[1]: 496
R[2]: 1
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 90
R[0]: 0
R[1]: 496
R[2]: 1
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 91
R[0]: 0
R[1]: 496
R[2]: 1
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 92
R[0]: 0
R[1]: 496
R[2]: 1
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 93
R[0]: 0
R[1]: 496
R[2]: 1
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 2 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 94
R[0]: 0
R[1]: 496
R[2]: 2
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 495 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 95
R[0]: 0
R[1]: 495
R[2]: 2
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 96
R[0]: 0
R[1]: 495
R[2]: 2
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 97
R[0]: 0
R[1]: 495
R[2]: 2
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 98
R[0]: 0
R[1]: 495
R[2]: 2
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 99
R[0]: 0
R[1]: 495
R[2]: 2
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 100
R[0]: 0
R[1]: 495
R[2]: 2
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 494 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 101
R[0]: 0
R[1]: 494
R[2]: 2
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 102
R[0]: 0
R[1]: 494
R[2]: 2
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 103
R[0]: 0
R[1]: 494
R[2]: 2
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 104
R[0]: 0
R[1]: 494
R[2]: 2
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 105
R[0]: 0
R[1]: 494
R[2]: 2
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 106
R[0]: 0
R[1]: 494
R[2]: 2
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 3 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 107
R[0]: 0
R[1]: 494
R[2]: 3
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 493 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 108
R[0]: 0
R[1]: 493
R[2]: 3
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 109
R[0]: 0
R[1]: 493
R[2]: 3
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 110
R[0]: 0
R[1]: 493
R[2]: 3
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 111
R[0]: 0
R[1]: 493
R[2]: 3
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 112
R[0]: 0
R[1]: 493
R[2]: 3
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 113
R[0]: 0
R[1]: 493
R[2]: 3
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 492 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 114
R[0]: 0
R[1]: 492
R[2]: 3
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 115
R[0]: 0
R[1]: 492
R[2]: 3
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 116
R[0]: 0
R[1]: 492
R[2]: 3
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 117
R[0]: 0
R[1]: 492
R[2]: 3
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 118
R[0]: 0
R[1]: 492
R[2]: 3
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 119
R[0]: 0
R[1]: 492
R[2]: 3
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 4 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 120
R[0]: 0
R[1]: 492
R[2]: 4
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 491 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 121
R[0]: 0
R[1]: 491
R[2]: 4
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 122
R[0]: 0
R[1]: 491
R[2]: 4
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 123
R[0]: 0
R[1]: 491
R[2]: 4
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 124
R[0]: 0
R[1]: 491
R[2]: 4
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 125
R[0]: 0
R[1]: 491
R[2]: 4
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 126
R[0]: 0
R[1]: 491
R[2]: 4
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 490 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 127
R[0]: 0
R[1]: 490
R[2]: 4
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 128
R[0]: 0
R[1]: 490
R[2]: 4
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 129
R[0]: 0
R[1]: 490
R[2]: 4
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 130
R[0]: 0
R[1]: 490
R[2]: 4
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 131
R[0]: 0
R[1]: 490
R[2]: 4
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 132
R[0]: 0
R[1]: 490
R[2]: 4
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 5 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 133
R[0]: 0
R[1]: 490
R[2]: 5
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 489 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 134
R[0]: 0
R[1]: 489
R[2]: 5
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 135
R[0]: 0
R[1]: 489
R[2]: 5
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 136
R[0]: 0
R[1]: 489
R[2]: 5
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 137
R[0]: 0
R[1]: 489
R[2]: 5
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 138
R[0]: 0
R[1]: 489
R[2]: 5
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 139
R[0]: 0
R[1]: 489
R[2]: 5
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 488 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 140
R[0]: 0
R[1]: 488
R[2]: 5
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 141
R[0]: 0
R[1]: 488
R[2]: 5
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 142
R[0]: 0
R[1]: 488
R[2]: 5
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 143
R[0]: 0
R[1]: 488
R[2]: 5
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 144
R[0]: 0
R[1]: 488
R[2]: 5
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 145
R[0]: 0
R[1]: 488
R[2]: 5
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 6 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 146
R[0]: 0
R[1]: 488
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 487 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 147
R[0]: 0
R[1]: 487
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 148
R[0]: 0
R[1]: 487
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 149
R[0]: 0
R[1]: 487
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 150
R[0]: 0
R[1]: 487
R[2]: 6
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 151
R[0]: 0
R[1]: 487
R[2]: 6
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 152
R[0]: 0
R[1]: 487
R[2]: 6
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 486 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 153
R[0]: 0
R[1]: 486
R[2]: 6
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 154
R[0]: 0
R[1]: 486
R[2]: 6
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 155
R[0]: 0
R[1]: 486
R[2]: 6
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 156
R[0]: 0
R[1]: 486
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 157
R[0]: 0
R[1]: 486
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 158
R[0]: 0
R[1]: 486
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 7 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 159
R[0]: 0
R[1]: 486
R[2]: 7
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 485 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 160
R[0]: 0
R[1]: 485
R[2]: 7
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 161
R[0]: 0
R[1]: 485
R[2]: 7
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 162
R[0]: 0
R[1]: 485
R[2]: 7
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 163
R[0]: 0
R[1]: 485
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 164
R[0]: 0
R[1]: 485
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 165
R[0]: 0
R[1]: 485
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 484 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 166
R[0]: 0
R[1]: 484
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 167
R[0]: 0
R[1]: 484
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 168
R[0]: 0
R[1]: 484
R[2]: 7
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 169
R[0]: 0
R[1]: 484
R[2]: 7
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 170
R[0]: 0
R[1]: 484
R[2]: 7
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 171
R[0]: 0
R[1]: 484
R[2]: 7
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 8 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 172
R[0]: 0
R[1]: 484
R[2]: 8
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 483 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 173
R[0]: 0
R[1]: 483
R[2]: 8
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 174
R[0]: 0
R[1]: 483
R[2]: 8
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 175
R[0]: 0
R[1]: 483
R[2]: 8
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 176
R[0]: 0
R[1]: 483
R[2]: 8
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 177
R[0]: 0
R[1]: 483
R[2]: 8
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 178
R[0]: 0
R[1]: 483
R[2]: 8
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 482 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 179
R[0]: 0
R[1]: 482
R[2]: 8
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 180
R[0]: 0
R[1]: 482
R[2]: 8
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 181
R[0]: 0
R[1]: 482
R[2]: 8
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 182
R[0]: 0
R[1]: 482
R[2]: 8
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 183
R[0]: 0
R[1]: 482
R[2]: 8
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 184
R[0]: 0
R[1]: 482
R[2]: 8
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 9 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 185
R[0]: 0
R[1]: 482
R[2]: 9
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 481 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 186
R[0]: 0
R[1]: 481
R[2]: 9
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 187
R[0]: 0
R[1]: 481
R[2]: 9
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 188
R[0]: 0
R[1]: 481
R[2]: 9
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 189
R[0]: 0
R[1]: 481
R[2]: 9
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 190
R[0]: 0
R[1]: 481
R[2]: 9
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 191
R[0]: 0
R[1]: 481
R[2]: 9
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 480 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 192
R[0]: 0
R[1]: 480
R[2]: 9
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 193
R[0]: 0
R[1]: 480
R[2]: 9
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 194
R[0]: 0
R[1]: 480
R[2]: 9
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 195
R[0]: 0
R[1]: 480
R[2]: 9
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 196
R[0]: 0
R[1]: 480
R[2]: 9
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 197
R[0]: 0
R[1]: 480
R[2]: 9
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 10 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 198
R[0]: 0
R[1]: 480
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 479 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 199
R[0]: 0
R[1]: 479
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 200
R[0]: 0
R[1]: 479
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 201
R[0]: 0
R[1]: 479
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 202
R[0]: 0
R[1]: 479
R[2]: 10
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 203
R[0]: 0
R[1]: 479
R[2]: 10
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 204
R[0]: 0
R[1]: 479
R[2]: 10
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 478 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 205
R[0]: 0
R[1]: 478
R[2]: 10
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 206
R[0]: 0
R[1]: 478
R[2]: 10
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 207
R[0]: 0
R[1]: 478
R[2]: 10
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 208
R[0]: 0
R[1]: 478
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 209
R[0]: 0
R[1]: 478
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 210
R[0]: 0
R[1]: 478
R[2]: 10
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 11 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 211
R[0]: 0
R[1]: 478
R[2]: 11
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 477 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 212
R[0]: 0
R[1]: 477
R[2]: 11
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 213
R[0]: 0
R[1]: 477
R[2]: 11
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 214
R[0]: 0
R[1]: 477
R[2]: 11
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 215
R[0]: 0
R[1]: 477
R[2]: 11
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 216
R[0]: 0
R[1]: 477
R[2]: 11
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 217
R[0]: 0
R[1]: 477
R[2]: 11
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 476 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 218
R[0]: 0
R[1]: 476
R[2]: 11
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 219
R[0]: 0
R[1]: 476
R[2]: 11
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 220
R[0]: 0
R[1]: 476
R[2]: 11
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 221
R[0]: 0
R[1]: 476
R[2]: 11
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 222
R[0]: 0
R[1]: 476
R[2]: 11
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 223
R[0]: 0
R[1]: 476
R[2]: 11
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 12 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 224
R[0]: 0
R[1]: 476
R[2]: 12
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 475 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 225
R[0]: 0
R[1]: 475
R[2]: 12
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 226
R[0]: 0
R[1]: 475
R[2]: 12
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 227
R[0]: 0
R[1]: 475
R[2]: 12
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 228
R[0]: 0
R[1]: 475
R[2]: 12
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 229
R[0]: 0
R[1]: 475
R[2]: 12
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 230
R[0]: 0
R[1]: 475
R[2]: 12
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 474 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 231
R[0]: 0
R[1]: 474
R[2]: 12
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 232
R[0]: 0
R[1]: 474
R[2]: 12
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 233
R[0]: 0
R[1]: 474
R[2]: 12
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 234
R[0]: 0
R[1]: 474
R[2]: 12
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 235
R[0]: 0
R[1]: 474
R[2]: 12
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 236
R[0]: 0
R[1]: 474
R[2]: 12
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 13 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 237
R[0]: 0
R[1]: 474
R[2]: 13
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 473 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 238
R[0]: 0
R[1]: 473
R[2]: 13
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 239
R[0]: 0
R[1]: 473
R[2]: 13
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 240
R[0]: 0
R[1]: 473
R[2]: 13
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 241
R[0]: 0
R[1]: 473
R[2]: 13
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 242
R[0]: 0
R[1]: 473
R[2]: 13
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 243
R[0]: 0
R[1]: 473
R[2]: 13
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 472 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 244
R[0]: 0
R[1]: 472
R[2]: 13
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 245
R[0]: 0
R[1]: 472
R[2]: 13
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 246
R[0]: 0
R[1]: 472
R[2]: 13
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 247
R[0]: 0
R[1]: 472
R[2]: 13
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 248
R[0]: 0
R[1]: 472
R[2]: 13
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 249
R[0]: 0
R[1]: 472
R[2]: 13
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 14 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 250
R[0]: 0
R[1]: 472
R[2]: 14
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 471 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 251
R[0]: 0
R[1]: 471
R[2]: 14
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 252
R[0]: 0
R[1]: 471
R[2]: 14
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 253
R[0]: 0
R[1]: 471
R[2]: 14
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 254
R[0]: 0
R[1]: 471
R[2]: 14
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 255
R[0]: 0
R[1]: 471
R[2]: 14
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 256
R[0]: 0
R[1]: 471
R[2]: 14
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 470 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 257
R[0]: 0
R[1]: 470
R[2]: 14
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 258
R[0]: 0
R[1]: 470
R[2]: 14
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 259
R[0]: 0
R[1]: 470
R[2]: 14
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 260
R[0]: 0
R[1]: 470
R[2]: 14
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 261
R[0]: 0
R[1]: 470
R[2]: 14
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 262
R[0]: 0
R[1]: 470
R[2]: 14
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 15 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 263
R[0]: 0
R[1]: 470
R[2]: 15
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 469 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 264
R[0]: 0
R[1]: 469
R[2]: 15
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 265
R[0]: 0
R[1]: 469
R[2]: 15
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 266
R[0]: 0
R[1]: 469
R[2]: 15
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 267
R[0]: 0
R[1]: 469
R[2]: 15
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 268
R[0]: 0
R[1]: 469
R[2]: 15
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 269
R[0]: 0
R[1]: 469
R[2]: 15
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 468 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 270
R[0]: 0
R[1]: 468
R[2]: 15
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 271
R[0]: 0
R[1]: 468
R[2]: 15
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 272
R[0]: 0
R[1]: 468
R[2]: 15
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 273
R[0]: 0
R[1]: 468
R[2]: 15
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 274
R[0]: 0
R[1]: 468
R[2]: 15
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 275
R[0]: 0
R[1]: 468
R[2]: 15
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 16 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 276
R[0]: 0
R[1]: 468
R[2]: 16
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 467 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 277
R[0]: 0
R[1]: 467
R[2]: 16
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 278
R[0]: 0
R[1]: 467
R[2]: 16
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 279
R[0]: 0
R[1]: 467
R[2]: 16
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 280
R[0]: 0
R[1]: 467
R[2]: 16
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 281
R[0]: 0
R[1]: 467
R[2]: 16
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 282
R[0]: 0
R[1]: 467
R[2]: 16
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 466 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 283
R[0]: 0
R[1]: 466
R[2]: 16
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 284
R[0]: 0
R[1]: 466
R[2]: 16
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 285
R[0]: 0
R[1]: 466
R[2]: 16
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 286
R[0]: 0
R[1]: 466
R[2]: 16
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 287
R[0]: 0
R[1]: 466
R[2]: 16
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 288
R[0]: 0
R[1]: 466
R[2]: 16
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 17 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 289
R[0]: 0
R[1]: 466
R[2]: 17
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 465 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 290
R[0]: 0
R[1]: 465
R[2]: 17
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 291
R[0]: 0
R[1]: 465
R[2]: 17
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 292
R[0]: 0
R[1]: 465
R[2]: 17
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 293
R[0]: 0
R[1]: 465
R[2]: 17
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 294
R[0]: 0
R[1]: 465
R[2]: 17
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 295
R[0]: 0
R[1]: 465
R[2]: 17
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 464 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 296
R[0]: 0
R[1]: 464
R[2]: 17
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 297
R[0]: 0
R[1]: 464
R[2]: 17
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 298
R[0]: 0
R[1]: 464
R[2]: 17
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 299
R[0]: 0
R[1]: 464
R[2]: 17
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 300
R[0]: 0
R[1]: 464
R[2]: 17
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 301
R[0]: 0
R[1]: 464
R[2]: 17
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 18 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 302
R[0]: 0
R[1]: 464
R[2]: 18
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 463 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 303
R[0]: 0
R[1]: 463
R[2]: 18
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 304
R[0]: 0
R[1]: 463
R[2]: 18
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 305
R[0]: 0
R[1]: 463
R[2]: 18
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 306
R[0]: 0
R[1]: 463
R[2]: 18
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 307
R[0]: 0
R[1]: 463
R[2]: 18
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 308
R[0]: 0
R[1]: 463
R[2]: 18
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 462 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 309
R[0]: 0
R[1]: 462
R[2]: 18
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 310
R[0]: 0
R[1]: 462
R[2]: 18
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 311
R[0]: 0
R[1]: 462
R[2]: 18
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 312
R[0]: 0
R[1]: 462
R[2]: 18
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 313
R[0]: 0
R[1]: 462
R[2]: 18
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 314
R[0]: 0
R[1]: 462
R[2]: 18
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 19 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 315
R[0]: 0
R[1]: 462
R[2]: 19
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 461 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 316
R[0]: 0
R[1]: 461
R[2]: 19
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 317
R[0]: 0
R[1]: 461
R[2]: 19
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 318
R[0]: 0
R[1]: 461
R[2]: 19
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 319
R[0]: 0
R[1]: 461
R[2]: 19
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 320
R[0]: 0
R[1]: 461
R[2]: 19
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 321
R[0]: 0
R[1]: 461
R[2]: 19
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 460 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 322
R[0]: 0
R[1]: 460
R[2]: 19
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 323
R[0]: 0
R[1]: 460
R[2]: 19
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 324
R[0]: 0
R[1]: 460
R[2]: 19
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 325
R[0]: 0
R[1]: 460
R[2]: 19
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 326
R[0]: 0
R[1]: 460
R[2]: 19
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 327
R[0]: 0
R[1]: 460
R[2]: 19
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 20 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 328
R[0]: 0
R[1]: 460
R[2]: 20
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 459 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 329
R[0]: 0
R[1]: 459
R[2]: 20
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 330
R[0]: 0
R[1]: 459
R[2]: 20
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 331
R[0]: 0
R[1]: 459
R[2]: 20
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 332
R[0]: 0
R[1]: 459
R[2]: 20
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 333
R[0]: 0
R[1]: 459
R[2]: 20
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 334
R[0]: 0
R[1]: 459
R[2]: 20
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 458 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 335
R[0]: 0
R[1]: 458
R[2]: 20
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 336
R[0]: 0
R[1]: 458
R[2]: 20
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 337
R[0]: 0
R[1]: 458
R[2]: 20
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 338
R[0]: 0
R[1]: 458
R[2]: 20
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 339
R[0]: 0
R[1]: 458
R[2]: 20
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 340
R[0]: 0
R[1]: 458
R[2]: 20
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 21 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 341
R[0]: 0
R[1]: 458
R[2]: 21
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 457 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 342
R[0]: 0
R[1]: 457
R[2]: 21
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 343
R[0]: 0
R[1]: 457
R[2]: 21
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 344
R[0]: 0
R[1]: 457
R[2]: 21
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 345
R[0]: 0
R[1]: 457
R[2]: 21
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 346
R[0]: 0
R[1]: 457
R[2]: 21
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 347
R[0]: 0
R[1]: 457
R[2]: 21
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 456 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 348
R[0]: 0
R[1]: 456
R[2]: 21
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 349
R[0]: 0
R[1]: 456
R[2]: 21
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 350
R[0]: 0
R[1]: 456
R[2]: 21
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 351
R[0]: 0
R[1]: 456
R[2]: 21
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 352
R[0]: 0
R[1]: 456
R[2]: 21
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 353
R[0]: 0
R[1]: 456
R[2]: 21
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 22 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 354
R[0]: 0
R[1]: 456
R[2]: 22
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 455 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 355
R[0]: 0
R[1]: 455
R[2]: 22
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 356
R[0]: 0
R[1]: 455
R[2]: 22
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 357
R[0]: 0
R[1]: 455
R[2]: 22
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 358
R[0]: 0
R[1]: 455
R[2]: 22
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 359
R[0]: 0
R[1]: 455
R[2]: 22
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 360
R[0]: 0
R[1]: 455
R[2]: 22
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 454 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 361
R[0]: 0
R[1]: 454
R[2]: 22
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 362
R[0]: 0
R[1]: 454
R[2]: 22
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 363
R[0]: 0
R[1]: 454
R[2]: 22
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 364
R[0]: 0
R[1]: 454
R[2]: 22
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 365
R[0]: 0
R[1]: 454
R[2]: 22
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 366
R[0]: 0
R[1]: 454
R[2]: 22
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 23 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 367
R[0]: 0
R[1]: 454
R[2]: 23
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 453 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 368
R[0]: 0
R[1]: 453
R[2]: 23
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 369
R[0]: 0
R[1]: 453
R[2]: 23
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 370
R[0]: 0
R[1]: 453
R[2]: 23
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 371
R[0]: 0
R[1]: 453
R[2]: 23
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 372
R[0]: 0
R[1]: 453
R[2]: 23
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 373
R[0]: 0
R[1]: 453
R[2]: 23
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 452 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 374
R[0]: 0
R[1]: 452
R[2]: 23
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 375
R[0]: 0
R[1]: 452
R[2]: 23
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 376
R[0]: 0
R[1]: 452
R[2]: 23
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 377
R[0]: 0
R[1]: 452
R[2]: 23
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 378
R[0]: 0
R[1]: 452
R[2]: 23
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 379
R[0]: 0
R[1]: 452
R[2]: 23
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 24 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 380
R[0]: 0
R[1]: 452
R[2]: 24
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 451 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 381
R[0]: 0
R[1]: 451
R[2]: 24
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 382
R[0]: 0
R[1]: 451
R[2]: 24
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 383
R[0]: 0
R[1]: 451
R[2]: 24
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 384
R[0]: 0
R[1]: 451
R[2]: 24
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 385
R[0]: 0
R[1]: 451
R[2]: 24
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 386
R[0]: 0
R[1]: 451
R[2]: 24
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 450 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 387
R[0]: 0
R[1]: 450
R[2]: 24
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 388
R[0]: 0
R[1]: 450
R[2]: 24
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 389
R[0]: 0
R[1]: 450
R[2]: 24
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 390
R[0]: 0
R[1]: 450
R[2]: 24
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 391
R[0]: 0
R[1]: 450
R[2]: 24
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 392
R[0]: 0
R[1]: 450
R[2]: 24
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 25 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 393
R[0]: 0
R[1]: 450
R[2]: 25
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 449 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 394
R[0]: 0
R[1]: 449
R[2]: 25
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 395
R[0]: 0
R[1]: 449
R[2]: 25
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 396
R[0]: 0
R[1]: 449
R[2]: 25
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 397
R[0]: 0
R[1]: 449
R[2]: 25
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 398
R[0]: 0
R[1]: 449
R[2]: 25
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 399
R[0]: 0
R[1]: 449
R[2]: 25
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 448 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 400
R[0]: 0
R[1]: 448
R[2]: 25
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 401
R[0]: 0
R[1]: 448
R[2]: 25
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 402
R[0]: 0
R[1]: 448
R[2]: 25
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 403
R[0]: 0
R[1]: 448
R[2]: 25
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 404
R[0]: 0
R[1]: 448
R[2]: 25
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 405
R[0]: 0
R[1]: 448
R[2]: 25
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 26 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 406
R[0]: 0
R[1]: 448
R[2]: 26
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 447 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 407
R[0]: 0
R[1]: 447
R[2]: 26
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 408
R[0]: 0
R[1]: 447
R[2]: 26
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 409
R[0]: 0
R[1]: 447
R[2]: 26
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 410
R[0]: 0
R[1]: 447
R[2]: 26
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 411
R[0]: 0
R[1]: 447
R[2]: 26
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 412
R[0]: 0
R[1]: 447
R[2]: 26
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 446 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 413
R[0]: 0
R[1]: 446
R[2]: 26
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 414
R[0]: 0
R[1]: 446
R[2]: 26
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 415
R[0]: 0
R[1]: 446
R[2]: 26
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 416
R[0]: 0
R[1]: 446
R[2]: 26
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 417
R[0]: 0
R[1]: 446
R[2]: 26
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 418
R[0]: 0
R[1]: 446
R[2]: 26
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 27 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 419
R[0]: 0
R[1]: 446
R[2]: 27
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 445 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 420
R[0]: 0
R[1]: 445
R[2]: 27
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 421
R[0]: 0
R[1]: 445
R[2]: 27
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 422
R[0]: 0
R[1]: 445
R[2]: 27
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 423
R[0]: 0
R[1]: 445
R[2]: 27
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 424
R[0]: 0
R[1]: 445
R[2]: 27
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 425
R[0]: 0
R[1]: 445
R[2]: 27
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 444 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 426
R[0]: 0
R[1]: 444
R[2]: 27
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 427
R[0]: 0
R[1]: 444
R[2]: 27
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 428
R[0]: 0
R[1]: 444
R[2]: 27
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 429
R[0]: 0
R[1]: 444
R[2]: 27
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 430
R[0]: 0
R[1]: 444
R[2]: 27
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 431
R[0]: 0
R[1]: 444
R[2]: 27
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 28 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 432
R[0]: 0
R[1]: 444
R[2]: 28
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 443 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 433
R[0]: 0
R[1]: 443
R[2]: 28
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 434
R[0]: 0
R[1]: 443
R[2]: 28
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 435
R[0]: 0
R[1]: 443
R[2]: 28
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 436
R[0]: 0
R[1]: 443
R[2]: 28
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 437
R[0]: 0
R[1]: 443
R[2]: 28
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 438
R[0]: 0
R[1]: 443
R[2]: 28
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 442 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 439
R[0]: 0
R[1]: 442
R[2]: 28
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 440
R[0]: 0
R[1]: 442
R[2]: 28
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 441
R[0]: 0
R[1]: 442
R[2]: 28
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 442
R[0]: 0
R[1]: 442
R[2]: 28
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 443
R[0]: 0
R[1]: 442
R[2]: 28
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 444
R[0]: 0
R[1]: 442
R[2]: 28
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 29 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 445
R[0]: 0
R[1]: 442
R[2]: 29
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 441 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 446
R[0]: 0
R[1]: 441
R[2]: 29
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 447
R[0]: 0
R[1]: 441
R[2]: 29
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 448
R[0]: 0
R[1]: 441
R[2]: 29
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 449
R[0]: 0
R[1]: 441
R[2]: 29
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 450
R[0]: 0
R[1]: 441
R[2]: 29
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 451
R[0]: 0
R[1]: 441
R[2]: 29
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 440 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 452
R[0]: 0
R[1]: 440
R[2]: 29
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 453
R[0]: 0
R[1]: 440
R[2]: 29
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 454
R[0]: 0
R[1]: 440
R[2]: 29
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 455
R[0]: 0
R[1]: 440
R[2]: 29
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 456
R[0]: 0
R[1]: 440
R[2]: 29
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 457
R[0]: 0
R[1]: 440
R[2]: 29
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 30 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 458
R[0]: 0
R[1]: 440
R[2]: 30
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 439 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 459
R[0]: 0
R[1]: 439
R[2]: 30
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 460
R[0]: 0
R[1]: 439
R[2]: 30
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 461
R[0]: 0
R[1]: 439
R[2]: 30
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 462
R[0]: 0
R[1]: 439
R[2]: 30
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 463
R[0]: 0
R[1]: 439
R[2]: 30
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 464
R[0]: 0
R[1]: 439
R[2]: 30
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 438 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 465
R[0]: 0
R[1]: 438
R[2]: 30
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 466
R[0]: 0
R[1]: 438
R[2]: 30
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 467
R[0]: 0
R[1]: 438
R[2]: 30
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 468
R[0]: 0
R[1]: 438
R[2]: 30
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 469
R[0]: 0
R[1]: 438
R[2]: 30
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 470
R[0]: 0
R[1]: 438
R[2]: 30
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 31 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 471
R[0]: 0
R[1]: 438
R[2]: 31
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 437 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 472
R[0]: 0
R[1]: 437
R[2]: 31
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 473
R[0]: 0
R[1]: 437
R[2]: 31
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 474
R[0]: 0
R[1]: 437
R[2]: 31
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 475
R[0]: 0
R[1]: 437
R[2]: 31
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 476
R[0]: 0
R[1]: 437
R[2]: 31
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 477
R[0]: 0
R[1]: 437
R[2]: 31
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 436 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 478
R[0]: 0
R[1]: 436
R[2]: 31
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 479
R[0]: 0
R[1]: 436
R[2]: 31
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 480
R[0]: 0
R[1]: 436
R[2]: 31
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 481
R[0]: 0
R[1]: 436
R[2]: 31
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 482
R[0]: 0
R[1]: 436
R[2]: 31
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 483
R[0]: 0
R[1]: 436
R[2]: 31
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 32 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 484
R[0]: 0
R[1]: 436
R[2]: 32
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 435 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 485
R[0]: 0
R[1]: 435
R[2]: 32
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 486
R[0]: 0
R[1]: 435
R[2]: 32
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 487
R[0]: 0
R[1]: 435
R[2]: 32
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 488
R[0]: 0
R[1]: 435
R[2]: 32
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 489
R[0]: 0
R[1]: 435
R[2]: 32
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 490
R[0]: 0
R[1]: 435
R[2]: 32
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 434 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 491
R[0]: 0
R[1]: 434
R[2]: 32
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 492
R[0]: 0
R[1]: 434
R[2]: 32
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 493
R[0]: 0
R[1]: 434
R[2]: 32
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 494
R[0]: 0
R[1]: 434
R[2]: 32
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 495
R[0]: 0
R[1]: 434
R[2]: 32
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 496
R[0]: 0
R[1]: 434
R[2]: 32
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 33 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 497
R[0]: 0
R[1]: 434
R[2]: 33
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 433 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 498
R[0]: 0
R[1]: 433
R[2]: 33
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 499
R[0]: 0
R[1]: 433
R[2]: 33
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 500
R[0]: 0
R[1]: 433
R[2]: 33
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 501
R[0]: 0
R[1]: 433
R[2]: 33
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 502
R[0]: 0
R[1]: 433
R[2]: 33
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 503
R[0]: 0
R[1]: 433
R[2]: 33
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 432 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 504
R[0]: 0
R[1]: 432
R[2]: 33
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 505
R[0]: 0
R[1]: 432
R[2]: 33
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 506
R[0]: 0
R[1]: 432
R[2]: 33
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 507
R[0]: 0
R[1]: 432
R[2]: 33
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 508
R[0]: 0
R[1]: 432
R[2]: 33
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 509
R[0]: 0
R[1]: 432
R[2]: 33
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 34 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 510
R[0]: 0
R[1]: 432
R[2]: 34
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 431 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 511
R[0]: 0
R[1]: 431
R[2]: 34
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 512
R[0]: 0
R[1]: 431
R[2]: 34
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 513
R[0]: 0
R[1]: 431
R[2]: 34
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 514
R[0]: 0
R[1]: 431
R[2]: 34
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 515
R[0]: 0
R[1]: 431
R[2]: 34
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 516
R[0]: 0
R[1]: 431
R[2]: 34
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 430 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 517
R[0]: 0
R[1]: 430
R[2]: 34
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 518
R[0]: 0
R[1]: 430
R[2]: 34
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 519
R[0]: 0
R[1]: 430
R[2]: 34
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 520
R[0]: 0
R[1]: 430
R[2]: 34
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 521
R[0]: 0
R[1]: 430
R[2]: 34
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 522
R[0]: 0
R[1]: 430
R[2]: 34
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 35 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 523
R[0]: 0
R[1]: 430
R[2]: 35
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 429 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 524
R[0]: 0
R[1]: 429
R[2]: 35
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 525
R[0]: 0
R[1]: 429
R[2]: 35
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 526
R[0]: 0
R[1]: 429
R[2]: 35
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 527
R[0]: 0
R[1]: 429
R[2]: 35
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 528
R[0]: 0
R[1]: 429
R[2]: 35
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 529
R[0]: 0
R[1]: 429
R[2]: 35
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 428 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 530
R[0]: 0
R[1]: 428
R[2]: 35
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 531
R[0]: 0
R[1]: 428
R[2]: 35
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 532
R[0]: 0
R[1]: 428
R[2]: 35
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 533
R[0]: 0
R[1]: 428
R[2]: 35
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 534
R[0]: 0
R[1]: 428
R[2]: 35
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 535
R[0]: 0
R[1]: 428
R[2]: 35
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 36 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 536
R[0]: 0
R[1]: 428
R[2]: 36
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 427 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 537
R[0]: 0
R[1]: 427
R[2]: 36
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 538
R[0]: 0
R[1]: 427
R[2]: 36
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 539
R[0]: 0
R[1]: 427
R[2]: 36
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 540
R[0]: 0
R[1]: 427
R[2]: 36
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 541
R[0]: 0
R[1]: 427
R[2]: 36
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 542
R[0]: 0
R[1]: 427
R[2]: 36
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 426 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 543
R[0]: 0
R[1]: 426
R[2]: 36
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 544
R[0]: 0
R[1]: 426
R[2]: 36
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 545
R[0]: 0
R[1]: 426
R[2]: 36
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 546
R[0]: 0
R[1]: 426
R[2]: 36
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 547
R[0]: 0
R[1]: 426
R[2]: 36
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 548
R[0]: 0
R[1]: 426
R[2]: 36
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 37 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 549
R[0]: 0
R[1]: 426
R[2]: 37
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 425 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 550
R[0]: 0
R[1]: 425
R[2]: 37
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 551
R[0]: 0
R[1]: 425
R[2]: 37
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 552
R[0]: 0
R[1]: 425
R[2]: 37
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 553
R[0]: 0
R[1]: 425
R[2]: 37
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 554
R[0]: 0
R[1]: 425
R[2]: 37
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 555
R[0]: 0
R[1]: 425
R[2]: 37
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 424 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 556
R[0]: 0
R[1]: 424
R[2]: 37
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 557
R[0]: 0
R[1]: 424
R[2]: 37
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 558
R[0]: 0
R[1]: 424
R[2]: 37
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 559
R[0]: 0
R[1]: 424
R[2]: 37
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 560
R[0]: 0
R[1]: 424
R[2]: 37
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 561
R[0]: 0
R[1]: 424
R[2]: 37
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 38 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 562
R[0]: 0
R[1]: 424
R[2]: 38
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 423 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 563
R[0]: 0
R[1]: 423
R[2]: 38
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 564
R[0]: 0
R[1]: 423
R[2]: 38
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 565
R[0]: 0
R[1]: 423
R[2]: 38
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 566
R[0]: 0
R[1]: 423
R[2]: 38
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 567
R[0]: 0
R[1]: 423
R[2]: 38
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 568
R[0]: 0
R[1]: 423
R[2]: 38
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 422 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 569
R[0]: 0
R[1]: 422
R[2]: 38
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 570
R[0]: 0
R[1]: 422
R[2]: 38
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 571
R[0]: 0
R[1]: 422
R[2]: 38
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 572
R[0]: 0
R[1]: 422
R[2]: 38
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 573
R[0]: 0
R[1]: 422
R[2]: 38
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 574
R[0]: 0
R[1]: 422
R[2]: 38
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 39 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 575
R[0]: 0
R[1]: 422
R[2]: 39
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 421 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 576
R[0]: 0
R[1]: 421
R[2]: 39
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 577
R[0]: 0
R[1]: 421
R[2]: 39
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 578
R[0]: 0
R[1]: 421
R[2]: 39
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 579
R[0]: 0
R[1]: 421
R[2]: 39
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 580
R[0]: 0
R[1]: 421
R[2]: 39
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 581
R[0]: 0
R[1]: 421
R[2]: 39
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 420 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 582
R[0]: 0
R[1]: 420
R[2]: 39
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 583
R[0]: 0
R[1]: 420
R[2]: 39
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 584
R[0]: 0
R[1]: 420
R[2]: 39
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 585
R[0]: 0
R[1]: 420
R[2]: 39
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 586
R[0]: 0
R[1]: 420
R[2]: 39
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 587
R[0]: 0
R[1]: 420
R[2]: 39
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 40 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 588
R[0]: 0
R[1]: 420
R[2]: 40
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 419 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 589
R[0]: 0
R[1]: 419
R[2]: 40
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 590
R[0]: 0
R[1]: 419
R[2]: 40
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 591
R[0]: 0
R[1]: 419
R[2]: 40
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 592
R[0]: 0
R[1]: 419
R[2]: 40
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 593
R[0]: 0
R[1]: 419
R[2]: 40
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 594
R[0]: 0
R[1]: 419
R[2]: 40
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 418 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 595
R[0]: 0
R[1]: 418
R[2]: 40
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 596
R[0]: 0
R[1]: 418
R[2]: 40
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 597
R[0]: 0
R[1]: 418
R[2]: 40
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 598
R[0]: 0
R[1]: 418
R[2]: 40
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 599
R[0]: 0
R[1]: 418
R[2]: 40
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 600
R[0]: 0
R[1]: 418
R[2]: 40
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 41 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 601
R[0]: 0
R[1]: 418
R[2]: 41
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 417 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 602
R[0]: 0
R[1]: 417
R[2]: 41
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 603
R[0]: 0
R[1]: 417
R[2]: 41
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 604
R[0]: 0
R[1]: 417
R[2]: 41
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 605
R[0]: 0
R[1]: 417
R[2]: 41
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 606
R[0]: 0
R[1]: 417
R[2]: 41
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 607
R[0]: 0
R[1]: 417
R[2]: 41
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 416 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 608
R[0]: 0
R[1]: 416
R[2]: 41
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 609
R[0]: 0
R[1]: 416
R[2]: 41
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 610
R[0]: 0
R[1]: 416
R[2]: 41
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 611
R[0]: 0
R[1]: 416
R[2]: 41
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 612
R[0]: 0
R[1]: 416
R[2]: 41
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 613
R[0]: 0
R[1]: 416
R[2]: 41
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 42 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 614
R[0]: 0
R[1]: 416
R[2]: 42
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 415 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 615
R[0]: 0
R[1]: 415
R[2]: 42
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 616
R[0]: 0
R[1]: 415
R[2]: 42
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 617
R[0]: 0
R[1]: 415
R[2]: 42
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 618
R[0]: 0
R[1]: 415
R[2]: 42
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 619
R[0]: 0
R[1]: 415
R[2]: 42
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 620
R[0]: 0
R[1]: 415
R[2]: 42
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 414 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 621
R[0]: 0
R[1]: 414
R[2]: 42
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 622
R[0]: 0
R[1]: 414
R[2]: 42
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 623
R[0]: 0
R[1]: 414
R[2]: 42
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 624
R[0]: 0
R[1]: 414
R[2]: 42
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 625
R[0]: 0
R[1]: 414
R[2]: 42
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 626
R[0]: 0
R[1]: 414
R[2]: 42
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 43 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 627
R[0]: 0
R[1]: 414
R[2]: 43
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 413 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 628
R[0]: 0
R[1]: 413
R[2]: 43
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 629
R[0]: 0
R[1]: 413
R[2]: 43
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 630
R[0]: 0
R[1]: 413
R[2]: 43
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 631
R[0]: 0
R[1]: 413
R[2]: 43
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 632
R[0]: 0
R[1]: 413
R[2]: 43
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 633
R[0]: 0
R[1]: 413
R[2]: 43
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 412 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 634
R[0]: 0
R[1]: 412
R[2]: 43
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 635
R[0]: 0
R[1]: 412
R[2]: 43
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 636
R[0]: 0
R[1]: 412
R[2]: 43
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 637
R[0]: 0
R[1]: 412
R[2]: 43
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 638
R[0]: 0
R[1]: 412
R[2]: 43
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 639
R[0]: 0
R[1]: 412
R[2]: 43
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 44 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 640
R[0]: 0
R[1]: 412
R[2]: 44
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 411 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 641
R[0]: 0
R[1]: 411
R[2]: 44
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 642
R[0]: 0
R[1]: 411
R[2]: 44
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 643
R[0]: 0
R[1]: 411
R[2]: 44
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 644
R[0]: 0
R[1]: 411
R[2]: 44
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 645
R[0]: 0
R[1]: 411
R[2]: 44
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 646
R[0]: 0
R[1]: 411
R[2]: 44
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 410 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 647
R[0]: 0
R[1]: 410
R[2]: 44
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 648
R[0]: 0
R[1]: 410
R[2]: 44
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 649
R[0]: 0
R[1]: 410
R[2]: 44
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 650
R[0]: 0
R[1]: 410
R[2]: 44
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 651
R[0]: 0
R[1]: 410
R[2]: 44
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 652
R[0]: 0
R[1]: 410
R[2]: 44
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 45 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 653
R[0]: 0
R[1]: 410
R[2]: 45
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 409 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 654
R[0]: 0
R[1]: 409
R[2]: 45
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 655
R[0]: 0
R[1]: 409
R[2]: 45
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 656
R[0]: 0
R[1]: 409
R[2]: 45
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 657
R[0]: 0
R[1]: 409
R[2]: 45
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 658
R[0]: 0
R[1]: 409
R[2]: 45
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 659
R[0]: 0
R[1]: 409
R[2]: 45
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 408 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 660
R[0]: 0
R[1]: 408
R[2]: 45
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 661
R[0]: 0
R[1]: 408
R[2]: 45
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 662
R[0]: 0
R[1]: 408
R[2]: 45
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 663
R[0]: 0
R[1]: 408
R[2]: 45
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 664
R[0]: 0
R[1]: 408
R[2]: 45
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 665
R[0]: 0
R[1]: 408
R[2]: 45
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 46 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 666
R[0]: 0
R[1]: 408
R[2]: 46
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 407 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 667
R[0]: 0
R[1]: 407
R[2]: 46
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 668
R[0]: 0
R[1]: 407
R[2]: 46
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 669
R[0]: 0
R[1]: 407
R[2]: 46
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 670
R[0]: 0
R[1]: 407
R[2]: 46
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 671
R[0]: 0
R[1]: 407
R[2]: 46
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 672
R[0]: 0
R[1]: 407
R[2]: 46
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 406 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 673
R[0]: 0
R[1]: 406
R[2]: 46
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 674
R[0]: 0
R[1]: 406
R[2]: 46
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 675
R[0]: 0
R[1]: 406
R[2]: 46
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 676
R[0]: 0
R[1]: 406
R[2]: 46
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 677
R[0]: 0
R[1]: 406
R[2]: 46
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 678
R[0]: 0
R[1]: 406
R[2]: 46
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 47 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 679
R[0]: 0
R[1]: 406
R[2]: 47
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 405 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 680
R[0]: 0
R[1]: 405
R[2]: 47
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 681
R[0]: 0
R[1]: 405
R[2]: 47
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 682
R[0]: 0
R[1]: 405
R[2]: 47
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 683
R[0]: 0
R[1]: 405
R[2]: 47
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 684
R[0]: 0
R[1]: 405
R[2]: 47
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 685
R[0]: 0
R[1]: 405
R[2]: 47
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 404 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 686
R[0]: 0
R[1]: 404
R[2]: 47
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 687
R[0]: 0
R[1]: 404
R[2]: 47
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 688
R[0]: 0
R[1]: 404
R[2]: 47
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 689
R[0]: 0
R[1]: 404
R[2]: 47
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 690
R[0]: 0
R[1]: 404
R[2]: 47
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 691
R[0]: 0
R[1]: 404
R[2]: 47
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 48 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 692
R[0]: 0
R[1]: 404
R[2]: 48
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 403 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 693
R[0]: 0
R[1]: 403
R[2]: 48
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 694
R[0]: 0
R[1]: 403
R[2]: 48
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 695
R[0]: 0
R[1]: 403
R[2]: 48
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 696
R[0]: 0
R[1]: 403
R[2]: 48
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 697
R[0]: 0
R[1]: 403
R[2]: 48
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 698
R[0]: 0
R[1]: 403
R[2]: 48
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 402 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 699
R[0]: 0
R[1]: 402
R[2]: 48
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 700
R[0]: 0
R[1]: 402
R[2]: 48
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 701
R[0]: 0
R[1]: 402
R[2]: 48
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 702
R[0]: 0
R[1]: 402
R[2]: 48
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 703
R[0]: 0
R[1]: 402
R[2]: 48
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 704
R[0]: 0
R[1]: 402
R[2]: 48
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 49 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 705
R[0]: 0
R[1]: 402
R[2]: 49
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 401 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 706
R[0]: 0
R[1]: 401
R[2]: 49
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 707
R[0]: 0
R[1]: 401
R[2]: 49
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 708
R[0]: 0
R[1]: 401
R[2]: 49
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 709
R[0]: 0
R[1]: 401
R[2]: 49
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 710
R[0]: 0
R[1]: 401
R[2]: 49
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 711
R[0]: 0
R[1]: 401
R[2]: 49
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 400 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 712
R[0]: 0
R[1]: 400
R[2]: 49
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 713
R[0]: 0
R[1]: 400
R[2]: 49
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 714
R[0]: 0
R[1]: 400
R[2]: 49
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 715
R[0]: 0
R[1]: 400
R[2]: 49
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 716
R[0]: 0
R[1]: 400
R[2]: 49
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 717
R[0]: 0
R[1]: 400
R[2]: 49
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 50 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 718
R[0]: 0
R[1]: 400
R[2]: 50
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 399 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 719
R[0]: 0
R[1]: 399
R[2]: 50
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 720
R[0]: 0
R[1]: 399
R[2]: 50
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 721
R[0]: 0
R[1]: 399
R[2]: 50
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 722
R[0]: 0
R[1]: 399
R[2]: 50
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 723
R[0]: 0
R[1]: 399
R[2]: 50
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 724
R[0]: 0
R[1]: 399
R[2]: 50
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 398 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 725
R[0]: 0
R[1]: 398
R[2]: 50
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 726
R[0]: 0
R[1]: 398
R[2]: 50
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 727
R[0]: 0
R[1]: 398
R[2]: 50
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 728
R[0]: 0
R[1]: 398
R[2]: 50
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 729
R[0]: 0
R[1]: 398
R[2]: 50
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 730
R[0]: 0
R[1]: 398
R[2]: 50
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 51 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 731
R[0]: 0
R[1]: 398
R[2]: 51
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 397 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 732
R[0]: 0
R[1]: 397
R[2]: 51
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 733
R[0]: 0
R[1]: 397
R[2]: 51
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 734
R[0]: 0
R[1]: 397
R[2]: 51
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 735
R[0]: 0
R[1]: 397
R[2]: 51
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 736
R[0]: 0
R[1]: 397
R[2]: 51
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 737
R[0]: 0
R[1]: 397
R[2]: 51
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 396 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 738
R[0]: 0
R[1]: 396
R[2]: 51
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 739
R[0]: 0
R[1]: 396
R[2]: 51
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 740
R[0]: 0
R[1]: 396
R[2]: 51
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 741
R[0]: 0
R[1]: 396
R[2]: 51
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 742
R[0]: 0
R[1]: 396
R[2]: 51
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 743
R[0]: 0
R[1]: 396
R[2]: 51
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 52 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 744
R[0]: 0
R[1]: 396
R[2]: 52
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 395 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 745
R[0]: 0
R[1]: 395
R[2]: 52
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 746
R[0]: 0
R[1]: 395
R[2]: 52
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 747
R[0]: 0
R[1]: 395
R[2]: 52
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 748
R[0]: 0
R[1]: 395
R[2]: 52
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 749
R[0]: 0
R[1]: 395
R[2]: 52
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 750
R[0]: 0
R[1]: 395
R[2]: 52
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 394 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 751
R[0]: 0
R[1]: 394
R[2]: 52
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 752
R[0]: 0
R[1]: 394
R[2]: 52
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 753
R[0]: 0
R[1]: 394
R[2]: 52
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 754
R[0]: 0
R[1]: 394
R[2]: 52
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 755
R[0]: 0
R[1]: 394
R[2]: 52
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 756
R[0]: 0
R[1]: 394
R[2]: 52
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 53 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 757
R[0]: 0
R[1]: 394
R[2]: 53
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 393 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 758
R[0]: 0
R[1]: 393
R[2]: 53
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 759
R[0]: 0
R[1]: 393
R[2]: 53
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 760
R[0]: 0
R[1]: 393
R[2]: 53
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 761
R[0]: 0
R[1]: 393
R[2]: 53
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 762
R[0]: 0
R[1]: 393
R[2]: 53
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 763
R[0]: 0
R[1]: 393
R[2]: 53
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 392 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 764
R[0]: 0
R[1]: 392
R[2]: 53
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 765
R[0]: 0
R[1]: 392
R[2]: 53
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 766
R[0]: 0
R[1]: 392
R[2]: 53
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 767
R[0]: 0
R[1]: 392
R[2]: 53
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 768
R[0]: 0
R[1]: 392
R[2]: 53
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 769
R[0]: 0
R[1]: 392
R[2]: 53
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 54 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 770
R[0]: 0
R[1]: 392
R[2]: 54
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 391 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 771
R[0]: 0
R[1]: 391
R[2]: 54
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 772
R[0]: 0
R[1]: 391
R[2]: 54
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 773
R[0]: 0
R[1]: 391
R[2]: 54
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 774
R[0]: 0
R[1]: 391
R[2]: 54
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 775
R[0]: 0
R[1]: 391
R[2]: 54
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 776
R[0]: 0
R[1]: 391
R[2]: 54
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 390 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 777
R[0]: 0
R[1]: 390
R[2]: 54
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 778
R[0]: 0
R[1]: 390
R[2]: 54
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 779
R[0]: 0
R[1]: 390
R[2]: 54
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 780
R[0]: 0
R[1]: 390
R[2]: 54
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 781
R[0]: 0
R[1]: 390
R[2]: 54
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 782
R[0]: 0
R[1]: 390
R[2]: 54
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 55 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 783
R[0]: 0
R[1]: 390
R[2]: 55
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 389 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 784
R[0]: 0
R[1]: 389
R[2]: 55
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 785
R[0]: 0
R[1]: 389
R[2]: 55
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 786
R[0]: 0
R[1]: 389
R[2]: 55
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 787
R[0]: 0
R[1]: 389
R[2]: 55
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 788
R[0]: 0
R[1]: 389
R[2]: 55
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 789
R[0]: 0
R[1]: 389
R[2]: 55
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 388 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 790
R[0]: 0
R[1]: 388
R[2]: 55
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 791
R[0]: 0
R[1]: 388
R[2]: 55
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 792
R[0]: 0
R[1]: 388
R[2]: 55
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 793
R[0]: 0
R[1]: 388
R[2]: 55
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 794
R[0]: 0
R[1]: 388
R[2]: 55
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 795
R[0]: 0
R[1]: 388
R[2]: 55
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 56 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 796
R[0]: 0
R[1]: 388
R[2]: 56
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 387 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 797
R[0]: 0
R[1]: 387
R[2]: 56
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 798
R[0]: 0
R[1]: 387
R[2]: 56
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 799
R[0]: 0
R[1]: 387
R[2]: 56
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 800
R[0]: 0
R[1]: 387
R[2]: 56
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 801
R[0]: 0
R[1]: 387
R[2]: 56
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 802
R[0]: 0
R[1]: 387
R[2]: 56
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 386 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 803
R[0]: 0
R[1]: 386
R[2]: 56
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 804
R[0]: 0
R[1]: 386
R[2]: 56
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 805
R[0]: 0
R[1]: 386
R[2]: 56
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 806
R[0]: 0
R[1]: 386
R[2]: 56
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 807
R[0]: 0
R[1]: 386
R[2]: 56
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 808
R[0]: 0
R[1]: 386
R[2]: 56
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 57 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 809
R[0]: 0
R[1]: 386
R[2]: 57
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 385 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 810
R[0]: 0
R[1]: 385
R[2]: 57
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 811
R[0]: 0
R[1]: 385
R[2]: 57
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 812
R[0]: 0
R[1]: 385
R[2]: 57
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 813
R[0]: 0
R[1]: 385
R[2]: 57
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 814
R[0]: 0
R[1]: 385
R[2]: 57
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 815
R[0]: 0
R[1]: 385
R[2]: 57
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 384 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 816
R[0]: 0
R[1]: 384
R[2]: 57
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 817
R[0]: 0
R[1]: 384
R[2]: 57
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 818
R[0]: 0
R[1]: 384
R[2]: 57
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 819
R[0]: 0
R[1]: 384
R[2]: 57
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 820
R[0]: 0
R[1]: 384
R[2]: 57
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 821
R[0]: 0
R[1]: 384
R[2]: 57
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 58 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 822
R[0]: 0
R[1]: 384
R[2]: 58
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 383 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 823
R[0]: 0
R[1]: 383
R[2]: 58
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 824
R[0]: 0
R[1]: 383
R[2]: 58
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 825
R[0]: 0
R[1]: 383
R[2]: 58
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 826
R[0]: 0
R[1]: 383
R[2]: 58
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 827
R[0]: 0
R[1]: 383
R[2]: 58
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 828
R[0]: 0
R[1]: 383
R[2]: 58
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 382 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 829
R[0]: 0
R[1]: 382
R[2]: 58
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 830
R[0]: 0
R[1]: 382
R[2]: 58
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 831
R[0]: 0
R[1]: 382
R[2]: 58
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 832
R[0]: 0
R[1]: 382
R[2]: 58
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 833
R[0]: 0
R[1]: 382
R[2]: 58
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 834
R[0]: 0
R[1]: 382
R[2]: 58
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 59 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 835
R[0]: 0
R[1]: 382
R[2]: 59
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 381 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 836
R[0]: 0
R[1]: 381
R[2]: 59
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 837
R[0]: 0
R[1]: 381
R[2]: 59
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 838
R[0]: 0
R[1]: 381
R[2]: 59
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 839
R[0]: 0
R[1]: 381
R[2]: 59
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 840
R[0]: 0
R[1]: 381
R[2]: 59
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 841
R[0]: 0
R[1]: 381
R[2]: 59
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 380 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 842
R[0]: 0
R[1]: 380
R[2]: 59
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 843
R[0]: 0
R[1]: 380
R[2]: 59
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 844
R[0]: 0
R[1]: 380
R[2]: 59
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 845
R[0]: 0
R[1]: 380
R[2]: 59
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 846
R[0]: 0
R[1]: 380
R[2]: 59
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 847
R[0]: 0
R[1]: 380
R[2]: 59
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 60 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 848
R[0]: 0
R[1]: 380
R[2]: 60
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 379 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 849
R[0]: 0
R[1]: 379
R[2]: 60
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 850
R[0]: 0
R[1]: 379
R[2]: 60
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 851
R[0]: 0
R[1]: 379
R[2]: 60
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 852
R[0]: 0
R[1]: 379
R[2]: 60
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 853
R[0]: 0
R[1]: 379
R[2]: 60
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 854
R[0]: 0
R[1]: 379
R[2]: 60
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 378 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 855
R[0]: 0
R[1]: 378
R[2]: 60
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 856
R[0]: 0
R[1]: 378
R[2]: 60
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 857
R[0]: 0
R[1]: 378
R[2]: 60
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 858
R[0]: 0
R[1]: 378
R[2]: 60
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 859
R[0]: 0
R[1]: 378
R[2]: 60
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 860
R[0]: 0
R[1]: 378
R[2]: 60
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 61 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 861
R[0]: 0
R[1]: 378
R[2]: 61
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 377 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 862
R[0]: 0
R[1]: 377
R[2]: 61
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 863
R[0]: 0
R[1]: 377
R[2]: 61
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 864
R[0]: 0
R[1]: 377
R[2]: 61
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 865
R[0]: 0
R[1]: 377
R[2]: 61
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 866
R[0]: 0
R[1]: 377
R[2]: 61
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 867
R[0]: 0
R[1]: 377
R[2]: 61
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 376 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 868
R[0]: 0
R[1]: 376
R[2]: 61
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 869
R[0]: 0
R[1]: 376
R[2]: 61
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 870
R[0]: 0
R[1]: 376
R[2]: 61
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 871
R[0]: 0
R[1]: 376
R[2]: 61
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 872
R[0]: 0
R[1]: 376
R[2]: 61
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 873
R[0]: 0
R[1]: 376
R[2]: 61
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 62 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 874
R[0]: 0
R[1]: 376
R[2]: 62
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 375 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 875
R[0]: 0
R[1]: 375
R[2]: 62
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 876
R[0]: 0
R[1]: 375
R[2]: 62
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 877
R[0]: 0
R[1]: 375
R[2]: 62
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 878
R[0]: 0
R[1]: 375
R[2]: 62
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 879
R[0]: 0
R[1]: 375
R[2]: 62
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 880
R[0]: 0
R[1]: 375
R[2]: 62
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 374 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 881
R[0]: 0
R[1]: 374
R[2]: 62
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 882
R[0]: 0
R[1]: 374
R[2]: 62
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 883
R[0]: 0
R[1]: 374
R[2]: 62
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 884
R[0]: 0
R[1]: 374
R[2]: 62
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 885
R[0]: 0
R[1]: 374
R[2]: 62
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 886
R[0]: 0
R[1]: 374
R[2]: 62
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 63 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 887
R[0]: 0
R[1]: 374
R[2]: 63
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 373 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 888
R[0]: 0
R[1]: 373
R[2]: 63
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 889
R[0]: 0
R[1]: 373
R[2]: 63
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 890
R[0]: 0
R[1]: 373
R[2]: 63
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 891
R[0]: 0
R[1]: 373
R[2]: 63
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 892
R[0]: 0
R[1]: 373
R[2]: 63
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 893
R[0]: 0
R[1]: 373
R[2]: 63
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 372 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 894
R[0]: 0
R[1]: 372
R[2]: 63
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 895
R[0]: 0
R[1]: 372
R[2]: 63
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 896
R[0]: 0
R[1]: 372
R[2]: 63
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 897
R[0]: 0
R[1]: 372
R[2]: 63
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 898
R[0]: 0
R[1]: 372
R[2]: 63
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 899
R[0]: 0
R[1]: 372
R[2]: 63
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 64 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 900
R[0]: 0
R[1]: 372
R[2]: 64
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 371 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 901
R[0]: 0
R[1]: 371
R[2]: 64
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 902
R[0]: 0
R[1]: 371
R[2]: 64
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 903
R[0]: 0
R[1]: 371
R[2]: 64
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 904
R[0]: 0
R[1]: 371
R[2]: 64
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 905
R[0]: 0
R[1]: 371
R[2]: 64
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 906
R[0]: 0
R[1]: 371
R[2]: 64
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 370 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 907
R[0]: 0
R[1]: 370
R[2]: 64
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 908
R[0]: 0
R[1]: 370
R[2]: 64
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 909
R[0]: 0
R[1]: 370
R[2]: 64
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 910
R[0]: 0
R[1]: 370
R[2]: 64
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 911
R[0]: 0
R[1]: 370
R[2]: 64
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 912
R[0]: 0
R[1]: 370
R[2]: 64
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 65 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 913
R[0]: 0
R[1]: 370
R[2]: 65
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 369 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 914
R[0]: 0
R[1]: 369
R[2]: 65
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 915
R[0]: 0
R[1]: 369
R[2]: 65
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 916
R[0]: 0
R[1]: 369
R[2]: 65
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 917
R[0]: 0
R[1]: 369
R[2]: 65
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 918
R[0]: 0
R[1]: 369
R[2]: 65
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 919
R[0]: 0
R[1]: 369
R[2]: 65
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 368 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 920
R[0]: 0
R[1]: 368
R[2]: 65
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 921
R[0]: 0
R[1]: 368
R[2]: 65
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 922
R[0]: 0
R[1]: 368
R[2]: 65
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 923
R[0]: 0
R[1]: 368
R[2]: 65
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 924
R[0]: 0
R[1]: 368
R[2]: 65
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 925
R[0]: 0
R[1]: 368
R[2]: 65
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 66 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 926
R[0]: 0
R[1]: 368
R[2]: 66
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 367 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 927
R[0]: 0
R[1]: 367
R[2]: 66
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 928
R[0]: 0
R[1]: 367
R[2]: 66
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 929
R[0]: 0
R[1]: 367
R[2]: 66
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 930
R[0]: 0
R[1]: 367
R[2]: 66
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 931
R[0]: 0
R[1]: 367
R[2]: 66
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 932
R[0]: 0
R[1]: 367
R[2]: 66
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 366 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 933
R[0]: 0
R[1]: 366
R[2]: 66
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 934
R[0]: 0
R[1]: 366
R[2]: 66
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 935
R[0]: 0
R[1]: 366
R[2]: 66
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 936
R[0]: 0
R[1]: 366
R[2]: 66
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 937
R[0]: 0
R[1]: 366
R[2]: 66
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 938
R[0]: 0
R[1]: 366
R[2]: 66
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 67 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 939
R[0]: 0
R[1]: 366
R[2]: 67
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 365 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 940
R[0]: 0
R[1]: 365
R[2]: 67
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 941
R[0]: 0
R[1]: 365
R[2]: 67
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 942
R[0]: 0
R[1]: 365
R[2]: 67
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 943
R[0]: 0
R[1]: 365
R[2]: 67
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 944
R[0]: 0
R[1]: 365
R[2]: 67
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 945
R[0]: 0
R[1]: 365
R[2]: 67
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 364 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 946
R[0]: 0
R[1]: 364
R[2]: 67
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 947
R[0]: 0
R[1]: 364
R[2]: 67
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 948
R[0]: 0
R[1]: 364
R[2]: 67
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 949
R[0]: 0
R[1]: 364
R[2]: 67
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 950
R[0]: 0
R[1]: 364
R[2]: 67
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 951
R[0]: 0
R[1]: 364
R[2]: 67
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 68 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 952
R[0]: 0
R[1]: 364
R[2]: 68
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 363 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 953
R[0]: 0
R[1]: 363
R[2]: 68
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 954
R[0]: 0
R[1]: 363
R[2]: 68
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 955
R[0]: 0
R[1]: 363
R[2]: 68
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 956
R[0]: 0
R[1]: 363
R[2]: 68
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 957
R[0]: 0
R[1]: 363
R[2]: 68
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 958
R[0]: 0
R[1]: 363
R[2]: 68
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 362 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 959
R[0]: 0
R[1]: 362
R[2]: 68
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 960
R[0]: 0
R[1]: 362
R[2]: 68
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 961
R[0]: 0
R[1]: 362
R[2]: 68
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 962
R[0]: 0
R[1]: 362
R[2]: 68
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 963
R[0]: 0
R[1]: 362
R[2]: 68
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 964
R[0]: 0
R[1]: 362
R[2]: 68
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 69 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 965
R[0]: 0
R[1]: 362
R[2]: 69
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 361 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 966
R[0]: 0
R[1]: 361
R[2]: 69
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 967
R[0]: 0
R[1]: 361
R[2]: 69
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 968
R[0]: 0
R[1]: 361
R[2]: 69
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 969
R[0]: 0
R[1]: 361
R[2]: 69
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 970
R[0]: 0
R[1]: 361
R[2]: 69
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 971
R[0]: 0
R[1]: 361
R[2]: 69
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 360 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 972
R[0]: 0
R[1]: 360
R[2]: 69
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 973
R[0]: 0
R[1]: 360
R[2]: 69
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 974
R[0]: 0
R[1]: 360
R[2]: 69
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 975
R[0]: 0
R[1]: 360
R[2]: 69
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 976
R[0]: 0
R[1]: 360
R[2]: 69
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 977
R[0]: 0
R[1]: 360
R[2]: 69
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 70 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 978
R[0]: 0
R[1]: 360
R[2]: 70
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 359 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 979
R[0]: 0
R[1]: 359
R[2]: 70
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 980
R[0]: 0
R[1]: 359
R[2]: 70
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 981
R[0]: 0
R[1]: 359
R[2]: 70
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 982
R[0]: 0
R[1]: 359
R[2]: 70
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 983
R[0]: 0
R[1]: 359
R[2]: 70
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 984
R[0]: 0
R[1]: 359
R[2]: 70
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 358 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 985
R[0]: 0
R[1]: 358
R[2]: 70
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 986
R[0]: 0
R[1]: 358
R[2]: 70
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 987
R[0]: 0
R[1]: 358
R[2]: 70
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 988
R[0]: 0
R[1]: 358
R[2]: 70
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 989
R[0]: 0
R[1]: 358
R[2]: 70
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 990
R[0]: 0
R[1]: 358
R[2]: 70
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 71 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 991
R[0]: 0
R[1]: 358
R[2]: 71
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 357 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 992
R[0]: 0
R[1]: 357
R[2]: 71
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 993
R[0]: 0
R[1]: 357
R[2]: 71
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 994
R[0]: 0
R[1]: 357
R[2]: 71
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 995
R[0]: 0
R[1]: 357
R[2]: 71
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 996
R[0]: 0
R[1]: 357
R[2]: 71
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 997
R[0]: 0
R[1]: 357
R[2]: 71
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 356 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 998
R[0]: 0
R[1]: 356
R[2]: 71
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 999
R[0]: 0
R[1]: 356
R[2]: 71
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1000
R[0]: 0
R[1]: 356
R[2]: 71
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1001
R[0]: 0
R[1]: 356
R[2]: 71
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1002
R[0]: 0
R[1]: 356
R[2]: 71
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1003
R[0]: 0
R[1]: 356
R[2]: 71
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 72 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1004
R[0]: 0
R[1]: 356
R[2]: 72
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 355 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1005
R[0]: 0
R[1]: 355
R[2]: 72
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1006
R[0]: 0
R[1]: 355
R[2]: 72
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1007
R[0]: 0
R[1]: 355
R[2]: 72
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1008
R[0]: 0
R[1]: 355
R[2]: 72
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1009
R[0]: 0
R[1]: 355
R[2]: 72
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1010
R[0]: 0
R[1]: 355
R[2]: 72
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 354 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1011
R[0]: 0
R[1]: 354
R[2]: 72
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1012
R[0]: 0
R[1]: 354
R[2]: 72
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1013
R[0]: 0
R[1]: 354
R[2]: 72
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1014
R[0]: 0
R[1]: 354
R[2]: 72
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1015
R[0]: 0
R[1]: 354
R[2]: 72
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1016
R[0]: 0
R[1]: 354
R[2]: 72
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 73 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1017
R[0]: 0
R[1]: 354
R[2]: 73
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 353 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1018
R[0]: 0
R[1]: 353
R[2]: 73
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1019
R[0]: 0
R[1]: 353
R[2]: 73
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1020
R[0]: 0
R[1]: 353
R[2]: 73
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1021
R[0]: 0
R[1]: 353
R[2]: 73
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1022
R[0]: 0
R[1]: 353
R[2]: 73
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1023
R[0]: 0
R[1]: 353
R[2]: 73
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 352 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1024
R[0]: 0
R[1]: 352
R[2]: 73
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1025
R[0]: 0
R[1]: 352
R[2]: 73
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1026
R[0]: 0
R[1]: 352
R[2]: 73
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1027
R[0]: 0
R[1]: 352
R[2]: 73
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1028
R[0]: 0
R[1]: 352
R[2]: 73
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1029
R[0]: 0
R[1]: 352
R[2]: 73
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 74 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1030
R[0]: 0
R[1]: 352
R[2]: 74
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 351 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1031
R[0]: 0
R[1]: 351
R[2]: 74
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1032
R[0]: 0
R[1]: 351
R[2]: 74
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1033
R[0]: 0
R[1]: 351
R[2]: 74
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1034
R[0]: 0
R[1]: 351
R[2]: 74
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1035
R[0]: 0
R[1]: 351
R[2]: 74
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1036
R[0]: 0
R[1]: 351
R[2]: 74
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 350 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1037
R[0]: 0
R[1]: 350
R[2]: 74
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1038
R[0]: 0
R[1]: 350
R[2]: 74
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1039
R[0]: 0
R[1]: 350
R[2]: 74
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1040
R[0]: 0
R[1]: 350
R[2]: 74
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1041
R[0]: 0
R[1]: 350
R[2]: 74
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1042
R[0]: 0
R[1]: 350
R[2]: 74
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 75 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1043
R[0]: 0
R[1]: 350
R[2]: 75
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 349 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1044
R[0]: 0
R[1]: 349
R[2]: 75
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1045
R[0]: 0
R[1]: 349
R[2]: 75
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1046
R[0]: 0
R[1]: 349
R[2]: 75
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1047
R[0]: 0
R[1]: 349
R[2]: 75
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1048
R[0]: 0
R[1]: 349
R[2]: 75
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1049
R[0]: 0
R[1]: 349
R[2]: 75
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 348 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1050
R[0]: 0
R[1]: 348
R[2]: 75
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1051
R[0]: 0
R[1]: 348
R[2]: 75
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1052
R[0]: 0
R[1]: 348
R[2]: 75
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1053
R[0]: 0
R[1]: 348
R[2]: 75
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1054
R[0]: 0
R[1]: 348
R[2]: 75
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1055
R[0]: 0
R[1]: 348
R[2]: 75
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 76 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1056
R[0]: 0
R[1]: 348
R[2]: 76
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 347 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1057
R[0]: 0
R[1]: 347
R[2]: 76
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1058
R[0]: 0
R[1]: 347
R[2]: 76
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1059
R[0]: 0
R[1]: 347
R[2]: 76
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1060
R[0]: 0
R[1]: 347
R[2]: 76
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1061
R[0]: 0
R[1]: 347
R[2]: 76
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1062
R[0]: 0
R[1]: 347
R[2]: 76
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 346 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1063
R[0]: 0
R[1]: 346
R[2]: 76
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1064
R[0]: 0
R[1]: 346
R[2]: 76
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1065
R[0]: 0
R[1]: 346
R[2]: 76
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1066
R[0]: 0
R[1]: 346
R[2]: 76
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1067
R[0]: 0
R[1]: 346
R[2]: 76
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1068
R[0]: 0
R[1]: 346
R[2]: 76
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 77 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1069
R[0]: 0
R[1]: 346
R[2]: 77
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 345 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1070
R[0]: 0
R[1]: 345
R[2]: 77
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1071
R[0]: 0
R[1]: 345
R[2]: 77
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1072
R[0]: 0
R[1]: 345
R[2]: 77
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1073
R[0]: 0
R[1]: 345
R[2]: 77
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1074
R[0]: 0
R[1]: 345
R[2]: 77
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1075
R[0]: 0
R[1]: 345
R[2]: 77
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 344 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1076
R[0]: 0
R[1]: 344
R[2]: 77
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1077
R[0]: 0
R[1]: 344
R[2]: 77
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1078
R[0]: 0
R[1]: 344
R[2]: 77
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1079
R[0]: 0
R[1]: 344
R[2]: 77
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1080
R[0]: 0
R[1]: 344
R[2]: 77
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1081
R[0]: 0
R[1]: 344
R[2]: 77
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 78 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1082
R[0]: 0
R[1]: 344
R[2]: 78
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 343 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1083
R[0]: 0
R[1]: 343
R[2]: 78
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1084
R[0]: 0
R[1]: 343
R[2]: 78
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1085
R[0]: 0
R[1]: 343
R[2]: 78
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1086
R[0]: 0
R[1]: 343
R[2]: 78
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1087
R[0]: 0
R[1]: 343
R[2]: 78
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1088
R[0]: 0
R[1]: 343
R[2]: 78
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 342 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1089
R[0]: 0
R[1]: 342
R[2]: 78
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1090
R[0]: 0
R[1]: 342
R[2]: 78
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1091
R[0]: 0
R[1]: 342
R[2]: 78
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1092
R[0]: 0
R[1]: 342
R[2]: 78
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1093
R[0]: 0
R[1]: 342
R[2]: 78
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1094
R[0]: 0
R[1]: 342
R[2]: 78
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 79 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1095
R[0]: 0
R[1]: 342
R[2]: 79
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 341 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1096
R[0]: 0
R[1]: 341
R[2]: 79
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1097
R[0]: 0
R[1]: 341
R[2]: 79
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1098
R[0]: 0
R[1]: 341
R[2]: 79
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1099
R[0]: 0
R[1]: 341
R[2]: 79
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1100
R[0]: 0
R[1]: 341
R[2]: 79
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1101
R[0]: 0
R[1]: 341
R[2]: 79
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 340 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1102
R[0]: 0
R[1]: 340
R[2]: 79
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1103
R[0]: 0
R[1]: 340
R[2]: 79
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1104
R[0]: 0
R[1]: 340
R[2]: 79
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1105
R[0]: 0
R[1]: 340
R[2]: 79
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1106
R[0]: 0
R[1]: 340
R[2]: 79
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1107
R[0]: 0
R[1]: 340
R[2]: 79
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 80 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1108
R[0]: 0
R[1]: 340
R[2]: 80
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 339 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1109
R[0]: 0
R[1]: 339
R[2]: 80
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1110
R[0]: 0
R[1]: 339
R[2]: 80
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1111
R[0]: 0
R[1]: 339
R[2]: 80
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1112
R[0]: 0
R[1]: 339
R[2]: 80
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1113
R[0]: 0
R[1]: 339
R[2]: 80
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1114
R[0]: 0
R[1]: 339
R[2]: 80
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 338 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1115
R[0]: 0
R[1]: 338
R[2]: 80
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1116
R[0]: 0
R[1]: 338
R[2]: 80
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1117
R[0]: 0
R[1]: 338
R[2]: 80
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1118
R[0]: 0
R[1]: 338
R[2]: 80
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1119
R[0]: 0
R[1]: 338
R[2]: 80
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1120
R[0]: 0
R[1]: 338
R[2]: 80
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 81 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1121
R[0]: 0
R[1]: 338
R[2]: 81
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 337 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1122
R[0]: 0
R[1]: 337
R[2]: 81
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1123
R[0]: 0
R[1]: 337
R[2]: 81
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1124
R[0]: 0
R[1]: 337
R[2]: 81
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1125
R[0]: 0
R[1]: 337
R[2]: 81
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1126
R[0]: 0
R[1]: 337
R[2]: 81
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1127
R[0]: 0
R[1]: 337
R[2]: 81
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 336 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1128
R[0]: 0
R[1]: 336
R[2]: 81
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1129
R[0]: 0
R[1]: 336
R[2]: 81
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1130
R[0]: 0
R[1]: 336
R[2]: 81
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1131
R[0]: 0
R[1]: 336
R[2]: 81
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1132
R[0]: 0
R[1]: 336
R[2]: 81
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1133
R[0]: 0
R[1]: 336
R[2]: 81
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 82 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1134
R[0]: 0
R[1]: 336
R[2]: 82
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 335 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1135
R[0]: 0
R[1]: 335
R[2]: 82
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1136
R[0]: 0
R[1]: 335
R[2]: 82
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1137
R[0]: 0
R[1]: 335
R[2]: 82
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1138
R[0]: 0
R[1]: 335
R[2]: 82
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1139
R[0]: 0
R[1]: 335
R[2]: 82
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1140
R[0]: 0
R[1]: 335
R[2]: 82
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 334 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1141
R[0]: 0
R[1]: 334
R[2]: 82
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1142
R[0]: 0
R[1]: 334
R[2]: 82
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1143
R[0]: 0
R[1]: 334
R[2]: 82
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1144
R[0]: 0
R[1]: 334
R[2]: 82
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1145
R[0]: 0
R[1]: 334
R[2]: 82
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1146
R[0]: 0
R[1]: 334
R[2]: 82
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 83 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1147
R[0]: 0
R[1]: 334
R[2]: 83
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 333 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1148
R[0]: 0
R[1]: 333
R[2]: 83
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1149
R[0]: 0
R[1]: 333
R[2]: 83
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1150
R[0]: 0
R[1]: 333
R[2]: 83
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1151
R[0]: 0
R[1]: 333
R[2]: 83
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1152
R[0]: 0
R[1]: 333
R[2]: 83
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1153
R[0]: 0
R[1]: 333
R[2]: 83
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 332 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1154
R[0]: 0
R[1]: 332
R[2]: 83
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1155
R[0]: 0
R[1]: 332
R[2]: 83
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1156
R[0]: 0
R[1]: 332
R[2]: 83
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1157
R[0]: 0
R[1]: 332
R[2]: 83
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1158
R[0]: 0
R[1]: 332
R[2]: 83
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1159
R[0]: 0
R[1]: 332
R[2]: 83
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 84 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1160
R[0]: 0
R[1]: 332
R[2]: 84
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 331 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1161
R[0]: 0
R[1]: 331
R[2]: 84
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1162
R[0]: 0
R[1]: 331
R[2]: 84
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1163
R[0]: 0
R[1]: 331
R[2]: 84
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1164
R[0]: 0
R[1]: 331
R[2]: 84
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1165
R[0]: 0
R[1]: 331
R[2]: 84
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1166
R[0]: 0
R[1]: 331
R[2]: 84
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 330 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1167
R[0]: 0
R[1]: 330
R[2]: 84
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1168
R[0]: 0
R[1]: 330
R[2]: 84
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1169
R[0]: 0
R[1]: 330
R[2]: 84
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1170
R[0]: 0
R[1]: 330
R[2]: 84
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1171
R[0]: 0
R[1]: 330
R[2]: 84
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1172
R[0]: 0
R[1]: 330
R[2]: 84
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 85 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1173
R[0]: 0
R[1]: 330
R[2]: 85
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 329 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1174
R[0]: 0
R[1]: 329
R[2]: 85
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1175
R[0]: 0
R[1]: 329
R[2]: 85
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1176
R[0]: 0
R[1]: 329
R[2]: 85
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1177
R[0]: 0
R[1]: 329
R[2]: 85
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1178
R[0]: 0
R[1]: 329
R[2]: 85
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1179
R[0]: 0
R[1]: 329
R[2]: 85
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 328 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1180
R[0]: 0
R[1]: 328
R[2]: 85
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1181
R[0]: 0
R[1]: 328
R[2]: 85
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1182
R[0]: 0
R[1]: 328
R[2]: 85
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1183
R[0]: 0
R[1]: 328
R[2]: 85
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1184
R[0]: 0
R[1]: 328
R[2]: 85
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1185
R[0]: 0
R[1]: 328
R[2]: 85
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 86 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1186
R[0]: 0
R[1]: 328
R[2]: 86
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 327 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1187
R[0]: 0
R[1]: 327
R[2]: 86
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1188
R[0]: 0
R[1]: 327
R[2]: 86
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1189
R[0]: 0
R[1]: 327
R[2]: 86
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1190
R[0]: 0
R[1]: 327
R[2]: 86
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1191
R[0]: 0
R[1]: 327
R[2]: 86
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1192
R[0]: 0
R[1]: 327
R[2]: 86
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 326 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1193
R[0]: 0
R[1]: 326
R[2]: 86
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1194
R[0]: 0
R[1]: 326
R[2]: 86
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1195
R[0]: 0
R[1]: 326
R[2]: 86
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1196
R[0]: 0
R[1]: 326
R[2]: 86
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1197
R[0]: 0
R[1]: 326
R[2]: 86
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1198
R[0]: 0
R[1]: 326
R[2]: 86
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 87 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1199
R[0]: 0
R[1]: 326
R[2]: 87
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 325 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1200
R[0]: 0
R[1]: 325
R[2]: 87
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1201
R[0]: 0
R[1]: 325
R[2]: 87
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1202
R[0]: 0
R[1]: 325
R[2]: 87
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1203
R[0]: 0
R[1]: 325
R[2]: 87
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1204
R[0]: 0
R[1]: 325
R[2]: 87
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1205
R[0]: 0
R[1]: 325
R[2]: 87
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 324 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1206
R[0]: 0
R[1]: 324
R[2]: 87
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1207
R[0]: 0
R[1]: 324
R[2]: 87
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1208
R[0]: 0
R[1]: 324
R[2]: 87
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1209
R[0]: 0
R[1]: 324
R[2]: 87
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1210
R[0]: 0
R[1]: 324
R[2]: 87
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1211
R[0]: 0
R[1]: 324
R[2]: 87
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 88 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1212
R[0]: 0
R[1]: 324
R[2]: 88
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 323 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1213
R[0]: 0
R[1]: 323
R[2]: 88
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1214
R[0]: 0
R[1]: 323
R[2]: 88
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1215
R[0]: 0
R[1]: 323
R[2]: 88
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1216
R[0]: 0
R[1]: 323
R[2]: 88
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1217
R[0]: 0
R[1]: 323
R[2]: 88
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1218
R[0]: 0
R[1]: 323
R[2]: 88
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 322 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1219
R[0]: 0
R[1]: 322
R[2]: 88
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1220
R[0]: 0
R[1]: 322
R[2]: 88
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1221
R[0]: 0
R[1]: 322
R[2]: 88
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1222
R[0]: 0
R[1]: 322
R[2]: 88
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1223
R[0]: 0
R[1]: 322
R[2]: 88
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1224
R[0]: 0
R[1]: 322
R[2]: 88
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 89 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1225
R[0]: 0
R[1]: 322
R[2]: 89
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 321 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1226
R[0]: 0
R[1]: 321
R[2]: 89
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1227
R[0]: 0
R[1]: 321
R[2]: 89
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1228
R[0]: 0
R[1]: 321
R[2]: 89
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1229
R[0]: 0
R[1]: 321
R[2]: 89
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1230
R[0]: 0
R[1]: 321
R[2]: 89
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1231
R[0]: 0
R[1]: 321
R[2]: 89
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 320 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1232
R[0]: 0
R[1]: 320
R[2]: 89
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1233
R[0]: 0
R[1]: 320
R[2]: 89
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1234
R[0]: 0
R[1]: 320
R[2]: 89
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1235
R[0]: 0
R[1]: 320
R[2]: 89
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1236
R[0]: 0
R[1]: 320
R[2]: 89
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1237
R[0]: 0
R[1]: 320
R[2]: 89
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 90 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1238
R[0]: 0
R[1]: 320
R[2]: 90
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 319 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1239
R[0]: 0
R[1]: 319
R[2]: 90
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1240
R[0]: 0
R[1]: 319
R[2]: 90
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1241
R[0]: 0
R[1]: 319
R[2]: 90
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1242
R[0]: 0
R[1]: 319
R[2]: 90
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1243
R[0]: 0
R[1]: 319
R[2]: 90
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1244
R[0]: 0
R[1]: 319
R[2]: 90
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 318 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1245
R[0]: 0
R[1]: 318
R[2]: 90
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1246
R[0]: 0
R[1]: 318
R[2]: 90
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1247
R[0]: 0
R[1]: 318
R[2]: 90
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1248
R[0]: 0
R[1]: 318
R[2]: 90
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1249
R[0]: 0
R[1]: 318
R[2]: 90
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1250
R[0]: 0
R[1]: 318
R[2]: 90
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 91 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1251
R[0]: 0
R[1]: 318
R[2]: 91
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 317 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1252
R[0]: 0
R[1]: 317
R[2]: 91
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1253
R[0]: 0
R[1]: 317
R[2]: 91
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1254
R[0]: 0
R[1]: 317
R[2]: 91
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1255
R[0]: 0
R[1]: 317
R[2]: 91
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1256
R[0]: 0
R[1]: 317
R[2]: 91
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1257
R[0]: 0
R[1]: 317
R[2]: 91
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 316 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1258
R[0]: 0
R[1]: 316
R[2]: 91
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1259
R[0]: 0
R[1]: 316
R[2]: 91
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1260
R[0]: 0
R[1]: 316
R[2]: 91
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1261
R[0]: 0
R[1]: 316
R[2]: 91
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1262
R[0]: 0
R[1]: 316
R[2]: 91
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1263
R[0]: 0
R[1]: 316
R[2]: 91
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 92 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1264
R[0]: 0
R[1]: 316
R[2]: 92
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 315 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1265
R[0]: 0
R[1]: 315
R[2]: 92
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1266
R[0]: 0
R[1]: 315
R[2]: 92
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1267
R[0]: 0
R[1]: 315
R[2]: 92
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1268
R[0]: 0
R[1]: 315
R[2]: 92
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1269
R[0]: 0
R[1]: 315
R[2]: 92
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1270
R[0]: 0
R[1]: 315
R[2]: 92
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 314 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1271
R[0]: 0
R[1]: 314
R[2]: 92
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1272
R[0]: 0
R[1]: 314
R[2]: 92
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1273
R[0]: 0
R[1]: 314
R[2]: 92
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1274
R[0]: 0
R[1]: 314
R[2]: 92
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1275
R[0]: 0
R[1]: 314
R[2]: 92
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1276
R[0]: 0
R[1]: 314
R[2]: 92
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 93 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1277
R[0]: 0
R[1]: 314
R[2]: 93
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 313 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1278
R[0]: 0
R[1]: 313
R[2]: 93
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1279
R[0]: 0
R[1]: 313
R[2]: 93
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1280
R[0]: 0
R[1]: 313
R[2]: 93
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1281
R[0]: 0
R[1]: 313
R[2]: 93
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1282
R[0]: 0
R[1]: 313
R[2]: 93
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1283
R[0]: 0
R[1]: 313
R[2]: 93
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 312 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1284
R[0]: 0
R[1]: 312
R[2]: 93
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1285
R[0]: 0
R[1]: 312
R[2]: 93
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1286
R[0]: 0
R[1]: 312
R[2]: 93
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1287
R[0]: 0
R[1]: 312
R[2]: 93
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1288
R[0]: 0
R[1]: 312
R[2]: 93
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1289
R[0]: 0
R[1]: 312
R[2]: 93
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 94 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1290
R[0]: 0
R[1]: 312
R[2]: 94
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 311 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1291
R[0]: 0
R[1]: 311
R[2]: 94
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1292
R[0]: 0
R[1]: 311
R[2]: 94
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1293
R[0]: 0
R[1]: 311
R[2]: 94
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1294
R[0]: 0
R[1]: 311
R[2]: 94
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1295
R[0]: 0
R[1]: 311
R[2]: 94
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1296
R[0]: 0
R[1]: 311
R[2]: 94
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 310 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1297
R[0]: 0
R[1]: 310
R[2]: 94
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1298
R[0]: 0
R[1]: 310
R[2]: 94
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1299
R[0]: 0
R[1]: 310
R[2]: 94
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1300
R[0]: 0
R[1]: 310
R[2]: 94
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1301
R[0]: 0
R[1]: 310
R[2]: 94
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1302
R[0]: 0
R[1]: 310
R[2]: 94
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 95 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1303
R[0]: 0
R[1]: 310
R[2]: 95
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 309 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1304
R[0]: 0
R[1]: 309
R[2]: 95
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1305
R[0]: 0
R[1]: 309
R[2]: 95
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1306
R[0]: 0
R[1]: 309
R[2]: 95
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1307
R[0]: 0
R[1]: 309
R[2]: 95
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1308
R[0]: 0
R[1]: 309
R[2]: 95
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1309
R[0]: 0
R[1]: 309
R[2]: 95
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 308 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1310
R[0]: 0
R[1]: 308
R[2]: 95
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1311
R[0]: 0
R[1]: 308
R[2]: 95
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1312
R[0]: 0
R[1]: 308
R[2]: 95
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1313
R[0]: 0
R[1]: 308
R[2]: 95
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1314
R[0]: 0
R[1]: 308
R[2]: 95
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1315
R[0]: 0
R[1]: 308
R[2]: 95
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 96 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1316
R[0]: 0
R[1]: 308
R[2]: 96
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 307 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1317
R[0]: 0
R[1]: 307
R[2]: 96
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1318
R[0]: 0
R[1]: 307
R[2]: 96
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1319
R[0]: 0
R[1]: 307
R[2]: 96
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1320
R[0]: 0
R[1]: 307
R[2]: 96
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1321
R[0]: 0
R[1]: 307
R[2]: 96
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1322
R[0]: 0
R[1]: 307
R[2]: 96
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 306 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1323
R[0]: 0
R[1]: 306
R[2]: 96
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1324
R[0]: 0
R[1]: 306
R[2]: 96
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1325
R[0]: 0
R[1]: 306
R[2]: 96
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1326
R[0]: 0
R[1]: 306
R[2]: 96
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1327
R[0]: 0
R[1]: 306
R[2]: 96
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1328
R[0]: 0
R[1]: 306
R[2]: 96
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 97 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1329
R[0]: 0
R[1]: 306
R[2]: 97
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 305 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1330
R[0]: 0
R[1]: 305
R[2]: 97
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1331
R[0]: 0
R[1]: 305
R[2]: 97
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1332
R[0]: 0
R[1]: 305
R[2]: 97
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1333
R[0]: 0
R[1]: 305
R[2]: 97
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1334
R[0]: 0
R[1]: 305
R[2]: 97
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1335
R[0]: 0
R[1]: 305
R[2]: 97
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 304 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1336
R[0]: 0
R[1]: 304
R[2]: 97
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1337
R[0]: 0
R[1]: 304
R[2]: 97
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1338
R[0]: 0
R[1]: 304
R[2]: 97
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1339
R[0]: 0
R[1]: 304
R[2]: 97
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1340
R[0]: 0
R[1]: 304
R[2]: 97
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1341
R[0]: 0
R[1]: 304
R[2]: 97
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 98 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1342
R[0]: 0
R[1]: 304
R[2]: 98
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 303 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1343
R[0]: 0
R[1]: 303
R[2]: 98
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1344
R[0]: 0
R[1]: 303
R[2]: 98
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1345
R[0]: 0
R[1]: 303
R[2]: 98
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1346
R[0]: 0
R[1]: 303
R[2]: 98
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1347
R[0]: 0
R[1]: 303
R[2]: 98
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1348
R[0]: 0
R[1]: 303
R[2]: 98
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 302 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1349
R[0]: 0
R[1]: 302
R[2]: 98
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1350
R[0]: 0
R[1]: 302
R[2]: 98
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1351
R[0]: 0
R[1]: 302
R[2]: 98
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1352
R[0]: 0
R[1]: 302
R[2]: 98
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1353
R[0]: 0
R[1]: 302
R[2]: 98
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1354
R[0]: 0
R[1]: 302
R[2]: 98
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 99 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1355
R[0]: 0
R[1]: 302
R[2]: 99
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 301 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1356
R[0]: 0
R[1]: 301
R[2]: 99
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1357
R[0]: 0
R[1]: 301
R[2]: 99
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1358
R[0]: 0
R[1]: 301
R[2]: 99
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1359
R[0]: 0
R[1]: 301
R[2]: 99
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1360
R[0]: 0
R[1]: 301
R[2]: 99
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1361
R[0]: 0
R[1]: 301
R[2]: 99
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 300 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1362
R[0]: 0
R[1]: 300
R[2]: 99
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1363
R[0]: 0
R[1]: 300
R[2]: 99
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1364
R[0]: 0
R[1]: 300
R[2]: 99
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1365
R[0]: 0
R[1]: 300
R[2]: 99
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1366
R[0]: 0
R[1]: 300
R[2]: 99
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1367
R[0]: 0
R[1]: 300
R[2]: 99
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 100 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1368
R[0]: 0
R[1]: 300
R[2]: 100
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 299 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1369
R[0]: 0
R[1]: 299
R[2]: 100
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1370
R[0]: 0
R[1]: 299
R[2]: 100
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1371
R[0]: 0
R[1]: 299
R[2]: 100
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1372
R[0]: 0
R[1]: 299
R[2]: 100
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1373
R[0]: 0
R[1]: 299
R[2]: 100
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1374
R[0]: 0
R[1]: 299
R[2]: 100
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 298 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1375
R[0]: 0
R[1]: 298
R[2]: 100
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1376
R[0]: 0
R[1]: 298
R[2]: 100
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1377
R[0]: 0
R[1]: 298
R[2]: 100
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1378
R[0]: 0
R[1]: 298
R[2]: 100
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1379
R[0]: 0
R[1]: 298
R[2]: 100
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1380
R[0]: 0
R[1]: 298
R[2]: 100
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 101 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1381
R[0]: 0
R[1]: 298
R[2]: 101
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 297 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1382
R[0]: 0
R[1]: 297
R[2]: 101
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1383
R[0]: 0
R[1]: 297
R[2]: 101
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1384
R[0]: 0
R[1]: 297
R[2]: 101
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1385
R[0]: 0
R[1]: 297
R[2]: 101
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1386
R[0]: 0
R[1]: 297
R[2]: 101
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1387
R[0]: 0
R[1]: 297
R[2]: 101
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 296 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1388
R[0]: 0
R[1]: 296
R[2]: 101
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1389
R[0]: 0
R[1]: 296
R[2]: 101
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1390
R[0]: 0
R[1]: 296
R[2]: 101
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1391
R[0]: 0
R[1]: 296
R[2]: 101
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1392
R[0]: 0
R[1]: 296
R[2]: 101
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1393
R[0]: 0
R[1]: 296
R[2]: 101
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 102 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1394
R[0]: 0
R[1]: 296
R[2]: 102
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 295 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1395
R[0]: 0
R[1]: 295
R[2]: 102
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1396
R[0]: 0
R[1]: 295
R[2]: 102
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1397
R[0]: 0
R[1]: 295
R[2]: 102
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1398
R[0]: 0
R[1]: 295
R[2]: 102
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1399
R[0]: 0
R[1]: 295
R[2]: 102
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1400
R[0]: 0
R[1]: 295
R[2]: 102
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 294 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1401
R[0]: 0
R[1]: 294
R[2]: 102
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1402
R[0]: 0
R[1]: 294
R[2]: 102
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1403
R[0]: 0
R[1]: 294
R[2]: 102
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1404
R[0]: 0
R[1]: 294
R[2]: 102
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1405
R[0]: 0
R[1]: 294
R[2]: 102
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1406
R[0]: 0
R[1]: 294
R[2]: 102
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 103 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1407
R[0]: 0
R[1]: 294
R[2]: 103
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 293 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1408
R[0]: 0
R[1]: 293
R[2]: 103
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1409
R[0]: 0
R[1]: 293
R[2]: 103
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1410
R[0]: 0
R[1]: 293
R[2]: 103
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1411
R[0]: 0
R[1]: 293
R[2]: 103
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1412
R[0]: 0
R[1]: 293
R[2]: 103
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1413
R[0]: 0
R[1]: 293
R[2]: 103
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 292 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1414
R[0]: 0
R[1]: 292
R[2]: 103
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1415
R[0]: 0
R[1]: 292
R[2]: 103
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1416
R[0]: 0
R[1]: 292
R[2]: 103
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1417
R[0]: 0
R[1]: 292
R[2]: 103
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1418
R[0]: 0
R[1]: 292
R[2]: 103
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1419
R[0]: 0
R[1]: 292
R[2]: 103
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 104 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1420
R[0]: 0
R[1]: 292
R[2]: 104
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 291 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1421
R[0]: 0
R[1]: 291
R[2]: 104
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1422
R[0]: 0
R[1]: 291
R[2]: 104
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1423
R[0]: 0
R[1]: 291
R[2]: 104
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1424
R[0]: 0
R[1]: 291
R[2]: 104
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1425
R[0]: 0
R[1]: 291
R[2]: 104
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1426
R[0]: 0
R[1]: 291
R[2]: 104
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 290 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1427
R[0]: 0
R[1]: 290
R[2]: 104
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1428
R[0]: 0
R[1]: 290
R[2]: 104
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1429
R[0]: 0
R[1]: 290
R[2]: 104
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1430
R[0]: 0
R[1]: 290
R[2]: 104
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1431
R[0]: 0
R[1]: 290
R[2]: 104
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1432
R[0]: 0
R[1]: 290
R[2]: 104
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 105 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1433
R[0]: 0
R[1]: 290
R[2]: 105
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 289 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1434
R[0]: 0
R[1]: 289
R[2]: 105
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1435
R[0]: 0
R[1]: 289
R[2]: 105
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1436
R[0]: 0
R[1]: 289
R[2]: 105
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1437
R[0]: 0
R[1]: 289
R[2]: 105
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1438
R[0]: 0
R[1]: 289
R[2]: 105
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1439
R[0]: 0
R[1]: 289
R[2]: 105
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 288 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1440
R[0]: 0
R[1]: 288
R[2]: 105
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1441
R[0]: 0
R[1]: 288
R[2]: 105
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1442
R[0]: 0
R[1]: 288
R[2]: 105
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1443
R[0]: 0
R[1]: 288
R[2]: 105
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1444
R[0]: 0
R[1]: 288
R[2]: 105
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1445
R[0]: 0
R[1]: 288
R[2]: 105
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 106 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1446
R[0]: 0
R[1]: 288
R[2]: 106
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 287 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1447
R[0]: 0
R[1]: 287
R[2]: 106
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1448
R[0]: 0
R[1]: 287
R[2]: 106
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1449
R[0]: 0
R[1]: 287
R[2]: 106
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1450
R[0]: 0
R[1]: 287
R[2]: 106
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1451
R[0]: 0
R[1]: 287
R[2]: 106
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1452
R[0]: 0
R[1]: 287
R[2]: 106
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 286 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1453
R[0]: 0
R[1]: 286
R[2]: 106
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1454
R[0]: 0
R[1]: 286
R[2]: 106
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1455
R[0]: 0
R[1]: 286
R[2]: 106
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1456
R[0]: 0
R[1]: 286
R[2]: 106
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1457
R[0]: 0
R[1]: 286
R[2]: 106
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1458
R[0]: 0
R[1]: 286
R[2]: 106
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 107 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1459
R[0]: 0
R[1]: 286
R[2]: 107
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 285 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1460
R[0]: 0
R[1]: 285
R[2]: 107
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1461
R[0]: 0
R[1]: 285
R[2]: 107
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1462
R[0]: 0
R[1]: 285
R[2]: 107
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1463
R[0]: 0
R[1]: 285
R[2]: 107
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1464
R[0]: 0
R[1]: 285
R[2]: 107
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1465
R[0]: 0
R[1]: 285
R[2]: 107
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 284 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1466
R[0]: 0
R[1]: 284
R[2]: 107
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1467
R[0]: 0
R[1]: 284
R[2]: 107
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1468
R[0]: 0
R[1]: 284
R[2]: 107
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1469
R[0]: 0
R[1]: 284
R[2]: 107
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1470
R[0]: 0
R[1]: 284
R[2]: 107
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1471
R[0]: 0
R[1]: 284
R[2]: 107
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 108 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1472
R[0]: 0
R[1]: 284
R[2]: 108
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 283 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1473
R[0]: 0
R[1]: 283
R[2]: 108
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1474
R[0]: 0
R[1]: 283
R[2]: 108
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1475
R[0]: 0
R[1]: 283
R[2]: 108
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1476
R[0]: 0
R[1]: 283
R[2]: 108
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1477
R[0]: 0
R[1]: 283
R[2]: 108
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1478
R[0]: 0
R[1]: 283
R[2]: 108
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 282 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1479
R[0]: 0
R[1]: 282
R[2]: 108
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1480
R[0]: 0
R[1]: 282
R[2]: 108
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1481
R[0]: 0
R[1]: 282
R[2]: 108
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1482
R[0]: 0
R[1]: 282
R[2]: 108
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1483
R[0]: 0
R[1]: 282
R[2]: 108
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1484
R[0]: 0
R[1]: 282
R[2]: 108
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 109 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1485
R[0]: 0
R[1]: 282
R[2]: 109
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 281 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1486
R[0]: 0
R[1]: 281
R[2]: 109
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1487
R[0]: 0
R[1]: 281
R[2]: 109
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1488
R[0]: 0
R[1]: 281
R[2]: 109
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1489
R[0]: 0
R[1]: 281
R[2]: 109
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1490
R[0]: 0
R[1]: 281
R[2]: 109
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1491
R[0]: 0
R[1]: 281
R[2]: 109
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 280 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1492
R[0]: 0
R[1]: 280
R[2]: 109
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1493
R[0]: 0
R[1]: 280
R[2]: 109
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1494
R[0]: 0
R[1]: 280
R[2]: 109
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1495
R[0]: 0
R[1]: 280
R[2]: 109
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1496
R[0]: 0
R[1]: 280
R[2]: 109
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1497
R[0]: 0
R[1]: 280
R[2]: 109
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 110 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1498
R[0]: 0
R[1]: 280
R[2]: 110
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 279 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1499
R[0]: 0
R[1]: 279
R[2]: 110
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1500
R[0]: 0
R[1]: 279
R[2]: 110
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1501
R[0]: 0
R[1]: 279
R[2]: 110
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1502
R[0]: 0
R[1]: 279
R[2]: 110
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1503
R[0]: 0
R[1]: 279
R[2]: 110
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1504
R[0]: 0
R[1]: 279
R[2]: 110
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 278 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1505
R[0]: 0
R[1]: 278
R[2]: 110
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1506
R[0]: 0
R[1]: 278
R[2]: 110
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1507
R[0]: 0
R[1]: 278
R[2]: 110
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1508
R[0]: 0
R[1]: 278
R[2]: 110
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1509
R[0]: 0
R[1]: 278
R[2]: 110
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1510
R[0]: 0
R[1]: 278
R[2]: 110
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 111 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1511
R[0]: 0
R[1]: 278
R[2]: 111
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 277 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1512
R[0]: 0
R[1]: 277
R[2]: 111
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1513
R[0]: 0
R[1]: 277
R[2]: 111
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1514
R[0]: 0
R[1]: 277
R[2]: 111
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1515
R[0]: 0
R[1]: 277
R[2]: 111
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1516
R[0]: 0
R[1]: 277
R[2]: 111
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1517
R[0]: 0
R[1]: 277
R[2]: 111
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 276 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1518
R[0]: 0
R[1]: 276
R[2]: 111
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1519
R[0]: 0
R[1]: 276
R[2]: 111
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1520
R[0]: 0
R[1]: 276
R[2]: 111
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1521
R[0]: 0
R[1]: 276
R[2]: 111
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1522
R[0]: 0
R[1]: 276
R[2]: 111
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1523
R[0]: 0
R[1]: 276
R[2]: 111
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 112 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1524
R[0]: 0
R[1]: 276
R[2]: 112
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 275 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1525
R[0]: 0
R[1]: 275
R[2]: 112
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1526
R[0]: 0
R[1]: 275
R[2]: 112
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1527
R[0]: 0
R[1]: 275
R[2]: 112
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1528
R[0]: 0
R[1]: 275
R[2]: 112
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1529
R[0]: 0
R[1]: 275
R[2]: 112
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1530
R[0]: 0
R[1]: 275
R[2]: 112
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 274 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1531
R[0]: 0
R[1]: 274
R[2]: 112
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1532
R[0]: 0
R[1]: 274
R[2]: 112
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1533
R[0]: 0
R[1]: 274
R[2]: 112
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1534
R[0]: 0
R[1]: 274
R[2]: 112
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1535
R[0]: 0
R[1]: 274
R[2]: 112
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1536
R[0]: 0
R[1]: 274
R[2]: 112
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 113 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1537
R[0]: 0
R[1]: 274
R[2]: 113
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 273 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1538
R[0]: 0
R[1]: 273
R[2]: 113
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1539
R[0]: 0
R[1]: 273
R[2]: 113
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1540
R[0]: 0
R[1]: 273
R[2]: 113
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1541
R[0]: 0
R[1]: 273
R[2]: 113
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1542
R[0]: 0
R[1]: 273
R[2]: 113
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1543
R[0]: 0
R[1]: 273
R[2]: 113
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 272 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1544
R[0]: 0
R[1]: 272
R[2]: 113
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1545
R[0]: 0
R[1]: 272
R[2]: 113
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1546
R[0]: 0
R[1]: 272
R[2]: 113
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1547
R[0]: 0
R[1]: 272
R[2]: 113
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1548
R[0]: 0
R[1]: 272
R[2]: 113
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1549
R[0]: 0
R[1]: 272
R[2]: 113
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 114 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1550
R[0]: 0
R[1]: 272
R[2]: 114
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 271 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1551
R[0]: 0
R[1]: 271
R[2]: 114
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1552
R[0]: 0
R[1]: 271
R[2]: 114
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1553
R[0]: 0
R[1]: 271
R[2]: 114
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1554
R[0]: 0
R[1]: 271
R[2]: 114
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1555
R[0]: 0
R[1]: 271
R[2]: 114
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1556
R[0]: 0
R[1]: 271
R[2]: 114
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 270 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1557
R[0]: 0
R[1]: 270
R[2]: 114
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1558
R[0]: 0
R[1]: 270
R[2]: 114
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1559
R[0]: 0
R[1]: 270
R[2]: 114
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1560
R[0]: 0
R[1]: 270
R[2]: 114
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1561
R[0]: 0
R[1]: 270
R[2]: 114
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1562
R[0]: 0
R[1]: 270
R[2]: 114
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 115 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1563
R[0]: 0
R[1]: 270
R[2]: 115
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 269 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1564
R[0]: 0
R[1]: 269
R[2]: 115
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1565
R[0]: 0
R[1]: 269
R[2]: 115
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1566
R[0]: 0
R[1]: 269
R[2]: 115
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1567
R[0]: 0
R[1]: 269
R[2]: 115
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1568
R[0]: 0
R[1]: 269
R[2]: 115
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1569
R[0]: 0
R[1]: 269
R[2]: 115
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 268 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1570
R[0]: 0
R[1]: 268
R[2]: 115
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1571
R[0]: 0
R[1]: 268
R[2]: 115
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1572
R[0]: 0
R[1]: 268
R[2]: 115
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1573
R[0]: 0
R[1]: 268
R[2]: 115
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1574
R[0]: 0
R[1]: 268
R[2]: 115
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1575
R[0]: 0
R[1]: 268
R[2]: 115
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 116 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1576
R[0]: 0
R[1]: 268
R[2]: 116
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 267 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1577
R[0]: 0
R[1]: 267
R[2]: 116
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1578
R[0]: 0
R[1]: 267
R[2]: 116
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1579
R[0]: 0
R[1]: 267
R[2]: 116
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1580
R[0]: 0
R[1]: 267
R[2]: 116
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1581
R[0]: 0
R[1]: 267
R[2]: 116
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1582
R[0]: 0
R[1]: 267
R[2]: 116
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 266 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1583
R[0]: 0
R[1]: 266
R[2]: 116
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1584
R[0]: 0
R[1]: 266
R[2]: 116
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1585
R[0]: 0
R[1]: 266
R[2]: 116
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1586
R[0]: 0
R[1]: 266
R[2]: 116
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1587
R[0]: 0
R[1]: 266
R[2]: 116
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1588
R[0]: 0
R[1]: 266
R[2]: 116
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 117 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1589
R[0]: 0
R[1]: 266
R[2]: 117
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 265 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1590
R[0]: 0
R[1]: 265
R[2]: 117
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1591
R[0]: 0
R[1]: 265
R[2]: 117
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1592
R[0]: 0
R[1]: 265
R[2]: 117
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1593
R[0]: 0
R[1]: 265
R[2]: 117
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1594
R[0]: 0
R[1]: 265
R[2]: 117
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1595
R[0]: 0
R[1]: 265
R[2]: 117
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 264 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1596
R[0]: 0
R[1]: 264
R[2]: 117
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1597
R[0]: 0
R[1]: 264
R[2]: 117
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1598
R[0]: 0
R[1]: 264
R[2]: 117
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1599
R[0]: 0
R[1]: 264
R[2]: 117
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1600
R[0]: 0
R[1]: 264
R[2]: 117
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1601
R[0]: 0
R[1]: 264
R[2]: 117
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 118 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1602
R[0]: 0
R[1]: 264
R[2]: 118
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 263 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1603
R[0]: 0
R[1]: 263
R[2]: 118
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1604
R[0]: 0
R[1]: 263
R[2]: 118
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1605
R[0]: 0
R[1]: 263
R[2]: 118
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1606
R[0]: 0
R[1]: 263
R[2]: 118
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1607
R[0]: 0
R[1]: 263
R[2]: 118
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1608
R[0]: 0
R[1]: 263
R[2]: 118
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 262 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1609
R[0]: 0
R[1]: 262
R[2]: 118
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1610
R[0]: 0
R[1]: 262
R[2]: 118
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1611
R[0]: 0
R[1]: 262
R[2]: 118
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1612
R[0]: 0
R[1]: 262
R[2]: 118
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1613
R[0]: 0
R[1]: 262
R[2]: 118
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1614
R[0]: 0
R[1]: 262
R[2]: 118
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 119 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1615
R[0]: 0
R[1]: 262
R[2]: 119
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 261 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1616
R[0]: 0
R[1]: 261
R[2]: 119
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1617
R[0]: 0
R[1]: 261
R[2]: 119
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1618
R[0]: 0
R[1]: 261
R[2]: 119
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1619
R[0]: 0
R[1]: 261
R[2]: 119
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1620
R[0]: 0
R[1]: 261
R[2]: 119
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1621
R[0]: 0
R[1]: 261
R[2]: 119
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 260 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1622
R[0]: 0
R[1]: 260
R[2]: 119
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1623
R[0]: 0
R[1]: 260
R[2]: 119
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1624
R[0]: 0
R[1]: 260
R[2]: 119
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1625
R[0]: 0
R[1]: 260
R[2]: 119
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1626
R[0]: 0
R[1]: 260
R[2]: 119
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1627
R[0]: 0
R[1]: 260
R[2]: 119
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 120 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1628
R[0]: 0
R[1]: 260
R[2]: 120
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 259 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1629
R[0]: 0
R[1]: 259
R[2]: 120
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1630
R[0]: 0
R[1]: 259
R[2]: 120
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1631
R[0]: 0
R[1]: 259
R[2]: 120
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1632
R[0]: 0
R[1]: 259
R[2]: 120
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1633
R[0]: 0
R[1]: 259
R[2]: 120
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1634
R[0]: 0
R[1]: 259
R[2]: 120
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 258 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1635
R[0]: 0
R[1]: 258
R[2]: 120
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1636
R[0]: 0
R[1]: 258
R[2]: 120
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1637
R[0]: 0
R[1]: 258
R[2]: 120
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1638
R[0]: 0
R[1]: 258
R[2]: 120
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1639
R[0]: 0
R[1]: 258
R[2]: 120
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1640
R[0]: 0
R[1]: 258
R[2]: 120
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 121 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1641
R[0]: 0
R[1]: 258
R[2]: 121
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 257 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1642
R[0]: 0
R[1]: 257
R[2]: 121
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1643
R[0]: 0
R[1]: 257
R[2]: 121
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1644
R[0]: 0
R[1]: 257
R[2]: 121
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1645
R[0]: 0
R[1]: 257
R[2]: 121
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1646
R[0]: 0
R[1]: 257
R[2]: 121
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1647
R[0]: 0
R[1]: 257
R[2]: 121
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 256 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1648
R[0]: 0
R[1]: 256
R[2]: 121
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1649
R[0]: 0
R[1]: 256
R[2]: 121
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1650
R[0]: 0
R[1]: 256
R[2]: 121
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1651
R[0]: 0
R[1]: 256
R[2]: 121
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1652
R[0]: 0
R[1]: 256
R[2]: 121
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1653
R[0]: 0
R[1]: 256
R[2]: 121
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 122 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1654
R[0]: 0
R[1]: 256
R[2]: 122
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 255 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1655
R[0]: 0
R[1]: 255
R[2]: 122
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1656
R[0]: 0
R[1]: 255
R[2]: 122
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1657
R[0]: 0
R[1]: 255
R[2]: 122
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1658
R[0]: 0
R[1]: 255
R[2]: 122
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1659
R[0]: 0
R[1]: 255
R[2]: 122
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1660
R[0]: 0
R[1]: 255
R[2]: 122
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 254 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1661
R[0]: 0
R[1]: 254
R[2]: 122
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1662
R[0]: 0
R[1]: 254
R[2]: 122
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1663
R[0]: 0
R[1]: 254
R[2]: 122
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1664
R[0]: 0
R[1]: 254
R[2]: 122
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1665
R[0]: 0
R[1]: 254
R[2]: 122
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1666
R[0]: 0
R[1]: 254
R[2]: 122
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 123 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1667
R[0]: 0
R[1]: 254
R[2]: 123
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 253 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1668
R[0]: 0
R[1]: 253
R[2]: 123
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1669
R[0]: 0
R[1]: 253
R[2]: 123
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1670
R[0]: 0
R[1]: 253
R[2]: 123
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1671
R[0]: 0
R[1]: 253
R[2]: 123
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1672
R[0]: 0
R[1]: 253
R[2]: 123
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1673
R[0]: 0
R[1]: 253
R[2]: 123
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 252 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1674
R[0]: 0
R[1]: 252
R[2]: 123
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1675
R[0]: 0
R[1]: 252
R[2]: 123
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1676
R[0]: 0
R[1]: 252
R[2]: 123
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1677
R[0]: 0
R[1]: 252
R[2]: 123
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1678
R[0]: 0
R[1]: 252
R[2]: 123
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1679
R[0]: 0
R[1]: 252
R[2]: 123
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 124 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1680
R[0]: 0
R[1]: 252
R[2]: 124
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 251 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1681
R[0]: 0
R[1]: 251
R[2]: 124
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1682
R[0]: 0
R[1]: 251
R[2]: 124
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1683
R[0]: 0
R[1]: 251
R[2]: 124
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1684
R[0]: 0
R[1]: 251
R[2]: 124
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1685
R[0]: 0
R[1]: 251
R[2]: 124
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1686
R[0]: 0
R[1]: 251
R[2]: 124
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 250 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1687
R[0]: 0
R[1]: 250
R[2]: 124
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1688
R[0]: 0
R[1]: 250
R[2]: 124
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1689
R[0]: 0
R[1]: 250
R[2]: 124
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1690
R[0]: 0
R[1]: 250
R[2]: 124
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1691
R[0]: 0
R[1]: 250
R[2]: 124
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1692
R[0]: 0
R[1]: 250
R[2]: 124
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 125 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1693
R[0]: 0
R[1]: 250
R[2]: 125
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 249 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1694
R[0]: 0
R[1]: 249
R[2]: 125
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1695
R[0]: 0
R[1]: 249
R[2]: 125
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1696
R[0]: 0
R[1]: 249
R[2]: 125
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1697
R[0]: 0
R[1]: 249
R[2]: 125
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1698
R[0]: 0
R[1]: 249
R[2]: 125
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1699
R[0]: 0
R[1]: 249
R[2]: 125
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 248 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1700
R[0]: 0
R[1]: 248
R[2]: 125
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1701
R[0]: 0
R[1]: 248
R[2]: 125
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1702
R[0]: 0
R[1]: 248
R[2]: 125
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1703
R[0]: 0
R[1]: 248
R[2]: 125
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1704
R[0]: 0
R[1]: 248
R[2]: 125
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1705
R[0]: 0
R[1]: 248
R[2]: 125
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 126 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1706
R[0]: 0
R[1]: 248
R[2]: 126
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 247 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1707
R[0]: 0
R[1]: 247
R[2]: 126
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1708
R[0]: 0
R[1]: 247
R[2]: 126
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1709
R[0]: 0
R[1]: 247
R[2]: 126
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1710
R[0]: 0
R[1]: 247
R[2]: 126
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1711
R[0]: 0
R[1]: 247
R[2]: 126
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1712
R[0]: 0
R[1]: 247
R[2]: 126
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 246 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1713
R[0]: 0
R[1]: 246
R[2]: 126
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1714
R[0]: 0
R[1]: 246
R[2]: 126
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1715
R[0]: 0
R[1]: 246
R[2]: 126
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1716
R[0]: 0
R[1]: 246
R[2]: 126
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1717
R[0]: 0
R[1]: 246
R[2]: 126
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1718
R[0]: 0
R[1]: 246
R[2]: 126
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 127 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1719
R[0]: 0
R[1]: 246
R[2]: 127
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 245 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1720
R[0]: 0
R[1]: 245
R[2]: 127
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1721
R[0]: 0
R[1]: 245
R[2]: 127
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1722
R[0]: 0
R[1]: 245
R[2]: 127
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1723
R[0]: 0
R[1]: 245
R[2]: 127
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1724
R[0]: 0
R[1]: 245
R[2]: 127
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1725
R[0]: 0
R[1]: 245
R[2]: 127
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 244 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1726
R[0]: 0
R[1]: 244
R[2]: 127
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1727
R[0]: 0
R[1]: 244
R[2]: 127
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1728
R[0]: 0
R[1]: 244
R[2]: 127
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1729
R[0]: 0
R[1]: 244
R[2]: 127
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1730
R[0]: 0
R[1]: 244
R[2]: 127
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1731
R[0]: 0
R[1]: 244
R[2]: 127
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 128 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1732
R[0]: 0
R[1]: 244
R[2]: 128
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 243 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1733
R[0]: 0
R[1]: 243
R[2]: 128
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1734
R[0]: 0
R[1]: 243
R[2]: 128
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1735
R[0]: 0
R[1]: 243
R[2]: 128
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1736
R[0]: 0
R[1]: 243
R[2]: 128
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1737
R[0]: 0
R[1]: 243
R[2]: 128
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1738
R[0]: 0
R[1]: 243
R[2]: 128
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 242 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1739
R[0]: 0
R[1]: 242
R[2]: 128
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1740
R[0]: 0
R[1]: 242
R[2]: 128
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1741
R[0]: 0
R[1]: 242
R[2]: 128
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1742
R[0]: 0
R[1]: 242
R[2]: 128
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1743
R[0]: 0
R[1]: 242
R[2]: 128
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1744
R[0]: 0
R[1]: 242
R[2]: 128
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 129 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1745
R[0]: 0
R[1]: 242
R[2]: 129
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 241 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1746
R[0]: 0
R[1]: 241
R[2]: 129
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1747
R[0]: 0
R[1]: 241
R[2]: 129
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1748
R[0]: 0
R[1]: 241
R[2]: 129
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1749
R[0]: 0
R[1]: 241
R[2]: 129
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1750
R[0]: 0
R[1]: 241
R[2]: 129
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1751
R[0]: 0
R[1]: 241
R[2]: 129
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 240 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1752
R[0]: 0
R[1]: 240
R[2]: 129
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1753
R[0]: 0
R[1]: 240
R[2]: 129
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1754
R[0]: 0
R[1]: 240
R[2]: 129
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1755
R[0]: 0
R[1]: 240
R[2]: 129
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1756
R[0]: 0
R[1]: 240
R[2]: 129
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1757
R[0]: 0
R[1]: 240
R[2]: 129
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 130 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1758
R[0]: 0
R[1]: 240
R[2]: 130
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 239 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1759
R[0]: 0
R[1]: 239
R[2]: 130
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1760
R[0]: 0
R[1]: 239
R[2]: 130
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1761
R[0]: 0
R[1]: 239
R[2]: 130
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1762
R[0]: 0
R[1]: 239
R[2]: 130
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1763
R[0]: 0
R[1]: 239
R[2]: 130
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1764
R[0]: 0
R[1]: 239
R[2]: 130
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 238 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1765
R[0]: 0
R[1]: 238
R[2]: 130
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1766
R[0]: 0
R[1]: 238
R[2]: 130
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1767
R[0]: 0
R[1]: 238
R[2]: 130
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1768
R[0]: 0
R[1]: 238
R[2]: 130
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1769
R[0]: 0
R[1]: 238
R[2]: 130
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1770
R[0]: 0
R[1]: 238
R[2]: 130
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 131 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1771
R[0]: 0
R[1]: 238
R[2]: 131
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 237 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1772
R[0]: 0
R[1]: 237
R[2]: 131
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1773
R[0]: 0
R[1]: 237
R[2]: 131
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1774
R[0]: 0
R[1]: 237
R[2]: 131
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1775
R[0]: 0
R[1]: 237
R[2]: 131
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1776
R[0]: 0
R[1]: 237
R[2]: 131
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1777
R[0]: 0
R[1]: 237
R[2]: 131
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 236 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1778
R[0]: 0
R[1]: 236
R[2]: 131
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1779
R[0]: 0
R[1]: 236
R[2]: 131
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1780
R[0]: 0
R[1]: 236
R[2]: 131
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1781
R[0]: 0
R[1]: 236
R[2]: 131
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1782
R[0]: 0
R[1]: 236
R[2]: 131
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1783
R[0]: 0
R[1]: 236
R[2]: 131
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 132 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1784
R[0]: 0
R[1]: 236
R[2]: 132
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 235 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1785
R[0]: 0
R[1]: 235
R[2]: 132
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1786
R[0]: 0
R[1]: 235
R[2]: 132
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1787
R[0]: 0
R[1]: 235
R[2]: 132
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1788
R[0]: 0
R[1]: 235
R[2]: 132
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1789
R[0]: 0
R[1]: 235
R[2]: 132
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1790
R[0]: 0
R[1]: 235
R[2]: 132
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 234 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1791
R[0]: 0
R[1]: 234
R[2]: 132
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1792
R[0]: 0
R[1]: 234
R[2]: 132
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1793
R[0]: 0
R[1]: 234
R[2]: 132
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1794
R[0]: 0
R[1]: 234
R[2]: 132
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1795
R[0]: 0
R[1]: 234
R[2]: 132
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1796
R[0]: 0
R[1]: 234
R[2]: 132
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 133 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1797
R[0]: 0
R[1]: 234
R[2]: 133
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 233 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1798
R[0]: 0
R[1]: 233
R[2]: 133
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1799
R[0]: 0
R[1]: 233
R[2]: 133
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1800
R[0]: 0
R[1]: 233
R[2]: 133
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1801
R[0]: 0
R[1]: 233
R[2]: 133
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1802
R[0]: 0
R[1]: 233
R[2]: 133
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1803
R[0]: 0
R[1]: 233
R[2]: 133
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 232 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1804
R[0]: 0
R[1]: 232
R[2]: 133
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1805
R[0]: 0
R[1]: 232
R[2]: 133
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1806
R[0]: 0
R[1]: 232
R[2]: 133
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1807
R[0]: 0
R[1]: 232
R[2]: 133
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1808
R[0]: 0
R[1]: 232
R[2]: 133
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1809
R[0]: 0
R[1]: 232
R[2]: 133
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 134 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1810
R[0]: 0
R[1]: 232
R[2]: 134
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 231 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1811
R[0]: 0
R[1]: 231
R[2]: 134
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1812
R[0]: 0
R[1]: 231
R[2]: 134
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1813
R[0]: 0
R[1]: 231
R[2]: 134
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1814
R[0]: 0
R[1]: 231
R[2]: 134
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1815
R[0]: 0
R[1]: 231
R[2]: 134
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1816
R[0]: 0
R[1]: 231
R[2]: 134
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 230 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1817
R[0]: 0
R[1]: 230
R[2]: 134
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1818
R[0]: 0
R[1]: 230
R[2]: 134
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1819
R[0]: 0
R[1]: 230
R[2]: 134
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1820
R[0]: 0
R[1]: 230
R[2]: 134
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1821
R[0]: 0
R[1]: 230
R[2]: 134
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1822
R[0]: 0
R[1]: 230
R[2]: 134
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 135 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1823
R[0]: 0
R[1]: 230
R[2]: 135
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 229 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1824
R[0]: 0
R[1]: 229
R[2]: 135
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1825
R[0]: 0
R[1]: 229
R[2]: 135
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1826
R[0]: 0
R[1]: 229
R[2]: 135
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1827
R[0]: 0
R[1]: 229
R[2]: 135
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1828
R[0]: 0
R[1]: 229
R[2]: 135
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1829
R[0]: 0
R[1]: 229
R[2]: 135
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 228 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1830
R[0]: 0
R[1]: 228
R[2]: 135
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1831
R[0]: 0
R[1]: 228
R[2]: 135
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1832
R[0]: 0
R[1]: 228
R[2]: 135
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1833
R[0]: 0
R[1]: 228
R[2]: 135
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1834
R[0]: 0
R[1]: 228
R[2]: 135
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1835
R[0]: 0
R[1]: 228
R[2]: 135
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 136 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1836
R[0]: 0
R[1]: 228
R[2]: 136
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 227 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1837
R[0]: 0
R[1]: 227
R[2]: 136
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1838
R[0]: 0
R[1]: 227
R[2]: 136
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1839
R[0]: 0
R[1]: 227
R[2]: 136
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1840
R[0]: 0
R[1]: 227
R[2]: 136
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1841
R[0]: 0
R[1]: 227
R[2]: 136
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1842
R[0]: 0
R[1]: 227
R[2]: 136
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 226 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1843
R[0]: 0
R[1]: 226
R[2]: 136
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1844
R[0]: 0
R[1]: 226
R[2]: 136
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1845
R[0]: 0
R[1]: 226
R[2]: 136
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1846
R[0]: 0
R[1]: 226
R[2]: 136
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1847
R[0]: 0
R[1]: 226
R[2]: 136
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1848
R[0]: 0
R[1]: 226
R[2]: 136
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 137 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1849
R[0]: 0
R[1]: 226
R[2]: 137
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 225 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1850
R[0]: 0
R[1]: 225
R[2]: 137
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1851
R[0]: 0
R[1]: 225
R[2]: 137
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1852
R[0]: 0
R[1]: 225
R[2]: 137
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1853
R[0]: 0
R[1]: 225
R[2]: 137
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1854
R[0]: 0
R[1]: 225
R[2]: 137
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1855
R[0]: 0
R[1]: 225
R[2]: 137
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 224 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1856
R[0]: 0
R[1]: 224
R[2]: 137
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1857
R[0]: 0
R[1]: 224
R[2]: 137
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1858
R[0]: 0
R[1]: 224
R[2]: 137
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1859
R[0]: 0
R[1]: 224
R[2]: 137
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1860
R[0]: 0
R[1]: 224
R[2]: 137
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1861
R[0]: 0
R[1]: 224
R[2]: 137
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 138 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1862
R[0]: 0
R[1]: 224
R[2]: 138
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 223 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1863
R[0]: 0
R[1]: 223
R[2]: 138
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1864
R[0]: 0
R[1]: 223
R[2]: 138
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1865
R[0]: 0
R[1]: 223
R[2]: 138
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1866
R[0]: 0
R[1]: 223
R[2]: 138
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1867
R[0]: 0
R[1]: 223
R[2]: 138
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1868
R[0]: 0
R[1]: 223
R[2]: 138
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 222 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1869
R[0]: 0
R[1]: 222
R[2]: 138
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1870
R[0]: 0
R[1]: 222
R[2]: 138
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1871
R[0]: 0
R[1]: 222
R[2]: 138
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1872
R[0]: 0
R[1]: 222
R[2]: 138
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1873
R[0]: 0
R[1]: 222
R[2]: 138
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1874
R[0]: 0
R[1]: 222
R[2]: 138
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 139 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1875
R[0]: 0
R[1]: 222
R[2]: 139
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 221 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1876
R[0]: 0
R[1]: 221
R[2]: 139
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1877
R[0]: 0
R[1]: 221
R[2]: 139
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1878
R[0]: 0
R[1]: 221
R[2]: 139
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1879
R[0]: 0
R[1]: 221
R[2]: 139
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1880
R[0]: 0
R[1]: 221
R[2]: 139
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1881
R[0]: 0
R[1]: 221
R[2]: 139
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 220 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1882
R[0]: 0
R[1]: 220
R[2]: 139
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1883
R[0]: 0
R[1]: 220
R[2]: 139
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1884
R[0]: 0
R[1]: 220
R[2]: 139
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1885
R[0]: 0
R[1]: 220
R[2]: 139
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1886
R[0]: 0
R[1]: 220
R[2]: 139
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1887
R[0]: 0
R[1]: 220
R[2]: 139
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 140 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1888
R[0]: 0
R[1]: 220
R[2]: 140
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 219 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1889
R[0]: 0
R[1]: 219
R[2]: 140
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1890
R[0]: 0
R[1]: 219
R[2]: 140
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1891
R[0]: 0
R[1]: 219
R[2]: 140
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1892
R[0]: 0
R[1]: 219
R[2]: 140
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1893
R[0]: 0
R[1]: 219
R[2]: 140
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1894
R[0]: 0
R[1]: 219
R[2]: 140
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 218 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1895
R[0]: 0
R[1]: 218
R[2]: 140
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1896
R[0]: 0
R[1]: 218
R[2]: 140
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1897
R[0]: 0
R[1]: 218
R[2]: 140
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1898
R[0]: 0
R[1]: 218
R[2]: 140
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1899
R[0]: 0
R[1]: 218
R[2]: 140
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1900
R[0]: 0
R[1]: 218
R[2]: 140
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 141 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1901
R[0]: 0
R[1]: 218
R[2]: 141
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 217 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1902
R[0]: 0
R[1]: 217
R[2]: 141
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1903
R[0]: 0
R[1]: 217
R[2]: 141
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1904
R[0]: 0
R[1]: 217
R[2]: 141
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1905
R[0]: 0
R[1]: 217
R[2]: 141
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1906
R[0]: 0
R[1]: 217
R[2]: 141
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1907
R[0]: 0
R[1]: 217
R[2]: 141
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 216 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1908
R[0]: 0
R[1]: 216
R[2]: 141
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1909
R[0]: 0
R[1]: 216
R[2]: 141
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1910
R[0]: 0
R[1]: 216
R[2]: 141
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1911
R[0]: 0
R[1]: 216
R[2]: 141
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1912
R[0]: 0
R[1]: 216
R[2]: 141
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1913
R[0]: 0
R[1]: 216
R[2]: 141
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 142 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1914
R[0]: 0
R[1]: 216
R[2]: 142
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 215 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1915
R[0]: 0
R[1]: 215
R[2]: 142
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1916
R[0]: 0
R[1]: 215
R[2]: 142
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1917
R[0]: 0
R[1]: 215
R[2]: 142
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1918
R[0]: 0
R[1]: 215
R[2]: 142
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1919
R[0]: 0
R[1]: 215
R[2]: 142
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1920
R[0]: 0
R[1]: 215
R[2]: 142
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 214 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1921
R[0]: 0
R[1]: 214
R[2]: 142
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1922
R[0]: 0
R[1]: 214
R[2]: 142
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1923
R[0]: 0
R[1]: 214
R[2]: 142
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1924
R[0]: 0
R[1]: 214
R[2]: 142
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1925
R[0]: 0
R[1]: 214
R[2]: 142
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1926
R[0]: 0
R[1]: 214
R[2]: 142
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 143 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1927
R[0]: 0
R[1]: 214
R[2]: 143
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 213 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1928
R[0]: 0
R[1]: 213
R[2]: 143
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1929
R[0]: 0
R[1]: 213
R[2]: 143
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1930
R[0]: 0
R[1]: 213
R[2]: 143
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1931
R[0]: 0
R[1]: 213
R[2]: 143
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1932
R[0]: 0
R[1]: 213
R[2]: 143
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1933
R[0]: 0
R[1]: 213
R[2]: 143
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 212 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1934
R[0]: 0
R[1]: 212
R[2]: 143
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1935
R[0]: 0
R[1]: 212
R[2]: 143
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1936
R[0]: 0
R[1]: 212
R[2]: 143
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1937
R[0]: 0
R[1]: 212
R[2]: 143
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1938
R[0]: 0
R[1]: 212
R[2]: 143
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1939
R[0]: 0
R[1]: 212
R[2]: 143
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 144 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1940
R[0]: 0
R[1]: 212
R[2]: 144
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 211 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1941
R[0]: 0
R[1]: 211
R[2]: 144
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1942
R[0]: 0
R[1]: 211
R[2]: 144
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1943
R[0]: 0
R[1]: 211
R[2]: 144
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1944
R[0]: 0
R[1]: 211
R[2]: 144
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1945
R[0]: 0
R[1]: 211
R[2]: 144
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1946
R[0]: 0
R[1]: 211
R[2]: 144
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 210 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1947
R[0]: 0
R[1]: 210
R[2]: 144
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1948
R[0]: 0
R[1]: 210
R[2]: 144
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1949
R[0]: 0
R[1]: 210
R[2]: 144
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1950
R[0]: 0
R[1]: 210
R[2]: 144
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1951
R[0]: 0
R[1]: 210
R[2]: 144
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1952
R[0]: 0
R[1]: 210
R[2]: 144
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 145 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1953
R[0]: 0
R[1]: 210
R[2]: 145
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 209 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1954
R[0]: 0
R[1]: 209
R[2]: 145
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1955
R[0]: 0
R[1]: 209
R[2]: 145
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1956
R[0]: 0
R[1]: 209
R[2]: 145
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1957
R[0]: 0
R[1]: 209
R[2]: 145
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1958
R[0]: 0
R[1]: 209
R[2]: 145
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1959
R[0]: 0
R[1]: 209
R[2]: 145
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 208 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1960
R[0]: 0
R[1]: 208
R[2]: 145
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1961
R[0]: 0
R[1]: 208
R[2]: 145
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1962
R[0]: 0
R[1]: 208
R[2]: 145
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1963
R[0]: 0
R[1]: 208
R[2]: 145
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1964
R[0]: 0
R[1]: 208
R[2]: 145
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1965
R[0]: 0
R[1]: 208
R[2]: 145
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 146 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1966
R[0]: 0
R[1]: 208
R[2]: 146
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 207 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1967
R[0]: 0
R[1]: 207
R[2]: 146
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1968
R[0]: 0
R[1]: 207
R[2]: 146
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1969
R[0]: 0
R[1]: 207
R[2]: 146
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1970
R[0]: 0
R[1]: 207
R[2]: 146
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1971
R[0]: 0
R[1]: 207
R[2]: 146
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1972
R[0]: 0
R[1]: 207
R[2]: 146
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 206 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1973
R[0]: 0
R[1]: 206
R[2]: 146
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1974
R[0]: 0
R[1]: 206
R[2]: 146
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1975
R[0]: 0
R[1]: 206
R[2]: 146
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1976
R[0]: 0
R[1]: 206
R[2]: 146
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1977
R[0]: 0
R[1]: 206
R[2]: 146
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1978
R[0]: 0
R[1]: 206
R[2]: 146
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 147 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1979
R[0]: 0
R[1]: 206
R[2]: 147
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 205 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1980
R[0]: 0
R[1]: 205
R[2]: 147
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1981
R[0]: 0
R[1]: 205
R[2]: 147
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1982
R[0]: 0
R[1]: 205
R[2]: 147
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1983
R[0]: 0
R[1]: 205
R[2]: 147
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1984
R[0]: 0
R[1]: 205
R[2]: 147
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1985
R[0]: 0
R[1]: 205
R[2]: 147
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 204 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1986
R[0]: 0
R[1]: 204
R[2]: 147
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1987
R[0]: 0
R[1]: 204
R[2]: 147
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 1988
R[0]: 0
R[1]: 204
R[2]: 147
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1989
R[0]: 0
R[1]: 204
R[2]: 147
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1990
R[0]: 0
R[1]: 204
R[2]: 147
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1991
R[0]: 0
R[1]: 204
R[2]: 147
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 148 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1992
R[0]: 0
R[1]: 204
R[2]: 148
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 203 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1993
R[0]: 0
R[1]: 203
R[2]: 148
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 1994
R[0]: 0
R[1]: 203
R[2]: 148
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 1995
R[0]: 0
R[1]: 203
R[2]: 148
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 1996
R[0]: 0
R[1]: 203
R[2]: 148
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 1997
R[0]: 0
R[1]: 203
R[2]: 148
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 1998
R[0]: 0
R[1]: 203
R[2]: 148
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 202 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 1999
R[0]: 0
R[1]: 202
R[2]: 148
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2000
R[0]: 0
R[1]: 202
R[2]: 148
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2001
R[0]: 0
R[1]: 202
R[2]: 148
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2002
R[0]: 0
R[1]: 202
R[2]: 148
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2003
R[0]: 0
R[1]: 202
R[2]: 148
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2004
R[0]: 0
R[1]: 202
R[2]: 148
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 149 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2005
R[0]: 0
R[1]: 202
R[2]: 149
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 201 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2006
R[0]: 0
R[1]: 201
R[2]: 149
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2007
R[0]: 0
R[1]: 201
R[2]: 149
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2008
R[0]: 0
R[1]: 201
R[2]: 149
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2009
R[0]: 0
R[1]: 201
R[2]: 149
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2010
R[0]: 0
R[1]: 201
R[2]: 149
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2011
R[0]: 0
R[1]: 201
R[2]: 149
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 200 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2012
R[0]: 0
R[1]: 200
R[2]: 149
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2013
R[0]: 0
R[1]: 200
R[2]: 149
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2014
R[0]: 0
R[1]: 200
R[2]: 149
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2015
R[0]: 0
R[1]: 200
R[2]: 149
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2016
R[0]: 0
R[1]: 200
R[2]: 149
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2017
R[0]: 0
R[1]: 200
R[2]: 149
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 150 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2018
R[0]: 0
R[1]: 200
R[2]: 150
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 199 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2019
R[0]: 0
R[1]: 199
R[2]: 150
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2020
R[0]: 0
R[1]: 199
R[2]: 150
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2021
R[0]: 0
R[1]: 199
R[2]: 150
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2022
R[0]: 0
R[1]: 199
R[2]: 150
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2023
R[0]: 0
R[1]: 199
R[2]: 150
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2024
R[0]: 0
R[1]: 199
R[2]: 150
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 198 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2025
R[0]: 0
R[1]: 198
R[2]: 150
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2026
R[0]: 0
R[1]: 198
R[2]: 150
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2027
R[0]: 0
R[1]: 198
R[2]: 150
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2028
R[0]: 0
R[1]: 198
R[2]: 150
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2029
R[0]: 0
R[1]: 198
R[2]: 150
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2030
R[0]: 0
R[1]: 198
R[2]: 150
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 151 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2031
R[0]: 0
R[1]: 198
R[2]: 151
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 197 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2032
R[0]: 0
R[1]: 197
R[2]: 151
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2033
R[0]: 0
R[1]: 197
R[2]: 151
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2034
R[0]: 0
R[1]: 197
R[2]: 151
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2035
R[0]: 0
R[1]: 197
R[2]: 151
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2036
R[0]: 0
R[1]: 197
R[2]: 151
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2037
R[0]: 0
R[1]: 197
R[2]: 151
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 196 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2038
R[0]: 0
R[1]: 196
R[2]: 151
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2039
R[0]: 0
R[1]: 196
R[2]: 151
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2040
R[0]: 0
R[1]: 196
R[2]: 151
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2041
R[0]: 0
R[1]: 196
R[2]: 151
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2042
R[0]: 0
R[1]: 196
R[2]: 151
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2043
R[0]: 0
R[1]: 196
R[2]: 151
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 152 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2044
R[0]: 0
R[1]: 196
R[2]: 152
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 195 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2045
R[0]: 0
R[1]: 195
R[2]: 152
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2046
R[0]: 0
R[1]: 195
R[2]: 152
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2047
R[0]: 0
R[1]: 195
R[2]: 152
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2048
R[0]: 0
R[1]: 195
R[2]: 152
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2049
R[0]: 0
R[1]: 195
R[2]: 152
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2050
R[0]: 0
R[1]: 195
R[2]: 152
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 194 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2051
R[0]: 0
R[1]: 194
R[2]: 152
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2052
R[0]: 0
R[1]: 194
R[2]: 152
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2053
R[0]: 0
R[1]: 194
R[2]: 152
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2054
R[0]: 0
R[1]: 194
R[2]: 152
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2055
R[0]: 0
R[1]: 194
R[2]: 152
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2056
R[0]: 0
R[1]: 194
R[2]: 152
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 153 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2057
R[0]: 0
R[1]: 194
R[2]: 153
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 193 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2058
R[0]: 0
R[1]: 193
R[2]: 153
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2059
R[0]: 0
R[1]: 193
R[2]: 153
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2060
R[0]: 0
R[1]: 193
R[2]: 153
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2061
R[0]: 0
R[1]: 193
R[2]: 153
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2062
R[0]: 0
R[1]: 193
R[2]: 153
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2063
R[0]: 0
R[1]: 193
R[2]: 153
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 192 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2064
R[0]: 0
R[1]: 192
R[2]: 153
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2065
R[0]: 0
R[1]: 192
R[2]: 153
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2066
R[0]: 0
R[1]: 192
R[2]: 153
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2067
R[0]: 0
R[1]: 192
R[2]: 153
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2068
R[0]: 0
R[1]: 192
R[2]: 153
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2069
R[0]: 0
R[1]: 192
R[2]: 153
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 154 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2070
R[0]: 0
R[1]: 192
R[2]: 154
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 191 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2071
R[0]: 0
R[1]: 191
R[2]: 154
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2072
R[0]: 0
R[1]: 191
R[2]: 154
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2073
R[0]: 0
R[1]: 191
R[2]: 154
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2074
R[0]: 0
R[1]: 191
R[2]: 154
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2075
R[0]: 0
R[1]: 191
R[2]: 154
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2076
R[0]: 0
R[1]: 191
R[2]: 154
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 190 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2077
R[0]: 0
R[1]: 190
R[2]: 154
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2078
R[0]: 0
R[1]: 190
R[2]: 154
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2079
R[0]: 0
R[1]: 190
R[2]: 154
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2080
R[0]: 0
R[1]: 190
R[2]: 154
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2081
R[0]: 0
R[1]: 190
R[2]: 154
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2082
R[0]: 0
R[1]: 190
R[2]: 154
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 155 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2083
R[0]: 0
R[1]: 190
R[2]: 155
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 189 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2084
R[0]: 0
R[1]: 189
R[2]: 155
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2085
R[0]: 0
R[1]: 189
R[2]: 155
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2086
R[0]: 0
R[1]: 189
R[2]: 155
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2087
R[0]: 0
R[1]: 189
R[2]: 155
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2088
R[0]: 0
R[1]: 189
R[2]: 155
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2089
R[0]: 0
R[1]: 189
R[2]: 155
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 188 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2090
R[0]: 0
R[1]: 188
R[2]: 155
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2091
R[0]: 0
R[1]: 188
R[2]: 155
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2092
R[0]: 0
R[1]: 188
R[2]: 155
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2093
R[0]: 0
R[1]: 188
R[2]: 155
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2094
R[0]: 0
R[1]: 188
R[2]: 155
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2095
R[0]: 0
R[1]: 188
R[2]: 155
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 156 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2096
R[0]: 0
R[1]: 188
R[2]: 156
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 187 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2097
R[0]: 0
R[1]: 187
R[2]: 156
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2098
R[0]: 0
R[1]: 187
R[2]: 156
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2099
R[0]: 0
R[1]: 187
R[2]: 156
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2100
R[0]: 0
R[1]: 187
R[2]: 156
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2101
R[0]: 0
R[1]: 187
R[2]: 156
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2102
R[0]: 0
R[1]: 187
R[2]: 156
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 186 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2103
R[0]: 0
R[1]: 186
R[2]: 156
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2104
R[0]: 0
R[1]: 186
R[2]: 156
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2105
R[0]: 0
R[1]: 186
R[2]: 156
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2106
R[0]: 0
R[1]: 186
R[2]: 156
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2107
R[0]: 0
R[1]: 186
R[2]: 156
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2108
R[0]: 0
R[1]: 186
R[2]: 156
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 157 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2109
R[0]: 0
R[1]: 186
R[2]: 157
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 185 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2110
R[0]: 0
R[1]: 185
R[2]: 157
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2111
R[0]: 0
R[1]: 185
R[2]: 157
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2112
R[0]: 0
R[1]: 185
R[2]: 157
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2113
R[0]: 0
R[1]: 185
R[2]: 157
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2114
R[0]: 0
R[1]: 185
R[2]: 157
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2115
R[0]: 0
R[1]: 185
R[2]: 157
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 184 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2116
R[0]: 0
R[1]: 184
R[2]: 157
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2117
R[0]: 0
R[1]: 184
R[2]: 157
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2118
R[0]: 0
R[1]: 184
R[2]: 157
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2119
R[0]: 0
R[1]: 184
R[2]: 157
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2120
R[0]: 0
R[1]: 184
R[2]: 157
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2121
R[0]: 0
R[1]: 184
R[2]: 157
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 158 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2122
R[0]: 0
R[1]: 184
R[2]: 158
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 183 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2123
R[0]: 0
R[1]: 183
R[2]: 158
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2124
R[0]: 0
R[1]: 183
R[2]: 158
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2125
R[0]: 0
R[1]: 183
R[2]: 158
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2126
R[0]: 0
R[1]: 183
R[2]: 158
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2127
R[0]: 0
R[1]: 183
R[2]: 158
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2128
R[0]: 0
R[1]: 183
R[2]: 158
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 182 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2129
R[0]: 0
R[1]: 182
R[2]: 158
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2130
R[0]: 0
R[1]: 182
R[2]: 158
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2131
R[0]: 0
R[1]: 182
R[2]: 158
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2132
R[0]: 0
R[1]: 182
R[2]: 158
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2133
R[0]: 0
R[1]: 182
R[2]: 158
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2134
R[0]: 0
R[1]: 182
R[2]: 158
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 159 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2135
R[0]: 0
R[1]: 182
R[2]: 159
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 181 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2136
R[0]: 0
R[1]: 181
R[2]: 159
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2137
R[0]: 0
R[1]: 181
R[2]: 159
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2138
R[0]: 0
R[1]: 181
R[2]: 159
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2139
R[0]: 0
R[1]: 181
R[2]: 159
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2140
R[0]: 0
R[1]: 181
R[2]: 159
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2141
R[0]: 0
R[1]: 181
R[2]: 159
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 180 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2142
R[0]: 0
R[1]: 180
R[2]: 159
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2143
R[0]: 0
R[1]: 180
R[2]: 159
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2144
R[0]: 0
R[1]: 180
R[2]: 159
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2145
R[0]: 0
R[1]: 180
R[2]: 159
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2146
R[0]: 0
R[1]: 180
R[2]: 159
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2147
R[0]: 0
R[1]: 180
R[2]: 159
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 160 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2148
R[0]: 0
R[1]: 180
R[2]: 160
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 179 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2149
R[0]: 0
R[1]: 179
R[2]: 160
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2150
R[0]: 0
R[1]: 179
R[2]: 160
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2151
R[0]: 0
R[1]: 179
R[2]: 160
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2152
R[0]: 0
R[1]: 179
R[2]: 160
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2153
R[0]: 0
R[1]: 179
R[2]: 160
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2154
R[0]: 0
R[1]: 179
R[2]: 160
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 178 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2155
R[0]: 0
R[1]: 178
R[2]: 160
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2156
R[0]: 0
R[1]: 178
R[2]: 160
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2157
R[0]: 0
R[1]: 178
R[2]: 160
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2158
R[0]: 0
R[1]: 178
R[2]: 160
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2159
R[0]: 0
R[1]: 178
R[2]: 160
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2160
R[0]: 0
R[1]: 178
R[2]: 160
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 161 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2161
R[0]: 0
R[1]: 178
R[2]: 161
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 177 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2162
R[0]: 0
R[1]: 177
R[2]: 161
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2163
R[0]: 0
R[1]: 177
R[2]: 161
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2164
R[0]: 0
R[1]: 177
R[2]: 161
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2165
R[0]: 0
R[1]: 177
R[2]: 161
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2166
R[0]: 0
R[1]: 177
R[2]: 161
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2167
R[0]: 0
R[1]: 177
R[2]: 161
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 176 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2168
R[0]: 0
R[1]: 176
R[2]: 161
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2169
R[0]: 0
R[1]: 176
R[2]: 161
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2170
R[0]: 0
R[1]: 176
R[2]: 161
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2171
R[0]: 0
R[1]: 176
R[2]: 161
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2172
R[0]: 0
R[1]: 176
R[2]: 161
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2173
R[0]: 0
R[1]: 176
R[2]: 161
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 162 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2174
R[0]: 0
R[1]: 176
R[2]: 162
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 175 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2175
R[0]: 0
R[1]: 175
R[2]: 162
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2176
R[0]: 0
R[1]: 175
R[2]: 162
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2177
R[0]: 0
R[1]: 175
R[2]: 162
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2178
R[0]: 0
R[1]: 175
R[2]: 162
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2179
R[0]: 0
R[1]: 175
R[2]: 162
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2180
R[0]: 0
R[1]: 175
R[2]: 162
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 174 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2181
R[0]: 0
R[1]: 174
R[2]: 162
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2182
R[0]: 0
R[1]: 174
R[2]: 162
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2183
R[0]: 0
R[1]: 174
R[2]: 162
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2184
R[0]: 0
R[1]: 174
R[2]: 162
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2185
R[0]: 0
R[1]: 174
R[2]: 162
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2186
R[0]: 0
R[1]: 174
R[2]: 162
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 163 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2187
R[0]: 0
R[1]: 174
R[2]: 163
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 173 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2188
R[0]: 0
R[1]: 173
R[2]: 163
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2189
R[0]: 0
R[1]: 173
R[2]: 163
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2190
R[0]: 0
R[1]: 173
R[2]: 163
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2191
R[0]: 0
R[1]: 173
R[2]: 163
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2192
R[0]: 0
R[1]: 173
R[2]: 163
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2193
R[0]: 0
R[1]: 173
R[2]: 163
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 172 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2194
R[0]: 0
R[1]: 172
R[2]: 163
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2195
R[0]: 0
R[1]: 172
R[2]: 163
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2196
R[0]: 0
R[1]: 172
R[2]: 163
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2197
R[0]: 0
R[1]: 172
R[2]: 163
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2198
R[0]: 0
R[1]: 172
R[2]: 163
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2199
R[0]: 0
R[1]: 172
R[2]: 163
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 164 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2200
R[0]: 0
R[1]: 172
R[2]: 164
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 171 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2201
R[0]: 0
R[1]: 171
R[2]: 164
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2202
R[0]: 0
R[1]: 171
R[2]: 164
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2203
R[0]: 0
R[1]: 171
R[2]: 164
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2204
R[0]: 0
R[1]: 171
R[2]: 164
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2205
R[0]: 0
R[1]: 171
R[2]: 164
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2206
R[0]: 0
R[1]: 171
R[2]: 164
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 170 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2207
R[0]: 0
R[1]: 170
R[2]: 164
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2208
R[0]: 0
R[1]: 170
R[2]: 164
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2209
R[0]: 0
R[1]: 170
R[2]: 164
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2210
R[0]: 0
R[1]: 170
R[2]: 164
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2211
R[0]: 0
R[1]: 170
R[2]: 164
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2212
R[0]: 0
R[1]: 170
R[2]: 164
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 165 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2213
R[0]: 0
R[1]: 170
R[2]: 165
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 169 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2214
R[0]: 0
R[1]: 169
R[2]: 165
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2215
R[0]: 0
R[1]: 169
R[2]: 165
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2216
R[0]: 0
R[1]: 169
R[2]: 165
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2217
R[0]: 0
R[1]: 169
R[2]: 165
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2218
R[0]: 0
R[1]: 169
R[2]: 165
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2219
R[0]: 0
R[1]: 169
R[2]: 165
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 168 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2220
R[0]: 0
R[1]: 168
R[2]: 165
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2221
R[0]: 0
R[1]: 168
R[2]: 165
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2222
R[0]: 0
R[1]: 168
R[2]: 165
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2223
R[0]: 0
R[1]: 168
R[2]: 165
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2224
R[0]: 0
R[1]: 168
R[2]: 165
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2225
R[0]: 0
R[1]: 168
R[2]: 165
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 166 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2226
R[0]: 0
R[1]: 168
R[2]: 166
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 167 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2227
R[0]: 0
R[1]: 167
R[2]: 166
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2228
R[0]: 0
R[1]: 167
R[2]: 166
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2229
R[0]: 0
R[1]: 167
R[2]: 166
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2230
R[0]: 0
R[1]: 167
R[2]: 166
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2231
R[0]: 0
R[1]: 167
R[2]: 166
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2232
R[0]: 0
R[1]: 167
R[2]: 166
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 166 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2233
R[0]: 0
R[1]: 166
R[2]: 166
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2234
R[0]: 0
R[1]: 166
R[2]: 166
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2235
R[0]: 0
R[1]: 166
R[2]: 166
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2236
R[0]: 0
R[1]: 166
R[2]: 166
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2237
R[0]: 0
R[1]: 166
R[2]: 166
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2238
R[0]: 0
R[1]: 166
R[2]: 166
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 167 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2239
R[0]: 0
R[1]: 166
R[2]: 167
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 165 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2240
R[0]: 0
R[1]: 165
R[2]: 167
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2241
R[0]: 0
R[1]: 165
R[2]: 167
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2242
R[0]: 0
R[1]: 165
R[2]: 167
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2243
R[0]: 0
R[1]: 165
R[2]: 167
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2244
R[0]: 0
R[1]: 165
R[2]: 167
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2245
R[0]: 0
R[1]: 165
R[2]: 167
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 164 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2246
R[0]: 0
R[1]: 164
R[2]: 167
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2247
R[0]: 0
R[1]: 164
R[2]: 167
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2248
R[0]: 0
R[1]: 164
R[2]: 167
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2249
R[0]: 0
R[1]: 164
R[2]: 167
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2250
R[0]: 0
R[1]: 164
R[2]: 167
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2251
R[0]: 0
R[1]: 164
R[2]: 167
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 168 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2252
R[0]: 0
R[1]: 164
R[2]: 168
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 163 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2253
R[0]: 0
R[1]: 163
R[2]: 168
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2254
R[0]: 0
R[1]: 163
R[2]: 168
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2255
R[0]: 0
R[1]: 163
R[2]: 168
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2256
R[0]: 0
R[1]: 163
R[2]: 168
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2257
R[0]: 0
R[1]: 163
R[2]: 168
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2258
R[0]: 0
R[1]: 163
R[2]: 168
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 162 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2259
R[0]: 0
R[1]: 162
R[2]: 168
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2260
R[0]: 0
R[1]: 162
R[2]: 168
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2261
R[0]: 0
R[1]: 162
R[2]: 168
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2262
R[0]: 0
R[1]: 162
R[2]: 168
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2263
R[0]: 0
R[1]: 162
R[2]: 168
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2264
R[0]: 0
R[1]: 162
R[2]: 168
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 169 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2265
R[0]: 0
R[1]: 162
R[2]: 169
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 161 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2266
R[0]: 0
R[1]: 161
R[2]: 169
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2267
R[0]: 0
R[1]: 161
R[2]: 169
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2268
R[0]: 0
R[1]: 161
R[2]: 169
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2269
R[0]: 0
R[1]: 161
R[2]: 169
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2270
R[0]: 0
R[1]: 161
R[2]: 169
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2271
R[0]: 0
R[1]: 161
R[2]: 169
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 160 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2272
R[0]: 0
R[1]: 160
R[2]: 169
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2273
R[0]: 0
R[1]: 160
R[2]: 169
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2274
R[0]: 0
R[1]: 160
R[2]: 169
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2275
R[0]: 0
R[1]: 160
R[2]: 169
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2276
R[0]: 0
R[1]: 160
R[2]: 169
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2277
R[0]: 0
R[1]: 160
R[2]: 169
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 170 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2278
R[0]: 0
R[1]: 160
R[2]: 170
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 159 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2279
R[0]: 0
R[1]: 159
R[2]: 170
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2280
R[0]: 0
R[1]: 159
R[2]: 170
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2281
R[0]: 0
R[1]: 159
R[2]: 170
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2282
R[0]: 0
R[1]: 159
R[2]: 170
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2283
R[0]: 0
R[1]: 159
R[2]: 170
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2284
R[0]: 0
R[1]: 159
R[2]: 170
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 158 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2285
R[0]: 0
R[1]: 158
R[2]: 170
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2286
R[0]: 0
R[1]: 158
R[2]: 170
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2287
R[0]: 0
R[1]: 158
R[2]: 170
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2288
R[0]: 0
R[1]: 158
R[2]: 170
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2289
R[0]: 0
R[1]: 158
R[2]: 170
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2290
R[0]: 0
R[1]: 158
R[2]: 170
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 171 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2291
R[0]: 0
R[1]: 158
R[2]: 171
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 157 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2292
R[0]: 0
R[1]: 157
R[2]: 171
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2293
R[0]: 0
R[1]: 157
R[2]: 171
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2294
R[0]: 0
R[1]: 157
R[2]: 171
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2295
R[0]: 0
R[1]: 157
R[2]: 171
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2296
R[0]: 0
R[1]: 157
R[2]: 171
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2297
R[0]: 0
R[1]: 157
R[2]: 171
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 156 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2298
R[0]: 0
R[1]: 156
R[2]: 171
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2299
R[0]: 0
R[1]: 156
R[2]: 171
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2300
R[0]: 0
R[1]: 156
R[2]: 171
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2301
R[0]: 0
R[1]: 156
R[2]: 171
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2302
R[0]: 0
R[1]: 156
R[2]: 171
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2303
R[0]: 0
R[1]: 156
R[2]: 171
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 172 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2304
R[0]: 0
R[1]: 156
R[2]: 172
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 155 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2305
R[0]: 0
R[1]: 155
R[2]: 172
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2306
R[0]: 0
R[1]: 155
R[2]: 172
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2307
R[0]: 0
R[1]: 155
R[2]: 172
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2308
R[0]: 0
R[1]: 155
R[2]: 172
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2309
R[0]: 0
R[1]: 155
R[2]: 172
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2310
R[0]: 0
R[1]: 155
R[2]: 172
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 154 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2311
R[0]: 0
R[1]: 154
R[2]: 172
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2312
R[0]: 0
R[1]: 154
R[2]: 172
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2313
R[0]: 0
R[1]: 154
R[2]: 172
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2314
R[0]: 0
R[1]: 154
R[2]: 172
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2315
R[0]: 0
R[1]: 154
R[2]: 172
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2316
R[0]: 0
R[1]: 154
R[2]: 172
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 173 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2317
R[0]: 0
R[1]: 154
R[2]: 173
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 153 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2318
R[0]: 0
R[1]: 153
R[2]: 173
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2319
R[0]: 0
R[1]: 153
R[2]: 173
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2320
R[0]: 0
R[1]: 153
R[2]: 173
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2321
R[0]: 0
R[1]: 153
R[2]: 173
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2322
R[0]: 0
R[1]: 153
R[2]: 173
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2323
R[0]: 0
R[1]: 153
R[2]: 173
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 152 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2324
R[0]: 0
R[1]: 152
R[2]: 173
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2325
R[0]: 0
R[1]: 152
R[2]: 173
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2326
R[0]: 0
R[1]: 152
R[2]: 173
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2327
R[0]: 0
R[1]: 152
R[2]: 173
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2328
R[0]: 0
R[1]: 152
R[2]: 173
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2329
R[0]: 0
R[1]: 152
R[2]: 173
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 174 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2330
R[0]: 0
R[1]: 152
R[2]: 174
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 151 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2331
R[0]: 0
R[1]: 151
R[2]: 174
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2332
R[0]: 0
R[1]: 151
R[2]: 174
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2333
R[0]: 0
R[1]: 151
R[2]: 174
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2334
R[0]: 0
R[1]: 151
R[2]: 174
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2335
R[0]: 0
R[1]: 151
R[2]: 174
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2336
R[0]: 0
R[1]: 151
R[2]: 174
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 150 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2337
R[0]: 0
R[1]: 150
R[2]: 174
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2338
R[0]: 0
R[1]: 150
R[2]: 174
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2339
R[0]: 0
R[1]: 150
R[2]: 174
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2340
R[0]: 0
R[1]: 150
R[2]: 174
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2341
R[0]: 0
R[1]: 150
R[2]: 174
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2342
R[0]: 0
R[1]: 150
R[2]: 174
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 175 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2343
R[0]: 0
R[1]: 150
R[2]: 175
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 149 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2344
R[0]: 0
R[1]: 149
R[2]: 175
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2345
R[0]: 0
R[1]: 149
R[2]: 175
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2346
R[0]: 0
R[1]: 149
R[2]: 175
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2347
R[0]: 0
R[1]: 149
R[2]: 175
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2348
R[0]: 0
R[1]: 149
R[2]: 175
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2349
R[0]: 0
R[1]: 149
R[2]: 175
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 148 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2350
R[0]: 0
R[1]: 148
R[2]: 175
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2351
R[0]: 0
R[1]: 148
R[2]: 175
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2352
R[0]: 0
R[1]: 148
R[2]: 175
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2353
R[0]: 0
R[1]: 148
R[2]: 175
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2354
R[0]: 0
R[1]: 148
R[2]: 175
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2355
R[0]: 0
R[1]: 148
R[2]: 175
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 176 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2356
R[0]: 0
R[1]: 148
R[2]: 176
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 147 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2357
R[0]: 0
R[1]: 147
R[2]: 176
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2358
R[0]: 0
R[1]: 147
R[2]: 176
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2359
R[0]: 0
R[1]: 147
R[2]: 176
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2360
R[0]: 0
R[1]: 147
R[2]: 176
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2361
R[0]: 0
R[1]: 147
R[2]: 176
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2362
R[0]: 0
R[1]: 147
R[2]: 176
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 146 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2363
R[0]: 0
R[1]: 146
R[2]: 176
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2364
R[0]: 0
R[1]: 146
R[2]: 176
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2365
R[0]: 0
R[1]: 146
R[2]: 176
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2366
R[0]: 0
R[1]: 146
R[2]: 176
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2367
R[0]: 0
R[1]: 146
R[2]: 176
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2368
R[0]: 0
R[1]: 146
R[2]: 176
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 177 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2369
R[0]: 0
R[1]: 146
R[2]: 177
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 145 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2370
R[0]: 0
R[1]: 145
R[2]: 177
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2371
R[0]: 0
R[1]: 145
R[2]: 177
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2372
R[0]: 0
R[1]: 145
R[2]: 177
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2373
R[0]: 0
R[1]: 145
R[2]: 177
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2374
R[0]: 0
R[1]: 145
R[2]: 177
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2375
R[0]: 0
R[1]: 145
R[2]: 177
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 144 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2376
R[0]: 0
R[1]: 144
R[2]: 177
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2377
R[0]: 0
R[1]: 144
R[2]: 177
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2378
R[0]: 0
R[1]: 144
R[2]: 177
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2379
R[0]: 0
R[1]: 144
R[2]: 177
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2380
R[0]: 0
R[1]: 144
R[2]: 177
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2381
R[0]: 0
R[1]: 144
R[2]: 177
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 178 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2382
R[0]: 0
R[1]: 144
R[2]: 178
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 143 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2383
R[0]: 0
R[1]: 143
R[2]: 178
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2384
R[0]: 0
R[1]: 143
R[2]: 178
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2385
R[0]: 0
R[1]: 143
R[2]: 178
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2386
R[0]: 0
R[1]: 143
R[2]: 178
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2387
R[0]: 0
R[1]: 143
R[2]: 178
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2388
R[0]: 0
R[1]: 143
R[2]: 178
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 142 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2389
R[0]: 0
R[1]: 142
R[2]: 178
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2390
R[0]: 0
R[1]: 142
R[2]: 178
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2391
R[0]: 0
R[1]: 142
R[2]: 178
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2392
R[0]: 0
R[1]: 142
R[2]: 178
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2393
R[0]: 0
R[1]: 142
R[2]: 178
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2394
R[0]: 0
R[1]: 142
R[2]: 178
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 179 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2395
R[0]: 0
R[1]: 142
R[2]: 179
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 141 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2396
R[0]: 0
R[1]: 141
R[2]: 179
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2397
R[0]: 0
R[1]: 141
R[2]: 179
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2398
R[0]: 0
R[1]: 141
R[2]: 179
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2399
R[0]: 0
R[1]: 141
R[2]: 179
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2400
R[0]: 0
R[1]: 141
R[2]: 179
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2401
R[0]: 0
R[1]: 141
R[2]: 179
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 140 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2402
R[0]: 0
R[1]: 140
R[2]: 179
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2403
R[0]: 0
R[1]: 140
R[2]: 179
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2404
R[0]: 0
R[1]: 140
R[2]: 179
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2405
R[0]: 0
R[1]: 140
R[2]: 179
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2406
R[0]: 0
R[1]: 140
R[2]: 179
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2407
R[0]: 0
R[1]: 140
R[2]: 179
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 180 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2408
R[0]: 0
R[1]: 140
R[2]: 180
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 139 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2409
R[0]: 0
R[1]: 139
R[2]: 180
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2410
R[0]: 0
R[1]: 139
R[2]: 180
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2411
R[0]: 0
R[1]: 139
R[2]: 180
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2412
R[0]: 0
R[1]: 139
R[2]: 180
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2413
R[0]: 0
R[1]: 139
R[2]: 180
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2414
R[0]: 0
R[1]: 139
R[2]: 180
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 138 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2415
R[0]: 0
R[1]: 138
R[2]: 180
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2416
R[0]: 0
R[1]: 138
R[2]: 180
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2417
R[0]: 0
R[1]: 138
R[2]: 180
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2418
R[0]: 0
R[1]: 138
R[2]: 180
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2419
R[0]: 0
R[1]: 138
R[2]: 180
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2420
R[0]: 0
R[1]: 138
R[2]: 180
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 181 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2421
R[0]: 0
R[1]: 138
R[2]: 181
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 137 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2422
R[0]: 0
R[1]: 137
R[2]: 181
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2423
R[0]: 0
R[1]: 137
R[2]: 181
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2424
R[0]: 0
R[1]: 137
R[2]: 181
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2425
R[0]: 0
R[1]: 137
R[2]: 181
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2426
R[0]: 0
R[1]: 137
R[2]: 181
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2427
R[0]: 0
R[1]: 137
R[2]: 181
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 136 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2428
R[0]: 0
R[1]: 136
R[2]: 181
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2429
R[0]: 0
R[1]: 136
R[2]: 181
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2430
R[0]: 0
R[1]: 136
R[2]: 181
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2431
R[0]: 0
R[1]: 136
R[2]: 181
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2432
R[0]: 0
R[1]: 136
R[2]: 181
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2433
R[0]: 0
R[1]: 136
R[2]: 181
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 182 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2434
R[0]: 0
R[1]: 136
R[2]: 182
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 135 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2435
R[0]: 0
R[1]: 135
R[2]: 182
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2436
R[0]: 0
R[1]: 135
R[2]: 182
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2437
R[0]: 0
R[1]: 135
R[2]: 182
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2438
R[0]: 0
R[1]: 135
R[2]: 182
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2439
R[0]: 0
R[1]: 135
R[2]: 182
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2440
R[0]: 0
R[1]: 135
R[2]: 182
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 134 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2441
R[0]: 0
R[1]: 134
R[2]: 182
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2442
R[0]: 0
R[1]: 134
R[2]: 182
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2443
R[0]: 0
R[1]: 134
R[2]: 182
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2444
R[0]: 0
R[1]: 134
R[2]: 182
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2445
R[0]: 0
R[1]: 134
R[2]: 182
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2446
R[0]: 0
R[1]: 134
R[2]: 182
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 183 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2447
R[0]: 0
R[1]: 134
R[2]: 183
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 133 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2448
R[0]: 0
R[1]: 133
R[2]: 183
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2449
R[0]: 0
R[1]: 133
R[2]: 183
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2450
R[0]: 0
R[1]: 133
R[2]: 183
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2451
R[0]: 0
R[1]: 133
R[2]: 183
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2452
R[0]: 0
R[1]: 133
R[2]: 183
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2453
R[0]: 0
R[1]: 133
R[2]: 183
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 132 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2454
R[0]: 0
R[1]: 132
R[2]: 183
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2455
R[0]: 0
R[1]: 132
R[2]: 183
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2456
R[0]: 0
R[1]: 132
R[2]: 183
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2457
R[0]: 0
R[1]: 132
R[2]: 183
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2458
R[0]: 0
R[1]: 132
R[2]: 183
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2459
R[0]: 0
R[1]: 132
R[2]: 183
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 184 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2460
R[0]: 0
R[1]: 132
R[2]: 184
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 131 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2461
R[0]: 0
R[1]: 131
R[2]: 184
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2462
R[0]: 0
R[1]: 131
R[2]: 184
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2463
R[0]: 0
R[1]: 131
R[2]: 184
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2464
R[0]: 0
R[1]: 131
R[2]: 184
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2465
R[0]: 0
R[1]: 131
R[2]: 184
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2466
R[0]: 0
R[1]: 131
R[2]: 184
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 130 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2467
R[0]: 0
R[1]: 130
R[2]: 184
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2468
R[0]: 0
R[1]: 130
R[2]: 184
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2469
R[0]: 0
R[1]: 130
R[2]: 184
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2470
R[0]: 0
R[1]: 130
R[2]: 184
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2471
R[0]: 0
R[1]: 130
R[2]: 184
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2472
R[0]: 0
R[1]: 130
R[2]: 184
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 185 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2473
R[0]: 0
R[1]: 130
R[2]: 185
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 129 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2474
R[0]: 0
R[1]: 129
R[2]: 185
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2475
R[0]: 0
R[1]: 129
R[2]: 185
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2476
R[0]: 0
R[1]: 129
R[2]: 185
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2477
R[0]: 0
R[1]: 129
R[2]: 185
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2478
R[0]: 0
R[1]: 129
R[2]: 185
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2479
R[0]: 0
R[1]: 129
R[2]: 185
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 128 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2480
R[0]: 0
R[1]: 128
R[2]: 185
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2481
R[0]: 0
R[1]: 128
R[2]: 185
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2482
R[0]: 0
R[1]: 128
R[2]: 185
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2483
R[0]: 0
R[1]: 128
R[2]: 185
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2484
R[0]: 0
R[1]: 128
R[2]: 185
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2485
R[0]: 0
R[1]: 128
R[2]: 185
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 186 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2486
R[0]: 0
R[1]: 128
R[2]: 186
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 127 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2487
R[0]: 0
R[1]: 127
R[2]: 186
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2488
R[0]: 0
R[1]: 127
R[2]: 186
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2489
R[0]: 0
R[1]: 127
R[2]: 186
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2490
R[0]: 0
R[1]: 127
R[2]: 186
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2491
R[0]: 0
R[1]: 127
R[2]: 186
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2492
R[0]: 0
R[1]: 127
R[2]: 186
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 126 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2493
R[0]: 0
R[1]: 126
R[2]: 186
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2494
R[0]: 0
R[1]: 126
R[2]: 186
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2495
R[0]: 0
R[1]: 126
R[2]: 186
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2496
R[0]: 0
R[1]: 126
R[2]: 186
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2497
R[0]: 0
R[1]: 126
R[2]: 186
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2498
R[0]: 0
R[1]: 126
R[2]: 186
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 187 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2499
R[0]: 0
R[1]: 126
R[2]: 187
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 125 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2500
R[0]: 0
R[1]: 125
R[2]: 187
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2501
R[0]: 0
R[1]: 125
R[2]: 187
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2502
R[0]: 0
R[1]: 125
R[2]: 187
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2503
R[0]: 0
R[1]: 125
R[2]: 187
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2504
R[0]: 0
R[1]: 125
R[2]: 187
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2505
R[0]: 0
R[1]: 125
R[2]: 187
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 124 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2506
R[0]: 0
R[1]: 124
R[2]: 187
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2507
R[0]: 0
R[1]: 124
R[2]: 187
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2508
R[0]: 0
R[1]: 124
R[2]: 187
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2509
R[0]: 0
R[1]: 124
R[2]: 187
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2510
R[0]: 0
R[1]: 124
R[2]: 187
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2511
R[0]: 0
R[1]: 124
R[2]: 187
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 188 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2512
R[0]: 0
R[1]: 124
R[2]: 188
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 123 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2513
R[0]: 0
R[1]: 123
R[2]: 188
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2514
R[0]: 0
R[1]: 123
R[2]: 188
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2515
R[0]: 0
R[1]: 123
R[2]: 188
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2516
R[0]: 0
R[1]: 123
R[2]: 188
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2517
R[0]: 0
R[1]: 123
R[2]: 188
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2518
R[0]: 0
R[1]: 123
R[2]: 188
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 122 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2519
R[0]: 0
R[1]: 122
R[2]: 188
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2520
R[0]: 0
R[1]: 122
R[2]: 188
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2521
R[0]: 0
R[1]: 122
R[2]: 188
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2522
R[0]: 0
R[1]: 122
R[2]: 188
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2523
R[0]: 0
R[1]: 122
R[2]: 188
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2524
R[0]: 0
R[1]: 122
R[2]: 188
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 189 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2525
R[0]: 0
R[1]: 122
R[2]: 189
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 121 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2526
R[0]: 0
R[1]: 121
R[2]: 189
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2527
R[0]: 0
R[1]: 121
R[2]: 189
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2528
R[0]: 0
R[1]: 121
R[2]: 189
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2529
R[0]: 0
R[1]: 121
R[2]: 189
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2530
R[0]: 0
R[1]: 121
R[2]: 189
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2531
R[0]: 0
R[1]: 121
R[2]: 189
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 120 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2532
R[0]: 0
R[1]: 120
R[2]: 189
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2533
R[0]: 0
R[1]: 120
R[2]: 189
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2534
R[0]: 0
R[1]: 120
R[2]: 189
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2535
R[0]: 0
R[1]: 120
R[2]: 189
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2536
R[0]: 0
R[1]: 120
R[2]: 189
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2537
R[0]: 0
R[1]: 120
R[2]: 189
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 190 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2538
R[0]: 0
R[1]: 120
R[2]: 190
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 119 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2539
R[0]: 0
R[1]: 119
R[2]: 190
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2540
R[0]: 0
R[1]: 119
R[2]: 190
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2541
R[0]: 0
R[1]: 119
R[2]: 190
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2542
R[0]: 0
R[1]: 119
R[2]: 190
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2543
R[0]: 0
R[1]: 119
R[2]: 190
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2544
R[0]: 0
R[1]: 119
R[2]: 190
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 118 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2545
R[0]: 0
R[1]: 118
R[2]: 190
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2546
R[0]: 0
R[1]: 118
R[2]: 190
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2547
R[0]: 0
R[1]: 118
R[2]: 190
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2548
R[0]: 0
R[1]: 118
R[2]: 190
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2549
R[0]: 0
R[1]: 118
R[2]: 190
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2550
R[0]: 0
R[1]: 118
R[2]: 190
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 191 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2551
R[0]: 0
R[1]: 118
R[2]: 191
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 117 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2552
R[0]: 0
R[1]: 117
R[2]: 191
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2553
R[0]: 0
R[1]: 117
R[2]: 191
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2554
R[0]: 0
R[1]: 117
R[2]: 191
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2555
R[0]: 0
R[1]: 117
R[2]: 191
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2556
R[0]: 0
R[1]: 117
R[2]: 191
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2557
R[0]: 0
R[1]: 117
R[2]: 191
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 116 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2558
R[0]: 0
R[1]: 116
R[2]: 191
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2559
R[0]: 0
R[1]: 116
R[2]: 191
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2560
R[0]: 0
R[1]: 116
R[2]: 191
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2561
R[0]: 0
R[1]: 116
R[2]: 191
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2562
R[0]: 0
R[1]: 116
R[2]: 191
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2563
R[0]: 0
R[1]: 116
R[2]: 191
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 192 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2564
R[0]: 0
R[1]: 116
R[2]: 192
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 115 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2565
R[0]: 0
R[1]: 115
R[2]: 192
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2566
R[0]: 0
R[1]: 115
R[2]: 192
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2567
R[0]: 0
R[1]: 115
R[2]: 192
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2568
R[0]: 0
R[1]: 115
R[2]: 192
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2569
R[0]: 0
R[1]: 115
R[2]: 192
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2570
R[0]: 0
R[1]: 115
R[2]: 192
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 114 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2571
R[0]: 0
R[1]: 114
R[2]: 192
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2572
R[0]: 0
R[1]: 114
R[2]: 192
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2573
R[0]: 0
R[1]: 114
R[2]: 192
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2574
R[0]: 0
R[1]: 114
R[2]: 192
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2575
R[0]: 0
R[1]: 114
R[2]: 192
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2576
R[0]: 0
R[1]: 114
R[2]: 192
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 193 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2577
R[0]: 0
R[1]: 114
R[2]: 193
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 113 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2578
R[0]: 0
R[1]: 113
R[2]: 193
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2579
R[0]: 0
R[1]: 113
R[2]: 193
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2580
R[0]: 0
R[1]: 113
R[2]: 193
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2581
R[0]: 0
R[1]: 113
R[2]: 193
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2582
R[0]: 0
R[1]: 113
R[2]: 193
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2583
R[0]: 0
R[1]: 113
R[2]: 193
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 112 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2584
R[0]: 0
R[1]: 112
R[2]: 193
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2585
R[0]: 0
R[1]: 112
R[2]: 193
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2586
R[0]: 0
R[1]: 112
R[2]: 193
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2587
R[0]: 0
R[1]: 112
R[2]: 193
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2588
R[0]: 0
R[1]: 112
R[2]: 193
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2589
R[0]: 0
R[1]: 112
R[2]: 193
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 194 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2590
R[0]: 0
R[1]: 112
R[2]: 194
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 111 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2591
R[0]: 0
R[1]: 111
R[2]: 194
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2592
R[0]: 0
R[1]: 111
R[2]: 194
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2593
R[0]: 0
R[1]: 111
R[2]: 194
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2594
R[0]: 0
R[1]: 111
R[2]: 194
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2595
R[0]: 0
R[1]: 111
R[2]: 194
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2596
R[0]: 0
R[1]: 111
R[2]: 194
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 110 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2597
R[0]: 0
R[1]: 110
R[2]: 194
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2598
R[0]: 0
R[1]: 110
R[2]: 194
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2599
R[0]: 0
R[1]: 110
R[2]: 194
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2600
R[0]: 0
R[1]: 110
R[2]: 194
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2601
R[0]: 0
R[1]: 110
R[2]: 194
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2602
R[0]: 0
R[1]: 110
R[2]: 194
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 195 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2603
R[0]: 0
R[1]: 110
R[2]: 195
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 109 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2604
R[0]: 0
R[1]: 109
R[2]: 195
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2605
R[0]: 0
R[1]: 109
R[2]: 195
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2606
R[0]: 0
R[1]: 109
R[2]: 195
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2607
R[0]: 0
R[1]: 109
R[2]: 195
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2608
R[0]: 0
R[1]: 109
R[2]: 195
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2609
R[0]: 0
R[1]: 109
R[2]: 195
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 108 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2610
R[0]: 0
R[1]: 108
R[2]: 195
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2611
R[0]: 0
R[1]: 108
R[2]: 195
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2612
R[0]: 0
R[1]: 108
R[2]: 195
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2613
R[0]: 0
R[1]: 108
R[2]: 195
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2614
R[0]: 0
R[1]: 108
R[2]: 195
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2615
R[0]: 0
R[1]: 108
R[2]: 195
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 196 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2616
R[0]: 0
R[1]: 108
R[2]: 196
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 107 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2617
R[0]: 0
R[1]: 107
R[2]: 196
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2618
R[0]: 0
R[1]: 107
R[2]: 196
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2619
R[0]: 0
R[1]: 107
R[2]: 196
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2620
R[0]: 0
R[1]: 107
R[2]: 196
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2621
R[0]: 0
R[1]: 107
R[2]: 196
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2622
R[0]: 0
R[1]: 107
R[2]: 196
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 106 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2623
R[0]: 0
R[1]: 106
R[2]: 196
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2624
R[0]: 0
R[1]: 106
R[2]: 196
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2625
R[0]: 0
R[1]: 106
R[2]: 196
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2626
R[0]: 0
R[1]: 106
R[2]: 196
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2627
R[0]: 0
R[1]: 106
R[2]: 196
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2628
R[0]: 0
R[1]: 106
R[2]: 196
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 197 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2629
R[0]: 0
R[1]: 106
R[2]: 197
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 105 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2630
R[0]: 0
R[1]: 105
R[2]: 197
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2631
R[0]: 0
R[1]: 105
R[2]: 197
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2632
R[0]: 0
R[1]: 105
R[2]: 197
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2633
R[0]: 0
R[1]: 105
R[2]: 197
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2634
R[0]: 0
R[1]: 105
R[2]: 197
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2635
R[0]: 0
R[1]: 105
R[2]: 197
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 104 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2636
R[0]: 0
R[1]: 104
R[2]: 197
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2637
R[0]: 0
R[1]: 104
R[2]: 197
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2638
R[0]: 0
R[1]: 104
R[2]: 197
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2639
R[0]: 0
R[1]: 104
R[2]: 197
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2640
R[0]: 0
R[1]: 104
R[2]: 197
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2641
R[0]: 0
R[1]: 104
R[2]: 197
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 198 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2642
R[0]: 0
R[1]: 104
R[2]: 198
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 103 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2643
R[0]: 0
R[1]: 103
R[2]: 198
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2644
R[0]: 0
R[1]: 103
R[2]: 198
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2645
R[0]: 0
R[1]: 103
R[2]: 198
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2646
R[0]: 0
R[1]: 103
R[2]: 198
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2647
R[0]: 0
R[1]: 103
R[2]: 198
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2648
R[0]: 0
R[1]: 103
R[2]: 198
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 102 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2649
R[0]: 0
R[1]: 102
R[2]: 198
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2650
R[0]: 0
R[1]: 102
R[2]: 198
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2651
R[0]: 0
R[1]: 102
R[2]: 198
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2652
R[0]: 0
R[1]: 102
R[2]: 198
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2653
R[0]: 0
R[1]: 102
R[2]: 198
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2654
R[0]: 0
R[1]: 102
R[2]: 198
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 199 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2655
R[0]: 0
R[1]: 102
R[2]: 199
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 101 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2656
R[0]: 0
R[1]: 101
R[2]: 199
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2657
R[0]: 0
R[1]: 101
R[2]: 199
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2658
R[0]: 0
R[1]: 101
R[2]: 199
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2659
R[0]: 0
R[1]: 101
R[2]: 199
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2660
R[0]: 0
R[1]: 101
R[2]: 199
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2661
R[0]: 0
R[1]: 101
R[2]: 199
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 100 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2662
R[0]: 0
R[1]: 100
R[2]: 199
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2663
R[0]: 0
R[1]: 100
R[2]: 199
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2664
R[0]: 0
R[1]: 100
R[2]: 199
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2665
R[0]: 0
R[1]: 100
R[2]: 199
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2666
R[0]: 0
R[1]: 100
R[2]: 199
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2667
R[0]: 0
R[1]: 100
R[2]: 199
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 200 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2668
R[0]: 0
R[1]: 100
R[2]: 200
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 99 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2669
R[0]: 0
R[1]: 99
R[2]: 200
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2670
R[0]: 0
R[1]: 99
R[2]: 200
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2671
R[0]: 0
R[1]: 99
R[2]: 200
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2672
R[0]: 0
R[1]: 99
R[2]: 200
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2673
R[0]: 0
R[1]: 99
R[2]: 200
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2674
R[0]: 0
R[1]: 99
R[2]: 200
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 98 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2675
R[0]: 0
R[1]: 98
R[2]: 200
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2676
R[0]: 0
R[1]: 98
R[2]: 200
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2677
R[0]: 0
R[1]: 98
R[2]: 200
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2678
R[0]: 0
R[1]: 98
R[2]: 200
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2679
R[0]: 0
R[1]: 98
R[2]: 200
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2680
R[0]: 0
R[1]: 98
R[2]: 200
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 201 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2681
R[0]: 0
R[1]: 98
R[2]: 201
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 97 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2682
R[0]: 0
R[1]: 97
R[2]: 201
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2683
R[0]: 0
R[1]: 97
R[2]: 201
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2684
R[0]: 0
R[1]: 97
R[2]: 201
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2685
R[0]: 0
R[1]: 97
R[2]: 201
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2686
R[0]: 0
R[1]: 97
R[2]: 201
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2687
R[0]: 0
R[1]: 97
R[2]: 201
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 96 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2688
R[0]: 0
R[1]: 96
R[2]: 201
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2689
R[0]: 0
R[1]: 96
R[2]: 201
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2690
R[0]: 0
R[1]: 96
R[2]: 201
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2691
R[0]: 0
R[1]: 96
R[2]: 201
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2692
R[0]: 0
R[1]: 96
R[2]: 201
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2693
R[0]: 0
R[1]: 96
R[2]: 201
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 202 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2694
R[0]: 0
R[1]: 96
R[2]: 202
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 95 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2695
R[0]: 0
R[1]: 95
R[2]: 202
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2696
R[0]: 0
R[1]: 95
R[2]: 202
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2697
R[0]: 0
R[1]: 95
R[2]: 202
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2698
R[0]: 0
R[1]: 95
R[2]: 202
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2699
R[0]: 0
R[1]: 95
R[2]: 202
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2700
R[0]: 0
R[1]: 95
R[2]: 202
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 94 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2701
R[0]: 0
R[1]: 94
R[2]: 202
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2702
R[0]: 0
R[1]: 94
R[2]: 202
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2703
R[0]: 0
R[1]: 94
R[2]: 202
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2704
R[0]: 0
R[1]: 94
R[2]: 202
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2705
R[0]: 0
R[1]: 94
R[2]: 202
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2706
R[0]: 0
R[1]: 94
R[2]: 202
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 203 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2707
R[0]: 0
R[1]: 94
R[2]: 203
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 93 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2708
R[0]: 0
R[1]: 93
R[2]: 203
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2709
R[0]: 0
R[1]: 93
R[2]: 203
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2710
R[0]: 0
R[1]: 93
R[2]: 203
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2711
R[0]: 0
R[1]: 93
R[2]: 203
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2712
R[0]: 0
R[1]: 93
R[2]: 203
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2713
R[0]: 0
R[1]: 93
R[2]: 203
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 92 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2714
R[0]: 0
R[1]: 92
R[2]: 203
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2715
R[0]: 0
R[1]: 92
R[2]: 203
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2716
R[0]: 0
R[1]: 92
R[2]: 203
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2717
R[0]: 0
R[1]: 92
R[2]: 203
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2718
R[0]: 0
R[1]: 92
R[2]: 203
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2719
R[0]: 0
R[1]: 92
R[2]: 203
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 204 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2720
R[0]: 0
R[1]: 92
R[2]: 204
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 91 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2721
R[0]: 0
R[1]: 91
R[2]: 204
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2722
R[0]: 0
R[1]: 91
R[2]: 204
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2723
R[0]: 0
R[1]: 91
R[2]: 204
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2724
R[0]: 0
R[1]: 91
R[2]: 204
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2725
R[0]: 0
R[1]: 91
R[2]: 204
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2726
R[0]: 0
R[1]: 91
R[2]: 204
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 90 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2727
R[0]: 0
R[1]: 90
R[2]: 204
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2728
R[0]: 0
R[1]: 90
R[2]: 204
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2729
R[0]: 0
R[1]: 90
R[2]: 204
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2730
R[0]: 0
R[1]: 90
R[2]: 204
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2731
R[0]: 0
R[1]: 90
R[2]: 204
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2732
R[0]: 0
R[1]: 90
R[2]: 204
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 205 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2733
R[0]: 0
R[1]: 90
R[2]: 205
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 89 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2734
R[0]: 0
R[1]: 89
R[2]: 205
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2735
R[0]: 0
R[1]: 89
R[2]: 205
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2736
R[0]: 0
R[1]: 89
R[2]: 205
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2737
R[0]: 0
R[1]: 89
R[2]: 205
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2738
R[0]: 0
R[1]: 89
R[2]: 205
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2739
R[0]: 0
R[1]: 89
R[2]: 205
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 88 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2740
R[0]: 0
R[1]: 88
R[2]: 205
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2741
R[0]: 0
R[1]: 88
R[2]: 205
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2742
R[0]: 0
R[1]: 88
R[2]: 205
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2743
R[0]: 0
R[1]: 88
R[2]: 205
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2744
R[0]: 0
R[1]: 88
R[2]: 205
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2745
R[0]: 0
R[1]: 88
R[2]: 205
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 206 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2746
R[0]: 0
R[1]: 88
R[2]: 206
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 87 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2747
R[0]: 0
R[1]: 87
R[2]: 206
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2748
R[0]: 0
R[1]: 87
R[2]: 206
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2749
R[0]: 0
R[1]: 87
R[2]: 206
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2750
R[0]: 0
R[1]: 87
R[2]: 206
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2751
R[0]: 0
R[1]: 87
R[2]: 206
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2752
R[0]: 0
R[1]: 87
R[2]: 206
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 86 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2753
R[0]: 0
R[1]: 86
R[2]: 206
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2754
R[0]: 0
R[1]: 86
R[2]: 206
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2755
R[0]: 0
R[1]: 86
R[2]: 206
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2756
R[0]: 0
R[1]: 86
R[2]: 206
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2757
R[0]: 0
R[1]: 86
R[2]: 206
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2758
R[0]: 0
R[1]: 86
R[2]: 206
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 207 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2759
R[0]: 0
R[1]: 86
R[2]: 207
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 85 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2760
R[0]: 0
R[1]: 85
R[2]: 207
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2761
R[0]: 0
R[1]: 85
R[2]: 207
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2762
R[0]: 0
R[1]: 85
R[2]: 207
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2763
R[0]: 0
R[1]: 85
R[2]: 207
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2764
R[0]: 0
R[1]: 85
R[2]: 207
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2765
R[0]: 0
R[1]: 85
R[2]: 207
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 84 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2766
R[0]: 0
R[1]: 84
R[2]: 207
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2767
R[0]: 0
R[1]: 84
R[2]: 207
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2768
R[0]: 0
R[1]: 84
R[2]: 207
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2769
R[0]: 0
R[1]: 84
R[2]: 207
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2770
R[0]: 0
R[1]: 84
R[2]: 207
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2771
R[0]: 0
R[1]: 84
R[2]: 207
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 208 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2772
R[0]: 0
R[1]: 84
R[2]: 208
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 83 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2773
R[0]: 0
R[1]: 83
R[2]: 208
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2774
R[0]: 0
R[1]: 83
R[2]: 208
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2775
R[0]: 0
R[1]: 83
R[2]: 208
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2776
R[0]: 0
R[1]: 83
R[2]: 208
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2777
R[0]: 0
R[1]: 83
R[2]: 208
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2778
R[0]: 0
R[1]: 83
R[2]: 208
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 82 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2779
R[0]: 0
R[1]: 82
R[2]: 208
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2780
R[0]: 0
R[1]: 82
R[2]: 208
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2781
R[0]: 0
R[1]: 82
R[2]: 208
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2782
R[0]: 0
R[1]: 82
R[2]: 208
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2783
R[0]: 0
R[1]: 82
R[2]: 208
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2784
R[0]: 0
R[1]: 82
R[2]: 208
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 209 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2785
R[0]: 0
R[1]: 82
R[2]: 209
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 81 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2786
R[0]: 0
R[1]: 81
R[2]: 209
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2787
R[0]: 0
R[1]: 81
R[2]: 209
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2788
R[0]: 0
R[1]: 81
R[2]: 209
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2789
R[0]: 0
R[1]: 81
R[2]: 209
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2790
R[0]: 0
R[1]: 81
R[2]: 209
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2791
R[0]: 0
R[1]: 81
R[2]: 209
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 80 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2792
R[0]: 0
R[1]: 80
R[2]: 209
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2793
R[0]: 0
R[1]: 80
R[2]: 209
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2794
R[0]: 0
R[1]: 80
R[2]: 209
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2795
R[0]: 0
R[1]: 80
R[2]: 209
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2796
R[0]: 0
R[1]: 80
R[2]: 209
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2797
R[0]: 0
R[1]: 80
R[2]: 209
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 210 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2798
R[0]: 0
R[1]: 80
R[2]: 210
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 79 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2799
R[0]: 0
R[1]: 79
R[2]: 210
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2800
R[0]: 0
R[1]: 79
R[2]: 210
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2801
R[0]: 0
R[1]: 79
R[2]: 210
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2802
R[0]: 0
R[1]: 79
R[2]: 210
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2803
R[0]: 0
R[1]: 79
R[2]: 210
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2804
R[0]: 0
R[1]: 79
R[2]: 210
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 78 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2805
R[0]: 0
R[1]: 78
R[2]: 210
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2806
R[0]: 0
R[1]: 78
R[2]: 210
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2807
R[0]: 0
R[1]: 78
R[2]: 210
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2808
R[0]: 0
R[1]: 78
R[2]: 210
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2809
R[0]: 0
R[1]: 78
R[2]: 210
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2810
R[0]: 0
R[1]: 78
R[2]: 210
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 211 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2811
R[0]: 0
R[1]: 78
R[2]: 211
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 77 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2812
R[0]: 0
R[1]: 77
R[2]: 211
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2813
R[0]: 0
R[1]: 77
R[2]: 211
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2814
R[0]: 0
R[1]: 77
R[2]: 211
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2815
R[0]: 0
R[1]: 77
R[2]: 211
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2816
R[0]: 0
R[1]: 77
R[2]: 211
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2817
R[0]: 0
R[1]: 77
R[2]: 211
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 76 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2818
R[0]: 0
R[1]: 76
R[2]: 211
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2819
R[0]: 0
R[1]: 76
R[2]: 211
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2820
R[0]: 0
R[1]: 76
R[2]: 211
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2821
R[0]: 0
R[1]: 76
R[2]: 211
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2822
R[0]: 0
R[1]: 76
R[2]: 211
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2823
R[0]: 0
R[1]: 76
R[2]: 211
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 212 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2824
R[0]: 0
R[1]: 76
R[2]: 212
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 75 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2825
R[0]: 0
R[1]: 75
R[2]: 212
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2826
R[0]: 0
R[1]: 75
R[2]: 212
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2827
R[0]: 0
R[1]: 75
R[2]: 212
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2828
R[0]: 0
R[1]: 75
R[2]: 212
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2829
R[0]: 0
R[1]: 75
R[2]: 212
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2830
R[0]: 0
R[1]: 75
R[2]: 212
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 74 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2831
R[0]: 0
R[1]: 74
R[2]: 212
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2832
R[0]: 0
R[1]: 74
R[2]: 212
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2833
R[0]: 0
R[1]: 74
R[2]: 212
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2834
R[0]: 0
R[1]: 74
R[2]: 212
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2835
R[0]: 0
R[1]: 74
R[2]: 212
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2836
R[0]: 0
R[1]: 74
R[2]: 212
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 213 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2837
R[0]: 0
R[1]: 74
R[2]: 213
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 73 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2838
R[0]: 0
R[1]: 73
R[2]: 213
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2839
R[0]: 0
R[1]: 73
R[2]: 213
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2840
R[0]: 0
R[1]: 73
R[2]: 213
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2841
R[0]: 0
R[1]: 73
R[2]: 213
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2842
R[0]: 0
R[1]: 73
R[2]: 213
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2843
R[0]: 0
R[1]: 73
R[2]: 213
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 72 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2844
R[0]: 0
R[1]: 72
R[2]: 213
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2845
R[0]: 0
R[1]: 72
R[2]: 213
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2846
R[0]: 0
R[1]: 72
R[2]: 213
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2847
R[0]: 0
R[1]: 72
R[2]: 213
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2848
R[0]: 0
R[1]: 72
R[2]: 213
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2849
R[0]: 0
R[1]: 72
R[2]: 213
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 214 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2850
R[0]: 0
R[1]: 72
R[2]: 214
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 71 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2851
R[0]: 0
R[1]: 71
R[2]: 214
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2852
R[0]: 0
R[1]: 71
R[2]: 214
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2853
R[0]: 0
R[1]: 71
R[2]: 214
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2854
R[0]: 0
R[1]: 71
R[2]: 214
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2855
R[0]: 0
R[1]: 71
R[2]: 214
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2856
R[0]: 0
R[1]: 71
R[2]: 214
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 70 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2857
R[0]: 0
R[1]: 70
R[2]: 214
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2858
R[0]: 0
R[1]: 70
R[2]: 214
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2859
R[0]: 0
R[1]: 70
R[2]: 214
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2860
R[0]: 0
R[1]: 70
R[2]: 214
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2861
R[0]: 0
R[1]: 70
R[2]: 214
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2862
R[0]: 0
R[1]: 70
R[2]: 214
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 215 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2863
R[0]: 0
R[1]: 70
R[2]: 215
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 69 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2864
R[0]: 0
R[1]: 69
R[2]: 215
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2865
R[0]: 0
R[1]: 69
R[2]: 215
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2866
R[0]: 0
R[1]: 69
R[2]: 215
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2867
R[0]: 0
R[1]: 69
R[2]: 215
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2868
R[0]: 0
R[1]: 69
R[2]: 215
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2869
R[0]: 0
R[1]: 69
R[2]: 215
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 68 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2870
R[0]: 0
R[1]: 68
R[2]: 215
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2871
R[0]: 0
R[1]: 68
R[2]: 215
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2872
R[0]: 0
R[1]: 68
R[2]: 215
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2873
R[0]: 0
R[1]: 68
R[2]: 215
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2874
R[0]: 0
R[1]: 68
R[2]: 215
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2875
R[0]: 0
R[1]: 68
R[2]: 215
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 216 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2876
R[0]: 0
R[1]: 68
R[2]: 216
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 67 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2877
R[0]: 0
R[1]: 67
R[2]: 216
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2878
R[0]: 0
R[1]: 67
R[2]: 216
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2879
R[0]: 0
R[1]: 67
R[2]: 216
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2880
R[0]: 0
R[1]: 67
R[2]: 216
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2881
R[0]: 0
R[1]: 67
R[2]: 216
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2882
R[0]: 0
R[1]: 67
R[2]: 216
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 66 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2883
R[0]: 0
R[1]: 66
R[2]: 216
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2884
R[0]: 0
R[1]: 66
R[2]: 216
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2885
R[0]: 0
R[1]: 66
R[2]: 216
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2886
R[0]: 0
R[1]: 66
R[2]: 216
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2887
R[0]: 0
R[1]: 66
R[2]: 216
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2888
R[0]: 0
R[1]: 66
R[2]: 216
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 217 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2889
R[0]: 0
R[1]: 66
R[2]: 217
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 65 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2890
R[0]: 0
R[1]: 65
R[2]: 217
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2891
R[0]: 0
R[1]: 65
R[2]: 217
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2892
R[0]: 0
R[1]: 65
R[2]: 217
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2893
R[0]: 0
R[1]: 65
R[2]: 217
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2894
R[0]: 0
R[1]: 65
R[2]: 217
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2895
R[0]: 0
R[1]: 65
R[2]: 217
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 64 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2896
R[0]: 0
R[1]: 64
R[2]: 217
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2897
R[0]: 0
R[1]: 64
R[2]: 217
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2898
R[0]: 0
R[1]: 64
R[2]: 217
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2899
R[0]: 0
R[1]: 64
R[2]: 217
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2900
R[0]: 0
R[1]: 64
R[2]: 217
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2901
R[0]: 0
R[1]: 64
R[2]: 217
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 218 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2902
R[0]: 0
R[1]: 64
R[2]: 218
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 63 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2903
R[0]: 0
R[1]: 63
R[2]: 218
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2904
R[0]: 0
R[1]: 63
R[2]: 218
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2905
R[0]: 0
R[1]: 63
R[2]: 218
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2906
R[0]: 0
R[1]: 63
R[2]: 218
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2907
R[0]: 0
R[1]: 63
R[2]: 218
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2908
R[0]: 0
R[1]: 63
R[2]: 218
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 62 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2909
R[0]: 0
R[1]: 62
R[2]: 218
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2910
R[0]: 0
R[1]: 62
R[2]: 218
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2911
R[0]: 0
R[1]: 62
R[2]: 218
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2912
R[0]: 0
R[1]: 62
R[2]: 218
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2913
R[0]: 0
R[1]: 62
R[2]: 218
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2914
R[0]: 0
R[1]: 62
R[2]: 218
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 219 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2915
R[0]: 0
R[1]: 62
R[2]: 219
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 61 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2916
R[0]: 0
R[1]: 61
R[2]: 219
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2917
R[0]: 0
R[1]: 61
R[2]: 219
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2918
R[0]: 0
R[1]: 61
R[2]: 219
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2919
R[0]: 0
R[1]: 61
R[2]: 219
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2920
R[0]: 0
R[1]: 61
R[2]: 219
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2921
R[0]: 0
R[1]: 61
R[2]: 219
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 60 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2922
R[0]: 0
R[1]: 60
R[2]: 219
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2923
R[0]: 0
R[1]: 60
R[2]: 219
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2924
R[0]: 0
R[1]: 60
R[2]: 219
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2925
R[0]: 0
R[1]: 60
R[2]: 219
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2926
R[0]: 0
R[1]: 60
R[2]: 219
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2927
R[0]: 0
R[1]: 60
R[2]: 219
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 220 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2928
R[0]: 0
R[1]: 60
R[2]: 220
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 59 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2929
R[0]: 0
R[1]: 59
R[2]: 220
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2930
R[0]: 0
R[1]: 59
R[2]: 220
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2931
R[0]: 0
R[1]: 59
R[2]: 220
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2932
R[0]: 0
R[1]: 59
R[2]: 220
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2933
R[0]: 0
R[1]: 59
R[2]: 220
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2934
R[0]: 0
R[1]: 59
R[2]: 220
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 58 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2935
R[0]: 0
R[1]: 58
R[2]: 220
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2936
R[0]: 0
R[1]: 58
R[2]: 220
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2937
R[0]: 0
R[1]: 58
R[2]: 220
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2938
R[0]: 0
R[1]: 58
R[2]: 220
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2939
R[0]: 0
R[1]: 58
R[2]: 220
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2940
R[0]: 0
R[1]: 58
R[2]: 220
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 221 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2941
R[0]: 0
R[1]: 58
R[2]: 221
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 57 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2942
R[0]: 0
R[1]: 57
R[2]: 221
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2943
R[0]: 0
R[1]: 57
R[2]: 221
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2944
R[0]: 0
R[1]: 57
R[2]: 221
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2945
R[0]: 0
R[1]: 57
R[2]: 221
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2946
R[0]: 0
R[1]: 57
R[2]: 221
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2947
R[0]: 0
R[1]: 57
R[2]: 221
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 56 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2948
R[0]: 0
R[1]: 56
R[2]: 221
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2949
R[0]: 0
R[1]: 56
R[2]: 221
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2950
R[0]: 0
R[1]: 56
R[2]: 221
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2951
R[0]: 0
R[1]: 56
R[2]: 221
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2952
R[0]: 0
R[1]: 56
R[2]: 221
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2953
R[0]: 0
R[1]: 56
R[2]: 221
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 222 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2954
R[0]: 0
R[1]: 56
R[2]: 222
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 55 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2955
R[0]: 0
R[1]: 55
R[2]: 222
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2956
R[0]: 0
R[1]: 55
R[2]: 222
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2957
R[0]: 0
R[1]: 55
R[2]: 222
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2958
R[0]: 0
R[1]: 55
R[2]: 222
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2959
R[0]: 0
R[1]: 55
R[2]: 222
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2960
R[0]: 0
R[1]: 55
R[2]: 222
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 54 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2961
R[0]: 0
R[1]: 54
R[2]: 222
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2962
R[0]: 0
R[1]: 54
R[2]: 222
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2963
R[0]: 0
R[1]: 54
R[2]: 222
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2964
R[0]: 0
R[1]: 54
R[2]: 222
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2965
R[0]: 0
R[1]: 54
R[2]: 222
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2966
R[0]: 0
R[1]: 54
R[2]: 222
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 223 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2967
R[0]: 0
R[1]: 54
R[2]: 223
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 53 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2968
R[0]: 0
R[1]: 53
R[2]: 223
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2969
R[0]: 0
R[1]: 53
R[2]: 223
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2970
R[0]: 0
R[1]: 53
R[2]: 223
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2971
R[0]: 0
R[1]: 53
R[2]: 223
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2972
R[0]: 0
R[1]: 53
R[2]: 223
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2973
R[0]: 0
R[1]: 53
R[2]: 223
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 52 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2974
R[0]: 0
R[1]: 52
R[2]: 223
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2975
R[0]: 0
R[1]: 52
R[2]: 223
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2976
R[0]: 0
R[1]: 52
R[2]: 223
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2977
R[0]: 0
R[1]: 52
R[2]: 223
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2978
R[0]: 0
R[1]: 52
R[2]: 223
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2979
R[0]: 0
R[1]: 52
R[2]: 223
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 224 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2980
R[0]: 0
R[1]: 52
R[2]: 224
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 51 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2981
R[0]: 0
R[1]: 51
R[2]: 224
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2982
R[0]: 0
R[1]: 51
R[2]: 224
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2983
R[0]: 0
R[1]: 51
R[2]: 224
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2984
R[0]: 0
R[1]: 51
R[2]: 224
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2985
R[0]: 0
R[1]: 51
R[2]: 224
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2986
R[0]: 0
R[1]: 51
R[2]: 224
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 50 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2987
R[0]: 0
R[1]: 50
R[2]: 224
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2988
R[0]: 0
R[1]: 50
R[2]: 224
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 2989
R[0]: 0
R[1]: 50
R[2]: 224
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2990
R[0]: 0
R[1]: 50
R[2]: 224
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2991
R[0]: 0
R[1]: 50
R[2]: 224
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2992
R[0]: 0
R[1]: 50
R[2]: 224
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 225 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2993
R[0]: 0
R[1]: 50
R[2]: 225
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 49 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 2994
R[0]: 0
R[1]: 49
R[2]: 225
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 2995
R[0]: 0
R[1]: 49
R[2]: 225
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 2996
R[0]: 0
R[1]: 49
R[2]: 225
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 2997
R[0]: 0
R[1]: 49
R[2]: 225
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 2998
R[0]: 0
R[1]: 49
R[2]: 225
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 2999
R[0]: 0
R[1]: 49
R[2]: 225
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 48 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3000
R[0]: 0
R[1]: 48
R[2]: 225
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3001
R[0]: 0
R[1]: 48
R[2]: 225
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3002
R[0]: 0
R[1]: 48
R[2]: 225
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3003
R[0]: 0
R[1]: 48
R[2]: 225
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3004
R[0]: 0
R[1]: 48
R[2]: 225
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3005
R[0]: 0
R[1]: 48
R[2]: 225
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 226 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3006
R[0]: 0
R[1]: 48
R[2]: 226
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 47 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3007
R[0]: 0
R[1]: 47
R[2]: 226
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3008
R[0]: 0
R[1]: 47
R[2]: 226
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3009
R[0]: 0
R[1]: 47
R[2]: 226
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3010
R[0]: 0
R[1]: 47
R[2]: 226
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3011
R[0]: 0
R[1]: 47
R[2]: 226
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3012
R[0]: 0
R[1]: 47
R[2]: 226
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 46 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3013
R[0]: 0
R[1]: 46
R[2]: 226
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3014
R[0]: 0
R[1]: 46
R[2]: 226
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3015
R[0]: 0
R[1]: 46
R[2]: 226
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3016
R[0]: 0
R[1]: 46
R[2]: 226
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3017
R[0]: 0
R[1]: 46
R[2]: 226
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3018
R[0]: 0
R[1]: 46
R[2]: 226
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 227 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3019
R[0]: 0
R[1]: 46
R[2]: 227
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 45 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3020
R[0]: 0
R[1]: 45
R[2]: 227
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3021
R[0]: 0
R[1]: 45
R[2]: 227
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3022
R[0]: 0
R[1]: 45
R[2]: 227
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3023
R[0]: 0
R[1]: 45
R[2]: 227
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3024
R[0]: 0
R[1]: 45
R[2]: 227
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3025
R[0]: 0
R[1]: 45
R[2]: 227
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 44 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3026
R[0]: 0
R[1]: 44
R[2]: 227
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3027
R[0]: 0
R[1]: 44
R[2]: 227
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3028
R[0]: 0
R[1]: 44
R[2]: 227
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3029
R[0]: 0
R[1]: 44
R[2]: 227
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3030
R[0]: 0
R[1]: 44
R[2]: 227
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3031
R[0]: 0
R[1]: 44
R[2]: 227
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 228 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3032
R[0]: 0
R[1]: 44
R[2]: 228
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 43 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3033
R[0]: 0
R[1]: 43
R[2]: 228
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3034
R[0]: 0
R[1]: 43
R[2]: 228
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3035
R[0]: 0
R[1]: 43
R[2]: 228
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3036
R[0]: 0
R[1]: 43
R[2]: 228
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3037
R[0]: 0
R[1]: 43
R[2]: 228
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3038
R[0]: 0
R[1]: 43
R[2]: 228
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 42 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3039
R[0]: 0
R[1]: 42
R[2]: 228
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3040
R[0]: 0
R[1]: 42
R[2]: 228
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3041
R[0]: 0
R[1]: 42
R[2]: 228
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3042
R[0]: 0
R[1]: 42
R[2]: 228
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3043
R[0]: 0
R[1]: 42
R[2]: 228
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3044
R[0]: 0
R[1]: 42
R[2]: 228
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 229 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3045
R[0]: 0
R[1]: 42
R[2]: 229
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 41 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3046
R[0]: 0
R[1]: 41
R[2]: 229
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3047
R[0]: 0
R[1]: 41
R[2]: 229
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3048
R[0]: 0
R[1]: 41
R[2]: 229
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3049
R[0]: 0
R[1]: 41
R[2]: 229
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3050
R[0]: 0
R[1]: 41
R[2]: 229
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3051
R[0]: 0
R[1]: 41
R[2]: 229
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 40 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3052
R[0]: 0
R[1]: 40
R[2]: 229
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3053
R[0]: 0
R[1]: 40
R[2]: 229
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3054
R[0]: 0
R[1]: 40
R[2]: 229
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3055
R[0]: 0
R[1]: 40
R[2]: 229
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3056
R[0]: 0
R[1]: 40
R[2]: 229
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3057
R[0]: 0
R[1]: 40
R[2]: 229
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 230 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3058
R[0]: 0
R[1]: 40
R[2]: 230
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 39 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3059
R[0]: 0
R[1]: 39
R[2]: 230
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3060
R[0]: 0
R[1]: 39
R[2]: 230
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3061
R[0]: 0
R[1]: 39
R[2]: 230
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3062
R[0]: 0
R[1]: 39
R[2]: 230
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3063
R[0]: 0
R[1]: 39
R[2]: 230
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3064
R[0]: 0
R[1]: 39
R[2]: 230
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 38 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3065
R[0]: 0
R[1]: 38
R[2]: 230
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3066
R[0]: 0
R[1]: 38
R[2]: 230
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3067
R[0]: 0
R[1]: 38
R[2]: 230
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3068
R[0]: 0
R[1]: 38
R[2]: 230
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3069
R[0]: 0
R[1]: 38
R[2]: 230
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3070
R[0]: 0
R[1]: 38
R[2]: 230
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 231 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3071
R[0]: 0
R[1]: 38
R[2]: 231
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 37 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3072
R[0]: 0
R[1]: 37
R[2]: 231
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3073
R[0]: 0
R[1]: 37
R[2]: 231
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3074
R[0]: 0
R[1]: 37
R[2]: 231
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3075
R[0]: 0
R[1]: 37
R[2]: 231
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3076
R[0]: 0
R[1]: 37
R[2]: 231
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3077
R[0]: 0
R[1]: 37
R[2]: 231
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 36 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3078
R[0]: 0
R[1]: 36
R[2]: 231
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3079
R[0]: 0
R[1]: 36
R[2]: 231
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3080
R[0]: 0
R[1]: 36
R[2]: 231
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3081
R[0]: 0
R[1]: 36
R[2]: 231
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3082
R[0]: 0
R[1]: 36
R[2]: 231
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3083
R[0]: 0
R[1]: 36
R[2]: 231
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 232 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3084
R[0]: 0
R[1]: 36
R[2]: 232
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 35 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3085
R[0]: 0
R[1]: 35
R[2]: 232
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3086
R[0]: 0
R[1]: 35
R[2]: 232
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3087
R[0]: 0
R[1]: 35
R[2]: 232
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3088
R[0]: 0
R[1]: 35
R[2]: 232
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3089
R[0]: 0
R[1]: 35
R[2]: 232
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3090
R[0]: 0
R[1]: 35
R[2]: 232
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 34 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3091
R[0]: 0
R[1]: 34
R[2]: 232
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3092
R[0]: 0
R[1]: 34
R[2]: 232
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3093
R[0]: 0
R[1]: 34
R[2]: 232
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3094
R[0]: 0
R[1]: 34
R[2]: 232
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3095
R[0]: 0
R[1]: 34
R[2]: 232
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3096
R[0]: 0
R[1]: 34
R[2]: 232
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 233 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3097
R[0]: 0
R[1]: 34
R[2]: 233
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 33 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3098
R[0]: 0
R[1]: 33
R[2]: 233
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3099
R[0]: 0
R[1]: 33
R[2]: 233
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3100
R[0]: 0
R[1]: 33
R[2]: 233
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3101
R[0]: 0
R[1]: 33
R[2]: 233
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3102
R[0]: 0
R[1]: 33
R[2]: 233
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3103
R[0]: 0
R[1]: 33
R[2]: 233
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 32 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3104
R[0]: 0
R[1]: 32
R[2]: 233
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3105
R[0]: 0
R[1]: 32
R[2]: 233
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3106
R[0]: 0
R[1]: 32
R[2]: 233
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3107
R[0]: 0
R[1]: 32
R[2]: 233
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3108
R[0]: 0
R[1]: 32
R[2]: 233
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3109
R[0]: 0
R[1]: 32
R[2]: 233
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 234 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3110
R[0]: 0
R[1]: 32
R[2]: 234
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 31 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3111
R[0]: 0
R[1]: 31
R[2]: 234
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3112
R[0]: 0
R[1]: 31
R[2]: 234
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3113
R[0]: 0
R[1]: 31
R[2]: 234
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3114
R[0]: 0
R[1]: 31
R[2]: 234
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3115
R[0]: 0
R[1]: 31
R[2]: 234
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3116
R[0]: 0
R[1]: 31
R[2]: 234
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 30 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3117
R[0]: 0
R[1]: 30
R[2]: 234
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3118
R[0]: 0
R[1]: 30
R[2]: 234
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3119
R[0]: 0
R[1]: 30
R[2]: 234
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3120
R[0]: 0
R[1]: 30
R[2]: 234
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3121
R[0]: 0
R[1]: 30
R[2]: 234
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3122
R[0]: 0
R[1]: 30
R[2]: 234
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 235 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3123
R[0]: 0
R[1]: 30
R[2]: 235
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 29 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3124
R[0]: 0
R[1]: 29
R[2]: 235
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3125
R[0]: 0
R[1]: 29
R[2]: 235
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3126
R[0]: 0
R[1]: 29
R[2]: 235
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3127
R[0]: 0
R[1]: 29
R[2]: 235
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3128
R[0]: 0
R[1]: 29
R[2]: 235
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3129
R[0]: 0
R[1]: 29
R[2]: 235
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 28 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3130
R[0]: 0
R[1]: 28
R[2]: 235
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3131
R[0]: 0
R[1]: 28
R[2]: 235
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3132
R[0]: 0
R[1]: 28
R[2]: 235
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3133
R[0]: 0
R[1]: 28
R[2]: 235
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3134
R[0]: 0
R[1]: 28
R[2]: 235
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3135
R[0]: 0
R[1]: 28
R[2]: 235
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 236 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3136
R[0]: 0
R[1]: 28
R[2]: 236
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 27 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3137
R[0]: 0
R[1]: 27
R[2]: 236
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3138
R[0]: 0
R[1]: 27
R[2]: 236
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3139
R[0]: 0
R[1]: 27
R[2]: 236
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3140
R[0]: 0
R[1]: 27
R[2]: 236
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3141
R[0]: 0
R[1]: 27
R[2]: 236
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3142
R[0]: 0
R[1]: 27
R[2]: 236
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 26 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3143
R[0]: 0
R[1]: 26
R[2]: 236
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3144
R[0]: 0
R[1]: 26
R[2]: 236
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3145
R[0]: 0
R[1]: 26
R[2]: 236
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3146
R[0]: 0
R[1]: 26
R[2]: 236
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3147
R[0]: 0
R[1]: 26
R[2]: 236
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3148
R[0]: 0
R[1]: 26
R[2]: 236
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 237 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3149
R[0]: 0
R[1]: 26
R[2]: 237
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 25 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3150
R[0]: 0
R[1]: 25
R[2]: 237
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3151
R[0]: 0
R[1]: 25
R[2]: 237
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3152
R[0]: 0
R[1]: 25
R[2]: 237
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3153
R[0]: 0
R[1]: 25
R[2]: 237
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3154
R[0]: 0
R[1]: 25
R[2]: 237
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3155
R[0]: 0
R[1]: 25
R[2]: 237
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 24 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3156
R[0]: 0
R[1]: 24
R[2]: 237
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3157
R[0]: 0
R[1]: 24
R[2]: 237
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3158
R[0]: 0
R[1]: 24
R[2]: 237
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3159
R[0]: 0
R[1]: 24
R[2]: 237
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3160
R[0]: 0
R[1]: 24
R[2]: 237
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3161
R[0]: 0
R[1]: 24
R[2]: 237
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 238 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3162
R[0]: 0
R[1]: 24
R[2]: 238
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 23 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3163
R[0]: 0
R[1]: 23
R[2]: 238
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3164
R[0]: 0
R[1]: 23
R[2]: 238
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3165
R[0]: 0
R[1]: 23
R[2]: 238
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3166
R[0]: 0
R[1]: 23
R[2]: 238
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3167
R[0]: 0
R[1]: 23
R[2]: 238
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3168
R[0]: 0
R[1]: 23
R[2]: 238
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 22 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3169
R[0]: 0
R[1]: 22
R[2]: 238
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3170
R[0]: 0
R[1]: 22
R[2]: 238
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3171
R[0]: 0
R[1]: 22
R[2]: 238
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3172
R[0]: 0
R[1]: 22
R[2]: 238
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3173
R[0]: 0
R[1]: 22
R[2]: 238
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3174
R[0]: 0
R[1]: 22
R[2]: 238
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 239 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3175
R[0]: 0
R[1]: 22
R[2]: 239
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 21 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3176
R[0]: 0
R[1]: 21
R[2]: 239
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3177
R[0]: 0
R[1]: 21
R[2]: 239
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3178
R[0]: 0
R[1]: 21
R[2]: 239
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3179
R[0]: 0
R[1]: 21
R[2]: 239
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3180
R[0]: 0
R[1]: 21
R[2]: 239
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3181
R[0]: 0
R[1]: 21
R[2]: 239
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 20 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3182
R[0]: 0
R[1]: 20
R[2]: 239
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3183
R[0]: 0
R[1]: 20
R[2]: 239
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3184
R[0]: 0
R[1]: 20
R[2]: 239
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3185
R[0]: 0
R[1]: 20
R[2]: 239
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3186
R[0]: 0
R[1]: 20
R[2]: 239
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3187
R[0]: 0
R[1]: 20
R[2]: 239
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 240 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3188
R[0]: 0
R[1]: 20
R[2]: 240
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 19 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3189
R[0]: 0
R[1]: 19
R[2]: 240
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3190
R[0]: 0
R[1]: 19
R[2]: 240
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3191
R[0]: 0
R[1]: 19
R[2]: 240
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3192
R[0]: 0
R[1]: 19
R[2]: 240
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3193
R[0]: 0
R[1]: 19
R[2]: 240
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3194
R[0]: 0
R[1]: 19
R[2]: 240
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 18 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3195
R[0]: 0
R[1]: 18
R[2]: 240
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3196
R[0]: 0
R[1]: 18
R[2]: 240
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3197
R[0]: 0
R[1]: 18
R[2]: 240
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3198
R[0]: 0
R[1]: 18
R[2]: 240
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3199
R[0]: 0
R[1]: 18
R[2]: 240
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3200
R[0]: 0
R[1]: 18
R[2]: 240
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 241 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3201
R[0]: 0
R[1]: 18
R[2]: 241
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 17 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3202
R[0]: 0
R[1]: 17
R[2]: 241
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3203
R[0]: 0
R[1]: 17
R[2]: 241
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3204
R[0]: 0
R[1]: 17
R[2]: 241
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3205
R[0]: 0
R[1]: 17
R[2]: 241
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3206
R[0]: 0
R[1]: 17
R[2]: 241
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3207
R[0]: 0
R[1]: 17
R[2]: 241
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 16 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3208
R[0]: 0
R[1]: 16
R[2]: 241
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3209
R[0]: 0
R[1]: 16
R[2]: 241
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3210
R[0]: 0
R[1]: 16
R[2]: 241
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3211
R[0]: 0
R[1]: 16
R[2]: 241
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3212
R[0]: 0
R[1]: 16
R[2]: 241
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3213
R[0]: 0
R[1]: 16
R[2]: 241
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 242 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3214
R[0]: 0
R[1]: 16
R[2]: 242
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 15 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3215
R[0]: 0
R[1]: 15
R[2]: 242
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3216
R[0]: 0
R[1]: 15
R[2]: 242
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3217
R[0]: 0
R[1]: 15
R[2]: 242
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3218
R[0]: 0
R[1]: 15
R[2]: 242
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3219
R[0]: 0
R[1]: 15
R[2]: 242
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3220
R[0]: 0
R[1]: 15
R[2]: 242
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 14 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3221
R[0]: 0
R[1]: 14
R[2]: 242
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3222
R[0]: 0
R[1]: 14
R[2]: 242
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3223
R[0]: 0
R[1]: 14
R[2]: 242
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3224
R[0]: 0
R[1]: 14
R[2]: 242
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3225
R[0]: 0
R[1]: 14
R[2]: 242
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3226
R[0]: 0
R[1]: 14
R[2]: 242
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 243 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3227
R[0]: 0
R[1]: 14
R[2]: 243
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 13 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3228
R[0]: 0
R[1]: 13
R[2]: 243
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3229
R[0]: 0
R[1]: 13
R[2]: 243
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3230
R[0]: 0
R[1]: 13
R[2]: 243
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3231
R[0]: 0
R[1]: 13
R[2]: 243
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3232
R[0]: 0
R[1]: 13
R[2]: 243
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3233
R[0]: 0
R[1]: 13
R[2]: 243
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 12 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3234
R[0]: 0
R[1]: 12
R[2]: 243
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3235
R[0]: 0
R[1]: 12
R[2]: 243
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3236
R[0]: 0
R[1]: 12
R[2]: 243
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3237
R[0]: 0
R[1]: 12
R[2]: 243
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3238
R[0]: 0
R[1]: 12
R[2]: 243
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3239
R[0]: 0
R[1]: 12
R[2]: 243
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 244 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3240
R[0]: 0
R[1]: 12
R[2]: 244
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 11 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3241
R[0]: 0
R[1]: 11
R[2]: 244
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3242
R[0]: 0
R[1]: 11
R[2]: 244
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3243
R[0]: 0
R[1]: 11
R[2]: 244
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3244
R[0]: 0
R[1]: 11
R[2]: 244
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3245
R[0]: 0
R[1]: 11
R[2]: 244
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3246
R[0]: 0
R[1]: 11
R[2]: 244
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 10 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3247
R[0]: 0
R[1]: 10
R[2]: 244
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3248
R[0]: 0
R[1]: 10
R[2]: 244
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3249
R[0]: 0
R[1]: 10
R[2]: 244
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3250
R[0]: 0
R[1]: 10
R[2]: 244
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3251
R[0]: 0
R[1]: 10
R[2]: 244
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3252
R[0]: 0
R[1]: 10
R[2]: 244
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 245 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3253
R[0]: 0
R[1]: 10
R[2]: 245
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 9 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3254
R[0]: 0
R[1]: 9
R[2]: 245
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3255
R[0]: 0
R[1]: 9
R[2]: 245
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3256
R[0]: 0
R[1]: 9
R[2]: 245
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3257
R[0]: 0
R[1]: 9
R[2]: 245
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3258
R[0]: 0
R[1]: 9
R[2]: 245
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3259
R[0]: 0
R[1]: 9
R[2]: 245
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 8 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3260
R[0]: 0
R[1]: 8
R[2]: 245
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3261
R[0]: 0
R[1]: 8
R[2]: 245
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3262
R[0]: 0
R[1]: 8
R[2]: 245
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3263
R[0]: 0
R[1]: 8
R[2]: 245
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3264
R[0]: 0
R[1]: 8
R[2]: 245
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3265
R[0]: 0
R[1]: 8
R[2]: 245
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 246 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3266
R[0]: 0
R[1]: 8
R[2]: 246
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 7 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3267
R[0]: 0
R[1]: 7
R[2]: 246
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3268
R[0]: 0
R[1]: 7
R[2]: 246
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3269
R[0]: 0
R[1]: 7
R[2]: 246
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3270
R[0]: 0
R[1]: 7
R[2]: 246
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3271
R[0]: 0
R[1]: 7
R[2]: 246
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3272
R[0]: 0
R[1]: 7
R[2]: 246
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 6 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3273
R[0]: 0
R[1]: 6
R[2]: 246
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3274
R[0]: 0
R[1]: 6
R[2]: 246
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3275
R[0]: 0
R[1]: 6
R[2]: 246
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3276
R[0]: 0
R[1]: 6
R[2]: 246
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3277
R[0]: 0
R[1]: 6
R[2]: 246
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3278
R[0]: 0
R[1]: 6
R[2]: 246
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 247 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3279
R[0]: 0
R[1]: 6
R[2]: 247
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 5 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3280
R[0]: 0
R[1]: 5
R[2]: 247
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3281
R[0]: 0
R[1]: 5
R[2]: 247
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3282
R[0]: 0
R[1]: 5
R[2]: 247
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3283
R[0]: 0
R[1]: 5
R[2]: 247
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3284
R[0]: 0
R[1]: 5
R[2]: 247
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3285
R[0]: 0
R[1]: 5
R[2]: 247
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 4 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3286
R[0]: 0
R[1]: 4
R[2]: 247
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3287
R[0]: 0
R[1]: 4
R[2]: 247
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3288
R[0]: 0
R[1]: 4
R[2]: 247
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3289
R[0]: 0
R[1]: 4
R[2]: 247
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3290
R[0]: 0
R[1]: 4
R[2]: 247
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3291
R[0]: 0
R[1]: 4
R[2]: 247
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 248 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3292
R[0]: 0
R[1]: 4
R[2]: 248
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 3 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3293
R[0]: 0
R[1]: 3
R[2]: 248
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3294
R[0]: 0
R[1]: 3
R[2]: 248
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3295
R[0]: 0
R[1]: 3
R[2]: 248
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3296
R[0]: 0
R[1]: 3
R[2]: 248
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3297
R[0]: 0
R[1]: 3
R[2]: 248
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3298
R[0]: 0
R[1]: 3
R[2]: 248
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 2 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3299
R[0]: 0
R[1]: 2
R[2]: 248
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3300
R[0]: 0
R[1]: 2
R[2]: 248
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3301
R[0]: 0
R[1]: 2
R[2]: 248
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3302
R[0]: 0
R[1]: 2
R[2]: 248
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3303
R[0]: 0
R[1]: 2
R[2]: 248
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3304
R[0]: 0
R[1]: 2
R[2]: 248
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 249 to R[2]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3305
R[0]: 0
R[1]: 2
R[2]: 249
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3306
R[0]: 0
R[1]: 1
R[2]: 249
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3307
R[0]: 0
R[1]: 1
R[2]: 249
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x18
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3308
R[0]: 0
R[1]: 1
R[2]: 249
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 1 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3309
R[0]: 0
R[1]: 1
R[2]: 249
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3310
R[0]: 0
R[1]: 1
R[2]: 249
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
EX: Branch taken to 0x8
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 807600129<-[8]
IF: Fetched instruction 0x30230001 from PC 0x8

CYCLE 3311
R[0]: 0
R[1]: 1
R[2]: 249
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[1]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 274726914<-[c]
IF: Fetched instruction 0x10600002 from PC 0xc

CYCLE 3312
R[0]: 0
R[1]: 0
R[2]: 249
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[10]
IF: Fetched instruction 0x0 from PC 0x10

CYCLE 3313
R[0]: 0
R[1]: 0
R[2]: 249
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 541196289<-[14]
IF: Fetched instruction 0x20420001 from PC 0x14

CYCLE 3314
R[0]: 0
R[1]: 0
R[2]: 249
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[3]
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 539099135<-[18]
IF: Fetched instruction 0x2021ffff from PC 0x18

CYCLE 3315
R[0]: 0
R[1]: 0
R[2]: 249
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1
L1 Cache (read hit): 337707002<-[1c]
IF: Fetched instruction 0x1420fffa from PC 0x1c

CYCLE 3316
R[0]: 0
R[1]: 0
R[2]: 249
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 0
JUMP: 0
BRANCH: 1
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 1
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 0
L1 Cache (read hit): 0<-[20]
IF: Fetched instruction 0x0 from PC 0x20

CYCLE 3317
R[0]: 0
R[1]: 0
R[2]: 249
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 250 to R[2]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[24]
IF: Fetched instruction 0x0 from PC 0x24

CYCLE 3318
R[0]: 0
R[1]: 0
R[2]: 250
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 4294967295 to R[1]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[28]
IF: Fetched instruction 0x0 from PC 0x28

CYCLE 3319
R[0]: 0
R[1]: -1
R[2]: 250
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[2c]
IF: Fetched instruction 0x0 from PC 0x2c

CYCLE 3320
R[0]: 0
R[1]: -1
R[2]: 250
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[30]
IF: Fetched instruction 0x0 from PC 0x30

CYCLE 3321
R[0]: 0
R[1]: -1
R[2]: 250
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[34]
IF: Fetched instruction 0x0 from PC 0x34

CYCLE 3322
R[0]: 0
R[1]: -1
R[2]: 250
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[38]
IF: Fetched instruction 0x0 from PC 0x38

CYCLE 3323
R[0]: 0
R[1]: -1
R[2]: 250
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
L1 Cache (read hit): 0<-[3c]
IF: Fetched instruction 0x0 from PC 0x3c

CYCLE 3324
R[0]: 0
R[1]: -1
R[2]: 250
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0
WB: Writing 0 to R[0]
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1
MEM[40]: 0
MEM[41]: 0
MEM[42]: 0
MEM[43]: 0
MEM[44]: 0
MEM[45]: 0
MEM[46]: 0
MEM[47]: 0
L2 Cache: replacing line at idx:1 way:0 due to conflicting address:40
IF: Memory stall during fetch at PC 0x40

CYCLE 3325
R[0]: 0
R[1]: -1
R[2]: 250
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

Completed execution in 1663 nanoseconds.
