$date
	Sat Oct 31 03:40:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " EN $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module a1 $end
$var wire 1 " EN $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 ! Q $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' sal1 $end
$var wire 1 ( sal2 $end
$var wire 1 ) sal3 $end
$var wire 1 * sal4 $end
$var wire 1 + S0 $end
$scope module jk $end
$var wire 1 ! D $end
$var wire 1 " EN $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 1 + Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
1)
1(
x'
0&
0%
0$
0#
0"
x!
$end
#1
0!
1*
1'
0+
1&
1%
#2
0&
0%
#3
1!
0)
1#
1"
1%
#4
0!
0(
1)
1$
0#
0%
#5
1!
0)
1#
1%
#6
0%
