cocci_test_suite() {
	struct dmcu *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c 76 */;
	struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c 75 */;
	struct dc_bios *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c 74 */;
	struct bp_set_dce_clock_parameters cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c 73 */;
	struct clk_mgr *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c 70 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c 70 */;
	const struct state_dependent_clocks cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c 56 */[];
	const struct clk_mgr_mask cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c 52 */;
	const struct clk_mgr_shift cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c 48 */;
	const struct clk_mgr_registers cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c 44 */;
	struct clk_mgr_internal *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c 227 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c 226 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c 225 */;
	struct clk_mgr_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c 220 */;
	struct dm_pp_power_level_change_request cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c 198 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c 195 */;
	struct dc_state *cocci_id/* drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/dce112_clk_mgr.c 194 */;
}
