{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 12:17:01 2011 " "Info: Processing started: Thu Mar 17 12:17:01 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Info: Found entity 1: part5" {  } { { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 char_7seg " "Info: Found entity 2: char_7seg" {  } { { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Info: Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part5.v(19) " "Warning (10230): Verilog HDL assignment warning at part5.v(19): truncated value with size 32 to match size of target (3)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part5.v(20) " "Warning (10230): Verilog HDL assignment warning at part5.v(20): truncated value with size 32 to match size of target (3)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part5.v(21) " "Warning (10230): Verilog HDL assignment warning at part5.v(21): truncated value with size 32 to match size of target (3)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part5.v(22) " "Warning (10230): Verilog HDL assignment warning at part5.v(22): truncated value with size 32 to match size of target (3)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part5.v(23) " "Warning (10230): Verilog HDL assignment warning at part5.v(23): truncated value with size 32 to match size of target (3)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part5.v(24) " "Warning (10230): Verilog HDL assignment warning at part5.v(24): truncated value with size 32 to match size of target (3)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part5.v(25) " "Warning (10230): Verilog HDL assignment warning at part5.v(25): truncated value with size 32 to match size of target (3)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 part5.v(26) " "Warning (10230): Verilog HDL assignment warning at part5.v(26): truncated value with size 32 to match size of target (3)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 part5.v(28) " "Warning (10230): Verilog HDL assignment warning at part5.v(28): truncated value with size 32 to match size of target (25)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:s0 " "Info: Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:s0\"" {  } { { "part5.v" "s0" { Text "H:/eeLab2/lab4/part5/part5.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Info: Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Info: Implemented 90 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 12:17:03 2011 " "Info: Processing ended: Thu Mar 17 12:17:03 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 12:17:05 2011 " "Info: Processing started: Thu Mar 17 12:17:05 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off part5 -c part5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "part5 EP2C70F672C6 " "Info: Selected device EP2C70F672C6 for design \"part5\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX7\[2\] PIN_L9 " "Error: Can't place node \"HEX7\[2\]\" -- illegal location assignment PIN_L9" {  } { { "c:/winapps/altera/9.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/winapps/altera/9.1/quartus/bin/pin_planner.ppl" { HEX7[2] } } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } } { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 3 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/eeLab2/lab4/part5/" 0 { } { { 0 { 0 ""} 0 73 3016 4146 0}  }  } }  } 0 0 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX7\[5\] PIN_P9 " "Error: Can't place node \"HEX7\[5\]\" -- illegal location assignment PIN_P9" {  } { { "c:/winapps/altera/9.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/winapps/altera/9.1/quartus/bin/pin_planner.ppl" { HEX7[5] } } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } } { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 3 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/eeLab2/lab4/part5/" 0 { } { { 0 { 0 ""} 0 76 3016 4146 0}  }  } }  } 0 0 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX7\[6\] PIN_N9 " "Error: Can't place node \"HEX7\[6\]\" -- illegal location assignment PIN_N9" {  } { { "c:/winapps/altera/9.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/winapps/altera/9.1/quartus/bin/pin_planner.ppl" { HEX7[6] } } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } } { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 3 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/eeLab2/lab4/part5/" 0 { } { { 0 { 0 ""} 0 77 3016 4146 0}  }  } }  } 0 0 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX5\[3\] PIN_T9 " "Error: Can't place node \"HEX5\[3\]\" -- illegal location assignment PIN_T9" {  } { { "c:/winapps/altera/9.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/winapps/altera/9.1/quartus/bin/pin_planner.ppl" { HEX5[3] } } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 3 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/eeLab2/lab4/part5/" 0 { } { { 0 { 0 ""} 0 88 3016 4146 0}  }  } }  } 0 0 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[0\] PIN_U9 " "Error: Can't place node \"HEX4\[0\]\" -- illegal location assignment PIN_U9" {  } { { "c:/winapps/altera/9.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/winapps/altera/9.1/quartus/bin/pin_planner.ppl" { HEX4[0] } } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 3 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/eeLab2/lab4/part5/" 0 { } { { 0 { 0 ""} 0 92 3016 4146 0}  }  } }  } 0 0 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[5\] PIN_V14 " "Error: Can't place node \"HEX0\[5\]\" -- illegal location assignment PIN_V14" {  } { { "c:/winapps/altera/9.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/winapps/altera/9.1/quartus/bin/pin_planner.ppl" { HEX0[5] } } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 3 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/eeLab2/lab4/part5/" 0 { } { { 0 { 0 ""} 0 125 3016 4146 0}  }  } }  } 0 0 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[6\] PIN_V13 " "Error: Can't place node \"HEX0\[6\]\" -- illegal location assignment PIN_V13" {  } { { "c:/winapps/altera/9.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/winapps/altera/9.1/quartus/bin/pin_planner.ppl" { HEX0[6] } } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "part5.v" "" { Text "H:/eeLab2/lab4/part5/part5.v" 3 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/eeLab2/lab4/part5/" 0 { } { { 0 { 0 ""} 0 126 3016 4146 0}  }  } }  } 0 0 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_FAIL" "" "Error: Can't fit design in device" {  } {  } 0 0 "Can't fit design in device" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 8 s 1  Quartus II " "Error: Quartus II Fitter was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Error: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 17 12:17:07 2011 " "Error: Processing ended: Thu Mar 17 12:17:07 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 10 s " "Error: Quartus II Full Compilation was unsuccessful. 10 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
