<DOC>
<DOCNO>EP-0613250</DOCNO> 
<TEXT>
<INVENTION-TITLE>
Phase correction circuit for the output signals of a frequency divider.
</INVENTION-TITLE>
<CLASSIFICATIONS>H03K2100	H03K2110	H03L708	H03L708	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>H03K	H03K	H03L	H03L	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>H03K21	H03K21	H03L7	H03L7	</CLASSIFICATIONS-FOURTH>
<ABSTRACT>
In the phase correction circuit for the output signals of a frequency divider (4) which divides the frequency of a supplied oscillator signal (51) in a non-integral and, particularly, half-integral divider ratio, each second pulse in the output signal (52) of the frequency divider (4) is delayed by half a period of the oscillator signal (51). 
<
IMAGE
>
</ABSTRACT>
<APPLICANTS>
<APPLICANT-NAME>
BLAUPUNKT WERKE GMBH
</APPLICANT-NAME>
<APPLICANT-NAME>
BLAUPUNKT-WERKE GMBH
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
BARTELS STEFAN DR
</INVENTOR-NAME>
<INVENTOR-NAME>
SCHWARZ DETLEF
</INVENTOR-NAME>
<INVENTOR-NAME>
BARTELS, STEFAN, DR.
</INVENTOR-NAME>
<INVENTOR-NAME>
SCHWARZ, DETLEF
</INVENTOR-NAME>
</INVENTORS>
</TEXT>
</DOC>
