---
layout: post
date: 2022-06-01 
inline: true
related_posts: false
---

Our paper "A 40nm Analog-Input ADC-Free Compute-in-Memory RRAM Macro with Pulse-Width Modulation between Sub-arrays" is recognized as a highlight paper at <strong>Symposium of VLSI</strong>.