#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7fa040104220 .scope module, "tut3_verilog_regincr_RegIncr" "tut3_verilog_regincr_RegIncr" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "in_"
    .port_info 3 /OUTPUT 8 "out"
L_0x7fa040114900 .functor BUFZ 8, v0x7fa040114810_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x7fa03f532008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa040104480_0 .net "clk", 0 0, o0x7fa03f532008;  0 drivers
o0x7fa03f532038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fa040114530_0 .net "in_", 7 0, o0x7fa03f532038;  0 drivers
v0x7fa0401145d0_0 .net "out", 7 0, L_0x7fa040114900;  1 drivers
v0x7fa040114680_0 .var "reg_out", 7 0;
o0x7fa03f5320c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa040114730_0 .net "reset", 0 0, o0x7fa03f5320c8;  0 drivers
v0x7fa040114810_0 .var "temp_wire", 7 0;
E_0x7fa0401043f0 .event edge, v0x7fa040114680_0;
E_0x7fa040104440 .event posedge, v0x7fa040104480_0;
    .scope S_0x7fa040104220;
T_0 ;
    %wait E_0x7fa040104440;
    %load/vec4 v0x7fa040114730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fa040114680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa040114530_0;
    %assign/vec4 v0x7fa040114680_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa040104220;
T_1 ;
    %wait E_0x7fa0401043f0;
    %load/vec4 v0x7fa040114680_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fa040114810_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "RegIncr.v";
