<profile>
    <ReportVersion>
        <Version>2023.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-i</Part>
        <TopModelName>bicg</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>19695</Best-caseLatency>
            <Average-caseLatency>19695</Average-caseLatency>
            <Worst-caseLatency>19695</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.197 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.197 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
            <Interval-min>19696</Interval-min>
            <Interval-max>19696</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <lprd_1>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <Latency>2368</Latency>
                <AbsoluteTimeLatency>23680</AbsoluteTimeLatency>
                <IterationLatency>37</IterationLatency>
                <InstanceList/>
            </lprd_1>
            <lp3>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <Latency>17024</Latency>
                <AbsoluteTimeLatency>170240</AbsoluteTimeLatency>
                <IterationLatency>266</IterationLatency>
                <InstanceList/>
            </lp3>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/bicg.c:5</SourceLocation>
            <SummaryOfLoopViolations>
                <lprd_1>
                    <Name>lprd_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/bicg.c:13</SourceLocation>
                </lprd_1>
                <lp3>
                    <Name>lp3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/bicg.c:29</SourceLocation>
                </lp3>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>90</BRAM_18K>
            <DSP>110</DSP>
            <FF>16631</FF>
            <LUT>13338</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>bicg</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_0_address0</name>
            <Object>A_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_0_ce0</name>
            <Object>A_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_0_q0</name>
            <Object>A_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_1_address0</name>
            <Object>A_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_1_ce0</name>
            <Object>A_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_1_q0</name>
            <Object>A_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_address0</name>
            <Object>p</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_ce0</name>
            <Object>p</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_q0</name>
            <Object>p</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_address0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_ce0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_q0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_out_din</name>
            <Object>s_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_out_full_n</name>
            <Object>s_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_out_write</name>
            <Object>s_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_out_din</name>
            <Object>q_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_out_full_n</name>
            <Object>q_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_out_write</name>
            <Object>q_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>bicg</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_bicg_Pipeline_lprd_2_fu_1096</InstName>
                    <ModuleName>bicg_Pipeline_lprd_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1096</ID>
                    <BindInstances>add_ln18_fu_152_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_bicg_Pipeline_lp1_fu_1107</InstName>
                    <ModuleName>bicg_Pipeline_lp1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1107</ID>
                    <BindInstances>add_ln23_fu_2598_p2 fmul_32ns_32ns_32_3_max_dsp_1_U29 fadd_32ns_32ns_32_4_full_dsp_1_U7 fmul_32ns_32ns_32_3_max_dsp_1_U30 fadd_32ns_32ns_32_4_full_dsp_1_U8 fmul_32ns_32ns_32_3_max_dsp_1_U31 fadd_32ns_32ns_32_4_full_dsp_1_U9 fmul_32ns_32ns_32_3_max_dsp_1_U32 fadd_32ns_32ns_32_4_full_dsp_1_U10 fmul_32ns_32ns_32_3_max_dsp_1_U33 fadd_32ns_32ns_32_4_full_dsp_1_U11 fmul_32ns_32ns_32_3_max_dsp_1_U34 fadd_32ns_32ns_32_4_full_dsp_1_U12 fmul_32ns_32ns_32_3_max_dsp_1_U35 fadd_32ns_32ns_32_4_full_dsp_1_U13 fmul_32ns_32ns_32_3_max_dsp_1_U36 fadd_32ns_32ns_32_4_full_dsp_1_U14 fmul_32ns_32ns_32_3_max_dsp_1_U37 fadd_32ns_32ns_32_4_full_dsp_1_U15 fmul_32ns_32ns_32_3_max_dsp_1_U38 fadd_32ns_32ns_32_4_full_dsp_1_U16 fmul_32ns_32ns_32_3_max_dsp_1_U39 fadd_32ns_32ns_32_4_full_dsp_1_U17 fmul_32ns_32ns_32_3_max_dsp_1_U40 fadd_32ns_32ns_32_4_full_dsp_1_U18 fmul_32ns_32ns_32_3_max_dsp_1_U41 fadd_32ns_32ns_32_4_full_dsp_1_U19 fmul_32ns_32ns_32_3_max_dsp_1_U42 fadd_32ns_32ns_32_4_full_dsp_1_U20 fmul_32ns_32ns_32_3_max_dsp_1_U43 fadd_32ns_32ns_32_4_full_dsp_1_U21 fmul_32ns_32ns_32_3_max_dsp_1_U44 fadd_32ns_32ns_32_4_full_dsp_1_U22 fmul_32ns_32ns_32_3_max_dsp_1_U45 fadd_32ns_32ns_32_4_full_dsp_1_U23 fmul_32ns_32ns_32_3_max_dsp_1_U46 fadd_32ns_32ns_32_4_full_dsp_1_U24 fmul_32ns_32ns_32_3_max_dsp_1_U47 fadd_32ns_32ns_32_4_full_dsp_1_U25 fmul_32ns_32ns_32_3_max_dsp_1_U48 fadd_32ns_32ns_32_4_full_dsp_1_U26 fmul_32ns_32ns_32_3_max_dsp_1_U49 fadd_32ns_32ns_32_4_full_dsp_1_U27 fmul_32ns_32ns_32_3_max_dsp_1_U29 fadd_32ns_32ns_32_4_full_dsp_1_U7 fmul_32ns_32ns_32_3_max_dsp_1_U30 fadd_32ns_32ns_32_4_full_dsp_1_U8 fmul_32ns_32ns_32_3_max_dsp_1_U31 fadd_32ns_32ns_32_4_full_dsp_1_U9 fmul_32ns_32ns_32_3_max_dsp_1_U32 fadd_32ns_32ns_32_4_full_dsp_1_U10 fmul_32ns_32ns_32_3_max_dsp_1_U33 fadd_32ns_32ns_32_4_full_dsp_1_U11 fmul_32ns_32ns_32_3_max_dsp_1_U34 fadd_32ns_32ns_32_4_full_dsp_1_U12 fmul_32ns_32ns_32_3_max_dsp_1_U35 fadd_32ns_32ns_32_4_full_dsp_1_U13 fmul_32ns_32ns_32_3_max_dsp_1_U36 fadd_32ns_32ns_32_4_full_dsp_1_U14 fmul_32ns_32ns_32_3_max_dsp_1_U37 fadd_32ns_32ns_32_4_full_dsp_1_U15 fmul_32ns_32ns_32_3_max_dsp_1_U38 fadd_32ns_32ns_32_4_full_dsp_1_U16 fmul_32ns_32ns_32_3_max_dsp_1_U39 fadd_32ns_32ns_32_4_full_dsp_1_U17 fmul_32ns_32ns_32_3_max_dsp_1_U40 fadd_32ns_32ns_32_4_full_dsp_1_U18 fmul_32ns_32ns_32_3_max_dsp_1_U41 fadd_32ns_32ns_32_4_full_dsp_1_U19 fmul_32ns_32ns_32_3_max_dsp_1_U42 fadd_32ns_32ns_32_4_full_dsp_1_U20 fmul_32ns_32ns_32_3_max_dsp_1_U43 fadd_32ns_32ns_32_4_full_dsp_1_U21 fmul_32ns_32ns_32_3_max_dsp_1_U44 fadd_32ns_32ns_32_4_full_dsp_1_U22 fmul_32ns_32ns_32_3_max_dsp_1_U45 fadd_32ns_32ns_32_4_full_dsp_1_U23 fmul_32ns_32ns_32_3_max_dsp_1_U46 fadd_32ns_32ns_32_4_full_dsp_1_U24 fmul_32ns_32ns_32_3_max_dsp_1_U47 fadd_32ns_32ns_32_4_full_dsp_1_U25 fmul_32ns_32ns_32_3_max_dsp_1_U48 fadd_32ns_32ns_32_4_full_dsp_1_U26 fmul_32ns_32ns_32_3_max_dsp_1_U49 fadd_32ns_32ns_32_4_full_dsp_1_U27 fmul_32ns_32ns_32_3_max_dsp_1_U29 fadd_32ns_32ns_32_4_full_dsp_1_U7 fmul_32ns_32ns_32_3_max_dsp_1_U30 fadd_32ns_32ns_32_4_full_dsp_1_U8 fmul_32ns_32ns_32_3_max_dsp_1_U31 fadd_32ns_32ns_32_4_full_dsp_1_U9 fmul_32ns_32ns_32_3_max_dsp_1_U32 fadd_32ns_32ns_32_4_full_dsp_1_U10 fmul_32ns_32ns_32_3_max_dsp_1_U33 fadd_32ns_32ns_32_4_full_dsp_1_U11 fmul_32ns_32ns_32_3_max_dsp_1_U34 fadd_32ns_32ns_32_4_full_dsp_1_U12 fmul_32ns_32ns_32_3_max_dsp_1_U35 fadd_32ns_32ns_32_4_full_dsp_1_U13 fmul_32ns_32ns_32_3_max_dsp_1_U36 fadd_32ns_32ns_32_4_full_dsp_1_U14 fmul_32ns_32ns_32_3_max_dsp_1_U37 fadd_32ns_32ns_32_4_full_dsp_1_U15 fmul_32ns_32ns_32_3_max_dsp_1_U38 fadd_32ns_32ns_32_4_full_dsp_1_U16 fmul_32ns_32ns_32_3_max_dsp_1_U39 fadd_32ns_32ns_32_4_full_dsp_1_U17 fmul_32ns_32ns_32_3_max_dsp_1_U40 fadd_32ns_32ns_32_4_full_dsp_1_U18 fmul_32ns_32ns_32_3_max_dsp_1_U41 fadd_32ns_32ns_32_4_full_dsp_1_U19 fmul_32ns_32ns_32_3_max_dsp_1_U42 fadd_32ns_32ns_32_4_full_dsp_1_U20 fmul_32ns_32ns_32_3_max_dsp_1_U43 fadd_32ns_32ns_32_4_full_dsp_1_U21 fmul_32ns_32ns_32_3_max_dsp_1_U44 fadd_32ns_32ns_32_4_full_dsp_1_U22 fmul_32ns_32ns_32_3_max_dsp_1_U45 fadd_32ns_32ns_32_4_full_dsp_1_U23 fmul_32ns_32ns_32_3_max_dsp_1_U46 fadd_32ns_32ns_32_4_full_dsp_1_U24 fmul_32ns_32ns_32_3_max_dsp_1_U47 fadd_32ns_32ns_32_4_full_dsp_1_U25</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_bicg_Pipeline_lpwr_fu_1247</InstName>
                    <ModuleName>bicg_Pipeline_lpwr</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1247</ID>
                    <BindInstances>add_ln35_fu_154_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_bicg_Pipeline_lp4_fu_1259</InstName>
                    <ModuleName>bicg_Pipeline_lp4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1259</ID>
                    <BindInstances>add_ln30_fu_192_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>buff_A_U buff_A_1_U buff_p_U buff_p_1_U buff_r_U buff_r_1_U buff_s_out_U buff_s_out_1_U buff_q_out_U buff_q_out_1_U add_ln13_fu_1288_p2 add_ln29_fu_1615_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>bicg_Pipeline_lprd_2</Name>
            <Loops>
                <lprd_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lprd_2>
                        <Name>lprd_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lprd_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/bicg.c:5</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lprd_2>
                            <Name>lprd_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/bicg.c:18</SourceLocation>
                        </lprd_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lprd_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_152_p2" SOURCE="src/bicg.c:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bicg_Pipeline_lp1</Name>
            <Loops>
                <lp1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>201</Best-caseLatency>
                    <Average-caseLatency>201</Average-caseLatency>
                    <Worst-caseLatency>201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.010 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.010 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>201</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp1>
                        <Name>lp1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>199</Latency>
                        <AbsoluteTimeLatency>1.990 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/bicg.c:5</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lp1>
                            <Name>lp1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/bicg.c:23</SourceLocation>
                        </lp1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>105</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>13720</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>10721</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_2598_p2" SOURCE="src/bicg.c:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U29" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U7" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U30" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U8" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U31" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U9" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U32" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U10" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U33" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U11" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U34" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U12" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U35" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U13" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U36" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U14" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U37" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U15" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U38" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U16" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U39" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U17" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U40" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U18" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U41" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U19" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U42" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U20" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U43" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U21" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U44" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U45" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U23" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U46" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U47" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U48" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U26" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U49" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U27" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U29" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U7" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U30" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U8" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U31" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U9" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U32" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U10" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U33" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U11" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U34" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U12" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U35" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U13" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U36" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U14" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U37" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U15" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U38" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U16" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U39" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U17" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U40" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U18" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U41" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U19" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U42" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U20" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U43" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U21" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U44" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U45" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U23" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U46" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U47" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U48" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U26" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U49" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U27" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U29" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U7" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U30" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U8" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U31" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U9" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U32" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U10" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U33" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U11" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U34" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U12" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U35" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U13" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U36" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U14" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U37" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U15" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U38" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U16" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U39" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U17" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U40" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U18" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U41" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U19" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U42" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U20" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U43" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U21" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U44" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U22" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U45" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U23" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U46" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="lp1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U47" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="lp1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="src/bicg.c:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bicg_Pipeline_lp4</Name>
            <Loops>
                <lp4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>262</Best-caseLatency>
                    <Average-caseLatency>262</Average-caseLatency>
                    <Worst-caseLatency>262</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>262</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp4>
                        <Name>lp4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>260</Latency>
                        <AbsoluteTimeLatency>2.600 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/bicg.c:5</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lp4>
                            <Name>lp4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/bicg.c:30</SourceLocation>
                        </lp4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>275</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>184</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_192_p2" SOURCE="src/bicg.c:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bicg_Pipeline_lpwr</Name>
            <Loops>
                <lpwr/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.873</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lpwr>
                        <Name>lpwr</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lpwr>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/bicg.c:5</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lpwr>
                            <Name>lpwr</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/bicg.c:35</SourceLocation>
                        </lpwr>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>77</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>138</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lpwr" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_154_p2" SOURCE="src/bicg.c:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bicg</Name>
            <Loops>
                <lprd_1/>
                <lp3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19695</Best-caseLatency>
                    <Average-caseLatency>19695</Average-caseLatency>
                    <Worst-caseLatency>19695</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.197 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.197 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19696</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lprd_1>
                        <Name>lprd_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>2368</Latency>
                        <AbsoluteTimeLatency>23.680 us</AbsoluteTimeLatency>
                        <IterationLatency>37</IterationLatency>
                        <PipelineDepth>37</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_bicg_Pipeline_lprd_2_fu_1096</Instance>
                        </InstanceList>
                    </lprd_1>
                    <lp3>
                        <Name>lp3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>17024</Latency>
                        <AbsoluteTimeLatency>0.170 ms</AbsoluteTimeLatency>
                        <IterationLatency>266</IterationLatency>
                        <PipelineDepth>266</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_bicg_Pipeline_lp4_fu_1259</Instance>
                        </InstanceList>
                    </lp3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/bicg.c:5</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lprd_1>
                            <Name>lprd_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/bicg.c:13</SourceLocation>
                        </lprd_1>
                        <lp3>
                            <Name>lp3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/bicg.c:29</SourceLocation>
                        </lp3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>90</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>110</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>16631</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>13338</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="buff_A_U" SOURCE="src/bicg.c:7" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="buff_A"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="buff_A_1_U" SOURCE="src/bicg.c:7" STORAGESIZE="32 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="buff_A_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_p_U" SOURCE="src/bicg.c:8" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_p"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_p_1_U" SOURCE="src/bicg.c:8" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_p_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_r_U" SOURCE="src/bicg.c:9" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_r"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_r_1_U" SOURCE="src/bicg.c:9" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_r_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buff_s_out_U" SOURCE="src/bicg.c:10" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="buff_s_out"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buff_s_out_1_U" SOURCE="src/bicg.c:10" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="buff_s_out_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_q_out_U" SOURCE="src/bicg.c:11" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_q_out"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_q_out_1_U" SOURCE="src/bicg.c:11" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="buff_q_out_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lprd_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_1288_p2" SOURCE="src/bicg.c:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_1615_p2" SOURCE="src/bicg.c:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_0_address0" name="A_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_0_ce0" name="A_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_0_q0" name="A_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_1_address0" name="A_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_1_ce0" name="A_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_1_q0" name="A_1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="p" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="p_address0" name="p_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="p_ce0" name="p_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="p_q0" name="p_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="r" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="r_address0" name="r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="r_ce0" name="r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="r_q0" name="r_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s_out" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="s_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="q_out" index="4" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="q_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="A_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="p_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="p"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="p_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="p"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_out" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="32" portPrefix="s_out_">
            <portMaps>
                <portMap portMapName="s_out_din">WR_DATA</portMap>
                <portMap portMapName="s_out_full_n">FULL_N</portMap>
                <portMap portMapName="s_out_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>s_out_din</port>
                <port>s_out_full_n</port>
                <port>s_out_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="s_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="q_out" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="32" portPrefix="q_out_">
            <portMaps>
                <portMap portMapName="q_out_din">WR_DATA</portMap>
                <portMap portMapName="q_out_full_n">FULL_N</portMap>
                <portMap portMapName="q_out_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>q_out_din</port>
                <port>q_out_full_n</port>
                <port>q_out_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="q_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="q_out">out, 32</column>
                    <column name="s_out">out, 32</column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_0_address0">out, 11</column>
                    <column name="A_0_q0">in, 32</column>
                    <column name="A_1_address0">out, 11</column>
                    <column name="A_1_q0">in, 32</column>
                    <column name="p_address0">out, 6</column>
                    <column name="p_q0">in, 32</column>
                    <column name="r_address0">out, 6</column>
                    <column name="r_q0">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, float*</column>
                    <column name="p">in, float*</column>
                    <column name="r">in, float*</column>
                    <column name="s_out">out, float*</column>
                    <column name="q_out">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_0_address0, port, offset</column>
                    <column name="A">A_0_ce0, port, </column>
                    <column name="A">A_0_q0, port, </column>
                    <column name="A">A_1_address0, port, offset</column>
                    <column name="A">A_1_ce0, port, </column>
                    <column name="A">A_1_q0, port, </column>
                    <column name="p">p_address0, port, offset</column>
                    <column name="p">p_ce0, port, </column>
                    <column name="p">p_q0, port, </column>
                    <column name="r">r_address0, port, offset</column>
                    <column name="r">r_ce0, port, </column>
                    <column name="r">r_q0, port, </column>
                    <column name="s_out">s_out, interface, </column>
                    <column name="q_out">q_out, interface, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="opt.tcl:9" status="valid" parentFunction="bicg" variable="A" isDirective="1" options="cyclic dim=2 factor=2 variable=A"/>
        <Pragma type="array_partition" location="opt.tcl:10" status="valid" parentFunction="bicg" variable="buff_A" isDirective="1" options="cyclic dim=2 factor=2 variable=buff_A"/>
        <Pragma type="array_partition" location="opt.tcl:11" status="valid" parentFunction="bicg" variable="buff_p" isDirective="1" options="cyclic dim=1 factor=2 variable=buff_p"/>
        <Pragma type="array_partition" location="opt.tcl:14" status="valid" parentFunction="bicg" variable="buff_q_out" isDirective="1" options="cyclic dim=1 factor=2 variable=buff_q_out"/>
        <Pragma type="array_partition" location="opt.tcl:12" status="valid" parentFunction="bicg" variable="buff_r" isDirective="1" options="cyclic dim=1 factor=2 variable=buff_r"/>
        <Pragma type="array_partition" location="opt.tcl:13" status="valid" parentFunction="bicg" variable="buff_s_out" isDirective="1" options="cyclic dim=1 factor=2 variable=buff_s_out"/>
        <Pragma type="interface" location="opt.tcl:5" status="valid" parentFunction="bicg" variable="q_out" isDirective="1" options="ap_fifo port=q_out"/>
        <Pragma type="interface" location="opt.tcl:4" status="valid" parentFunction="bicg" variable="s_out" isDirective="1" options="ap_fifo port=s_out"/>
        <Pragma type="pipeline" location="opt.tcl:6" status="valid" parentFunction="bicg" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="opt.tcl:7" status="valid" parentFunction="bicg" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="opt.tcl:18" status="valid" parentFunction="bicg" variable="" isDirective="1" options=""/>
        <Pragma type="resource" location="opt.tcl:1" status="warning" parentFunction="bicg" variable="A" isDirective="1" options="core=RAM_1P variable=A">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="resource" location="opt.tcl:3" status="warning" parentFunction="bicg" variable="p" isDirective="1" options="core=RAM_1P variable=p">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="resource" location="opt.tcl:2" status="warning" parentFunction="bicg" variable="r" isDirective="1" options="core=RAM_1P variable=r">
            <Msg msg_id="207-5536" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="unroll" location="opt.tcl:15" status="valid" parentFunction="bicg" variable="" isDirective="1" options="factor=2"/>
        <Pragma type="unroll" location="opt.tcl:16" status="valid" parentFunction="bicg" variable="" isDirective="1" options="factor=2"/>
        <Pragma type="unroll" location="opt.tcl:19" status="valid" parentFunction="bicg" variable="" isDirective="1" options="factor=1"/>
        <Pragma type="unroll" location="opt.tcl:21" status="valid" parentFunction="bicg" variable="" isDirective="1" options="factor=2"/>
    </PragmaReport>
</profile>

