

================================================================
== Vitis HLS Report for 'dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config27_mult_s'
================================================================
* Date:           Thu May 16 18:08:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.762 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        6|        7|  24.000 ns|  28.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |        6|        6|         4|          1|          1|     4|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%br_ln43 = br void %rewind_header" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 6 'br' 'br_ln43' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.body12.split.i, i1 1, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 7 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read143_rewind = phi i16 0, void %entry, i16 %p_read143_phi, void %for.body12.split.i, i16 0, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 8 'phi' 'p_read143_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read1144_rewind = phi i16 0, void %entry, i16 %p_read1144_phi, void %for.body12.split.i, i16 0, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 9 'phi' 'p_read1144_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read2145_rewind = phi i16 0, void %entry, i16 %p_read2145_phi, void %for.body12.split.i, i16 0, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 10 'phi' 'p_read2145_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read3146_rewind = phi i16 0, void %entry, i16 %p_read3146_phi, void %for.body12.split.i, i16 0, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 11 'phi' 'p_read3146_rewind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%w_index1 = phi i2 0, void %entry, i2 %w_index, void %for.body12.split.i, i2 0, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 12 'phi' 'w_index1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body12.split.i, void %rewind_init"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read3146 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 14 'read' 'p_read3146' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read2145 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 15 'read' 'p_read2145' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read1144 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 16 'read' 'p_read1144' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read143 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 17 'read' 'p_read143' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln43 = br void %for.body12.split.i" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 18 'br' 'br_ln43' <Predicate = (do_init)> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read143_phi = phi i16 %p_read143, void %rewind_init, i16 %p_read143_rewind, void %rewind_header" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 19 'phi' 'p_read143_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read1144_phi = phi i16 %p_read1144, void %rewind_init, i16 %p_read1144_rewind, void %rewind_header" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 20 'phi' 'p_read1144_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read2145_phi = phi i16 %p_read2145, void %rewind_init, i16 %p_read2145_rewind, void %rewind_header" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 21 'phi' 'p_read2145_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read3146_phi = phi i16 %p_read3146, void %rewind_init, i16 %p_read3146_rewind, void %rewind_header" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 22 'phi' 'p_read3146_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.45ns)   --->   "%a_V = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_read143_phi, i16 %p_read1144_phi, i16 %p_read2145_phi, i16 %p_read3146_phi, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 23 'mux' 'a_V' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.45ns)   --->   "%w_V = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 32768, i16 3643, i16 62196, i16 56110, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 24 'mux' 'w_V' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i16 %a_V"   --->   Operation 25 'sext' 'sext_ln1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i16 %w_V"   --->   Operation 26 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3021 = mul i32 %sext_ln1273, i32 %sext_ln1271"   --->   Operation 27 'mul' 'r_V_3021' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.45ns)   --->   "%w_V_886 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 46367, i16 55372, i16 52048, i16 52004, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 28 'mux' 'w_V_886' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1273_1080 = sext i16 %w_V_886"   --->   Operation 29 'sext' 'sext_ln1273_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3022 = mul i32 %sext_ln1273_1080, i32 %sext_ln1271"   --->   Operation 30 'mul' 'r_V_3022' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.45ns)   --->   "%w_V_887 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 42580, i16 59728, i16 60952, i16 47596, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 31 'mux' 'w_V_887' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1273_1081 = sext i16 %w_V_887"   --->   Operation 32 'sext' 'sext_ln1273_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3023 = mul i32 %sext_ln1273_1081, i32 %sext_ln1271"   --->   Operation 33 'mul' 'r_V_3023' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.45ns)   --->   "%w_V_888 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 24216, i16 49312, i16 9152, i16 45324, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 34 'mux' 'w_V_888' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1273_1082 = sext i16 %w_V_888"   --->   Operation 35 'sext' 'sext_ln1273_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3024 = mul i32 %sext_ln1273_1082, i32 %sext_ln1271"   --->   Operation 36 'mul' 'r_V_3024' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.45ns)   --->   "%w_V_889 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 58832, i16 5123, i16 61898, i16 34440, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 37 'mux' 'w_V_889' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1273_1083 = sext i16 %w_V_889"   --->   Operation 38 'sext' 'sext_ln1273_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3025 = mul i32 %sext_ln1273_1083, i32 %sext_ln1271"   --->   Operation 39 'mul' 'r_V_3025' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.45ns)   --->   "%w_V_890 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 50891, i16 46587, i16 7631, i16 56155, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 40 'mux' 'w_V_890' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1273_1084 = sext i16 %w_V_890"   --->   Operation 41 'sext' 'sext_ln1273_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3026 = mul i32 %sext_ln1273_1084, i32 %sext_ln1271"   --->   Operation 42 'mul' 'r_V_3026' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.45ns)   --->   "%w_V_891 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 18548, i16 5203, i16 63499, i16 33946, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 43 'mux' 'w_V_891' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1273_1085 = sext i16 %w_V_891"   --->   Operation 44 'sext' 'sext_ln1273_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3027 = mul i32 %sext_ln1273_1085, i32 %sext_ln1271"   --->   Operation 45 'mul' 'r_V_3027' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.45ns)   --->   "%w_V_892 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 14980, i16 32855, i16 13916, i16 61604, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 46 'mux' 'w_V_892' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1273_1086 = sext i16 %w_V_892"   --->   Operation 47 'sext' 'sext_ln1273_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3028 = mul i32 %sext_ln1273_1086, i32 %sext_ln1271"   --->   Operation 48 'mul' 'r_V_3028' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (0.45ns)   --->   "%w_V_893 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 42752, i16 58911, i16 5412, i16 41142, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 49 'mux' 'w_V_893' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1273_1087 = sext i16 %w_V_893"   --->   Operation 50 'sext' 'sext_ln1273_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3029 = mul i32 %sext_ln1273_1087, i32 %sext_ln1271"   --->   Operation 51 'mul' 'r_V_3029' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.45ns)   --->   "%w_V_894 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 45792, i16 58044, i16 64844, i16 64043, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 52 'mux' 'w_V_894' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1273_1088 = sext i16 %w_V_894"   --->   Operation 53 'sext' 'sext_ln1273_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3030 = mul i32 %sext_ln1273_1088, i32 %sext_ln1271"   --->   Operation 54 'mul' 'r_V_3030' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (0.45ns)   --->   "%w_V_895 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 54452, i16 6652, i16 62471, i16 47462, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 55 'mux' 'w_V_895' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1273_1089 = sext i16 %w_V_895"   --->   Operation 56 'sext' 'sext_ln1273_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3031 = mul i32 %sext_ln1273_1089, i32 %sext_ln1271"   --->   Operation 57 'mul' 'r_V_3031' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.45ns)   --->   "%w_V_896 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 62196, i16 54196, i16 47731, i16 62702, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 58 'mux' 'w_V_896' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1273_1090 = sext i16 %w_V_896"   --->   Operation 59 'sext' 'sext_ln1273_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3032 = mul i32 %sext_ln1273_1090, i32 %sext_ln1271"   --->   Operation 60 'mul' 'r_V_3032' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.45ns)   --->   "%w_V_897 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 37480, i16 58022, i16 32748, i16 27338, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 61 'mux' 'w_V_897' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1273_1091 = sext i16 %w_V_897"   --->   Operation 62 'sext' 'sext_ln1273_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3033 = mul i32 %sext_ln1273_1091, i32 %sext_ln1271"   --->   Operation 63 'mul' 'r_V_3033' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (0.45ns)   --->   "%w_V_898 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 55100, i16 54038, i16 18354, i16 19559, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 64 'mux' 'w_V_898' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1273_1092 = sext i16 %w_V_898"   --->   Operation 65 'sext' 'sext_ln1273_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3034 = mul i32 %sext_ln1273_1092, i32 %sext_ln1271"   --->   Operation 66 'mul' 'r_V_3034' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 67 [1/1] (0.45ns)   --->   "%w_V_899 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 4636, i16 38031, i16 64355, i16 58754, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 67 'mux' 'w_V_899' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1273_1093 = sext i16 %w_V_899"   --->   Operation 68 'sext' 'sext_ln1273_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3035 = mul i32 %sext_ln1273_1093, i32 %sext_ln1271"   --->   Operation 69 'mul' 'r_V_3035' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.45ns)   --->   "%w_V_900 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 46664, i16 61580, i16 10690, i16 59332, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 70 'mux' 'w_V_900' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1273_1094 = sext i16 %w_V_900"   --->   Operation 71 'sext' 'sext_ln1273_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3036 = mul i32 %sext_ln1273_1094, i32 %sext_ln1271"   --->   Operation 72 'mul' 'r_V_3036' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 73 [1/1] (0.45ns)   --->   "%w_V_901 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 47578, i16 54500, i16 24656, i16 4196, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 73 'mux' 'w_V_901' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1273_1095 = sext i16 %w_V_901"   --->   Operation 74 'sext' 'sext_ln1273_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3037 = mul i32 %sext_ln1273_1095, i32 %sext_ln1271"   --->   Operation 75 'mul' 'r_V_3037' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 76 [1/1] (0.45ns)   --->   "%w_V_902 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 44011, i16 40927, i16 3572, i16 7518, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 76 'mux' 'w_V_902' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1273_1096 = sext i16 %w_V_902"   --->   Operation 77 'sext' 'sext_ln1273_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3038 = mul i32 %sext_ln1273_1096, i32 %sext_ln1271"   --->   Operation 78 'mul' 'r_V_3038' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 79 [1/1] (0.45ns)   --->   "%w_V_903 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 64996, i16 41766, i16 57106, i16 52180, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 79 'mux' 'w_V_903' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1273_1097 = sext i16 %w_V_903"   --->   Operation 80 'sext' 'sext_ln1273_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3039 = mul i32 %sext_ln1273_1097, i32 %sext_ln1271"   --->   Operation 81 'mul' 'r_V_3039' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 82 [1/1] (0.45ns)   --->   "%w_V_904 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 50428, i16 43528, i16 15283, i16 7171, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 82 'mux' 'w_V_904' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1273_1098 = sext i16 %w_V_904"   --->   Operation 83 'sext' 'sext_ln1273_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3040 = mul i32 %sext_ln1273_1098, i32 %sext_ln1271"   --->   Operation 84 'mul' 'r_V_3040' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 85 [1/1] (0.45ns)   --->   "%w_V_905 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 65478, i16 45360, i16 45998, i16 56734, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 85 'mux' 'w_V_905' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1273_1099 = sext i16 %w_V_905"   --->   Operation 86 'sext' 'sext_ln1273_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3041 = mul i32 %sext_ln1273_1099, i32 %sext_ln1271"   --->   Operation 87 'mul' 'r_V_3041' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 88 [1/1] (0.45ns)   --->   "%w_V_906 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 53960, i16 55552, i16 7804, i16 51251, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 88 'mux' 'w_V_906' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1273_1100 = sext i16 %w_V_906"   --->   Operation 89 'sext' 'sext_ln1273_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3042 = mul i32 %sext_ln1273_1100, i32 %sext_ln1271"   --->   Operation 90 'mul' 'r_V_3042' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 91 [1/1] (0.45ns)   --->   "%w_V_907 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 61311, i16 2612, i16 18608, i16 63502, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 91 'mux' 'w_V_907' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1273_1101 = sext i16 %w_V_907"   --->   Operation 92 'sext' 'sext_ln1273_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3043 = mul i32 %sext_ln1273_1101, i32 %sext_ln1271"   --->   Operation 93 'mul' 'r_V_3043' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 94 [1/1] (0.45ns)   --->   "%w_V_908 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 53635, i16 55042, i16 29480, i16 62452, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 94 'mux' 'w_V_908' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1273_1102 = sext i16 %w_V_908"   --->   Operation 95 'sext' 'sext_ln1273_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3044 = mul i32 %sext_ln1273_1102, i32 %sext_ln1271"   --->   Operation 96 'mul' 'r_V_3044' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 97 [1/1] (0.45ns)   --->   "%w_V_909 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 45454, i16 58828, i16 15782, i16 51008, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 97 'mux' 'w_V_909' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1273_1103 = sext i16 %w_V_909"   --->   Operation 98 'sext' 'sext_ln1273_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3045 = mul i32 %sext_ln1273_1103, i32 %sext_ln1271"   --->   Operation 99 'mul' 'r_V_3045' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 100 [1/1] (0.45ns)   --->   "%w_V_910 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 52398, i16 56800, i16 18027, i16 64996, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 100 'mux' 'w_V_910' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1273_1104 = sext i16 %w_V_910"   --->   Operation 101 'sext' 'sext_ln1273_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3046 = mul i32 %sext_ln1273_1104, i32 %sext_ln1271"   --->   Operation 102 'mul' 'r_V_3046' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 103 [1/1] (0.45ns)   --->   "%w_V_911 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 50632, i16 38118, i16 44859, i16 2288, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 103 'mux' 'w_V_911' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1273_1105 = sext i16 %w_V_911"   --->   Operation 104 'sext' 'sext_ln1273_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3047 = mul i32 %sext_ln1273_1105, i32 %sext_ln1271"   --->   Operation 105 'mul' 'r_V_3047' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 106 [1/1] (0.45ns)   --->   "%w_V_912 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 6368, i16 43783, i16 6358, i16 44794, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 106 'mux' 'w_V_912' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1273_1106 = sext i16 %w_V_912"   --->   Operation 107 'sext' 'sext_ln1273_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3048 = mul i32 %sext_ln1273_1106, i32 %sext_ln1271"   --->   Operation 108 'mul' 'r_V_3048' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 109 [1/1] (0.45ns)   --->   "%w_V_913 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 64426, i16 47024, i16 24104, i16 3504, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 109 'mux' 'w_V_913' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1273_1107 = sext i16 %w_V_913"   --->   Operation 110 'sext' 'sext_ln1273_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3049 = mul i32 %sext_ln1273_1107, i32 %sext_ln1271"   --->   Operation 111 'mul' 'r_V_3049' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 112 [1/1] (0.45ns)   --->   "%w_V_914 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 5860, i16 42184, i16 9552, i16 46824, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 112 'mux' 'w_V_914' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1273_1108 = sext i16 %w_V_914"   --->   Operation 113 'sext' 'sext_ln1273_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3050 = mul i32 %sext_ln1273_1108, i32 %sext_ln1271"   --->   Operation 114 'mul' 'r_V_3050' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 115 [1/1] (0.45ns)   --->   "%w_V_915 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 12287, i16 64224, i16 59020, i16 17368, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 115 'mux' 'w_V_915' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1273_1109 = sext i16 %w_V_915"   --->   Operation 116 'sext' 'sext_ln1273_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3051 = mul i32 %sext_ln1273_1109, i32 %sext_ln1271"   --->   Operation 117 'mul' 'r_V_3051' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 118 [1/1] (0.45ns)   --->   "%w_V_916 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 56883, i16 62464, i16 14396, i16 62572, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 118 'mux' 'w_V_916' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1273_1110 = sext i16 %w_V_916"   --->   Operation 119 'sext' 'sext_ln1273_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3052 = mul i32 %sext_ln1273_1110, i32 %sext_ln1271"   --->   Operation 120 'mul' 'r_V_3052' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 121 [1/1] (0.45ns)   --->   "%w_V_917 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 55044, i16 1603, i16 9734, i16 56547, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 121 'mux' 'w_V_917' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1273_1111 = sext i16 %w_V_917"   --->   Operation 122 'sext' 'sext_ln1273_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3053 = mul i32 %sext_ln1273_1111, i32 %sext_ln1271"   --->   Operation 123 'mul' 'r_V_3053' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 124 [1/1] (0.45ns)   --->   "%w_V_918 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 31764, i16 40924, i16 5571, i16 38883, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 124 'mux' 'w_V_918' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1273_1112 = sext i16 %w_V_918"   --->   Operation 125 'sext' 'sext_ln1273_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3054 = mul i32 %sext_ln1273_1112, i32 %sext_ln1271"   --->   Operation 126 'mul' 'r_V_3054' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 127 [1/1] (0.45ns)   --->   "%w_V_919 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 14206, i16 61248, i16 25878, i16 38282, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 127 'mux' 'w_V_919' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1273_1113 = sext i16 %w_V_919"   --->   Operation 128 'sext' 'sext_ln1273_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3055 = mul i32 %sext_ln1273_1113, i32 %sext_ln1271"   --->   Operation 129 'mul' 'r_V_3055' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 130 [1/1] (0.45ns)   --->   "%w_V_920 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 41558, i16 6640, i16 19028, i16 49891, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 130 'mux' 'w_V_920' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1273_1114 = sext i16 %w_V_920"   --->   Operation 131 'sext' 'sext_ln1273_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3056 = mul i32 %sext_ln1273_1114, i32 %sext_ln1271"   --->   Operation 132 'mul' 'r_V_3056' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 133 [1/1] (0.45ns)   --->   "%w_V_921 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 32767, i16 50242, i16 25388, i16 53526, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 133 'mux' 'w_V_921' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1273_1115 = sext i16 %w_V_921"   --->   Operation 134 'sext' 'sext_ln1273_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3057 = mul i32 %sext_ln1273_1115, i32 %sext_ln1271"   --->   Operation 135 'mul' 'r_V_3057' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 136 [1/1] (0.45ns)   --->   "%w_V_922 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 42870, i16 16228, i16 54052, i16 41472, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 136 'mux' 'w_V_922' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1273_1116 = sext i16 %w_V_922"   --->   Operation 137 'sext' 'sext_ln1273_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3058 = mul i32 %sext_ln1273_1116, i32 %sext_ln1271"   --->   Operation 138 'mul' 'r_V_3058' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 139 [1/1] (0.45ns)   --->   "%w_V_923 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 51019, i16 48598, i16 6392, i16 20171, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 139 'mux' 'w_V_923' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1273_1117 = sext i16 %w_V_923"   --->   Operation 140 'sext' 'sext_ln1273_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3059 = mul i32 %sext_ln1273_1117, i32 %sext_ln1271"   --->   Operation 141 'mul' 'r_V_3059' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 142 [1/1] (0.45ns)   --->   "%w_V_924 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 8208, i16 58015, i16 32767, i16 4416, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 142 'mux' 'w_V_924' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1273_1118 = sext i16 %w_V_924"   --->   Operation 143 'sext' 'sext_ln1273_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3060 = mul i32 %sext_ln1273_1118, i32 %sext_ln1271"   --->   Operation 144 'mul' 'r_V_3060' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 145 [1/1] (0.45ns)   --->   "%w_V_925 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 11094, i16 60008, i16 23768, i16 46947, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 145 'mux' 'w_V_925' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1273_1119 = sext i16 %w_V_925"   --->   Operation 146 'sext' 'sext_ln1273_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3061 = mul i32 %sext_ln1273_1119, i32 %sext_ln1271"   --->   Operation 147 'mul' 'r_V_3061' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 148 [1/1] (0.45ns)   --->   "%w_V_926 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 50431, i16 49680, i16 58808, i16 32767, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 148 'mux' 'w_V_926' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1273_1120 = sext i16 %w_V_926"   --->   Operation 149 'sext' 'sext_ln1273_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3062 = mul i32 %sext_ln1273_1120, i32 %sext_ln1271"   --->   Operation 150 'mul' 'r_V_3062' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 151 [1/1] (0.45ns)   --->   "%w_V_927 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 14411, i16 7182, i16 57270, i16 50480, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 151 'mux' 'w_V_927' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1273_1121 = sext i16 %w_V_927"   --->   Operation 152 'sext' 'sext_ln1273_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3063 = mul i32 %sext_ln1273_1121, i32 %sext_ln1271"   --->   Operation 153 'mul' 'r_V_3063' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 154 [1/1] (0.45ns)   --->   "%w_V_928 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 44612, i16 18235, i16 12032, i16 45579, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 154 'mux' 'w_V_928' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1273_1122 = sext i16 %w_V_928"   --->   Operation 155 'sext' 'sext_ln1273_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3064 = mul i32 %sext_ln1273_1122, i32 %sext_ln1271"   --->   Operation 156 'mul' 'r_V_3064' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 157 [1/1] (0.45ns)   --->   "%w_V_929 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 58282, i16 32768, i16 11631, i16 9942, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 157 'mux' 'w_V_929' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1273_1123 = sext i16 %w_V_929"   --->   Operation 158 'sext' 'sext_ln1273_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3065 = mul i32 %sext_ln1273_1123, i32 %sext_ln1271"   --->   Operation 159 'mul' 'r_V_3065' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 160 [1/1] (0.45ns)   --->   "%w_V_930 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 50686, i16 39460, i16 19227, i16 15979, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 160 'mux' 'w_V_930' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1273_1124 = sext i16 %w_V_930"   --->   Operation 161 'sext' 'sext_ln1273_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3066 = mul i32 %sext_ln1273_1124, i32 %sext_ln1271"   --->   Operation 162 'mul' 'r_V_3066' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 163 [1/1] (0.45ns)   --->   "%w_V_931 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 49956, i16 51732, i16 40980, i16 64218, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 163 'mux' 'w_V_931' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1273_1125 = sext i16 %w_V_931"   --->   Operation 164 'sext' 'sext_ln1273_1125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3067 = mul i32 %sext_ln1273_1125, i32 %sext_ln1271"   --->   Operation 165 'mul' 'r_V_3067' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 166 [1/1] (0.45ns)   --->   "%w_V_932 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 56634, i16 36334, i16 25367, i16 13795, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 166 'mux' 'w_V_932' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1273_1126 = sext i16 %w_V_932"   --->   Operation 167 'sext' 'sext_ln1273_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3068 = mul i32 %sext_ln1273_1126, i32 %sext_ln1271"   --->   Operation 168 'mul' 'r_V_3068' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 169 [1/1] (0.45ns)   --->   "%w_V_933 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 55884, i16 54908, i16 63023, i16 65095, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 169 'mux' 'w_V_933' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1273_1127 = sext i16 %w_V_933"   --->   Operation 170 'sext' 'sext_ln1273_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3069 = mul i32 %sext_ln1273_1127, i32 %sext_ln1271"   --->   Operation 171 'mul' 'r_V_3069' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 172 [1/1] (0.45ns)   --->   "%w_V_934 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 59866, i16 58590, i16 64559, i16 50155, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 172 'mux' 'w_V_934' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1273_1128 = sext i16 %w_V_934"   --->   Operation 173 'sext' 'sext_ln1273_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3070 = mul i32 %sext_ln1273_1128, i32 %sext_ln1271"   --->   Operation 174 'mul' 'r_V_3070' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 175 [1/1] (0.45ns)   --->   "%w_V_935 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 52298, i16 43244, i16 26686, i16 13391, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 175 'mux' 'w_V_935' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1273_1129 = sext i16 %w_V_935"   --->   Operation 176 'sext' 'sext_ln1273_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3071 = mul i32 %sext_ln1273_1129, i32 %sext_ln1271"   --->   Operation 177 'mul' 'r_V_3071' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 178 [1/1] (0.45ns)   --->   "%w_V_936 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 58354, i16 47518, i16 4396, i16 49278, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 178 'mux' 'w_V_936' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1273_1130 = sext i16 %w_V_936"   --->   Operation 179 'sext' 'sext_ln1273_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3072 = mul i32 %sext_ln1273_1130, i32 %sext_ln1271"   --->   Operation 180 'mul' 'r_V_3072' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 181 [1/1] (0.45ns)   --->   "%w_V_937 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 56039, i16 48575, i16 15268, i16 49499, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 181 'mux' 'w_V_937' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1273_1131 = sext i16 %w_V_937"   --->   Operation 182 'sext' 'sext_ln1273_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3073 = mul i32 %sext_ln1273_1131, i32 %sext_ln1271"   --->   Operation 183 'mul' 'r_V_3073' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 184 [1/1] (0.45ns)   --->   "%w_V_938 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 62256, i16 43496, i16 59106, i16 62771, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 184 'mux' 'w_V_938' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1273_1132 = sext i16 %w_V_938"   --->   Operation 185 'sext' 'sext_ln1273_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3074 = mul i32 %sext_ln1273_1132, i32 %sext_ln1271"   --->   Operation 186 'mul' 'r_V_3074' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 187 [1/1] (0.45ns)   --->   "%w_V_939 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1166, i16 59712, i16 70, i16 54870, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 187 'mux' 'w_V_939' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln1273_1133 = sext i16 %w_V_939"   --->   Operation 188 'sext' 'sext_ln1273_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3075 = mul i32 %sext_ln1273_1133, i32 %sext_ln1271"   --->   Operation 189 'mul' 'r_V_3075' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 190 [1/1] (0.45ns)   --->   "%w_V_940 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 3504, i16 64084, i16 63832, i16 41544, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 190 'mux' 'w_V_940' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1273_1134 = sext i16 %w_V_940"   --->   Operation 191 'sext' 'sext_ln1273_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3076 = mul i32 %sext_ln1273_1134, i32 %sext_ln1271"   --->   Operation 192 'mul' 'r_V_3076' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 193 [1/1] (0.45ns)   --->   "%w_V_941 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 60236, i16 471, i16 1583, i16 50644, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 193 'mux' 'w_V_941' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1273_1135 = sext i16 %w_V_941"   --->   Operation 194 'sext' 'sext_ln1273_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3077 = mul i32 %sext_ln1273_1135, i32 %sext_ln1271"   --->   Operation 195 'mul' 'r_V_3077' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 196 [1/1] (0.45ns)   --->   "%w_V_942 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 17402, i16 727, i16 63708, i16 32768, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 196 'mux' 'w_V_942' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1273_1136 = sext i16 %w_V_942"   --->   Operation 197 'sext' 'sext_ln1273_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3078 = mul i32 %sext_ln1273_1136, i32 %sext_ln1271"   --->   Operation 198 'mul' 'r_V_3078' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 199 [1/1] (0.45ns)   --->   "%w_V_943 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 60395, i16 15130, i16 13923, i16 48032, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 199 'mux' 'w_V_943' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1273_1137 = sext i16 %w_V_943"   --->   Operation 200 'sext' 'sext_ln1273_1137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3079 = mul i32 %sext_ln1273_1137, i32 %sext_ln1271"   --->   Operation 201 'mul' 'r_V_3079' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 202 [1/1] (0.45ns)   --->   "%w_V_944 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 60300, i16 48320, i16 49475, i16 52988, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 202 'mux' 'w_V_944' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1273_1138 = sext i16 %w_V_944"   --->   Operation 203 'sext' 'sext_ln1273_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3080 = mul i32 %sext_ln1273_1138, i32 %sext_ln1271"   --->   Operation 204 'mul' 'r_V_3080' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 205 [1/1] (0.45ns)   --->   "%w_V_945 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 5388, i16 9322, i16 24286, i16 56806, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 205 'mux' 'w_V_945' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1273_1139 = sext i16 %w_V_945"   --->   Operation 206 'sext' 'sext_ln1273_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3081 = mul i32 %sext_ln1273_1139, i32 %sext_ln1271"   --->   Operation 207 'mul' 'r_V_3081' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 208 [1/1] (0.45ns)   --->   "%w_V_946 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 47052, i16 56788, i16 5688, i16 57420, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 208 'mux' 'w_V_946' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1273_1140 = sext i16 %w_V_946"   --->   Operation 209 'sext' 'sext_ln1273_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3082 = mul i32 %sext_ln1273_1140, i32 %sext_ln1271"   --->   Operation 210 'mul' 'r_V_3082' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 211 [1/1] (0.45ns)   --->   "%w_V_947 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 61800, i16 54328, i16 23804, i16 1055, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 211 'mux' 'w_V_947' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1273_1141 = sext i16 %w_V_947"   --->   Operation 212 'sext' 'sext_ln1273_1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3083 = mul i32 %sext_ln1273_1141, i32 %sext_ln1271"   --->   Operation 213 'mul' 'r_V_3083' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 214 [1/1] (0.45ns)   --->   "%w_V_948 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 54328, i16 11954, i16 10732, i16 46327, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 214 'mux' 'w_V_948' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1273_1142 = sext i16 %w_V_948"   --->   Operation 215 'sext' 'sext_ln1273_1142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3084 = mul i32 %sext_ln1273_1142, i32 %sext_ln1271"   --->   Operation 216 'mul' 'r_V_3084' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 217 [1/1] (0.45ns)   --->   "%w_V_949 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 35632, i16 16880, i16 32767, i16 32768, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 217 'mux' 'w_V_949' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1273_1143 = sext i16 %w_V_949"   --->   Operation 218 'sext' 'sext_ln1273_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3085 = mul i32 %sext_ln1273_1143, i32 %sext_ln1271"   --->   Operation 219 'mul' 'r_V_3085' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 220 [1/1] (0.45ns)   --->   "%w_V_950 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 58090, i16 67, i16 32767, i16 56015, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 220 'mux' 'w_V_950' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1273_1144 = sext i16 %w_V_950"   --->   Operation 221 'sext' 'sext_ln1273_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3086 = mul i32 %sext_ln1273_1144, i32 %sext_ln1271"   --->   Operation 222 'mul' 'r_V_3086' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 223 [1/1] (0.45ns)   --->   "%w_V_951 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 39190, i16 64666, i16 14436, i16 51058, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 223 'mux' 'w_V_951' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1273_1145 = sext i16 %w_V_951"   --->   Operation 224 'sext' 'sext_ln1273_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3087 = mul i32 %sext_ln1273_1145, i32 %sext_ln1271"   --->   Operation 225 'mul' 'r_V_3087' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 226 [1/1] (0.45ns)   --->   "%w_V_952 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 38347, i16 55618, i16 14879, i16 14620, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 226 'mux' 'w_V_952' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1273_1146 = sext i16 %w_V_952"   --->   Operation 227 'sext' 'sext_ln1273_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3088 = mul i32 %sext_ln1273_1146, i32 %sext_ln1271"   --->   Operation 228 'mul' 'r_V_3088' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 229 [1/1] (0.45ns)   --->   "%w_V_953 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 44175, i16 61420, i16 5684, i16 63348, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 229 'mux' 'w_V_953' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1273_1147 = sext i16 %w_V_953"   --->   Operation 230 'sext' 'sext_ln1273_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3089 = mul i32 %sext_ln1273_1147, i32 %sext_ln1271"   --->   Operation 231 'mul' 'r_V_3089' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 232 [1/1] (0.45ns)   --->   "%w_V_954 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 38418, i16 17214, i16 47654, i16 33799, i2 %w_index1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 232 'mux' 'w_V_954' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1273_1148 = sext i16 %w_V_954"   --->   Operation 233 'sext' 'sext_ln1273_1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3090 = mul i32 %sext_ln1273_1148, i32 %sext_ln1271"   --->   Operation 234 'mul' 'r_V_3090' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 235 [1/1] (0.43ns)   --->   "%w_index = add i2 %w_index1, i2 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 235 'add' 'w_index' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.34ns)   --->   "%icmp_ln43 = icmp_eq  i2 %w_index1, i2 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 236 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %rewind_header, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 237 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln259 = br void %rewind_header" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 238 'br' 'br_ln259' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 239 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3021 = mul i32 %sext_ln1273, i32 %sext_ln1271"   --->   Operation 239 'mul' 'r_V_3021' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 240 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3022 = mul i32 %sext_ln1273_1080, i32 %sext_ln1271"   --->   Operation 240 'mul' 'r_V_3022' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 241 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3023 = mul i32 %sext_ln1273_1081, i32 %sext_ln1271"   --->   Operation 241 'mul' 'r_V_3023' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 242 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3024 = mul i32 %sext_ln1273_1082, i32 %sext_ln1271"   --->   Operation 242 'mul' 'r_V_3024' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 243 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3025 = mul i32 %sext_ln1273_1083, i32 %sext_ln1271"   --->   Operation 243 'mul' 'r_V_3025' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 244 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3026 = mul i32 %sext_ln1273_1084, i32 %sext_ln1271"   --->   Operation 244 'mul' 'r_V_3026' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 245 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3027 = mul i32 %sext_ln1273_1085, i32 %sext_ln1271"   --->   Operation 245 'mul' 'r_V_3027' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 246 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3028 = mul i32 %sext_ln1273_1086, i32 %sext_ln1271"   --->   Operation 246 'mul' 'r_V_3028' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 247 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3029 = mul i32 %sext_ln1273_1087, i32 %sext_ln1271"   --->   Operation 247 'mul' 'r_V_3029' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 248 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3030 = mul i32 %sext_ln1273_1088, i32 %sext_ln1271"   --->   Operation 248 'mul' 'r_V_3030' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 249 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3031 = mul i32 %sext_ln1273_1089, i32 %sext_ln1271"   --->   Operation 249 'mul' 'r_V_3031' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 250 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3032 = mul i32 %sext_ln1273_1090, i32 %sext_ln1271"   --->   Operation 250 'mul' 'r_V_3032' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 251 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3033 = mul i32 %sext_ln1273_1091, i32 %sext_ln1271"   --->   Operation 251 'mul' 'r_V_3033' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 252 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3034 = mul i32 %sext_ln1273_1092, i32 %sext_ln1271"   --->   Operation 252 'mul' 'r_V_3034' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 253 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3035 = mul i32 %sext_ln1273_1093, i32 %sext_ln1271"   --->   Operation 253 'mul' 'r_V_3035' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 254 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3036 = mul i32 %sext_ln1273_1094, i32 %sext_ln1271"   --->   Operation 254 'mul' 'r_V_3036' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 255 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3037 = mul i32 %sext_ln1273_1095, i32 %sext_ln1271"   --->   Operation 255 'mul' 'r_V_3037' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 256 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3038 = mul i32 %sext_ln1273_1096, i32 %sext_ln1271"   --->   Operation 256 'mul' 'r_V_3038' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 257 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3039 = mul i32 %sext_ln1273_1097, i32 %sext_ln1271"   --->   Operation 257 'mul' 'r_V_3039' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 258 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3040 = mul i32 %sext_ln1273_1098, i32 %sext_ln1271"   --->   Operation 258 'mul' 'r_V_3040' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 259 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3041 = mul i32 %sext_ln1273_1099, i32 %sext_ln1271"   --->   Operation 259 'mul' 'r_V_3041' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 260 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3042 = mul i32 %sext_ln1273_1100, i32 %sext_ln1271"   --->   Operation 260 'mul' 'r_V_3042' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 261 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3043 = mul i32 %sext_ln1273_1101, i32 %sext_ln1271"   --->   Operation 261 'mul' 'r_V_3043' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 262 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3044 = mul i32 %sext_ln1273_1102, i32 %sext_ln1271"   --->   Operation 262 'mul' 'r_V_3044' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 263 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3045 = mul i32 %sext_ln1273_1103, i32 %sext_ln1271"   --->   Operation 263 'mul' 'r_V_3045' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 264 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3046 = mul i32 %sext_ln1273_1104, i32 %sext_ln1271"   --->   Operation 264 'mul' 'r_V_3046' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 265 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3047 = mul i32 %sext_ln1273_1105, i32 %sext_ln1271"   --->   Operation 265 'mul' 'r_V_3047' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 266 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3048 = mul i32 %sext_ln1273_1106, i32 %sext_ln1271"   --->   Operation 266 'mul' 'r_V_3048' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 267 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3049 = mul i32 %sext_ln1273_1107, i32 %sext_ln1271"   --->   Operation 267 'mul' 'r_V_3049' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 268 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3050 = mul i32 %sext_ln1273_1108, i32 %sext_ln1271"   --->   Operation 268 'mul' 'r_V_3050' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 269 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3051 = mul i32 %sext_ln1273_1109, i32 %sext_ln1271"   --->   Operation 269 'mul' 'r_V_3051' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 270 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3052 = mul i32 %sext_ln1273_1110, i32 %sext_ln1271"   --->   Operation 270 'mul' 'r_V_3052' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 271 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3053 = mul i32 %sext_ln1273_1111, i32 %sext_ln1271"   --->   Operation 271 'mul' 'r_V_3053' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 272 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3054 = mul i32 %sext_ln1273_1112, i32 %sext_ln1271"   --->   Operation 272 'mul' 'r_V_3054' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 273 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3055 = mul i32 %sext_ln1273_1113, i32 %sext_ln1271"   --->   Operation 273 'mul' 'r_V_3055' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 274 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3056 = mul i32 %sext_ln1273_1114, i32 %sext_ln1271"   --->   Operation 274 'mul' 'r_V_3056' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 275 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3057 = mul i32 %sext_ln1273_1115, i32 %sext_ln1271"   --->   Operation 275 'mul' 'r_V_3057' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 276 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3058 = mul i32 %sext_ln1273_1116, i32 %sext_ln1271"   --->   Operation 276 'mul' 'r_V_3058' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 277 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3059 = mul i32 %sext_ln1273_1117, i32 %sext_ln1271"   --->   Operation 277 'mul' 'r_V_3059' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 278 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3060 = mul i32 %sext_ln1273_1118, i32 %sext_ln1271"   --->   Operation 278 'mul' 'r_V_3060' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 279 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3061 = mul i32 %sext_ln1273_1119, i32 %sext_ln1271"   --->   Operation 279 'mul' 'r_V_3061' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 280 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3062 = mul i32 %sext_ln1273_1120, i32 %sext_ln1271"   --->   Operation 280 'mul' 'r_V_3062' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 281 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3063 = mul i32 %sext_ln1273_1121, i32 %sext_ln1271"   --->   Operation 281 'mul' 'r_V_3063' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 282 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3064 = mul i32 %sext_ln1273_1122, i32 %sext_ln1271"   --->   Operation 282 'mul' 'r_V_3064' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 283 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3065 = mul i32 %sext_ln1273_1123, i32 %sext_ln1271"   --->   Operation 283 'mul' 'r_V_3065' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 284 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3066 = mul i32 %sext_ln1273_1124, i32 %sext_ln1271"   --->   Operation 284 'mul' 'r_V_3066' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 285 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3067 = mul i32 %sext_ln1273_1125, i32 %sext_ln1271"   --->   Operation 285 'mul' 'r_V_3067' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 286 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3068 = mul i32 %sext_ln1273_1126, i32 %sext_ln1271"   --->   Operation 286 'mul' 'r_V_3068' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 287 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3069 = mul i32 %sext_ln1273_1127, i32 %sext_ln1271"   --->   Operation 287 'mul' 'r_V_3069' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 288 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3070 = mul i32 %sext_ln1273_1128, i32 %sext_ln1271"   --->   Operation 288 'mul' 'r_V_3070' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 289 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3071 = mul i32 %sext_ln1273_1129, i32 %sext_ln1271"   --->   Operation 289 'mul' 'r_V_3071' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 290 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3072 = mul i32 %sext_ln1273_1130, i32 %sext_ln1271"   --->   Operation 290 'mul' 'r_V_3072' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 291 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3073 = mul i32 %sext_ln1273_1131, i32 %sext_ln1271"   --->   Operation 291 'mul' 'r_V_3073' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 292 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3074 = mul i32 %sext_ln1273_1132, i32 %sext_ln1271"   --->   Operation 292 'mul' 'r_V_3074' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 293 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3075 = mul i32 %sext_ln1273_1133, i32 %sext_ln1271"   --->   Operation 293 'mul' 'r_V_3075' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 294 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3076 = mul i32 %sext_ln1273_1134, i32 %sext_ln1271"   --->   Operation 294 'mul' 'r_V_3076' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 295 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3077 = mul i32 %sext_ln1273_1135, i32 %sext_ln1271"   --->   Operation 295 'mul' 'r_V_3077' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 296 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3078 = mul i32 %sext_ln1273_1136, i32 %sext_ln1271"   --->   Operation 296 'mul' 'r_V_3078' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 297 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3079 = mul i32 %sext_ln1273_1137, i32 %sext_ln1271"   --->   Operation 297 'mul' 'r_V_3079' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 298 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3080 = mul i32 %sext_ln1273_1138, i32 %sext_ln1271"   --->   Operation 298 'mul' 'r_V_3080' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 299 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3081 = mul i32 %sext_ln1273_1139, i32 %sext_ln1271"   --->   Operation 299 'mul' 'r_V_3081' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 300 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3082 = mul i32 %sext_ln1273_1140, i32 %sext_ln1271"   --->   Operation 300 'mul' 'r_V_3082' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 301 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3083 = mul i32 %sext_ln1273_1141, i32 %sext_ln1271"   --->   Operation 301 'mul' 'r_V_3083' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 302 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3084 = mul i32 %sext_ln1273_1142, i32 %sext_ln1271"   --->   Operation 302 'mul' 'r_V_3084' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 303 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3085 = mul i32 %sext_ln1273_1143, i32 %sext_ln1271"   --->   Operation 303 'mul' 'r_V_3085' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 304 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3086 = mul i32 %sext_ln1273_1144, i32 %sext_ln1271"   --->   Operation 304 'mul' 'r_V_3086' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 305 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3087 = mul i32 %sext_ln1273_1145, i32 %sext_ln1271"   --->   Operation 305 'mul' 'r_V_3087' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 306 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3088 = mul i32 %sext_ln1273_1146, i32 %sext_ln1271"   --->   Operation 306 'mul' 'r_V_3088' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 307 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3089 = mul i32 %sext_ln1273_1147, i32 %sext_ln1271"   --->   Operation 307 'mul' 'r_V_3089' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 308 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3090 = mul i32 %sext_ln1273_1148, i32 %sext_ln1271"   --->   Operation 308 'mul' 'r_V_3090' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 309 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3021 = mul i32 %sext_ln1273, i32 %sext_ln1271"   --->   Operation 309 'mul' 'r_V_3021' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 310 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3022 = mul i32 %sext_ln1273_1080, i32 %sext_ln1271"   --->   Operation 310 'mul' 'r_V_3022' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 311 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3023 = mul i32 %sext_ln1273_1081, i32 %sext_ln1271"   --->   Operation 311 'mul' 'r_V_3023' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 312 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3024 = mul i32 %sext_ln1273_1082, i32 %sext_ln1271"   --->   Operation 312 'mul' 'r_V_3024' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 313 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3025 = mul i32 %sext_ln1273_1083, i32 %sext_ln1271"   --->   Operation 313 'mul' 'r_V_3025' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 314 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3026 = mul i32 %sext_ln1273_1084, i32 %sext_ln1271"   --->   Operation 314 'mul' 'r_V_3026' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 315 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3027 = mul i32 %sext_ln1273_1085, i32 %sext_ln1271"   --->   Operation 315 'mul' 'r_V_3027' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 316 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3028 = mul i32 %sext_ln1273_1086, i32 %sext_ln1271"   --->   Operation 316 'mul' 'r_V_3028' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 317 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3029 = mul i32 %sext_ln1273_1087, i32 %sext_ln1271"   --->   Operation 317 'mul' 'r_V_3029' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 318 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3030 = mul i32 %sext_ln1273_1088, i32 %sext_ln1271"   --->   Operation 318 'mul' 'r_V_3030' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 319 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3031 = mul i32 %sext_ln1273_1089, i32 %sext_ln1271"   --->   Operation 319 'mul' 'r_V_3031' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 320 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3032 = mul i32 %sext_ln1273_1090, i32 %sext_ln1271"   --->   Operation 320 'mul' 'r_V_3032' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 321 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3033 = mul i32 %sext_ln1273_1091, i32 %sext_ln1271"   --->   Operation 321 'mul' 'r_V_3033' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 322 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3034 = mul i32 %sext_ln1273_1092, i32 %sext_ln1271"   --->   Operation 322 'mul' 'r_V_3034' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 323 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3035 = mul i32 %sext_ln1273_1093, i32 %sext_ln1271"   --->   Operation 323 'mul' 'r_V_3035' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 324 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3036 = mul i32 %sext_ln1273_1094, i32 %sext_ln1271"   --->   Operation 324 'mul' 'r_V_3036' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 325 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3037 = mul i32 %sext_ln1273_1095, i32 %sext_ln1271"   --->   Operation 325 'mul' 'r_V_3037' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 326 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3038 = mul i32 %sext_ln1273_1096, i32 %sext_ln1271"   --->   Operation 326 'mul' 'r_V_3038' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 327 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3039 = mul i32 %sext_ln1273_1097, i32 %sext_ln1271"   --->   Operation 327 'mul' 'r_V_3039' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 328 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3040 = mul i32 %sext_ln1273_1098, i32 %sext_ln1271"   --->   Operation 328 'mul' 'r_V_3040' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 329 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3041 = mul i32 %sext_ln1273_1099, i32 %sext_ln1271"   --->   Operation 329 'mul' 'r_V_3041' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 330 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3042 = mul i32 %sext_ln1273_1100, i32 %sext_ln1271"   --->   Operation 330 'mul' 'r_V_3042' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 331 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3043 = mul i32 %sext_ln1273_1101, i32 %sext_ln1271"   --->   Operation 331 'mul' 'r_V_3043' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 332 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3044 = mul i32 %sext_ln1273_1102, i32 %sext_ln1271"   --->   Operation 332 'mul' 'r_V_3044' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 333 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3045 = mul i32 %sext_ln1273_1103, i32 %sext_ln1271"   --->   Operation 333 'mul' 'r_V_3045' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 334 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3046 = mul i32 %sext_ln1273_1104, i32 %sext_ln1271"   --->   Operation 334 'mul' 'r_V_3046' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 335 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3047 = mul i32 %sext_ln1273_1105, i32 %sext_ln1271"   --->   Operation 335 'mul' 'r_V_3047' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 336 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3048 = mul i32 %sext_ln1273_1106, i32 %sext_ln1271"   --->   Operation 336 'mul' 'r_V_3048' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 337 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3049 = mul i32 %sext_ln1273_1107, i32 %sext_ln1271"   --->   Operation 337 'mul' 'r_V_3049' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 338 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3050 = mul i32 %sext_ln1273_1108, i32 %sext_ln1271"   --->   Operation 338 'mul' 'r_V_3050' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 339 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3051 = mul i32 %sext_ln1273_1109, i32 %sext_ln1271"   --->   Operation 339 'mul' 'r_V_3051' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 340 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3052 = mul i32 %sext_ln1273_1110, i32 %sext_ln1271"   --->   Operation 340 'mul' 'r_V_3052' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 341 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3053 = mul i32 %sext_ln1273_1111, i32 %sext_ln1271"   --->   Operation 341 'mul' 'r_V_3053' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 342 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3054 = mul i32 %sext_ln1273_1112, i32 %sext_ln1271"   --->   Operation 342 'mul' 'r_V_3054' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 343 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3055 = mul i32 %sext_ln1273_1113, i32 %sext_ln1271"   --->   Operation 343 'mul' 'r_V_3055' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 344 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3056 = mul i32 %sext_ln1273_1114, i32 %sext_ln1271"   --->   Operation 344 'mul' 'r_V_3056' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 345 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3057 = mul i32 %sext_ln1273_1115, i32 %sext_ln1271"   --->   Operation 345 'mul' 'r_V_3057' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 346 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3058 = mul i32 %sext_ln1273_1116, i32 %sext_ln1271"   --->   Operation 346 'mul' 'r_V_3058' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 347 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3059 = mul i32 %sext_ln1273_1117, i32 %sext_ln1271"   --->   Operation 347 'mul' 'r_V_3059' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 348 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3060 = mul i32 %sext_ln1273_1118, i32 %sext_ln1271"   --->   Operation 348 'mul' 'r_V_3060' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 349 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3061 = mul i32 %sext_ln1273_1119, i32 %sext_ln1271"   --->   Operation 349 'mul' 'r_V_3061' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 350 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3062 = mul i32 %sext_ln1273_1120, i32 %sext_ln1271"   --->   Operation 350 'mul' 'r_V_3062' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 351 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3063 = mul i32 %sext_ln1273_1121, i32 %sext_ln1271"   --->   Operation 351 'mul' 'r_V_3063' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 352 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3064 = mul i32 %sext_ln1273_1122, i32 %sext_ln1271"   --->   Operation 352 'mul' 'r_V_3064' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 353 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3065 = mul i32 %sext_ln1273_1123, i32 %sext_ln1271"   --->   Operation 353 'mul' 'r_V_3065' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 354 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3066 = mul i32 %sext_ln1273_1124, i32 %sext_ln1271"   --->   Operation 354 'mul' 'r_V_3066' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 355 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3067 = mul i32 %sext_ln1273_1125, i32 %sext_ln1271"   --->   Operation 355 'mul' 'r_V_3067' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 356 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3068 = mul i32 %sext_ln1273_1126, i32 %sext_ln1271"   --->   Operation 356 'mul' 'r_V_3068' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 357 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3069 = mul i32 %sext_ln1273_1127, i32 %sext_ln1271"   --->   Operation 357 'mul' 'r_V_3069' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 358 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3070 = mul i32 %sext_ln1273_1128, i32 %sext_ln1271"   --->   Operation 358 'mul' 'r_V_3070' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 359 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3071 = mul i32 %sext_ln1273_1129, i32 %sext_ln1271"   --->   Operation 359 'mul' 'r_V_3071' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 360 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3072 = mul i32 %sext_ln1273_1130, i32 %sext_ln1271"   --->   Operation 360 'mul' 'r_V_3072' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 361 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3073 = mul i32 %sext_ln1273_1131, i32 %sext_ln1271"   --->   Operation 361 'mul' 'r_V_3073' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 362 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3074 = mul i32 %sext_ln1273_1132, i32 %sext_ln1271"   --->   Operation 362 'mul' 'r_V_3074' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 363 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3075 = mul i32 %sext_ln1273_1133, i32 %sext_ln1271"   --->   Operation 363 'mul' 'r_V_3075' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 364 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3076 = mul i32 %sext_ln1273_1134, i32 %sext_ln1271"   --->   Operation 364 'mul' 'r_V_3076' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 365 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3077 = mul i32 %sext_ln1273_1135, i32 %sext_ln1271"   --->   Operation 365 'mul' 'r_V_3077' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 366 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3078 = mul i32 %sext_ln1273_1136, i32 %sext_ln1271"   --->   Operation 366 'mul' 'r_V_3078' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 367 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3079 = mul i32 %sext_ln1273_1137, i32 %sext_ln1271"   --->   Operation 367 'mul' 'r_V_3079' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 368 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3080 = mul i32 %sext_ln1273_1138, i32 %sext_ln1271"   --->   Operation 368 'mul' 'r_V_3080' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 369 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3081 = mul i32 %sext_ln1273_1139, i32 %sext_ln1271"   --->   Operation 369 'mul' 'r_V_3081' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 370 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3082 = mul i32 %sext_ln1273_1140, i32 %sext_ln1271"   --->   Operation 370 'mul' 'r_V_3082' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 371 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3083 = mul i32 %sext_ln1273_1141, i32 %sext_ln1271"   --->   Operation 371 'mul' 'r_V_3083' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 372 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3084 = mul i32 %sext_ln1273_1142, i32 %sext_ln1271"   --->   Operation 372 'mul' 'r_V_3084' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 373 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3085 = mul i32 %sext_ln1273_1143, i32 %sext_ln1271"   --->   Operation 373 'mul' 'r_V_3085' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 374 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3086 = mul i32 %sext_ln1273_1144, i32 %sext_ln1271"   --->   Operation 374 'mul' 'r_V_3086' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 375 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3087 = mul i32 %sext_ln1273_1145, i32 %sext_ln1271"   --->   Operation 375 'mul' 'r_V_3087' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 376 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3088 = mul i32 %sext_ln1273_1146, i32 %sext_ln1271"   --->   Operation 376 'mul' 'r_V_3088' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 377 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3089 = mul i32 %sext_ln1273_1147, i32 %sext_ln1271"   --->   Operation 377 'mul' 'r_V_3089' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 378 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3090 = mul i32 %sext_ln1273_1148, i32 %sext_ln1271"   --->   Operation 378 'mul' 'r_V_3090' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.78>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%x_V140 = phi i16 305, void %entry, i16 %x_V, void %for.body12.split.i, i16 305, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 379 'phi' 'x_V140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%x_V_891138 = phi i16 253, void %entry, i16 %x_V_891, void %for.body12.split.i, i16 253, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 380 'phi' 'x_V_891138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%x_V_892136 = phi i16 167, void %entry, i16 %x_V_892, void %for.body12.split.i, i16 167, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 381 'phi' 'x_V_892136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%x_V_893134 = phi i16 65507, void %entry, i16 %x_V_893, void %for.body12.split.i, i16 65507, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 382 'phi' 'x_V_893134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%x_V_894132 = phi i16 526, void %entry, i16 %x_V_894, void %for.body12.split.i, i16 526, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 383 'phi' 'x_V_894132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%x_V_895130 = phi i16 279, void %entry, i16 %x_V_895, void %for.body12.split.i, i16 279, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 384 'phi' 'x_V_895130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%x_V_896128 = phi i16 299, void %entry, i16 %x_V_896, void %for.body12.split.i, i16 299, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 385 'phi' 'x_V_896128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%x_V_897126 = phi i16 65443, void %entry, i16 %x_V_897, void %for.body12.split.i, i16 65443, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 386 'phi' 'x_V_897126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%x_V_898124 = phi i16 77, void %entry, i16 %x_V_898, void %for.body12.split.i, i16 77, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 387 'phi' 'x_V_898124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%x_V_899122 = phi i16 581, void %entry, i16 %x_V_899, void %for.body12.split.i, i16 581, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 388 'phi' 'x_V_899122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%x_V_900120 = phi i16 550, void %entry, i16 %x_V_900, void %for.body12.split.i, i16 550, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 389 'phi' 'x_V_900120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%x_V_901118 = phi i16 671, void %entry, i16 %x_V_901, void %for.body12.split.i, i16 671, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 390 'phi' 'x_V_901118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%x_V_902116 = phi i16 323, void %entry, i16 %x_V_902, void %for.body12.split.i, i16 323, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 391 'phi' 'x_V_902116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%x_V_903114 = phi i16 118, void %entry, i16 %x_V_903, void %for.body12.split.i, i16 118, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 392 'phi' 'x_V_903114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%x_V_904112 = phi i16 176, void %entry, i16 %x_V_904, void %for.body12.split.i, i16 176, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 393 'phi' 'x_V_904112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%x_V_905110 = phi i16 254, void %entry, i16 %x_V_905, void %for.body12.split.i, i16 254, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 394 'phi' 'x_V_905110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%x_V_906108 = phi i16 25, void %entry, i16 %x_V_906, void %for.body12.split.i, i16 25, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 395 'phi' 'x_V_906108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%x_V_907106 = phi i16 192, void %entry, i16 %x_V_907, void %for.body12.split.i, i16 192, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 396 'phi' 'x_V_907106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%x_V_908104 = phi i16 567, void %entry, i16 %x_V_908, void %for.body12.split.i, i16 567, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 397 'phi' 'x_V_908104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%x_V_909102 = phi i16 317, void %entry, i16 %x_V_909, void %for.body12.split.i, i16 317, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 398 'phi' 'x_V_909102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%x_V_910100 = phi i16 31, void %entry, i16 %x_V_910, void %for.body12.split.i, i16 31, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 399 'phi' 'x_V_910100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%x_V_91198 = phi i16 471, void %entry, i16 %x_V_911, void %for.body12.split.i, i16 471, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 400 'phi' 'x_V_91198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%x_V_91296 = phi i16 65511, void %entry, i16 %x_V_912, void %for.body12.split.i, i16 65511, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 401 'phi' 'x_V_91296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%x_V_91394 = phi i16 176, void %entry, i16 %x_V_913, void %for.body12.split.i, i16 176, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 402 'phi' 'x_V_91394' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%x_V_91492 = phi i16 405, void %entry, i16 %x_V_914, void %for.body12.split.i, i16 405, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 403 'phi' 'x_V_91492' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%x_V_91590 = phi i16 176, void %entry, i16 %x_V_915, void %for.body12.split.i, i16 176, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 404 'phi' 'x_V_91590' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%x_V_91688 = phi i16 409, void %entry, i16 %x_V_916, void %for.body12.split.i, i16 409, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 405 'phi' 'x_V_91688' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%x_V_91786 = phi i16 234, void %entry, i16 %x_V_917, void %for.body12.split.i, i16 234, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 406 'phi' 'x_V_91786' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%x_V_91884 = phi i16 470, void %entry, i16 %x_V_918, void %for.body12.split.i, i16 470, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 407 'phi' 'x_V_91884' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%x_V_91982 = phi i16 57, void %entry, i16 %x_V_919, void %for.body12.split.i, i16 57, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 408 'phi' 'x_V_91982' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%x_V_92080 = phi i16 65313, void %entry, i16 %x_V_920, void %for.body12.split.i, i16 65313, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 409 'phi' 'x_V_92080' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%x_V_92178 = phi i16 620, void %entry, i16 %x_V_921, void %for.body12.split.i, i16 620, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 410 'phi' 'x_V_92178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%x_V_92276 = phi i16 337, void %entry, i16 %x_V_922, void %for.body12.split.i, i16 337, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 411 'phi' 'x_V_92276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%x_V_92374 = phi i16 107, void %entry, i16 %x_V_923, void %for.body12.split.i, i16 107, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 412 'phi' 'x_V_92374' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%x_V_92472 = phi i16 32, void %entry, i16 %x_V_924, void %for.body12.split.i, i16 32, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 413 'phi' 'x_V_92472' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%x_V_92570 = phi i16 152, void %entry, i16 %x_V_925, void %for.body12.split.i, i16 152, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 414 'phi' 'x_V_92570' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%x_V_92668 = phi i16 65212, void %entry, i16 %x_V_926, void %for.body12.split.i, i16 65212, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 415 'phi' 'x_V_92668' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%x_V_92766 = phi i16 191, void %entry, i16 %x_V_927, void %for.body12.split.i, i16 191, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 416 'phi' 'x_V_92766' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%x_V_92864 = phi i16 315, void %entry, i16 %x_V_928, void %for.body12.split.i, i16 315, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 417 'phi' 'x_V_92864' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%x_V_92962 = phi i16 65403, void %entry, i16 %x_V_929, void %for.body12.split.i, i16 65403, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 418 'phi' 'x_V_92962' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%x_V_93060 = phi i16 180, void %entry, i16 %x_V_930, void %for.body12.split.i, i16 180, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 419 'phi' 'x_V_93060' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%x_V_93158 = phi i16 65326, void %entry, i16 %x_V_931, void %for.body12.split.i, i16 65326, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 420 'phi' 'x_V_93158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%x_V_93256 = phi i16 65195, void %entry, i16 %x_V_932, void %for.body12.split.i, i16 65195, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 421 'phi' 'x_V_93256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%x_V_93354 = phi i16 83, void %entry, i16 %x_V_933, void %for.body12.split.i, i16 83, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 422 'phi' 'x_V_93354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%x_V_93452 = phi i16 304, void %entry, i16 %x_V_934, void %for.body12.split.i, i16 304, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 423 'phi' 'x_V_93452' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%x_V_93550 = phi i16 284, void %entry, i16 %x_V_935, void %for.body12.split.i, i16 284, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 424 'phi' 'x_V_93550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%x_V_93648 = phi i16 101, void %entry, i16 %x_V_936, void %for.body12.split.i, i16 101, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 425 'phi' 'x_V_93648' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%x_V_93746 = phi i16 183, void %entry, i16 %x_V_937, void %for.body12.split.i, i16 183, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 426 'phi' 'x_V_93746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%x_V_93844 = phi i16 492, void %entry, i16 %x_V_938, void %for.body12.split.i, i16 492, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 427 'phi' 'x_V_93844' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%x_V_93942 = phi i16 744, void %entry, i16 %x_V_939, void %for.body12.split.i, i16 744, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 428 'phi' 'x_V_93942' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%x_V_94040 = phi i16 401, void %entry, i16 %x_V_940, void %for.body12.split.i, i16 401, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 429 'phi' 'x_V_94040' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%x_V_94138 = phi i16 166, void %entry, i16 %x_V_941, void %for.body12.split.i, i16 166, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 430 'phi' 'x_V_94138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%x_V_94236 = phi i16 242, void %entry, i16 %x_V_942, void %for.body12.split.i, i16 242, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 431 'phi' 'x_V_94236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%x_V_94334 = phi i16 80, void %entry, i16 %x_V_943, void %for.body12.split.i, i16 80, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 432 'phi' 'x_V_94334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%x_V_94432 = phi i16 222, void %entry, i16 %x_V_944, void %for.body12.split.i, i16 222, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 433 'phi' 'x_V_94432' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%x_V_94530 = phi i16 154, void %entry, i16 %x_V_945, void %for.body12.split.i, i16 154, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 434 'phi' 'x_V_94530' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%x_V_94628 = phi i16 268, void %entry, i16 %x_V_946, void %for.body12.split.i, i16 268, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 435 'phi' 'x_V_94628' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%x_V_94726 = phi i16 45, void %entry, i16 %x_V_947, void %for.body12.split.i, i16 45, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 436 'phi' 'x_V_94726' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%x_V_94824 = phi i16 262, void %entry, i16 %x_V_948, void %for.body12.split.i, i16 262, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 437 'phi' 'x_V_94824' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%x_V_94922 = phi i16 37, void %entry, i16 %x_V_949, void %for.body12.split.i, i16 37, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 438 'phi' 'x_V_94922' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%x_V_95020 = phi i16 65501, void %entry, i16 %x_V_950, void %for.body12.split.i, i16 65501, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 439 'phi' 'x_V_95020' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%x_V_95118 = phi i16 324, void %entry, i16 %x_V_951, void %for.body12.split.i, i16 324, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 440 'phi' 'x_V_95118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%x_V_95216 = phi i16 482, void %entry, i16 %x_V_952, void %for.body12.split.i, i16 482, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 441 'phi' 'x_V_95216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%x_V_95314 = phi i16 105, void %entry, i16 %x_V_953, void %for.body12.split.i, i16 105, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 442 'phi' 'x_V_95314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%x_V_95412 = phi i16 263, void %entry, i16 %x_V_954, void %for.body12.split.i, i16 263, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 443 'phi' 'x_V_95412' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%x_V_95510 = phi i16 279, void %entry, i16 %x_V_955, void %for.body12.split.i, i16 279, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 444 'phi' 'x_V_95510' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%x_V_9568 = phi i16 384, void %entry, i16 %x_V_956, void %for.body12.split.i, i16 384, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 445 'phi' 'x_V_9568' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%x_V_9576 = phi i16 322, void %entry, i16 %x_V_957, void %for.body12.split.i, i16 322, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 446 'phi' 'x_V_9576' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%x_V_9584 = phi i16 149, void %entry, i16 %x_V_958, void %for.body12.split.i, i16 149, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 447 'phi' 'x_V_9584' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%x_V_9592 = phi i16 245, void %entry, i16 %x_V_959, void %for.body12.split.i, i16 245, void %dense_resource_rf_leq_nin<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config27_mult>.exit"   --->   Operation 448 'phi' 'x_V_9592' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 449 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:44->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 450 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:46->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253]   --->   Operation 451 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 452 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3021 = mul i32 %sext_ln1273, i32 %sext_ln1271"   --->   Operation 452 'mul' 'r_V_3021' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3021, i32 18, i32 31"   --->   Operation 453 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i14 %trunc_ln818_s"   --->   Operation 454 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (0.78ns)   --->   "%x_V = add i16 %sext_ln818, i16 %x_V140"   --->   Operation 455 'add' 'x_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3022 = mul i32 %sext_ln1273_1080, i32 %sext_ln1271"   --->   Operation 456 'mul' 'r_V_3022' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3022, i32 18, i32 31"   --->   Operation 457 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln818_1 = sext i14 %trunc_ln"   --->   Operation 458 'sext' 'sext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (0.78ns)   --->   "%x_V_891 = add i16 %sext_ln818_1, i16 %x_V_891138"   --->   Operation 459 'add' 'x_V_891' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3023 = mul i32 %sext_ln1273_1081, i32 %sext_ln1271"   --->   Operation 460 'mul' 'r_V_3023' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln818_1394 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3023, i32 18, i32 31"   --->   Operation 461 'partselect' 'trunc_ln818_1394' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln818_2 = sext i14 %trunc_ln818_1394"   --->   Operation 462 'sext' 'sext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (0.78ns)   --->   "%x_V_892 = add i16 %sext_ln818_2, i16 %x_V_892136"   --->   Operation 463 'add' 'x_V_892' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 464 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3024 = mul i32 %sext_ln1273_1082, i32 %sext_ln1271"   --->   Operation 464 'mul' 'r_V_3024' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln818_1395 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3024, i32 18, i32 31"   --->   Operation 465 'partselect' 'trunc_ln818_1395' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln818_3 = sext i14 %trunc_ln818_1395"   --->   Operation 466 'sext' 'sext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 467 [1/1] (0.78ns)   --->   "%x_V_893 = add i16 %sext_ln818_3, i16 %x_V_893134"   --->   Operation 467 'add' 'x_V_893' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3025 = mul i32 %sext_ln1273_1083, i32 %sext_ln1271"   --->   Operation 468 'mul' 'r_V_3025' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln818_1396 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3025, i32 18, i32 31"   --->   Operation 469 'partselect' 'trunc_ln818_1396' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln818_4 = sext i14 %trunc_ln818_1396"   --->   Operation 470 'sext' 'sext_ln818_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (0.78ns)   --->   "%x_V_894 = add i16 %sext_ln818_4, i16 %x_V_894132"   --->   Operation 471 'add' 'x_V_894' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 472 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3026 = mul i32 %sext_ln1273_1084, i32 %sext_ln1271"   --->   Operation 472 'mul' 'r_V_3026' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln818_1397 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3026, i32 18, i32 31"   --->   Operation 473 'partselect' 'trunc_ln818_1397' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln818_5 = sext i14 %trunc_ln818_1397"   --->   Operation 474 'sext' 'sext_ln818_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.78ns)   --->   "%x_V_895 = add i16 %sext_ln818_5, i16 %x_V_895130"   --->   Operation 475 'add' 'x_V_895' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 476 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3027 = mul i32 %sext_ln1273_1085, i32 %sext_ln1271"   --->   Operation 476 'mul' 'r_V_3027' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln818_1398 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3027, i32 18, i32 31"   --->   Operation 477 'partselect' 'trunc_ln818_1398' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln818_6 = sext i14 %trunc_ln818_1398"   --->   Operation 478 'sext' 'sext_ln818_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (0.78ns)   --->   "%x_V_896 = add i16 %sext_ln818_6, i16 %x_V_896128"   --->   Operation 479 'add' 'x_V_896' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 480 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3028 = mul i32 %sext_ln1273_1086, i32 %sext_ln1271"   --->   Operation 480 'mul' 'r_V_3028' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln818_1399 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3028, i32 18, i32 31"   --->   Operation 481 'partselect' 'trunc_ln818_1399' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln818_7 = sext i14 %trunc_ln818_1399"   --->   Operation 482 'sext' 'sext_ln818_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.78ns)   --->   "%x_V_897 = add i16 %sext_ln818_7, i16 %x_V_897126"   --->   Operation 483 'add' 'x_V_897' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 484 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3029 = mul i32 %sext_ln1273_1087, i32 %sext_ln1271"   --->   Operation 484 'mul' 'r_V_3029' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln818_1400 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3029, i32 18, i32 31"   --->   Operation 485 'partselect' 'trunc_ln818_1400' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln818_8 = sext i14 %trunc_ln818_1400"   --->   Operation 486 'sext' 'sext_ln818_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.78ns)   --->   "%x_V_898 = add i16 %sext_ln818_8, i16 %x_V_898124"   --->   Operation 487 'add' 'x_V_898' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3030 = mul i32 %sext_ln1273_1088, i32 %sext_ln1271"   --->   Operation 488 'mul' 'r_V_3030' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln818_1401 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3030, i32 18, i32 31"   --->   Operation 489 'partselect' 'trunc_ln818_1401' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln818_9 = sext i14 %trunc_ln818_1401"   --->   Operation 490 'sext' 'sext_ln818_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 491 [1/1] (0.78ns)   --->   "%x_V_899 = add i16 %sext_ln818_9, i16 %x_V_899122"   --->   Operation 491 'add' 'x_V_899' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3031 = mul i32 %sext_ln1273_1089, i32 %sext_ln1271"   --->   Operation 492 'mul' 'r_V_3031' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln818_1402 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3031, i32 18, i32 31"   --->   Operation 493 'partselect' 'trunc_ln818_1402' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln818_10 = sext i14 %trunc_ln818_1402"   --->   Operation 494 'sext' 'sext_ln818_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 495 [1/1] (0.78ns)   --->   "%x_V_900 = add i16 %sext_ln818_10, i16 %x_V_900120"   --->   Operation 495 'add' 'x_V_900' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 496 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3032 = mul i32 %sext_ln1273_1090, i32 %sext_ln1271"   --->   Operation 496 'mul' 'r_V_3032' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln818_1403 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3032, i32 18, i32 31"   --->   Operation 497 'partselect' 'trunc_ln818_1403' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln818_11 = sext i14 %trunc_ln818_1403"   --->   Operation 498 'sext' 'sext_ln818_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.78ns)   --->   "%x_V_901 = add i16 %sext_ln818_11, i16 %x_V_901118"   --->   Operation 499 'add' 'x_V_901' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 500 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3033 = mul i32 %sext_ln1273_1091, i32 %sext_ln1271"   --->   Operation 500 'mul' 'r_V_3033' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln818_1404 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3033, i32 18, i32 31"   --->   Operation 501 'partselect' 'trunc_ln818_1404' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln818_12 = sext i14 %trunc_ln818_1404"   --->   Operation 502 'sext' 'sext_ln818_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 503 [1/1] (0.78ns)   --->   "%x_V_902 = add i16 %sext_ln818_12, i16 %x_V_902116"   --->   Operation 503 'add' 'x_V_902' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 504 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3034 = mul i32 %sext_ln1273_1092, i32 %sext_ln1271"   --->   Operation 504 'mul' 'r_V_3034' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln818_1405 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3034, i32 18, i32 31"   --->   Operation 505 'partselect' 'trunc_ln818_1405' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln818_13 = sext i14 %trunc_ln818_1405"   --->   Operation 506 'sext' 'sext_ln818_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (0.78ns)   --->   "%x_V_903 = add i16 %sext_ln818_13, i16 %x_V_903114"   --->   Operation 507 'add' 'x_V_903' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 508 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3035 = mul i32 %sext_ln1273_1093, i32 %sext_ln1271"   --->   Operation 508 'mul' 'r_V_3035' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln818_1406 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3035, i32 18, i32 31"   --->   Operation 509 'partselect' 'trunc_ln818_1406' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln818_14 = sext i14 %trunc_ln818_1406"   --->   Operation 510 'sext' 'sext_ln818_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.78ns)   --->   "%x_V_904 = add i16 %sext_ln818_14, i16 %x_V_904112"   --->   Operation 511 'add' 'x_V_904' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 512 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3036 = mul i32 %sext_ln1273_1094, i32 %sext_ln1271"   --->   Operation 512 'mul' 'r_V_3036' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln818_1407 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3036, i32 18, i32 31"   --->   Operation 513 'partselect' 'trunc_ln818_1407' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln818_15 = sext i14 %trunc_ln818_1407"   --->   Operation 514 'sext' 'sext_ln818_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 515 [1/1] (0.78ns)   --->   "%x_V_905 = add i16 %sext_ln818_15, i16 %x_V_905110"   --->   Operation 515 'add' 'x_V_905' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 516 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3037 = mul i32 %sext_ln1273_1095, i32 %sext_ln1271"   --->   Operation 516 'mul' 'r_V_3037' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln818_1408 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3037, i32 18, i32 31"   --->   Operation 517 'partselect' 'trunc_ln818_1408' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln818_16 = sext i14 %trunc_ln818_1408"   --->   Operation 518 'sext' 'sext_ln818_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 519 [1/1] (0.78ns)   --->   "%x_V_906 = add i16 %sext_ln818_16, i16 %x_V_906108"   --->   Operation 519 'add' 'x_V_906' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 520 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3038 = mul i32 %sext_ln1273_1096, i32 %sext_ln1271"   --->   Operation 520 'mul' 'r_V_3038' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln818_1409 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3038, i32 18, i32 31"   --->   Operation 521 'partselect' 'trunc_ln818_1409' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln818_17 = sext i14 %trunc_ln818_1409"   --->   Operation 522 'sext' 'sext_ln818_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (0.78ns)   --->   "%x_V_907 = add i16 %sext_ln818_17, i16 %x_V_907106"   --->   Operation 523 'add' 'x_V_907' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 524 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3039 = mul i32 %sext_ln1273_1097, i32 %sext_ln1271"   --->   Operation 524 'mul' 'r_V_3039' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln818_1410 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3039, i32 18, i32 31"   --->   Operation 525 'partselect' 'trunc_ln818_1410' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln818_18 = sext i14 %trunc_ln818_1410"   --->   Operation 526 'sext' 'sext_ln818_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (0.78ns)   --->   "%x_V_908 = add i16 %sext_ln818_18, i16 %x_V_908104"   --->   Operation 527 'add' 'x_V_908' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 528 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3040 = mul i32 %sext_ln1273_1098, i32 %sext_ln1271"   --->   Operation 528 'mul' 'r_V_3040' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln818_1411 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3040, i32 18, i32 31"   --->   Operation 529 'partselect' 'trunc_ln818_1411' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln818_19 = sext i14 %trunc_ln818_1411"   --->   Operation 530 'sext' 'sext_ln818_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 531 [1/1] (0.78ns)   --->   "%x_V_909 = add i16 %sext_ln818_19, i16 %x_V_909102"   --->   Operation 531 'add' 'x_V_909' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 532 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3041 = mul i32 %sext_ln1273_1099, i32 %sext_ln1271"   --->   Operation 532 'mul' 'r_V_3041' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln818_1412 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3041, i32 18, i32 31"   --->   Operation 533 'partselect' 'trunc_ln818_1412' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln818_20 = sext i14 %trunc_ln818_1412"   --->   Operation 534 'sext' 'sext_ln818_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 535 [1/1] (0.78ns)   --->   "%x_V_910 = add i16 %sext_ln818_20, i16 %x_V_910100"   --->   Operation 535 'add' 'x_V_910' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 536 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3042 = mul i32 %sext_ln1273_1100, i32 %sext_ln1271"   --->   Operation 536 'mul' 'r_V_3042' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln818_1413 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3042, i32 18, i32 31"   --->   Operation 537 'partselect' 'trunc_ln818_1413' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln818_21 = sext i14 %trunc_ln818_1413"   --->   Operation 538 'sext' 'sext_ln818_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 539 [1/1] (0.78ns)   --->   "%x_V_911 = add i16 %sext_ln818_21, i16 %x_V_91198"   --->   Operation 539 'add' 'x_V_911' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 540 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3043 = mul i32 %sext_ln1273_1101, i32 %sext_ln1271"   --->   Operation 540 'mul' 'r_V_3043' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln818_1414 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3043, i32 18, i32 31"   --->   Operation 541 'partselect' 'trunc_ln818_1414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln818_22 = sext i14 %trunc_ln818_1414"   --->   Operation 542 'sext' 'sext_ln818_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 543 [1/1] (0.78ns)   --->   "%x_V_912 = add i16 %sext_ln818_22, i16 %x_V_91296"   --->   Operation 543 'add' 'x_V_912' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 544 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3044 = mul i32 %sext_ln1273_1102, i32 %sext_ln1271"   --->   Operation 544 'mul' 'r_V_3044' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln818_1415 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3044, i32 18, i32 31"   --->   Operation 545 'partselect' 'trunc_ln818_1415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln818_23 = sext i14 %trunc_ln818_1415"   --->   Operation 546 'sext' 'sext_ln818_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 547 [1/1] (0.78ns)   --->   "%x_V_913 = add i16 %sext_ln818_23, i16 %x_V_91394"   --->   Operation 547 'add' 'x_V_913' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 548 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3045 = mul i32 %sext_ln1273_1103, i32 %sext_ln1271"   --->   Operation 548 'mul' 'r_V_3045' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln818_1416 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3045, i32 18, i32 31"   --->   Operation 549 'partselect' 'trunc_ln818_1416' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln818_24 = sext i14 %trunc_ln818_1416"   --->   Operation 550 'sext' 'sext_ln818_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 551 [1/1] (0.78ns)   --->   "%x_V_914 = add i16 %sext_ln818_24, i16 %x_V_91492"   --->   Operation 551 'add' 'x_V_914' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 552 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3046 = mul i32 %sext_ln1273_1104, i32 %sext_ln1271"   --->   Operation 552 'mul' 'r_V_3046' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln818_1417 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3046, i32 18, i32 31"   --->   Operation 553 'partselect' 'trunc_ln818_1417' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln818_25 = sext i14 %trunc_ln818_1417"   --->   Operation 554 'sext' 'sext_ln818_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 555 [1/1] (0.78ns)   --->   "%x_V_915 = add i16 %sext_ln818_25, i16 %x_V_91590"   --->   Operation 555 'add' 'x_V_915' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 556 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3047 = mul i32 %sext_ln1273_1105, i32 %sext_ln1271"   --->   Operation 556 'mul' 'r_V_3047' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln818_1418 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3047, i32 18, i32 31"   --->   Operation 557 'partselect' 'trunc_ln818_1418' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln818_26 = sext i14 %trunc_ln818_1418"   --->   Operation 558 'sext' 'sext_ln818_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 559 [1/1] (0.78ns)   --->   "%x_V_916 = add i16 %sext_ln818_26, i16 %x_V_91688"   --->   Operation 559 'add' 'x_V_916' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 560 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3048 = mul i32 %sext_ln1273_1106, i32 %sext_ln1271"   --->   Operation 560 'mul' 'r_V_3048' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln818_1419 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3048, i32 18, i32 31"   --->   Operation 561 'partselect' 'trunc_ln818_1419' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln818_27 = sext i14 %trunc_ln818_1419"   --->   Operation 562 'sext' 'sext_ln818_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 563 [1/1] (0.78ns)   --->   "%x_V_917 = add i16 %sext_ln818_27, i16 %x_V_91786"   --->   Operation 563 'add' 'x_V_917' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 564 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3049 = mul i32 %sext_ln1273_1107, i32 %sext_ln1271"   --->   Operation 564 'mul' 'r_V_3049' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln818_1420 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3049, i32 18, i32 31"   --->   Operation 565 'partselect' 'trunc_ln818_1420' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln818_28 = sext i14 %trunc_ln818_1420"   --->   Operation 566 'sext' 'sext_ln818_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 567 [1/1] (0.78ns)   --->   "%x_V_918 = add i16 %sext_ln818_28, i16 %x_V_91884"   --->   Operation 567 'add' 'x_V_918' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 568 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3050 = mul i32 %sext_ln1273_1108, i32 %sext_ln1271"   --->   Operation 568 'mul' 'r_V_3050' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln818_1421 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3050, i32 18, i32 31"   --->   Operation 569 'partselect' 'trunc_ln818_1421' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln818_29 = sext i14 %trunc_ln818_1421"   --->   Operation 570 'sext' 'sext_ln818_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 571 [1/1] (0.78ns)   --->   "%x_V_919 = add i16 %sext_ln818_29, i16 %x_V_91982"   --->   Operation 571 'add' 'x_V_919' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 572 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3051 = mul i32 %sext_ln1273_1109, i32 %sext_ln1271"   --->   Operation 572 'mul' 'r_V_3051' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln818_1422 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3051, i32 18, i32 31"   --->   Operation 573 'partselect' 'trunc_ln818_1422' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln818_30 = sext i14 %trunc_ln818_1422"   --->   Operation 574 'sext' 'sext_ln818_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 575 [1/1] (0.78ns)   --->   "%x_V_920 = add i16 %sext_ln818_30, i16 %x_V_92080"   --->   Operation 575 'add' 'x_V_920' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 576 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3052 = mul i32 %sext_ln1273_1110, i32 %sext_ln1271"   --->   Operation 576 'mul' 'r_V_3052' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln818_1423 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3052, i32 18, i32 31"   --->   Operation 577 'partselect' 'trunc_ln818_1423' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln818_31 = sext i14 %trunc_ln818_1423"   --->   Operation 578 'sext' 'sext_ln818_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 579 [1/1] (0.78ns)   --->   "%x_V_921 = add i16 %sext_ln818_31, i16 %x_V_92178"   --->   Operation 579 'add' 'x_V_921' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 580 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3053 = mul i32 %sext_ln1273_1111, i32 %sext_ln1271"   --->   Operation 580 'mul' 'r_V_3053' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln818_1424 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3053, i32 18, i32 31"   --->   Operation 581 'partselect' 'trunc_ln818_1424' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln818_32 = sext i14 %trunc_ln818_1424"   --->   Operation 582 'sext' 'sext_ln818_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 583 [1/1] (0.78ns)   --->   "%x_V_922 = add i16 %sext_ln818_32, i16 %x_V_92276"   --->   Operation 583 'add' 'x_V_922' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 584 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3054 = mul i32 %sext_ln1273_1112, i32 %sext_ln1271"   --->   Operation 584 'mul' 'r_V_3054' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln818_1425 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3054, i32 18, i32 31"   --->   Operation 585 'partselect' 'trunc_ln818_1425' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln818_33 = sext i14 %trunc_ln818_1425"   --->   Operation 586 'sext' 'sext_ln818_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 587 [1/1] (0.78ns)   --->   "%x_V_923 = add i16 %sext_ln818_33, i16 %x_V_92374"   --->   Operation 587 'add' 'x_V_923' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 588 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3055 = mul i32 %sext_ln1273_1113, i32 %sext_ln1271"   --->   Operation 588 'mul' 'r_V_3055' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln818_1426 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3055, i32 18, i32 31"   --->   Operation 589 'partselect' 'trunc_ln818_1426' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln818_34 = sext i14 %trunc_ln818_1426"   --->   Operation 590 'sext' 'sext_ln818_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 591 [1/1] (0.78ns)   --->   "%x_V_924 = add i16 %sext_ln818_34, i16 %x_V_92472"   --->   Operation 591 'add' 'x_V_924' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 592 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3056 = mul i32 %sext_ln1273_1114, i32 %sext_ln1271"   --->   Operation 592 'mul' 'r_V_3056' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln818_1427 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3056, i32 18, i32 31"   --->   Operation 593 'partselect' 'trunc_ln818_1427' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln818_35 = sext i14 %trunc_ln818_1427"   --->   Operation 594 'sext' 'sext_ln818_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 595 [1/1] (0.78ns)   --->   "%x_V_925 = add i16 %sext_ln818_35, i16 %x_V_92570"   --->   Operation 595 'add' 'x_V_925' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 596 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3057 = mul i32 %sext_ln1273_1115, i32 %sext_ln1271"   --->   Operation 596 'mul' 'r_V_3057' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln818_1428 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3057, i32 18, i32 31"   --->   Operation 597 'partselect' 'trunc_ln818_1428' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln818_36 = sext i14 %trunc_ln818_1428"   --->   Operation 598 'sext' 'sext_ln818_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 599 [1/1] (0.78ns)   --->   "%x_V_926 = add i16 %sext_ln818_36, i16 %x_V_92668"   --->   Operation 599 'add' 'x_V_926' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 600 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3058 = mul i32 %sext_ln1273_1116, i32 %sext_ln1271"   --->   Operation 600 'mul' 'r_V_3058' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln818_1429 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3058, i32 18, i32 31"   --->   Operation 601 'partselect' 'trunc_ln818_1429' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln818_37 = sext i14 %trunc_ln818_1429"   --->   Operation 602 'sext' 'sext_ln818_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 603 [1/1] (0.78ns)   --->   "%x_V_927 = add i16 %sext_ln818_37, i16 %x_V_92766"   --->   Operation 603 'add' 'x_V_927' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 604 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3059 = mul i32 %sext_ln1273_1117, i32 %sext_ln1271"   --->   Operation 604 'mul' 'r_V_3059' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln818_1430 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3059, i32 18, i32 31"   --->   Operation 605 'partselect' 'trunc_ln818_1430' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln818_38 = sext i14 %trunc_ln818_1430"   --->   Operation 606 'sext' 'sext_ln818_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 607 [1/1] (0.78ns)   --->   "%x_V_928 = add i16 %sext_ln818_38, i16 %x_V_92864"   --->   Operation 607 'add' 'x_V_928' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 608 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3060 = mul i32 %sext_ln1273_1118, i32 %sext_ln1271"   --->   Operation 608 'mul' 'r_V_3060' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln818_1431 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3060, i32 18, i32 31"   --->   Operation 609 'partselect' 'trunc_ln818_1431' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln818_39 = sext i14 %trunc_ln818_1431"   --->   Operation 610 'sext' 'sext_ln818_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 611 [1/1] (0.78ns)   --->   "%x_V_929 = add i16 %sext_ln818_39, i16 %x_V_92962"   --->   Operation 611 'add' 'x_V_929' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 612 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3061 = mul i32 %sext_ln1273_1119, i32 %sext_ln1271"   --->   Operation 612 'mul' 'r_V_3061' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln818_1432 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3061, i32 18, i32 31"   --->   Operation 613 'partselect' 'trunc_ln818_1432' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln818_40 = sext i14 %trunc_ln818_1432"   --->   Operation 614 'sext' 'sext_ln818_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 615 [1/1] (0.78ns)   --->   "%x_V_930 = add i16 %sext_ln818_40, i16 %x_V_93060"   --->   Operation 615 'add' 'x_V_930' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 616 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3062 = mul i32 %sext_ln1273_1120, i32 %sext_ln1271"   --->   Operation 616 'mul' 'r_V_3062' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln818_1433 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3062, i32 18, i32 31"   --->   Operation 617 'partselect' 'trunc_ln818_1433' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln818_41 = sext i14 %trunc_ln818_1433"   --->   Operation 618 'sext' 'sext_ln818_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 619 [1/1] (0.78ns)   --->   "%x_V_931 = add i16 %sext_ln818_41, i16 %x_V_93158"   --->   Operation 619 'add' 'x_V_931' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 620 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3063 = mul i32 %sext_ln1273_1121, i32 %sext_ln1271"   --->   Operation 620 'mul' 'r_V_3063' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln818_1434 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3063, i32 18, i32 31"   --->   Operation 621 'partselect' 'trunc_ln818_1434' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln818_42 = sext i14 %trunc_ln818_1434"   --->   Operation 622 'sext' 'sext_ln818_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 623 [1/1] (0.78ns)   --->   "%x_V_932 = add i16 %sext_ln818_42, i16 %x_V_93256"   --->   Operation 623 'add' 'x_V_932' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 624 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3064 = mul i32 %sext_ln1273_1122, i32 %sext_ln1271"   --->   Operation 624 'mul' 'r_V_3064' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln818_1435 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3064, i32 18, i32 31"   --->   Operation 625 'partselect' 'trunc_ln818_1435' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln818_43 = sext i14 %trunc_ln818_1435"   --->   Operation 626 'sext' 'sext_ln818_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 627 [1/1] (0.78ns)   --->   "%x_V_933 = add i16 %sext_ln818_43, i16 %x_V_93354"   --->   Operation 627 'add' 'x_V_933' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 628 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3065 = mul i32 %sext_ln1273_1123, i32 %sext_ln1271"   --->   Operation 628 'mul' 'r_V_3065' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln818_1436 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3065, i32 18, i32 31"   --->   Operation 629 'partselect' 'trunc_ln818_1436' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln818_44 = sext i14 %trunc_ln818_1436"   --->   Operation 630 'sext' 'sext_ln818_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 631 [1/1] (0.78ns)   --->   "%x_V_934 = add i16 %sext_ln818_44, i16 %x_V_93452"   --->   Operation 631 'add' 'x_V_934' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 632 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3066 = mul i32 %sext_ln1273_1124, i32 %sext_ln1271"   --->   Operation 632 'mul' 'r_V_3066' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln818_1437 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3066, i32 18, i32 31"   --->   Operation 633 'partselect' 'trunc_ln818_1437' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln818_45 = sext i14 %trunc_ln818_1437"   --->   Operation 634 'sext' 'sext_ln818_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 635 [1/1] (0.78ns)   --->   "%x_V_935 = add i16 %sext_ln818_45, i16 %x_V_93550"   --->   Operation 635 'add' 'x_V_935' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 636 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3067 = mul i32 %sext_ln1273_1125, i32 %sext_ln1271"   --->   Operation 636 'mul' 'r_V_3067' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln818_1438 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3067, i32 18, i32 31"   --->   Operation 637 'partselect' 'trunc_ln818_1438' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln818_46 = sext i14 %trunc_ln818_1438"   --->   Operation 638 'sext' 'sext_ln818_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 639 [1/1] (0.78ns)   --->   "%x_V_936 = add i16 %sext_ln818_46, i16 %x_V_93648"   --->   Operation 639 'add' 'x_V_936' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 640 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3068 = mul i32 %sext_ln1273_1126, i32 %sext_ln1271"   --->   Operation 640 'mul' 'r_V_3068' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln818_1439 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3068, i32 18, i32 31"   --->   Operation 641 'partselect' 'trunc_ln818_1439' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln818_47 = sext i14 %trunc_ln818_1439"   --->   Operation 642 'sext' 'sext_ln818_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 643 [1/1] (0.78ns)   --->   "%x_V_937 = add i16 %sext_ln818_47, i16 %x_V_93746"   --->   Operation 643 'add' 'x_V_937' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 644 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3069 = mul i32 %sext_ln1273_1127, i32 %sext_ln1271"   --->   Operation 644 'mul' 'r_V_3069' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln818_1440 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3069, i32 18, i32 31"   --->   Operation 645 'partselect' 'trunc_ln818_1440' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln818_48 = sext i14 %trunc_ln818_1440"   --->   Operation 646 'sext' 'sext_ln818_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 647 [1/1] (0.78ns)   --->   "%x_V_938 = add i16 %sext_ln818_48, i16 %x_V_93844"   --->   Operation 647 'add' 'x_V_938' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 648 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3070 = mul i32 %sext_ln1273_1128, i32 %sext_ln1271"   --->   Operation 648 'mul' 'r_V_3070' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln818_1441 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3070, i32 18, i32 31"   --->   Operation 649 'partselect' 'trunc_ln818_1441' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln818_49 = sext i14 %trunc_ln818_1441"   --->   Operation 650 'sext' 'sext_ln818_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 651 [1/1] (0.78ns)   --->   "%x_V_939 = add i16 %sext_ln818_49, i16 %x_V_93942"   --->   Operation 651 'add' 'x_V_939' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 652 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3071 = mul i32 %sext_ln1273_1129, i32 %sext_ln1271"   --->   Operation 652 'mul' 'r_V_3071' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln818_1442 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3071, i32 18, i32 31"   --->   Operation 653 'partselect' 'trunc_ln818_1442' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln818_50 = sext i14 %trunc_ln818_1442"   --->   Operation 654 'sext' 'sext_ln818_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 655 [1/1] (0.78ns)   --->   "%x_V_940 = add i16 %sext_ln818_50, i16 %x_V_94040"   --->   Operation 655 'add' 'x_V_940' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 656 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3072 = mul i32 %sext_ln1273_1130, i32 %sext_ln1271"   --->   Operation 656 'mul' 'r_V_3072' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln818_1443 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3072, i32 18, i32 31"   --->   Operation 657 'partselect' 'trunc_ln818_1443' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln818_51 = sext i14 %trunc_ln818_1443"   --->   Operation 658 'sext' 'sext_ln818_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 659 [1/1] (0.78ns)   --->   "%x_V_941 = add i16 %sext_ln818_51, i16 %x_V_94138"   --->   Operation 659 'add' 'x_V_941' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 660 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3073 = mul i32 %sext_ln1273_1131, i32 %sext_ln1271"   --->   Operation 660 'mul' 'r_V_3073' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln818_1444 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3073, i32 18, i32 31"   --->   Operation 661 'partselect' 'trunc_ln818_1444' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln818_52 = sext i14 %trunc_ln818_1444"   --->   Operation 662 'sext' 'sext_ln818_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 663 [1/1] (0.78ns)   --->   "%x_V_942 = add i16 %sext_ln818_52, i16 %x_V_94236"   --->   Operation 663 'add' 'x_V_942' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 664 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3074 = mul i32 %sext_ln1273_1132, i32 %sext_ln1271"   --->   Operation 664 'mul' 'r_V_3074' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln818_1445 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3074, i32 18, i32 31"   --->   Operation 665 'partselect' 'trunc_ln818_1445' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln818_53 = sext i14 %trunc_ln818_1445"   --->   Operation 666 'sext' 'sext_ln818_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 667 [1/1] (0.78ns)   --->   "%x_V_943 = add i16 %sext_ln818_53, i16 %x_V_94334"   --->   Operation 667 'add' 'x_V_943' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 668 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3075 = mul i32 %sext_ln1273_1133, i32 %sext_ln1271"   --->   Operation 668 'mul' 'r_V_3075' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln818_1446 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3075, i32 18, i32 31"   --->   Operation 669 'partselect' 'trunc_ln818_1446' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln818_54 = sext i14 %trunc_ln818_1446"   --->   Operation 670 'sext' 'sext_ln818_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 671 [1/1] (0.78ns)   --->   "%x_V_944 = add i16 %sext_ln818_54, i16 %x_V_94432"   --->   Operation 671 'add' 'x_V_944' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 672 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3076 = mul i32 %sext_ln1273_1134, i32 %sext_ln1271"   --->   Operation 672 'mul' 'r_V_3076' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln818_1447 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3076, i32 18, i32 31"   --->   Operation 673 'partselect' 'trunc_ln818_1447' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln818_55 = sext i14 %trunc_ln818_1447"   --->   Operation 674 'sext' 'sext_ln818_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 675 [1/1] (0.78ns)   --->   "%x_V_945 = add i16 %sext_ln818_55, i16 %x_V_94530"   --->   Operation 675 'add' 'x_V_945' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 676 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3077 = mul i32 %sext_ln1273_1135, i32 %sext_ln1271"   --->   Operation 676 'mul' 'r_V_3077' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln818_1448 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3077, i32 18, i32 31"   --->   Operation 677 'partselect' 'trunc_ln818_1448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln818_56 = sext i14 %trunc_ln818_1448"   --->   Operation 678 'sext' 'sext_ln818_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 679 [1/1] (0.78ns)   --->   "%x_V_946 = add i16 %sext_ln818_56, i16 %x_V_94628"   --->   Operation 679 'add' 'x_V_946' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 680 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3078 = mul i32 %sext_ln1273_1136, i32 %sext_ln1271"   --->   Operation 680 'mul' 'r_V_3078' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln818_1449 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3078, i32 18, i32 31"   --->   Operation 681 'partselect' 'trunc_ln818_1449' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln818_57 = sext i14 %trunc_ln818_1449"   --->   Operation 682 'sext' 'sext_ln818_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 683 [1/1] (0.78ns)   --->   "%x_V_947 = add i16 %sext_ln818_57, i16 %x_V_94726"   --->   Operation 683 'add' 'x_V_947' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 684 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3079 = mul i32 %sext_ln1273_1137, i32 %sext_ln1271"   --->   Operation 684 'mul' 'r_V_3079' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln818_1450 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3079, i32 18, i32 31"   --->   Operation 685 'partselect' 'trunc_ln818_1450' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln818_58 = sext i14 %trunc_ln818_1450"   --->   Operation 686 'sext' 'sext_ln818_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 687 [1/1] (0.78ns)   --->   "%x_V_948 = add i16 %sext_ln818_58, i16 %x_V_94824"   --->   Operation 687 'add' 'x_V_948' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 688 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3080 = mul i32 %sext_ln1273_1138, i32 %sext_ln1271"   --->   Operation 688 'mul' 'r_V_3080' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln818_1451 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3080, i32 18, i32 31"   --->   Operation 689 'partselect' 'trunc_ln818_1451' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln818_59 = sext i14 %trunc_ln818_1451"   --->   Operation 690 'sext' 'sext_ln818_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 691 [1/1] (0.78ns)   --->   "%x_V_949 = add i16 %sext_ln818_59, i16 %x_V_94922"   --->   Operation 691 'add' 'x_V_949' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 692 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3081 = mul i32 %sext_ln1273_1139, i32 %sext_ln1271"   --->   Operation 692 'mul' 'r_V_3081' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln818_1452 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3081, i32 18, i32 31"   --->   Operation 693 'partselect' 'trunc_ln818_1452' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln818_60 = sext i14 %trunc_ln818_1452"   --->   Operation 694 'sext' 'sext_ln818_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 695 [1/1] (0.78ns)   --->   "%x_V_950 = add i16 %sext_ln818_60, i16 %x_V_95020"   --->   Operation 695 'add' 'x_V_950' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 696 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3082 = mul i32 %sext_ln1273_1140, i32 %sext_ln1271"   --->   Operation 696 'mul' 'r_V_3082' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln818_1453 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3082, i32 18, i32 31"   --->   Operation 697 'partselect' 'trunc_ln818_1453' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln818_61 = sext i14 %trunc_ln818_1453"   --->   Operation 698 'sext' 'sext_ln818_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 699 [1/1] (0.78ns)   --->   "%x_V_951 = add i16 %sext_ln818_61, i16 %x_V_95118"   --->   Operation 699 'add' 'x_V_951' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 700 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3083 = mul i32 %sext_ln1273_1141, i32 %sext_ln1271"   --->   Operation 700 'mul' 'r_V_3083' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln818_1454 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3083, i32 18, i32 31"   --->   Operation 701 'partselect' 'trunc_ln818_1454' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln818_62 = sext i14 %trunc_ln818_1454"   --->   Operation 702 'sext' 'sext_ln818_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 703 [1/1] (0.78ns)   --->   "%x_V_952 = add i16 %sext_ln818_62, i16 %x_V_95216"   --->   Operation 703 'add' 'x_V_952' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 704 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3084 = mul i32 %sext_ln1273_1142, i32 %sext_ln1271"   --->   Operation 704 'mul' 'r_V_3084' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln818_1455 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3084, i32 18, i32 31"   --->   Operation 705 'partselect' 'trunc_ln818_1455' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln818_63 = sext i14 %trunc_ln818_1455"   --->   Operation 706 'sext' 'sext_ln818_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 707 [1/1] (0.78ns)   --->   "%x_V_953 = add i16 %sext_ln818_63, i16 %x_V_95314"   --->   Operation 707 'add' 'x_V_953' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 708 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3085 = mul i32 %sext_ln1273_1143, i32 %sext_ln1271"   --->   Operation 708 'mul' 'r_V_3085' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln818_1456 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3085, i32 18, i32 31"   --->   Operation 709 'partselect' 'trunc_ln818_1456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln818_64 = sext i14 %trunc_ln818_1456"   --->   Operation 710 'sext' 'sext_ln818_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 711 [1/1] (0.78ns)   --->   "%x_V_954 = add i16 %sext_ln818_64, i16 %x_V_95412"   --->   Operation 711 'add' 'x_V_954' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 712 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3086 = mul i32 %sext_ln1273_1144, i32 %sext_ln1271"   --->   Operation 712 'mul' 'r_V_3086' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln818_1457 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3086, i32 18, i32 31"   --->   Operation 713 'partselect' 'trunc_ln818_1457' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln818_65 = sext i14 %trunc_ln818_1457"   --->   Operation 714 'sext' 'sext_ln818_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 715 [1/1] (0.78ns)   --->   "%x_V_955 = add i16 %sext_ln818_65, i16 %x_V_95510"   --->   Operation 715 'add' 'x_V_955' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 716 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3087 = mul i32 %sext_ln1273_1145, i32 %sext_ln1271"   --->   Operation 716 'mul' 'r_V_3087' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln818_1458 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3087, i32 18, i32 31"   --->   Operation 717 'partselect' 'trunc_ln818_1458' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln818_66 = sext i14 %trunc_ln818_1458"   --->   Operation 718 'sext' 'sext_ln818_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 719 [1/1] (0.78ns)   --->   "%x_V_956 = add i16 %sext_ln818_66, i16 %x_V_9568"   --->   Operation 719 'add' 'x_V_956' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 720 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3088 = mul i32 %sext_ln1273_1146, i32 %sext_ln1271"   --->   Operation 720 'mul' 'r_V_3088' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln818_1459 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3088, i32 18, i32 31"   --->   Operation 721 'partselect' 'trunc_ln818_1459' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln818_67 = sext i14 %trunc_ln818_1459"   --->   Operation 722 'sext' 'sext_ln818_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 723 [1/1] (0.78ns)   --->   "%x_V_957 = add i16 %sext_ln818_67, i16 %x_V_9576"   --->   Operation 723 'add' 'x_V_957' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 724 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3089 = mul i32 %sext_ln1273_1147, i32 %sext_ln1271"   --->   Operation 724 'mul' 'r_V_3089' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln818_1460 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3089, i32 18, i32 31"   --->   Operation 725 'partselect' 'trunc_ln818_1460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln818_68 = sext i14 %trunc_ln818_1460"   --->   Operation 726 'sext' 'sext_ln818_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 727 [1/1] (0.78ns)   --->   "%x_V_958 = add i16 %sext_ln818_68, i16 %x_V_9584"   --->   Operation 727 'add' 'x_V_958' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 728 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3090 = mul i32 %sext_ln1273_1148, i32 %sext_ln1271"   --->   Operation 728 'mul' 'r_V_3090' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 729 [1/1] (0.00ns)   --->   "%trunc_ln818_1461 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %r_V_3090, i32 18, i32 31"   --->   Operation 729 'partselect' 'trunc_ln818_1461' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln818_69 = sext i14 %trunc_ln818_1461"   --->   Operation 730 'sext' 'sext_ln818_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 731 [1/1] (0.78ns)   --->   "%x_V_959 = add i16 %sext_ln818_69, i16 %x_V_9592"   --->   Operation 731 'add' 'x_V_959' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 732 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1120 <undef>, i16 %x_V" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 732 'insertvalue' 'mrv' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 733 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1120 %mrv, i16 %x_V_891" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 733 'insertvalue' 'mrv_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 734 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1120 %mrv_1, i16 %x_V_892" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 734 'insertvalue' 'mrv_2' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 735 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1120 %mrv_2, i16 %x_V_893" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 735 'insertvalue' 'mrv_3' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 736 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i1120 %mrv_3, i16 %x_V_894" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 736 'insertvalue' 'mrv_4' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 737 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1120 %mrv_4, i16 %x_V_895" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 737 'insertvalue' 'mrv_5' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 738 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1120 %mrv_5, i16 %x_V_896" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 738 'insertvalue' 'mrv_6' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 739 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1120 %mrv_6, i16 %x_V_897" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 739 'insertvalue' 'mrv_7' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 740 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1120 %mrv_7, i16 %x_V_898" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 740 'insertvalue' 'mrv_8' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 741 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1120 %mrv_8, i16 %x_V_899" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 741 'insertvalue' 'mrv_9' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 742 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1120 %mrv_9, i16 %x_V_900" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 742 'insertvalue' 'mrv_10' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 743 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i1120 %mrv_10, i16 %x_V_901" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 743 'insertvalue' 'mrv_11' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 744 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i1120 %mrv_11, i16 %x_V_902" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 744 'insertvalue' 'mrv_12' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 745 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i1120 %mrv_12, i16 %x_V_903" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 745 'insertvalue' 'mrv_13' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 746 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i1120 %mrv_13, i16 %x_V_904" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 746 'insertvalue' 'mrv_14' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 747 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i1120 %mrv_14, i16 %x_V_905" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 747 'insertvalue' 'mrv_15' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 748 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i1120 %mrv_15, i16 %x_V_906" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 748 'insertvalue' 'mrv_16' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 749 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i1120 %mrv_16, i16 %x_V_907" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 749 'insertvalue' 'mrv_17' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 750 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i1120 %mrv_17, i16 %x_V_908" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 750 'insertvalue' 'mrv_18' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 751 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i1120 %mrv_18, i16 %x_V_909" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 751 'insertvalue' 'mrv_19' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 752 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i1120 %mrv_19, i16 %x_V_910" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 752 'insertvalue' 'mrv_20' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 753 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i1120 %mrv_20, i16 %x_V_911" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 753 'insertvalue' 'mrv_21' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 754 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i1120 %mrv_21, i16 %x_V_912" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 754 'insertvalue' 'mrv_22' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 755 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i1120 %mrv_22, i16 %x_V_913" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 755 'insertvalue' 'mrv_23' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 756 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i1120 %mrv_23, i16 %x_V_914" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 756 'insertvalue' 'mrv_24' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 757 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i1120 %mrv_24, i16 %x_V_915" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 757 'insertvalue' 'mrv_25' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 758 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i1120 %mrv_25, i16 %x_V_916" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 758 'insertvalue' 'mrv_26' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 759 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i1120 %mrv_26, i16 %x_V_917" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 759 'insertvalue' 'mrv_27' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 760 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i1120 %mrv_27, i16 %x_V_918" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 760 'insertvalue' 'mrv_28' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 761 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i1120 %mrv_28, i16 %x_V_919" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 761 'insertvalue' 'mrv_29' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 762 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i1120 %mrv_29, i16 %x_V_920" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 762 'insertvalue' 'mrv_30' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 763 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i1120 %mrv_30, i16 %x_V_921" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 763 'insertvalue' 'mrv_31' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 764 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i1120 %mrv_31, i16 %x_V_922" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 764 'insertvalue' 'mrv_32' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 765 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i1120 %mrv_32, i16 %x_V_923" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 765 'insertvalue' 'mrv_33' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 766 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i1120 %mrv_33, i16 %x_V_924" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 766 'insertvalue' 'mrv_34' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 767 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i1120 %mrv_34, i16 %x_V_925" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 767 'insertvalue' 'mrv_35' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 768 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i1120 %mrv_35, i16 %x_V_926" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 768 'insertvalue' 'mrv_36' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 769 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i1120 %mrv_36, i16 %x_V_927" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 769 'insertvalue' 'mrv_37' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 770 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i1120 %mrv_37, i16 %x_V_928" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 770 'insertvalue' 'mrv_38' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 771 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i1120 %mrv_38, i16 %x_V_929" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 771 'insertvalue' 'mrv_39' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 772 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i1120 %mrv_39, i16 %x_V_930" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 772 'insertvalue' 'mrv_40' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 773 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i1120 %mrv_40, i16 %x_V_931" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 773 'insertvalue' 'mrv_41' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 774 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i1120 %mrv_41, i16 %x_V_932" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 774 'insertvalue' 'mrv_42' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 775 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i1120 %mrv_42, i16 %x_V_933" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 775 'insertvalue' 'mrv_43' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 776 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i1120 %mrv_43, i16 %x_V_934" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 776 'insertvalue' 'mrv_44' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 777 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i1120 %mrv_44, i16 %x_V_935" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 777 'insertvalue' 'mrv_45' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 778 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i1120 %mrv_45, i16 %x_V_936" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 778 'insertvalue' 'mrv_46' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 779 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i1120 %mrv_46, i16 %x_V_937" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 779 'insertvalue' 'mrv_47' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 780 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue i1120 %mrv_47, i16 %x_V_938" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 780 'insertvalue' 'mrv_48' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 781 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue i1120 %mrv_48, i16 %x_V_939" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 781 'insertvalue' 'mrv_49' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 782 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue i1120 %mrv_49, i16 %x_V_940" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 782 'insertvalue' 'mrv_50' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 783 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue i1120 %mrv_50, i16 %x_V_941" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 783 'insertvalue' 'mrv_51' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 784 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue i1120 %mrv_51, i16 %x_V_942" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 784 'insertvalue' 'mrv_52' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 785 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue i1120 %mrv_52, i16 %x_V_943" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 785 'insertvalue' 'mrv_53' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 786 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue i1120 %mrv_53, i16 %x_V_944" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 786 'insertvalue' 'mrv_54' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 787 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue i1120 %mrv_54, i16 %x_V_945" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 787 'insertvalue' 'mrv_55' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 788 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue i1120 %mrv_55, i16 %x_V_946" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 788 'insertvalue' 'mrv_56' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 789 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue i1120 %mrv_56, i16 %x_V_947" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 789 'insertvalue' 'mrv_57' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 790 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue i1120 %mrv_57, i16 %x_V_948" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 790 'insertvalue' 'mrv_58' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 791 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue i1120 %mrv_58, i16 %x_V_949" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 791 'insertvalue' 'mrv_59' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 792 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue i1120 %mrv_59, i16 %x_V_950" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 792 'insertvalue' 'mrv_60' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 793 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue i1120 %mrv_60, i16 %x_V_951" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 793 'insertvalue' 'mrv_61' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 794 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue i1120 %mrv_61, i16 %x_V_952" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 794 'insertvalue' 'mrv_62' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 795 [1/1] (0.00ns)   --->   "%mrv_63 = insertvalue i1120 %mrv_62, i16 %x_V_953" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 795 'insertvalue' 'mrv_63' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 796 [1/1] (0.00ns)   --->   "%mrv_64 = insertvalue i1120 %mrv_63, i16 %x_V_954" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 796 'insertvalue' 'mrv_64' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 797 [1/1] (0.00ns)   --->   "%mrv_65 = insertvalue i1120 %mrv_64, i16 %x_V_955" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 797 'insertvalue' 'mrv_65' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 798 [1/1] (0.00ns)   --->   "%mrv_66 = insertvalue i1120 %mrv_65, i16 %x_V_956" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 798 'insertvalue' 'mrv_66' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 799 [1/1] (0.00ns)   --->   "%mrv_67 = insertvalue i1120 %mrv_66, i16 %x_V_957" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 799 'insertvalue' 'mrv_67' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 800 [1/1] (0.00ns)   --->   "%mrv_68 = insertvalue i1120 %mrv_67, i16 %x_V_958" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 800 'insertvalue' 'mrv_68' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 801 [1/1] (0.00ns)   --->   "%mrv_69 = insertvalue i1120 %mrv_68, i16 %x_V_959" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 801 'insertvalue' 'mrv_69' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 802 [1/1] (0.00ns)   --->   "%return_ln259 = return void @_ssdm_op_Return, i1120 %mrv_69" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259]   --->   Operation 802 'return' 'return_ln259' <Predicate = (icmp_ln43)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.76ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_read3146_rewind', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253) with incoming values : ('p_read3146', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253) [11]  (0.387 ns)
	'phi' operation ('p_read3146_rewind', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253) with incoming values : ('p_read3146', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253) [11]  (0 ns)
	multiplexor before 'phi' operation ('p_read3146_phi', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253) with incoming values : ('p_read3146', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253) [94]  (0.387 ns)
	'phi' operation ('p_read3146_phi', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253) with incoming values : ('p_read3146', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253) [94]  (0 ns)
	'mux' operation ('a.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:43->/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:253) [98]  (0.453 ns)
	'mul' operation of DSP[102] ('r.V') [102]  (0.535 ns)

 <State 2>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[102] ('r.V') [102]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[102] ('r.V') [102]  (0.535 ns)

 <State 4>: 0.785ns
The critical path consists of the following:
	'phi' operation ('x.V') with incoming values : ('x.V') [12]  (0 ns)
	'add' operation ('x.V') [105]  (0.785 ns)
	'insertvalue' operation ('mrv', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense_resource.h:259) [524]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
