

================================================================
== Vitis HLS Report for 'dense_relu_1'
================================================================
* Date:           Sun Dec 24 00:40:18 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     8737|     8737|  0.105 ms|  0.105 ms|  8737|  8737|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_relu1     |     8736|     8736|       273|          -|          -|    32|        no|
        | + dense_relu1_2  |      261|      261|        10|          4|          1|    64|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     99|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        5|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    191|    -|
|Register         |        -|    -|     257|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    0|     257|    322|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |             Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer_10_bias_U     |dense_relu_1_layer_10_bias     |        1|  0|   0|    0|    32|   32|     1|         1024|
    |layer_10_weights_U  |dense_relu_1_layer_10_weights  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    +--------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                               |        5|  0|   0|    0|  2080|   64|     2|        66560|
    +--------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln155_fu_162_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln157_fu_183_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln159_fu_212_p2    |         +|   0|  0|  18|          11|          11|
    |and_ln49_fu_255_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln155_fu_168_p2   |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln157_fu_189_p2   |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln49_2_fu_245_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln49_fu_239_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln49_fu_251_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  99|          71|          35|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |add108_reg_136                   |   9|          2|   32|         64|
    |ap_NS_fsm                        |  81|         17|    1|         17|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |ap_phi_mux_add108_phi_fu_139_p4  |   9|          2|   32|         64|
    |ap_phi_mux_ii_phi_fu_129_p4      |   9|          2|    7|         14|
    |grp_fu_146_p0                    |  14|          3|   32|         96|
    |grp_fu_146_p1                    |  14|          3|   32|         96|
    |i_reg_113                        |   9|          2|    6|         12|
    |ii_reg_125                       |   9|          2|    7|         14|
    |output_r_address0                |  14|          3|    5|         15|
    |output_r_d0                      |  14|          3|   32|         96|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 191|         41|  187|        490|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add108_reg_136              |  32|   0|   32|          0|
    |add1_reg_338                |  32|   0|   32|          0|
    |add_ln155_reg_261           |   6|   0|    6|          0|
    |add_ln157_reg_289           |   7|   0|    7|          0|
    |ap_CS_fsm                   |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |i_reg_113                   |   6|   0|    6|          0|
    |icmp_ln157_reg_294          |   1|   0|    1|          0|
    |icmp_ln49_2_reg_350         |   1|   0|    1|          0|
    |icmp_ln49_reg_345           |   1|   0|    1|          0|
    |ii_reg_125                  |   7|   0|    7|          0|
    |layer_10_bias_load_reg_333  |  32|   0|   32|          0|
    |mul7_reg_318                |  32|   0|   32|          0|
    |output_addr_reg_274         |   5|   0|    5|          0|
    |zext_ln155_2_reg_279        |   6|   0|   11|          5|
    |zext_ln155_reg_269          |   6|   0|   64|         58|
    |icmp_ln157_reg_294          |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 257|  32|  257|         63|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dense_relu.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dense_relu.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dense_relu.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dense_relu.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dense_relu.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dense_relu.1|  return value|
|grp_fu_852_p_din0     |  out|   32|  ap_ctrl_hs|  dense_relu.1|  return value|
|grp_fu_852_p_din1     |  out|   32|  ap_ctrl_hs|  dense_relu.1|  return value|
|grp_fu_852_p_opcode   |  out|    2|  ap_ctrl_hs|  dense_relu.1|  return value|
|grp_fu_852_p_dout0    |   in|   32|  ap_ctrl_hs|  dense_relu.1|  return value|
|grp_fu_852_p_ce       |  out|    1|  ap_ctrl_hs|  dense_relu.1|  return value|
|grp_fu_856_p_din0     |  out|   32|  ap_ctrl_hs|  dense_relu.1|  return value|
|grp_fu_856_p_din1     |  out|   32|  ap_ctrl_hs|  dense_relu.1|  return value|
|grp_fu_856_p_dout0    |   in|   32|  ap_ctrl_hs|  dense_relu.1|  return value|
|grp_fu_856_p_ce       |  out|    1|  ap_ctrl_hs|  dense_relu.1|  return value|
|grp_fu_1954_p_din0    |  out|   32|  ap_ctrl_hs|  dense_relu.1|  return value|
|grp_fu_1954_p_din1    |  out|   32|  ap_ctrl_hs|  dense_relu.1|  return value|
|grp_fu_1954_p_opcode  |  out|    5|  ap_ctrl_hs|  dense_relu.1|  return value|
|grp_fu_1954_p_dout0   |   in|    1|  ap_ctrl_hs|  dense_relu.1|  return value|
|grp_fu_1954_p_ce      |  out|    1|  ap_ctrl_hs|  dense_relu.1|  return value|
|input_r_address0      |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0     |  out|    5|   ap_memory|      output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|      output_r|         array|
|output_r_q0           |   in|   32|   ap_memory|      output_r|         array|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 14 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%br_ln155 = br void" [../src/hls/cnn.cpp:155]   --->   Operation 23 'br' 'br_ln155' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln155, void %_Z4reluRf.exit, i6 0, void %.lr.ph6" [../src/hls/cnn.cpp:155]   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.88ns)   --->   "%add_ln155 = add i6 %i, i6 1" [../src/hls/cnn.cpp:155]   --->   Operation 25 'add' 'add_ln155' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.87ns)   --->   "%icmp_ln155 = icmp_eq  i6 %i, i6 32" [../src/hls/cnn.cpp:155]   --->   Operation 26 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %.split2, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:155]   --->   Operation 28 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i6 %i" [../src/hls/cnn.cpp:155]   --->   Operation 29 'zext' 'zext_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln155" [../src/hls/cnn.cpp:155]   --->   Operation 30 'getelementptr' 'output_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.35ns)   --->   "%output_load = load i5 %output_addr" [../src/hls/cnn.cpp:159]   --->   Operation 31 'load' 'output_load' <Predicate = (!icmp_ln155)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln166 = ret" [../src/hls/cnn.cpp:166]   --->   Operation 32 'ret' 'ret_ln166' <Predicate = (icmp_ln155)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln155_2 = zext i6 %i" [../src/hls/cnn.cpp:155]   --->   Operation 33 'zext' 'zext_ln155_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/hls/cnn.cpp:155]   --->   Operation 34 'specloopname' 'specloopname_ln155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (1.35ns)   --->   "%output_load = load i5 %output_addr" [../src/hls/cnn.cpp:159]   --->   Operation 35 'load' 'output_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 36 [1/1] (0.48ns)   --->   "%br_ln157 = br void" [../src/hls/cnn.cpp:157]   --->   Operation 36 'br' 'br_ln157' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 6.01>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%ii = phi i7 %add_ln157, void %.split, i7 0, void %.split2" [../src/hls/cnn.cpp:157]   --->   Operation 37 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%add108 = phi i32 %add, void %.split, i32 %output_load, void %.split2" [../src/hls/cnn.cpp:159]   --->   Operation 38 'phi' 'add108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.89ns)   --->   "%add_ln157 = add i7 %ii, i7 1" [../src/hls/cnn.cpp:157]   --->   Operation 39 'add' 'add_ln157' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.86ns)   --->   "%icmp_ln157 = icmp_eq  i7 %ii, i7 64" [../src/hls/cnn.cpp:157]   --->   Operation 41 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 42 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %.split, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:157]   --->   Operation 43 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%ii_cast2 = zext i7 %ii" [../src/hls/cnn.cpp:157]   --->   Operation 44 'zext' 'ii_cast2' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %ii_cast2" [../src/hls/cnn.cpp:159]   --->   Operation 45 'getelementptr' 'input_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (1.35ns)   --->   "%input_load = load i6 %input_addr" [../src/hls/cnn.cpp:159]   --->   Operation 46 'load' 'input_load' <Predicate = (!icmp_ln157)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i7 %ii" [../src/hls/cnn.cpp:159]   --->   Operation 47 'trunc' 'trunc_ln159' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln159, i5 0" [../src/hls/cnn.cpp:159]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.94ns)   --->   "%add_ln159 = add i11 %shl_ln, i11 %zext_ln155_2" [../src/hls/cnn.cpp:159]   --->   Operation 49 'add' 'add_ln159' <Predicate = (!icmp_ln157)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i11 %add_ln159" [../src/hls/cnn.cpp:159]   --->   Operation 50 'zext' 'zext_ln159' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%layer_10_weights_addr = getelementptr i32 %layer_10_weights, i64 0, i64 %zext_ln159" [../src/hls/cnn.cpp:159]   --->   Operation 51 'getelementptr' 'layer_10_weights_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (1.35ns)   --->   "%layer_10_weights_load = load i11 %layer_10_weights_addr" [../src/hls/cnn.cpp:159]   --->   Operation 52 'load' 'layer_10_weights_load' <Predicate = (!icmp_ln157)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2048> <ROM>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 53 [1/2] (1.35ns)   --->   "%input_load = load i6 %input_addr" [../src/hls/cnn.cpp:159]   --->   Operation 53 'load' 'input_load' <Predicate = (!icmp_ln157)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 54 [1/2] (1.35ns)   --->   "%layer_10_weights_load = load i11 %layer_10_weights_addr" [../src/hls/cnn.cpp:159]   --->   Operation 54 'load' 'layer_10_weights_load' <Predicate = (!icmp_ln157)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2048> <ROM>
ST_5 : Operation 55 [4/4] (4.67ns)   --->   "%mul7 = fmul i32 %input_load, i32 %layer_10_weights_load" [../src/hls/cnn.cpp:159]   --->   Operation 55 'fmul' 'mul7' <Predicate = (!icmp_ln157)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 56 [3/4] (4.67ns)   --->   "%mul7 = fmul i32 %input_load, i32 %layer_10_weights_load" [../src/hls/cnn.cpp:159]   --->   Operation 56 'fmul' 'mul7' <Predicate = (!icmp_ln157)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 57 [2/4] (4.67ns)   --->   "%mul7 = fmul i32 %input_load, i32 %layer_10_weights_load" [../src/hls/cnn.cpp:159]   --->   Operation 57 'fmul' 'mul7' <Predicate = (!icmp_ln157)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.67>
ST_8 : Operation 58 [1/4] (4.67ns)   --->   "%mul7 = fmul i32 %input_load, i32 %layer_10_weights_load" [../src/hls/cnn.cpp:159]   --->   Operation 58 'fmul' 'mul7' <Predicate = (!icmp_ln157)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 59 [5/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:159]   --->   Operation 59 'fadd' 'add' <Predicate = (!icmp_ln157)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.0>
ST_10 : Operation 60 [4/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:159]   --->   Operation 60 'fadd' 'add' <Predicate = (!icmp_ln157)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.0>
ST_11 : Operation 61 [3/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:159]   --->   Operation 61 'fadd' 'add' <Predicate = (!icmp_ln157)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.0>
ST_12 : Operation 62 [2/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:159]   --->   Operation 62 'fadd' 'add' <Predicate = (!icmp_ln157)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.0>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/hls/cnn.cpp:157]   --->   Operation 63 'specloopname' 'specloopname_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_13 : Operation 64 [1/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:159]   --->   Operation 64 'fadd' 'add' <Predicate = (!icmp_ln157)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln157)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 1.35>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%layer_10_bias_addr = getelementptr i32 %layer_10_bias, i64 0, i64 %zext_ln155" [../src/hls/cnn.cpp:162]   --->   Operation 66 'getelementptr' 'layer_10_bias_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [2/2] (1.35ns)   --->   "%layer_10_bias_load = load i5 %layer_10_bias_addr" [../src/hls/cnn.cpp:162]   --->   Operation 67 'load' 'layer_10_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 15 <SV = 5> <Delay = 1.35>
ST_15 : Operation 68 [1/2] (1.35ns)   --->   "%layer_10_bias_load = load i5 %layer_10_bias_addr" [../src/hls/cnn.cpp:162]   --->   Operation 68 'load' 'layer_10_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 16 <SV = 6> <Delay = 6.01>
ST_16 : Operation 69 [5/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:162]   --->   Operation 69 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 6.01>
ST_17 : Operation 70 [4/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:162]   --->   Operation 70 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 6.01>
ST_18 : Operation 71 [3/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:162]   --->   Operation 71 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 6.01>
ST_19 : Operation 72 [2/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:162]   --->   Operation 72 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.01>
ST_20 : Operation 73 [1/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:162]   --->   Operation 73 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 3.34>
ST_21 : Operation 74 [1/1] (1.35ns)   --->   "%store_ln162 = store i32 %add1, i5 %output_addr" [../src/hls/cnn.cpp:162]   --->   Operation 74 'store' 'store_ln162' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add1" [../src/hls/cnn.cpp:49]   --->   Operation 75 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 76 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 77 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 78 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 78 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 79 [1/1] (0.97ns)   --->   "%icmp_ln49_2 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 79 'icmp' 'icmp_ln49_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 80 [2/2] (3.34ns)   --->   "%tmp_s = fcmp_olt  i32 %add1, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 80 'fcmp' 'tmp_s' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 5.03>
ST_22 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%or_ln49 = or i1 %icmp_ln49_2, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 81 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 82 [1/2] (3.34ns)   --->   "%tmp_s = fcmp_olt  i32 %add1, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 82 'fcmp' 'tmp_s' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 83 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_s" [../src/hls/cnn.cpp:49]   --->   Operation 83 'and' 'and_ln49' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %and_ln49, void %_Z4reluRf.exit, void" [../src/hls/cnn.cpp:49]   --->   Operation 84 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 85 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i5 %output_addr" [../src/hls/cnn.cpp:50]   --->   Operation 85 'store' 'store_ln50' <Predicate = (and_ln49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 86 'br' 'br_ln50' <Predicate = (and_ln49)> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_10_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer_10_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln155              (br               ) [ 01111111111111111111111]
i                     (phi              ) [ 00110000000000000000000]
add_ln155             (add              ) [ 01111111111111111111111]
icmp_ln155            (icmp             ) [ 00111111111111111111111]
empty                 (speclooptripcount) [ 00000000000000000000000]
br_ln155              (br               ) [ 00000000000000000000000]
zext_ln155            (zext             ) [ 00011111111111100000000]
output_addr           (getelementptr    ) [ 00011111111111111111111]
ret_ln166             (ret              ) [ 00000000000000000000000]
zext_ln155_2          (zext             ) [ 00001111111111000000000]
specloopname_ln155    (specloopname     ) [ 00000000000000000000000]
output_load           (load             ) [ 00111111111111111111111]
br_ln157              (br               ) [ 00111111111111111111111]
ii                    (phi              ) [ 00001000000000000000000]
add108                (phi              ) [ 00001111111111111111100]
add_ln157             (add              ) [ 00111111111111111111111]
specpipeline_ln0      (specpipeline     ) [ 00000000000000000000000]
icmp_ln157            (icmp             ) [ 00111111111111111111111]
empty_55              (speclooptripcount) [ 00000000000000000000000]
br_ln157              (br               ) [ 00000000000000000000000]
ii_cast2              (zext             ) [ 00000000000000000000000]
input_addr            (getelementptr    ) [ 00000100000000000000000]
trunc_ln159           (trunc            ) [ 00000000000000000000000]
shl_ln                (bitconcatenate   ) [ 00000000000000000000000]
add_ln159             (add              ) [ 00000000000000000000000]
zext_ln159            (zext             ) [ 00000000000000000000000]
layer_10_weights_addr (getelementptr    ) [ 00000100000000000000000]
input_load            (load             ) [ 00001011100000000000000]
layer_10_weights_load (load             ) [ 00001011100000000000000]
mul7                  (fmul             ) [ 00001111011111000000000]
specloopname_ln157    (specloopname     ) [ 00000000000000000000000]
add                   (fadd             ) [ 00111111111111111111111]
br_ln0                (br               ) [ 00111111111111111111111]
layer_10_bias_addr    (getelementptr    ) [ 00000000000000010000000]
layer_10_bias_load    (load             ) [ 00000000000000001111100]
add1                  (fadd             ) [ 00000000000000000000011]
store_ln162           (store            ) [ 00000000000000000000000]
bitcast_ln49          (bitcast          ) [ 00000000000000000000000]
tmp                   (partselect       ) [ 00000000000000000000000]
trunc_ln49            (trunc            ) [ 00000000000000000000000]
icmp_ln49             (icmp             ) [ 00000000000000000000001]
icmp_ln49_2           (icmp             ) [ 00000000000000000000001]
or_ln49               (or               ) [ 00000000000000000000000]
tmp_s                 (fcmp             ) [ 00000000000000000000000]
and_ln49              (and              ) [ 00111111111111111111111]
br_ln49               (br               ) [ 00000000000000000000000]
store_ln50            (store            ) [ 00000000000000000000000]
br_ln50               (br               ) [ 00000000000000000000000]
br_ln0                (br               ) [ 01111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_10_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_10_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_10_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_10_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="output_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="6" slack="0"/>
<pin id="64" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="5" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_load/2 store_ln162/21 store_ln50/22 "/>
</bind>
</comp>

<comp id="73" class="1004" name="input_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="7" slack="0"/>
<pin id="77" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="layer_10_weights_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="11" slack="0"/>
<pin id="90" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_10_weights_addr/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="11" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_10_weights_load/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="layer_10_bias_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="6" slack="3"/>
<pin id="103" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_10_bias_addr/14 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_10_bias_load/14 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="1"/>
<pin id="115" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="ii_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="1"/>
<pin id="127" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="ii_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="1" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="add108_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="3"/>
<pin id="138" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add108 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="add108_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="32" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add108/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="3"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/9 add1/16 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/21 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln155_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln155_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="6" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln155_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln155_2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="1"/>
<pin id="181" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_2/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln157_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln157_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="7" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="ii_cast2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ii_cast2/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln159_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln159/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="shl_ln_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="6" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln159_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="0" index="1" bw="6" slack="1"/>
<pin id="215" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln159_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bitcast_ln49_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln49/21 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="0" index="3" bw="6" slack="0"/>
<pin id="230" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/21 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln49_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/21 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln49_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/21 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln49_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="23" slack="0"/>
<pin id="247" dir="0" index="1" bw="23" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_2/21 "/>
</bind>
</comp>

<comp id="251" class="1004" name="or_ln49_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="1" slack="1"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/22 "/>
</bind>
</comp>

<comp id="255" class="1004" name="and_ln49_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/22 "/>
</bind>
</comp>

<comp id="261" class="1005" name="add_ln155_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln155 "/>
</bind>
</comp>

<comp id="269" class="1005" name="zext_ln155_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="3"/>
<pin id="271" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln155 "/>
</bind>
</comp>

<comp id="274" class="1005" name="output_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="1"/>
<pin id="276" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="279" class="1005" name="zext_ln155_2_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="1"/>
<pin id="281" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln155_2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="output_load_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_load "/>
</bind>
</comp>

<comp id="289" class="1005" name="add_ln157_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln157 "/>
</bind>
</comp>

<comp id="294" class="1005" name="icmp_ln157_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="298" class="1005" name="input_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="1"/>
<pin id="300" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="layer_10_weights_addr_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="1"/>
<pin id="305" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="layer_10_weights_addr "/>
</bind>
</comp>

<comp id="308" class="1005" name="input_load_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="313" class="1005" name="layer_10_weights_load_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_10_weights_load "/>
</bind>
</comp>

<comp id="318" class="1005" name="mul7_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7 "/>
</bind>
</comp>

<comp id="323" class="1005" name="add_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="328" class="1005" name="layer_10_bias_addr_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="1"/>
<pin id="330" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_10_bias_addr "/>
</bind>
</comp>

<comp id="333" class="1005" name="layer_10_bias_load_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_10_bias_load "/>
</bind>
</comp>

<comp id="338" class="1005" name="add1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="icmp_ln49_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="350" class="1005" name="icmp_ln49_2_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln49_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="124"><net_src comp="117" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="145"><net_src comp="139" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="150"><net_src comp="136" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="80" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="93" pin="3"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="58" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="117" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="117" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="117" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="182"><net_src comp="113" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="129" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="129" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="129" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="203"><net_src comp="129" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="238"><net_src comp="222" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="225" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="235" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="56" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="259"><net_src comp="251" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="157" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="162" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="272"><net_src comp="174" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="277"><net_src comp="60" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="282"><net_src comp="179" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="287"><net_src comp="67" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="292"><net_src comp="183" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="297"><net_src comp="189" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="73" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="306"><net_src comp="86" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="311"><net_src comp="80" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="316"><net_src comp="93" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="321"><net_src comp="151" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="326"><net_src comp="146" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="331"><net_src comp="99" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="336"><net_src comp="106" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="341"><net_src comp="146" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="348"><net_src comp="239" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="353"><net_src comp="245" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="251" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {21 22 }
	Port: layer_10_weights | {}
	Port: layer_10_bias | {}
 - Input state : 
	Port: dense_relu.1 : input_r | {4 5 }
	Port: dense_relu.1 : output_r | {2 3 }
	Port: dense_relu.1 : layer_10_weights | {4 5 }
	Port: dense_relu.1 : layer_10_bias | {14 15 }
  - Chain level:
	State 1
	State 2
		add_ln155 : 1
		icmp_ln155 : 1
		br_ln155 : 2
		zext_ln155 : 1
		output_addr : 2
		output_load : 3
	State 3
	State 4
		add_ln157 : 1
		icmp_ln157 : 1
		br_ln157 : 2
		ii_cast2 : 1
		input_addr : 2
		input_load : 3
		trunc_ln159 : 1
		shl_ln : 2
		add_ln159 : 3
		zext_ln159 : 4
		layer_10_weights_addr : 5
		layer_10_weights_load : 6
	State 5
		mul7 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		layer_10_bias_load : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		tmp : 1
		trunc_ln49 : 1
		icmp_ln49 : 2
		icmp_ln49_2 : 2
	State 22
		and_ln49 : 1
		br_ln49 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_146     |    2    |   205   |   206   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_151     |    3    |   143   |   140   |
|----------|---------------------|---------|---------|---------|
|          |  icmp_ln155_fu_168  |    0    |    0    |    10   |
|   icmp   |  icmp_ln157_fu_189  |    0    |    0    |    10   |
|          |   icmp_ln49_fu_239  |    0    |    0    |    11   |
|          |  icmp_ln49_2_fu_245 |    0    |    0    |    16   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln155_fu_162  |    0    |    0    |    13   |
|    add   |   add_ln157_fu_183  |    0    |    0    |    14   |
|          |   add_ln159_fu_212  |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln49_fu_251   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln49_fu_255   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_157     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln155_fu_174  |    0    |    0    |    0    |
|   zext   | zext_ln155_2_fu_179 |    0    |    0    |    0    |
|          |   ii_cast2_fu_195   |    0    |    0    |    0    |
|          |  zext_ln159_fu_217  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln159_fu_200 |    0    |    0    |    0    |
|          |  trunc_ln49_fu_235  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    shl_ln_fu_204    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_225     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   348   |   442   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        add108_reg_136       |   32   |
|         add1_reg_338        |   32   |
|      add_ln155_reg_261      |    6   |
|      add_ln157_reg_289      |    7   |
|         add_reg_323         |   32   |
|          i_reg_113          |    6   |
|      icmp_ln157_reg_294     |    1   |
|     icmp_ln49_2_reg_350     |    1   |
|      icmp_ln49_reg_345      |    1   |
|          ii_reg_125         |    7   |
|      input_addr_reg_298     |    6   |
|      input_load_reg_308     |   32   |
|  layer_10_bias_addr_reg_328 |    5   |
|  layer_10_bias_load_reg_333 |   32   |
|layer_10_weights_addr_reg_303|   11   |
|layer_10_weights_load_reg_313|   32   |
|         mul7_reg_318        |   32   |
|     output_addr_reg_274     |    5   |
|     output_load_reg_284     |   32   |
|     zext_ln155_2_reg_279    |   11   |
|      zext_ln155_reg_269     |   64   |
+-----------------------------+--------+
|            Total            |   387  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_67 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_67 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_80 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_93 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_106 |  p0  |   2  |   5  |   10   ||    9    |
|     i_reg_113     |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_146    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_151    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_151    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   322  ||  4.401  ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   442  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   81   |
|  Register |    -   |    -   |   387  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |   735  |   523  |
+-----------+--------+--------+--------+--------+
