Source Block: oh/common/dv/dv_ctrl.v@61:77@HdlStmProcess
     #(clk2_phase + 1) clk2 = ~clk2;

   //#################################
   //RESET
   //#################################
   initial
     begin	
	#(1)
	nreset   = 'b0;	
	#(clk1_phase * 20)   //hold reset for 20 clk cycles
	nreset   = 'b1;
     end

   //START TEST
   always @ (posedge clk1 or negedge nreset)
     if(!nreset)
       start = 1'b0;

Diff Content:
- 70 	#(clk1_phase * 20)   //hold reset for 20 clk cycles
+ 70 	#(clk1_phase * 20 + 100)   //hold reset for 20 clk cycles

Clone Blocks:
