

================================================================
== Vitis HLS Report for 'adjust_9_Pipeline_VITIS_LOOP_2139_1'
================================================================
* Date:           Tue Mar 28 15:09:56 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        add_float_xilinx
* Solution:       add_float_xilinx_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  4.140 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2139_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     43|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      34|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      34|     70|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |k_3_fu_74_p2         |         +|   0|  0|  39|          32|           2|
    |and_ln2139_fu_68_p2  |       and|   0|  0|   2|           1|           1|
    |xor_ln2139_fu_62_p2  |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  43|          34|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_2  |   9|          2|   32|         64|
    |k_fu_28               |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   65|        130|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |k_fu_28      |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  34|   0|   34|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  adjust<9>_Pipeline_VITIS_LOOP_2139_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  adjust<9>_Pipeline_VITIS_LOOP_2139_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  adjust<9>_Pipeline_VITIS_LOOP_2139_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  adjust<9>_Pipeline_VITIS_LOOP_2139_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  adjust<9>_Pipeline_VITIS_LOOP_2139_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  adjust<9>_Pipeline_VITIS_LOOP_2139_1|  return value|
|cmp1_i_i      |   in|    1|     ap_none|                              cmp1_i_i|        scalar|
|k_out         |  out|   32|      ap_vld|                                 k_out|       pointer|
|k_out_ap_vld  |  out|    1|      ap_vld|                                 k_out|       pointer|
+--------------+-----+-----+------------+--------------------------------------+--------------+

