\hypertarget{power7_8hh_source}{}\doxysection{power7.\+hh}
\label{power7_8hh_source}\index{power7.hh@{power7.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{keyword}{namespace }optkit::ibm::power7\{}
\DoxyCodeLine{00003     \textcolor{keyword}{enum} power7 : uint64\_t \{}
\DoxyCodeLine{00004         PM\_IC\_DEMAND\_L2\_BR\_ALL = 0x4898, \textcolor{comment}{// L2 I cache demand request due to BHT or redirect}}
\DoxyCodeLine{00005         PM\_GCT\_UTIL\_7\_TO\_10\_SLOTS = 0x20a0, \textcolor{comment}{// GCT Utilization 7-\/10 entries}}
\DoxyCodeLine{00006         PM\_PMC2\_SAVED = 0x10022, \textcolor{comment}{// PMC2 Rewind Value saved}}
\DoxyCodeLine{00007         PM\_CMPLU\_STALL\_DFU = 0x2003c, \textcolor{comment}{// Completion stall caused by Decimal Floating Point Unit}}
\DoxyCodeLine{00008         PM\_VSU0\_16FLOP = 0xa0a4, \textcolor{comment}{// Sixteen flops operation (SP vector versions of fdiv}}
\DoxyCodeLine{00009         PM\_MRK\_LSU\_DERAT\_MISS = 0x3d05a, \textcolor{comment}{// Marked DERAT Miss}}
\DoxyCodeLine{00010         PM\_MRK\_ST\_CMPL = 0x10034, \textcolor{comment}{// marked  store finished (was complete)}}
\DoxyCodeLine{00011         PM\_NEST\_PAIR3\_ADD = 0x40881, \textcolor{comment}{// Nest events (MC0/MC1/PB/GX)}}
\DoxyCodeLine{00012         PM\_L2\_ST\_DISP = 0x46180, \textcolor{comment}{// All successful store dispatches}}
\DoxyCodeLine{00013         PM\_L2\_CASTOUT\_MOD = 0x16180, \textcolor{comment}{// L2 Castouts -\/ Modified (M}}
\DoxyCodeLine{00014         PM\_ISEG = 0x20a4, \textcolor{comment}{// ISEG Exception}}
\DoxyCodeLine{00015         PM\_MRK\_INST\_TIMEO = 0x40034, \textcolor{comment}{// marked Instruction finish timeout}}
\DoxyCodeLine{00016         PM\_L2\_RCST\_DISP\_FAIL\_ADDR = 0x36282, \textcolor{comment}{// L2  RC store dispatch attempt failed due to address collision with RC/CO/SN/SQ}}
\DoxyCodeLine{00017         PM\_LSU1\_DC\_PREF\_STREAM\_CONFIRM = 0xd0b6, \textcolor{comment}{// LS1 'Dcache prefetch stream confirmed}}
\DoxyCodeLine{00018         PM\_IERAT\_WR\_64K = 0x40be, \textcolor{comment}{// large page 64k}}
\DoxyCodeLine{00019         PM\_MRK\_DTLB\_MISS\_16M = 0x4d05e, \textcolor{comment}{// Marked Data TLB misses for 16M page}}
\DoxyCodeLine{00020         PM\_IERAT\_MISS = 0x100f6, \textcolor{comment}{// IERAT Miss (Not implemented as DI on POWER6)}}
\DoxyCodeLine{00021         PM\_MRK\_PTEG\_FROM\_LMEM = 0x4d052, \textcolor{comment}{// Marked PTEG loaded from local memory}}
\DoxyCodeLine{00022         PM\_FLOP = 0x100f4, \textcolor{comment}{// Floating Point Operation Finished}}
\DoxyCodeLine{00023         PM\_THRD\_PRIO\_4\_5\_CYC = 0x40b4, \textcolor{comment}{// Cycles thread running at priority level 4 or 5}}
\DoxyCodeLine{00024         PM\_BR\_PRED\_TA = 0x40aa, \textcolor{comment}{// Branch predict -\/ target address}}
\DoxyCodeLine{00025         PM\_CMPLU\_STALL\_FXU = 0x20014, \textcolor{comment}{// Completion stall caused by FXU instruction}}
\DoxyCodeLine{00026         PM\_EXT\_INT = 0x200f8, \textcolor{comment}{// external interrupt}}
\DoxyCodeLine{00027         PM\_VSU\_FSQRT\_FDIV = 0xa888, \textcolor{comment}{// four flops operation (fdiv}}
\DoxyCodeLine{00028         PM\_MRK\_LD\_MISS\_EXPOSED\_CYC = 0x1003e, \textcolor{comment}{// Marked Load exposed Miss}}
\DoxyCodeLine{00029         PM\_LSU1\_LDF = 0xc086, \textcolor{comment}{// LS1  Scalar Loads}}
\DoxyCodeLine{00030         PM\_IC\_WRITE\_ALL = 0x488c, \textcolor{comment}{// Icache sectors written}}
\DoxyCodeLine{00031         PM\_LSU0\_SRQ\_STFWD = 0xc0a0, \textcolor{comment}{// LS0 SRQ forwarded data to a load}}
\DoxyCodeLine{00032         PM\_PTEG\_FROM\_RL2L3\_MOD = 0x1c052, \textcolor{comment}{// PTEG loaded from remote L2 or L3 modified}}
\DoxyCodeLine{00033         PM\_MRK\_DATA\_FROM\_L31\_SHR = 0x1d04e, \textcolor{comment}{// Marked data loaded from another L3 on same chip shared}}
\DoxyCodeLine{00034         PM\_DATA\_FROM\_L21\_MOD = 0x3c046, \textcolor{comment}{// Data loaded from another L2 on same chip modified}}
\DoxyCodeLine{00035         PM\_VSU1\_SCAL\_DOUBLE\_ISSUED = 0xb08a, \textcolor{comment}{// Double Precision scalar instruction issued on Pipe1}}
\DoxyCodeLine{00036         PM\_VSU0\_8FLOP = 0xa0a0, \textcolor{comment}{// eight flops operation (DP vector versions of fdiv}}
\DoxyCodeLine{00037         PM\_POWER\_EVENT1 = 0x1006e, \textcolor{comment}{// Power Management Event 1}}
\DoxyCodeLine{00038         PM\_DISP\_CLB\_HELD\_BAL = 0x2092, \textcolor{comment}{// Dispatch/CLB Hold: Balance}}
\DoxyCodeLine{00039         PM\_VSU1\_2FLOP = 0xa09a, \textcolor{comment}{// two flops operation (scalar fmadd}}
\DoxyCodeLine{00040         PM\_LWSYNC\_HELD = 0x209a, \textcolor{comment}{// LWSYNC held at dispatch}}
\DoxyCodeLine{00041         PM\_PTEG\_FROM\_DL2L3\_SHR = 0x3c054, \textcolor{comment}{// PTEG loaded from remote L2 or L3 shared}}
\DoxyCodeLine{00042         PM\_INST\_FROM\_L21\_MOD = 0x34046, \textcolor{comment}{// Instruction fetched from another L2 on same chip modified}}
\DoxyCodeLine{00043         PM\_IERAT\_XLATE\_WR\_16MPLUS = 0x40bc, \textcolor{comment}{// large page 16M+}}
\DoxyCodeLine{00044         PM\_IC\_REQ\_ALL = 0x4888, \textcolor{comment}{// Icache requests}}
\DoxyCodeLine{00045         PM\_DSLB\_MISS = 0xd090, \textcolor{comment}{// Data SLB Miss -\/ Total of all segment sizes}}
\DoxyCodeLine{00046         PM\_L3\_MISS = 0x1f082, \textcolor{comment}{// L3 Misses}}
\DoxyCodeLine{00047         PM\_LSU0\_L1\_PREF = 0xd0b8, \textcolor{comment}{// LS0 L1 cache data prefetches}}
\DoxyCodeLine{00048         PM\_VSU\_SCALAR\_SINGLE\_ISSUED = 0xb884, \textcolor{comment}{// Single Precision scalar instruction issued on Pipe0}}
\DoxyCodeLine{00049         PM\_LSU1\_DC\_PREF\_STREAM\_CONFIRM\_STRIDE = 0xd0be, \textcolor{comment}{// LS1  Dcache Strided prefetch stream confirmed}}
\DoxyCodeLine{00050         PM\_L2\_INST = 0x36080, \textcolor{comment}{// Instruction Load Count}}
\DoxyCodeLine{00051         PM\_VSU0\_FRSP = 0xa0b4, \textcolor{comment}{// Round to single precision instruction executed}}
\DoxyCodeLine{00052         PM\_FLUSH\_DISP = 0x2082, \textcolor{comment}{// Dispatch flush}}
\DoxyCodeLine{00053         PM\_PTEG\_FROM\_L2MISS = 0x4c058, \textcolor{comment}{// PTEG loaded from L2 miss}}
\DoxyCodeLine{00054         PM\_VSU1\_DQ\_ISSUED = 0xb09a, \textcolor{comment}{// 128BIT Decimal Issued on Pipe1}}
\DoxyCodeLine{00055         PM\_CMPLU\_STALL\_LSU = 0x20012, \textcolor{comment}{// Completion stall caused by LSU instruction}}
\DoxyCodeLine{00056         PM\_MRK\_DATA\_FROM\_DMEM = 0x1d04a, \textcolor{comment}{// Marked data loaded from distant memory}}
\DoxyCodeLine{00057         PM\_LSU\_FLUSH\_ULD = 0xc8b0, \textcolor{comment}{// Flush: Unaligned Load}}
\DoxyCodeLine{00058         PM\_PTEG\_FROM\_LMEM = 0x4c052, \textcolor{comment}{// PTEG loaded from local memory}}
\DoxyCodeLine{00059         PM\_MRK\_DERAT\_MISS\_16M = 0x3d05c, \textcolor{comment}{// Marked DERAT misses for 16M page}}
\DoxyCodeLine{00060         PM\_THRD\_ALL\_RUN\_CYC = 0x2000c, \textcolor{comment}{// All Threads in run\_cycles}}
\DoxyCodeLine{00061         PM\_MEM0\_PREFETCH\_DISP = 0x20083, \textcolor{comment}{// Nest events (MC0/MC1/PB/GX)}}
\DoxyCodeLine{00062         PM\_MRK\_STALL\_CMPLU\_CYC\_COUNT = 0x3003f, \textcolor{comment}{// Marked Group Completion Stall cycles (use edge detect to count \#)}}
\DoxyCodeLine{00063         PM\_DATA\_FROM\_DL2L3\_MOD = 0x3c04c, \textcolor{comment}{// Data loaded from distant L2 or L3 modified}}
\DoxyCodeLine{00064         PM\_VSU\_FRSP = 0xa8b4, \textcolor{comment}{// Round to single precision instruction executed}}
\DoxyCodeLine{00065         PM\_MRK\_DATA\_FROM\_L21\_MOD = 0x3d046, \textcolor{comment}{// Marked data loaded from another L2 on same chip modified}}
\DoxyCodeLine{00066         PM\_PMC1\_OVERFLOW = 0x20010, \textcolor{comment}{// Overflow from counter 1}}
\DoxyCodeLine{00067         PM\_VSU0\_SINGLE = 0xa0a8, \textcolor{comment}{// FPU single precision}}
\DoxyCodeLine{00068         PM\_MRK\_PTEG\_FROM\_L3MISS = 0x2d058, \textcolor{comment}{// Marked PTEG loaded from L3 miss}}
\DoxyCodeLine{00069         PM\_MRK\_PTEG\_FROM\_L31\_SHR = 0x2d056, \textcolor{comment}{// Marked PTEG loaded from another L3 on same chip shared}}
\DoxyCodeLine{00070         PM\_VSU0\_VECTOR\_SP\_ISSUED = 0xb090, \textcolor{comment}{// Single Precision vector instruction issued (executed)}}
\DoxyCodeLine{00071         PM\_VSU1\_FEST = 0xa0ba, \textcolor{comment}{// Estimate instruction executed}}
\DoxyCodeLine{00072         PM\_MRK\_INST\_DISP = 0x20030, \textcolor{comment}{// marked instruction dispatch}}
\DoxyCodeLine{00073         PM\_VSU0\_COMPLEX\_ISSUED = 0xb096, \textcolor{comment}{// Complex VMX instruction issued}}
\DoxyCodeLine{00074         PM\_LSU1\_FLUSH\_UST = 0xc0b6, \textcolor{comment}{// LS1 Flush: Unaligned Store}}
\DoxyCodeLine{00075         PM\_INST\_CMPL = 0x2, \textcolor{comment}{// \# PPC Instructions Finished}}
\DoxyCodeLine{00076         PM\_FXU\_IDLE = 0x1000e, \textcolor{comment}{// fxu0 idle and fxu1 idle}}
\DoxyCodeLine{00077         PM\_LSU0\_FLUSH\_ULD = 0xc0b0, \textcolor{comment}{// LS0 Flush: Unaligned Load}}
\DoxyCodeLine{00078         PM\_MRK\_DATA\_FROM\_DL2L3\_MOD = 0x3d04c, \textcolor{comment}{// Marked data loaded from distant L2 or L3 modified}}
\DoxyCodeLine{00079         PM\_LSU\_LMQ\_SRQ\_EMPTY\_ALL\_CYC = 0x3001c, \textcolor{comment}{// ALL threads lsu empty (lmq and srq empty)}}
\DoxyCodeLine{00080         PM\_LSU1\_REJECT\_LMQ\_FULL = 0xc0a6, \textcolor{comment}{// LS1 Reject: LMQ Full (LHR)}}
\DoxyCodeLine{00081         PM\_INST\_PTEG\_FROM\_L21\_MOD = 0x3e056, \textcolor{comment}{// Instruction PTEG loaded from another L2 on same chip modified}}
\DoxyCodeLine{00082         PM\_INST\_FROM\_RL2L3\_MOD = 0x14042, \textcolor{comment}{// Instruction fetched from remote L2 or L3 modified}}
\DoxyCodeLine{00083         PM\_SHL\_CREATED = 0x5082, \textcolor{comment}{// SHL table entry Created}}
\DoxyCodeLine{00084         PM\_L2\_ST\_HIT = 0x46182, \textcolor{comment}{// All successful store dispatches that were L2Hits}}
\DoxyCodeLine{00085         PM\_DATA\_FROM\_DMEM = 0x1c04a, \textcolor{comment}{// Data loaded from distant memory}}
\DoxyCodeLine{00086         PM\_L3\_LD\_MISS = 0x2f082, \textcolor{comment}{// L3 demand LD Miss}}
\DoxyCodeLine{00087         PM\_FXU1\_BUSY\_FXU0\_IDLE = 0x4000e, \textcolor{comment}{// fxu0 idle and fxu1 busy.}}
\DoxyCodeLine{00088         PM\_DISP\_CLB\_HELD\_RES = 0x2094, \textcolor{comment}{// Dispatch/CLB Hold: Resource}}
\DoxyCodeLine{00089         PM\_L2\_SN\_SX\_I\_DONE = 0x36382, \textcolor{comment}{// SNP dispatched and went from Sx or Tx to Ix}}
\DoxyCodeLine{00090         PM\_GRP\_CMPL = 0x30004, \textcolor{comment}{// group completed}}
\DoxyCodeLine{00091         PM\_STCX\_CMPL = 0xc098, \textcolor{comment}{// STCX executed}}
\DoxyCodeLine{00092         PM\_VSU0\_2FLOP = 0xa098, \textcolor{comment}{// two flops operation (scalar fmadd}}
\DoxyCodeLine{00093         PM\_L3\_PREF\_MISS = 0x3f082, \textcolor{comment}{// L3 Prefetch  Directory Miss}}
\DoxyCodeLine{00094         PM\_LSU\_SRQ\_SYNC\_CYC = 0xd096, \textcolor{comment}{// A sync is in the SRQ}}
\DoxyCodeLine{00095         PM\_LSU\_REJECT\_ERAT\_MISS = 0x20064, \textcolor{comment}{// LSU Reject due to ERAT (up to 2 per cycles)}}
\DoxyCodeLine{00096         PM\_L1\_ICACHE\_MISS = 0x200fc, \textcolor{comment}{// Demand iCache Miss}}
\DoxyCodeLine{00097         PM\_LSU1\_FLUSH\_SRQ = 0xc0be, \textcolor{comment}{// LS1 Flush: SRQ}}
\DoxyCodeLine{00098         PM\_LD\_REF\_L1\_LSU0 = 0xc080, \textcolor{comment}{// LS0 L1 D cache load references counted at finish}}
\DoxyCodeLine{00099         PM\_VSU0\_FEST = 0xa0b8, \textcolor{comment}{// Estimate instruction executed}}
\DoxyCodeLine{00100         PM\_VSU\_VECTOR\_SINGLE\_ISSUED = 0xb890, \textcolor{comment}{// Single Precision vector instruction issued (executed)}}
\DoxyCodeLine{00101         PM\_FREQ\_UP = 0x4000c, \textcolor{comment}{// Power Management: Above Threshold A}}
\DoxyCodeLine{00102         PM\_DATA\_FROM\_LMEM = 0x3c04a, \textcolor{comment}{// Data loaded from local memory}}
\DoxyCodeLine{00103         PM\_LSU1\_LDX = 0xc08a, \textcolor{comment}{// LS1  Vector Loads}}
\DoxyCodeLine{00104         PM\_PMC3\_OVERFLOW = 0x40010, \textcolor{comment}{// Overflow from counter 3}}
\DoxyCodeLine{00105         PM\_MRK\_BR\_MPRED = 0x30036, \textcolor{comment}{// Marked Branch Mispredicted}}
\DoxyCodeLine{00106         PM\_SHL\_MATCH = 0x5086, \textcolor{comment}{// SHL Table Match}}
\DoxyCodeLine{00107         PM\_MRK\_BR\_TAKEN = 0x10036, \textcolor{comment}{// Marked Branch Taken}}
\DoxyCodeLine{00108         PM\_CMPLU\_STALL\_BRU = 0x4004e, \textcolor{comment}{// Completion stall due to BRU}}
\DoxyCodeLine{00109         PM\_ISLB\_MISS = 0xd092, \textcolor{comment}{// Instruction SLB Miss -\/ Tota of all segment sizes}}
\DoxyCodeLine{00110         PM\_CYC = 0x1e, \textcolor{comment}{// Cycles}}
\DoxyCodeLine{00111         PM\_DISP\_HELD\_THERMAL = 0x30006, \textcolor{comment}{// Dispatch Held due to Thermal}}
\DoxyCodeLine{00112         PM\_INST\_PTEG\_FROM\_RL2L3\_SHR = 0x2e054, \textcolor{comment}{// Instruction PTEG loaded from remote L2 or L3 shared}}
\DoxyCodeLine{00113         PM\_LSU1\_SRQ\_STFWD = 0xc0a2, \textcolor{comment}{// LS1 SRQ forwarded data to a load}}
\DoxyCodeLine{00114         PM\_GCT\_NOSLOT\_BR\_MPRED = 0x4001a, \textcolor{comment}{// GCT empty by branch  mispredict}}
\DoxyCodeLine{00115         PM\_1PLUS\_PPC\_CMPL = 0x100f2, \textcolor{comment}{// 1 or more ppc  insts finished}}
\DoxyCodeLine{00116         PM\_PTEG\_FROM\_DMEM = 0x2c052, \textcolor{comment}{// PTEG loaded from distant memory}}
\DoxyCodeLine{00117         PM\_VSU\_2FLOP = 0xa898, \textcolor{comment}{// two flops operation (scalar fmadd}}
\DoxyCodeLine{00118         PM\_GCT\_FULL\_CYC = 0x4086, \textcolor{comment}{// Cycles No room in EAT}}
\DoxyCodeLine{00119         PM\_MRK\_DATA\_FROM\_L3\_CYC = 0x40020, \textcolor{comment}{// Marked ld latency Data source 0001 (L3)}}
\DoxyCodeLine{00120         PM\_LSU\_SRQ\_S0\_ALLOC = 0xd09d, \textcolor{comment}{// Slot 0 of SRQ valid}}
\DoxyCodeLine{00121         PM\_MRK\_DERAT\_MISS\_4K = 0x1d05c, \textcolor{comment}{// Marked DERAT misses for 4K page}}
\DoxyCodeLine{00122         PM\_BR\_MPRED\_TA = 0x40ae, \textcolor{comment}{// Branch mispredict -\/ target address}}
\DoxyCodeLine{00123         PM\_INST\_PTEG\_FROM\_L2MISS = 0x4e058, \textcolor{comment}{// Instruction PTEG loaded from L2 miss}}
\DoxyCodeLine{00124         PM\_DPU\_HELD\_POWER = 0x20006, \textcolor{comment}{// Dispatch Held due to Power Management}}
\DoxyCodeLine{00125         PM\_RUN\_INST\_CMPL = 0x400fa, \textcolor{comment}{// Run\_Instructions}}
\DoxyCodeLine{00126         PM\_MRK\_VSU\_FIN = 0x30032, \textcolor{comment}{// vsu (fpu) marked  instr finish}}
\DoxyCodeLine{00127         PM\_LSU\_SRQ\_S0\_VALID = 0xd09c, \textcolor{comment}{// Slot 0 of SRQ valid}}
\DoxyCodeLine{00128         PM\_GCT\_EMPTY\_CYC = 0x20008, \textcolor{comment}{// GCT empty}}
\DoxyCodeLine{00129         PM\_IOPS\_DISP = 0x30014, \textcolor{comment}{// IOPS dispatched}}
\DoxyCodeLine{00130         PM\_RUN\_SPURR = 0x10008, \textcolor{comment}{// Run SPURR}}
\DoxyCodeLine{00131         PM\_PTEG\_FROM\_L21\_MOD = 0x3c056, \textcolor{comment}{// PTEG loaded from another L2 on same chip modified}}
\DoxyCodeLine{00132         PM\_VSU0\_1FLOP = 0xa080, \textcolor{comment}{// one flop (fadd}}
\DoxyCodeLine{00133         PM\_SNOOP\_TLBIE = 0xd0b2, \textcolor{comment}{// TLBIE snoop}}
\DoxyCodeLine{00134         PM\_DATA\_FROM\_L3MISS = 0x2c048, \textcolor{comment}{// Demand LD -\/ L3 Miss (not L2 hit and not L3 hit)}}
\DoxyCodeLine{00135         PM\_VSU\_SINGLE = 0xa8a8, \textcolor{comment}{// Vector or Scalar single precision}}
\DoxyCodeLine{00136         PM\_DTLB\_MISS\_16G = 0x1c05e, \textcolor{comment}{// Data TLB miss for 16G page}}
\DoxyCodeLine{00137         PM\_CMPLU\_STALL\_VECTOR = 0x2001c, \textcolor{comment}{// Completion stall caused by Vector instruction}}
\DoxyCodeLine{00138         PM\_FLUSH = 0x400f8, \textcolor{comment}{// Flush (any type)}}
\DoxyCodeLine{00139         PM\_L2\_LD\_HIT = 0x36182, \textcolor{comment}{// All successful load dispatches that were L2 hits}}
\DoxyCodeLine{00140         PM\_NEST\_PAIR2\_AND = 0x30883, \textcolor{comment}{// Nest events (MC0/MC1/PB/GX)}}
\DoxyCodeLine{00141         PM\_VSU1\_1FLOP = 0xa082, \textcolor{comment}{// one flop (fadd}}
\DoxyCodeLine{00142         PM\_IC\_PREF\_REQ = 0x408a, \textcolor{comment}{// Instruction prefetch requests}}
\DoxyCodeLine{00143         PM\_L3\_LD\_HIT = 0x2f080, \textcolor{comment}{// L3 demand LD Hits}}
\DoxyCodeLine{00144         PM\_GCT\_NOSLOT\_IC\_MISS = 0x2001a, \textcolor{comment}{// GCT empty by I cache miss}}
\DoxyCodeLine{00145         PM\_DISP\_HELD = 0x10006, \textcolor{comment}{// Dispatch Held}}
\DoxyCodeLine{00146         PM\_L2\_LD = 0x16080, \textcolor{comment}{// Data Load Count}}
\DoxyCodeLine{00147         PM\_LSU\_FLUSH\_SRQ = 0xc8bc, \textcolor{comment}{// Flush: SRQ}}
\DoxyCodeLine{00148         PM\_BC\_PLUS\_8\_CONV = 0x40b8, \textcolor{comment}{// BC+8 Converted}}
\DoxyCodeLine{00149         PM\_MRK\_DATA\_FROM\_L31\_MOD\_CYC = 0x40026, \textcolor{comment}{// Marked ld latency Data source 0111  (L3.1 M same chip)}}
\DoxyCodeLine{00150         PM\_CMPLU\_STALL\_VECTOR\_LONG = 0x4004a, \textcolor{comment}{// completion stall due to long latency vector instruction}}
\DoxyCodeLine{00151         PM\_L2\_RCST\_BUSY\_RC\_FULL = 0x26282, \textcolor{comment}{// L2  activated Busy to the core for stores due to all RC full}}
\DoxyCodeLine{00152         PM\_TB\_BIT\_TRANS = 0x300f8, \textcolor{comment}{// Time Base bit transition}}
\DoxyCodeLine{00153         PM\_THERMAL\_MAX = 0x40006, \textcolor{comment}{// Processor In Thermal MAX}}
\DoxyCodeLine{00154         PM\_LSU1\_FLUSH\_ULD = 0xc0b2, \textcolor{comment}{// LS 1 Flush: Unaligned Load}}
\DoxyCodeLine{00155         PM\_LSU1\_REJECT\_LHS = 0xc0ae, \textcolor{comment}{// LS1  Reject: Load Hit Store}}
\DoxyCodeLine{00156         PM\_LSU\_LRQ\_S0\_ALLOC = 0xd09f, \textcolor{comment}{// Slot 0 of LRQ valid}}
\DoxyCodeLine{00157         PM\_L3\_CO\_L31 = 0x4f080, \textcolor{comment}{// L3 Castouts to Memory}}
\DoxyCodeLine{00158         PM\_POWER\_EVENT4 = 0x4006e, \textcolor{comment}{// Power Management Event 4}}
\DoxyCodeLine{00159         PM\_DATA\_FROM\_L31\_SHR = 0x1c04e, \textcolor{comment}{// Data loaded from another L3 on same chip shared}}
\DoxyCodeLine{00160         PM\_BR\_UNCOND = 0x409e, \textcolor{comment}{// Unconditional Branch}}
\DoxyCodeLine{00161         PM\_LSU1\_DC\_PREF\_STREAM\_ALLOC = 0xd0aa, \textcolor{comment}{// LS 1 D cache new prefetch stream allocated}}
\DoxyCodeLine{00162         PM\_PMC4\_REWIND = 0x10020, \textcolor{comment}{// PMC4 Rewind Event}}
\DoxyCodeLine{00163         PM\_L2\_RCLD\_DISP = 0x16280, \textcolor{comment}{// L2  RC load dispatch attempt}}
\DoxyCodeLine{00164         PM\_THRD\_PRIO\_2\_3\_CYC = 0x40b2, \textcolor{comment}{// Cycles thread running at priority level 2 or 3}}
\DoxyCodeLine{00165         PM\_MRK\_PTEG\_FROM\_L2MISS = 0x4d058, \textcolor{comment}{// Marked PTEG loaded from L2 miss}}
\DoxyCodeLine{00166         PM\_IC\_DEMAND\_L2\_BHT\_REDIRECT = 0x4098, \textcolor{comment}{// L2 I cache demand request due to BHT redirect}}
\DoxyCodeLine{00167         PM\_LSU\_DERAT\_MISS = 0x200f6, \textcolor{comment}{// DERAT Reloaded due to a DERAT miss}}
\DoxyCodeLine{00168         PM\_IC\_PREF\_CANCEL\_L2 = 0x4094, \textcolor{comment}{// L2 Squashed request}}
\DoxyCodeLine{00169         PM\_MRK\_FIN\_STALL\_CYC\_COUNT = 0x1003d, \textcolor{comment}{// Marked instruction Finish Stall cycles (marked finish after NTC) (use edge detect to count \#)}}
\DoxyCodeLine{00170         PM\_BR\_PRED\_CCACHE = 0x40a0, \textcolor{comment}{// Count Cache Predictions}}
\DoxyCodeLine{00171         PM\_GCT\_UTIL\_1\_TO\_2\_SLOTS = 0x209c, \textcolor{comment}{// GCT Utilization 1-\/2 entries}}
\DoxyCodeLine{00172         PM\_MRK\_ST\_CMPL\_INT = 0x30034, \textcolor{comment}{// marked  store complete (data home) with intervention}}
\DoxyCodeLine{00173         PM\_LSU\_TWO\_TABLEWALK\_CYC = 0xd0a6, \textcolor{comment}{// Cycles when two tablewalks pending on this thread}}
\DoxyCodeLine{00174         PM\_MRK\_DATA\_FROM\_L3MISS = 0x2d048, \textcolor{comment}{// Marked data loaded from L3 miss}}
\DoxyCodeLine{00175         PM\_GCT\_NOSLOT\_CYC = 0x100f8, \textcolor{comment}{// No itags assigned}}
\DoxyCodeLine{00176         PM\_LSU\_SET\_MPRED = 0xc0a8, \textcolor{comment}{// Line already in cache at reload time}}
\DoxyCodeLine{00177         PM\_FLUSH\_DISP\_TLBIE = 0x208a, \textcolor{comment}{// Dispatch Flush: TLBIE}}
\DoxyCodeLine{00178         PM\_VSU1\_FCONV = 0xa0b2, \textcolor{comment}{// Convert instruction executed}}
\DoxyCodeLine{00179         PM\_DERAT\_MISS\_16G = 0x4c05c, \textcolor{comment}{// DERAT misses for 16G page}}
\DoxyCodeLine{00180         PM\_INST\_FROM\_LMEM = 0x3404a, \textcolor{comment}{// Instruction fetched from local memory}}
\DoxyCodeLine{00181         PM\_IC\_DEMAND\_L2\_BR\_REDIRECT = 0x409a, \textcolor{comment}{// L2 I cache demand request due to branch redirect}}
\DoxyCodeLine{00182         PM\_CMPLU\_STALL\_SCALAR\_LONG = 0x20018, \textcolor{comment}{// Completion stall caused by long latency scalar instruction}}
\DoxyCodeLine{00183         PM\_INST\_PTEG\_FROM\_L2 = 0x1e050, \textcolor{comment}{// Instruction PTEG loaded from L2}}
\DoxyCodeLine{00184         PM\_PTEG\_FROM\_L2 = 0x1c050, \textcolor{comment}{// PTEG loaded from L2}}
\DoxyCodeLine{00185         PM\_MRK\_DATA\_FROM\_L21\_SHR\_CYC = 0x20024, \textcolor{comment}{// Marked ld latency Data source 0100 (L2.1 S)}}
\DoxyCodeLine{00186         PM\_MRK\_DTLB\_MISS\_4K = 0x2d05a, \textcolor{comment}{// Marked Data TLB misses for 4K page}}
\DoxyCodeLine{00187         PM\_VSU0\_FPSCR = 0xb09c, \textcolor{comment}{// Move to/from FPSCR type instruction issued on Pipe 0}}
\DoxyCodeLine{00188         PM\_VSU1\_VECT\_DOUBLE\_ISSUED = 0xb082, \textcolor{comment}{// Double Precision vector instruction issued on Pipe1}}
\DoxyCodeLine{00189         PM\_MRK\_PTEG\_FROM\_RL2L3\_MOD = 0x1d052, \textcolor{comment}{// Marked PTEG loaded from remote L2 or L3 modified}}
\DoxyCodeLine{00190         PM\_MEM0\_RQ\_DISP = 0x10083, \textcolor{comment}{// Nest events (MC0/MC1/PB/GX)}}
\DoxyCodeLine{00191         PM\_L2\_LD\_MISS = 0x26080, \textcolor{comment}{// Data Load Miss}}
\DoxyCodeLine{00192         PM\_VMX\_RESULT\_SAT\_1 = 0xb0a0, \textcolor{comment}{// 1}}
\DoxyCodeLine{00193         PM\_L1\_PREF = 0xd8b8, \textcolor{comment}{// L1 Prefetches}}
\DoxyCodeLine{00194         PM\_MRK\_DATA\_FROM\_LMEM\_CYC = 0x2002c, \textcolor{comment}{// Marked ld latency Data Source 1100 (Local Memory)}}
\DoxyCodeLine{00195         PM\_GRP\_IC\_MISS\_NONSPEC = 0x1000c, \textcolor{comment}{// Group experienced non-\/speculative I cache miss}}
\DoxyCodeLine{00196         PM\_PB\_NODE\_PUMP = 0x10081, \textcolor{comment}{// Nest events (MC0/MC1/PB/GX)}}
\DoxyCodeLine{00197         PM\_SHL\_MERGED = 0x5084, \textcolor{comment}{// SHL table entry merged with existing}}
\DoxyCodeLine{00198         PM\_NEST\_PAIR1\_ADD = 0x20881, \textcolor{comment}{// Nest events (MC0/MC1/PB/GX)}}
\DoxyCodeLine{00199         PM\_DATA\_FROM\_L3 = 0x1c048, \textcolor{comment}{// Data loaded from L3}}
\DoxyCodeLine{00200         PM\_LSU\_FLUSH = 0x208e, \textcolor{comment}{// Flush initiated by LSU}}
\DoxyCodeLine{00201         PM\_LSU\_SRQ\_SYNC\_COUNT = 0xd097, \textcolor{comment}{// SRQ sync count (edge of PM\_LSU\_SRQ\_SYNC\_CYC)}}
\DoxyCodeLine{00202         PM\_PMC2\_OVERFLOW = 0x30010, \textcolor{comment}{// Overflow from counter 2}}
\DoxyCodeLine{00203         PM\_LSU\_LDF = 0xc884, \textcolor{comment}{// All Scalar Loads}}
\DoxyCodeLine{00204         PM\_POWER\_EVENT3 = 0x3006e, \textcolor{comment}{// Power Management Event 3}}
\DoxyCodeLine{00205         PM\_DISP\_WT = 0x30008, \textcolor{comment}{// Dispatched Starved (not held}}
\DoxyCodeLine{00206         PM\_CMPLU\_STALL\_REJECT = 0x40016, \textcolor{comment}{// Completion stall caused by reject}}
\DoxyCodeLine{00207         PM\_IC\_BANK\_CONFLICT = 0x4082, \textcolor{comment}{// Read blocked due to interleave conflict.}}
\DoxyCodeLine{00208         PM\_BR\_MPRED\_CR\_TA = 0x48ae, \textcolor{comment}{// Branch mispredict -\/ taken/not taken and target}}
\DoxyCodeLine{00209         PM\_L2\_INST\_MISS = 0x36082, \textcolor{comment}{// Instruction Load Misses}}
\DoxyCodeLine{00210         PM\_CMPLU\_STALL\_ERAT\_MISS = 0x40018, \textcolor{comment}{// Completion stall caused by ERAT miss}}
\DoxyCodeLine{00211         PM\_NEST\_PAIR2\_ADD = 0x30881, \textcolor{comment}{// Nest events (MC0/MC1/PB/GX)}}
\DoxyCodeLine{00212         PM\_MRK\_LSU\_FLUSH = 0xd08c, \textcolor{comment}{// Flush: (marked) : All Cases}}
\DoxyCodeLine{00213         PM\_L2\_LDST = 0x16880, \textcolor{comment}{// Data Load+Store Count}}
\DoxyCodeLine{00214         PM\_INST\_FROM\_L31\_SHR = 0x1404e, \textcolor{comment}{// Instruction fetched from another L3 on same chip shared}}
\DoxyCodeLine{00215         PM\_VSU0\_FIN = 0xa0bc, \textcolor{comment}{// VSU0 Finished an instruction}}
\DoxyCodeLine{00216         PM\_LARX\_LSU = 0xc894, \textcolor{comment}{// Larx Finished}}
\DoxyCodeLine{00217         PM\_INST\_FROM\_RMEM = 0x34042, \textcolor{comment}{// Instruction fetched from remote memory}}
\DoxyCodeLine{00218         PM\_DISP\_CLB\_HELD\_TLBIE = 0x2096, \textcolor{comment}{// Dispatch Hold: Due to TLBIE}}
\DoxyCodeLine{00219         PM\_MRK\_DATA\_FROM\_DMEM\_CYC = 0x2002e, \textcolor{comment}{// Marked ld latency Data Source 1110 (Distant Memory)}}
\DoxyCodeLine{00220         PM\_BR\_PRED\_CR = 0x40a8, \textcolor{comment}{// Branch predict -\/ taken/not taken}}
\DoxyCodeLine{00221         PM\_LSU\_REJECT = 0x10064, \textcolor{comment}{// LSU Reject (up to 2 per cycle)}}
\DoxyCodeLine{00222         PM\_GCT\_UTIL\_3\_TO\_6\_SLOTS = 0x209e, \textcolor{comment}{// GCT Utilization 3-\/6 entries}}
\DoxyCodeLine{00223         PM\_CMPLU\_STALL\_END\_GCT\_NOSLOT = 0x10028, \textcolor{comment}{// Count ended because GCT went empty}}
\DoxyCodeLine{00224         PM\_LSU0\_REJECT\_LMQ\_FULL = 0xc0a4, \textcolor{comment}{// LS0 Reject: LMQ Full (LHR)}}
\DoxyCodeLine{00225         PM\_VSU\_FEST = 0xa8b8, \textcolor{comment}{// Estimate instruction executed}}
\DoxyCodeLine{00226         PM\_NEST\_PAIR0\_AND = 0x10883, \textcolor{comment}{// Nest events (MC0/MC1/PB/GX)}}
\DoxyCodeLine{00227         PM\_PTEG\_FROM\_L3 = 0x2c050, \textcolor{comment}{// PTEG loaded from L3}}
\DoxyCodeLine{00228         PM\_POWER\_EVENT2 = 0x2006e, \textcolor{comment}{// Power Management Event 2}}
\DoxyCodeLine{00229         PM\_IC\_PREF\_CANCEL\_PAGE = 0x4090, \textcolor{comment}{// Prefetch Canceled due to page boundary}}
\DoxyCodeLine{00230         PM\_VSU0\_FSQRT\_FDIV = 0xa088, \textcolor{comment}{// four flops operation (fdiv}}
\DoxyCodeLine{00231         PM\_MRK\_GRP\_CMPL = 0x40030, \textcolor{comment}{// Marked group complete}}
\DoxyCodeLine{00232         PM\_VSU0\_SCAL\_DOUBLE\_ISSUED = 0xb088, \textcolor{comment}{// Double Precision scalar instruction issued on Pipe0}}
\DoxyCodeLine{00233         PM\_GRP\_DISP = 0x3000a, \textcolor{comment}{// dispatch\_success (Group Dispatched)}}
\DoxyCodeLine{00234         PM\_LSU0\_LDX = 0xc088, \textcolor{comment}{// LS0 Vector Loads}}
\DoxyCodeLine{00235         PM\_DATA\_FROM\_L2 = 0x1c040, \textcolor{comment}{// Data loaded from L2}}
\DoxyCodeLine{00236         PM\_MRK\_DATA\_FROM\_RL2L3\_MOD = 0x1d042, \textcolor{comment}{// Marked data loaded from remote L2 or L3 modified}}
\DoxyCodeLine{00237         PM\_LD\_REF\_L1 = 0xc880, \textcolor{comment}{// L1 D cache load references counted at finish}}
\DoxyCodeLine{00238         PM\_VSU0\_VECT\_DOUBLE\_ISSUED = 0xb080, \textcolor{comment}{// Double Precision vector instruction issued on Pipe0}}
\DoxyCodeLine{00239         PM\_VSU1\_2FLOP\_DOUBLE = 0xa08e, \textcolor{comment}{// two flop DP vector operation (xvadddp}}
\DoxyCodeLine{00240         PM\_THRD\_PRIO\_6\_7\_CYC = 0x40b6, \textcolor{comment}{// Cycles thread running at priority level 6 or 7}}
\DoxyCodeLine{00241         PM\_BC\_PLUS\_8\_RSLV\_TAKEN = 0x40ba, \textcolor{comment}{// BC+8 Resolve outcome was Taken}}
\DoxyCodeLine{00242         PM\_BR\_MPRED\_CR = 0x40ac, \textcolor{comment}{// Branch mispredict -\/ taken/not taken}}
\DoxyCodeLine{00243         PM\_L3\_CO\_MEM = 0x4f082, \textcolor{comment}{// L3 Castouts to L3.1}}
\DoxyCodeLine{00244         PM\_LD\_MISS\_L1 = 0x400f0, \textcolor{comment}{// Load Missed L1}}
\DoxyCodeLine{00245         PM\_DATA\_FROM\_RL2L3\_MOD = 0x1c042, \textcolor{comment}{// Data loaded from remote L2 or L3 modified}}
\DoxyCodeLine{00246         PM\_LSU\_SRQ\_FULL\_CYC = 0x1001a, \textcolor{comment}{// Storage Queue is full and is blocking dispatch}}
\DoxyCodeLine{00247         PM\_TABLEWALK\_CYC = 0x10026, \textcolor{comment}{// Cycles when a tablewalk (I or D) is active}}
\DoxyCodeLine{00248         PM\_MRK\_PTEG\_FROM\_RMEM = 0x3d052, \textcolor{comment}{// Marked PTEG loaded from remote memory}}
\DoxyCodeLine{00249         PM\_LSU\_SRQ\_STFWD = 0xc8a0, \textcolor{comment}{// Load got data from a store}}
\DoxyCodeLine{00250         PM\_INST\_PTEG\_FROM\_RMEM = 0x3e052, \textcolor{comment}{// Instruction PTEG loaded from remote memory}}
\DoxyCodeLine{00251         PM\_FXU0\_FIN = 0x10004, \textcolor{comment}{// FXU0 Finished}}
\DoxyCodeLine{00252         PM\_LSU1\_L1\_SW\_PREF = 0xc09e, \textcolor{comment}{// LSU1 Software L1 Prefetches}}
\DoxyCodeLine{00253         PM\_PTEG\_FROM\_L31\_MOD = 0x1c054, \textcolor{comment}{// PTEG loaded from another L3 on same chip modified}}
\DoxyCodeLine{00254         PM\_PMC5\_OVERFLOW = 0x10024, \textcolor{comment}{// Overflow from counter 5}}
\DoxyCodeLine{00255         PM\_LD\_REF\_L1\_LSU1 = 0xc082, \textcolor{comment}{// LS1 L1 D cache load references counted at finish}}
\DoxyCodeLine{00256         PM\_INST\_PTEG\_FROM\_L21\_SHR = 0x4e056, \textcolor{comment}{// Instruction PTEG loaded from another L2 on same chip shared}}
\DoxyCodeLine{00257         PM\_CMPLU\_STALL\_THRD = 0x1001c, \textcolor{comment}{// Completion Stalled due to thread conflict.  Group ready to complete but it was another thread's turn}}
\DoxyCodeLine{00258         PM\_DATA\_FROM\_RMEM = 0x3c042, \textcolor{comment}{// Data loaded from remote memory}}
\DoxyCodeLine{00259         PM\_VSU0\_SCAL\_SINGLE\_ISSUED = 0xb084, \textcolor{comment}{// Single Precision scalar instruction issued on Pipe0}}
\DoxyCodeLine{00260         PM\_BR\_MPRED\_LSTACK = 0x40a6, \textcolor{comment}{// Branch Mispredict due to Link Stack}}
\DoxyCodeLine{00261         PM\_MRK\_DATA\_FROM\_RL2L3\_MOD\_CYC = 0x40028, \textcolor{comment}{// Marked ld latency Data source 1001 (L2.5/L3.5 M same 4 chip node)}}
\DoxyCodeLine{00262         PM\_LSU0\_FLUSH\_UST = 0xc0b4, \textcolor{comment}{// LS0 Flush: Unaligned Store}}
\DoxyCodeLine{00263         PM\_LSU\_NCST = 0xc090, \textcolor{comment}{// Non-\/cachable Stores sent to nest}}
\DoxyCodeLine{00264         PM\_BR\_TAKEN = 0x20004, \textcolor{comment}{// Branch Taken}}
\DoxyCodeLine{00265         PM\_INST\_PTEG\_FROM\_LMEM = 0x4e052, \textcolor{comment}{// Instruction PTEG loaded from local memory}}
\DoxyCodeLine{00266         PM\_GCT\_NOSLOT\_BR\_MPRED\_IC\_MISS = 0x4001c, \textcolor{comment}{// GCT empty by branch  mispredict + IC miss}}
\DoxyCodeLine{00267         PM\_DTLB\_MISS\_4K = 0x2c05a, \textcolor{comment}{// Data TLB miss for 4K page}}
\DoxyCodeLine{00268         PM\_PMC4\_SAVED = 0x30022, \textcolor{comment}{// PMC4 Rewind Value saved (matched condition)}}
\DoxyCodeLine{00269         PM\_VSU1\_PERMUTE\_ISSUED = 0xb092, \textcolor{comment}{// Permute VMX Instruction Issued}}
\DoxyCodeLine{00270         PM\_SLB\_MISS = 0xd890, \textcolor{comment}{// Data + Instruction SLB Miss -\/ Total of all segment sizes}}
\DoxyCodeLine{00271         PM\_LSU1\_FLUSH\_LRQ = 0xc0ba, \textcolor{comment}{// LS1 Flush: LRQ}}
\DoxyCodeLine{00272         PM\_DTLB\_MISS = 0x300fc, \textcolor{comment}{// TLB reload valid}}
\DoxyCodeLine{00273         PM\_VSU1\_FRSP = 0xa0b6, \textcolor{comment}{// Round to single precision instruction executed}}
\DoxyCodeLine{00274         PM\_VSU\_VECTOR\_DOUBLE\_ISSUED = 0xb880, \textcolor{comment}{// Double Precision vector instruction issued on Pipe0}}
\DoxyCodeLine{00275         PM\_L2\_CASTOUT\_SHR = 0x16182, \textcolor{comment}{// L2 Castouts -\/ Shared (T}}
\DoxyCodeLine{00276         PM\_DATA\_FROM\_DL2L3\_SHR = 0x3c044, \textcolor{comment}{// Data loaded from distant L2 or L3 shared}}
\DoxyCodeLine{00277         PM\_VSU1\_STF = 0xb08e, \textcolor{comment}{// FPU store (SP or DP) issued on Pipe1}}
\DoxyCodeLine{00278         PM\_ST\_FIN = 0x200f0, \textcolor{comment}{// Store Instructions Finished}}
\DoxyCodeLine{00279         PM\_PTEG\_FROM\_L21\_SHR = 0x4c056, \textcolor{comment}{// PTEG loaded from another L2 on same chip shared}}
\DoxyCodeLine{00280         PM\_L2\_LOC\_GUESS\_WRONG = 0x26480, \textcolor{comment}{// L2 guess loc and guess was not correct (ie data remote)}}
\DoxyCodeLine{00281         PM\_MRK\_STCX\_FAIL = 0xd08e, \textcolor{comment}{// Marked STCX failed}}
\DoxyCodeLine{00282         PM\_LSU0\_REJECT\_LHS = 0xc0ac, \textcolor{comment}{// LS0 Reject: Load Hit Store}}
\DoxyCodeLine{00283         PM\_IC\_PREF\_CANCEL\_HIT = 0x4092, \textcolor{comment}{// Prefetch Canceled due to icache hit}}
\DoxyCodeLine{00284         PM\_L3\_PREF\_BUSY = 0x4f080, \textcolor{comment}{// threshold (8}}
\DoxyCodeLine{00285         PM\_MRK\_BRU\_FIN = 0x2003a, \textcolor{comment}{// bru marked instr finish}}
\DoxyCodeLine{00286         PM\_LSU1\_NCLD = 0xc08e, \textcolor{comment}{// LS1 Non-\/cachable Loads counted at finish}}
\DoxyCodeLine{00287         PM\_INST\_PTEG\_FROM\_L31\_MOD = 0x1e054, \textcolor{comment}{// Instruction PTEG loaded from another L3 on same chip modified}}
\DoxyCodeLine{00288         PM\_LSU\_NCLD = 0xc88c, \textcolor{comment}{// Non-\/cachable Loads counted at finish}}
\DoxyCodeLine{00289         PM\_LSU\_LDX = 0xc888, \textcolor{comment}{// All Vector loads (vsx vector + vmx vector)}}
\DoxyCodeLine{00290         PM\_L2\_LOC\_GUESS\_CORRECT = 0x16480, \textcolor{comment}{// L2 guess loc and guess was correct (ie data local)}}
\DoxyCodeLine{00291         PM\_THRESH\_TIMEO = 0x10038, \textcolor{comment}{// Threshold  timeout  event}}
\DoxyCodeLine{00292         PM\_L3\_PREF\_ST = 0xd0ae, \textcolor{comment}{// L3 cache ST prefetches}}
\DoxyCodeLine{00293         PM\_DISP\_CLB\_HELD\_SYNC = 0x2098, \textcolor{comment}{// Dispatch/CLB Hold: Sync type instruction}}
\DoxyCodeLine{00294         PM\_VSU\_SIMPLE\_ISSUED = 0xb894, \textcolor{comment}{// Simple VMX instruction issued}}
\DoxyCodeLine{00295         PM\_VSU1\_SINGLE = 0xa0aa, \textcolor{comment}{// FPU single precision}}
\DoxyCodeLine{00296         PM\_DATA\_TABLEWALK\_CYC = 0x3001a, \textcolor{comment}{// Data Tablewalk Active}}
\DoxyCodeLine{00297         PM\_L2\_RC\_ST\_DONE = 0x36380, \textcolor{comment}{// RC did st to line that was Tx or Sx}}
\DoxyCodeLine{00298         PM\_MRK\_PTEG\_FROM\_L21\_MOD = 0x3d056, \textcolor{comment}{// Marked PTEG loaded from another L2 on same chip modified}}
\DoxyCodeLine{00299         PM\_LARX\_LSU1 = 0xc096, \textcolor{comment}{// ls1 Larx Finished}}
\DoxyCodeLine{00300         PM\_MRK\_DATA\_FROM\_RMEM = 0x3d042, \textcolor{comment}{// Marked data loaded from remote memory}}
\DoxyCodeLine{00301         PM\_DISP\_CLB\_HELD = 0x2090, \textcolor{comment}{// CLB Hold: Any Reason}}
\DoxyCodeLine{00302         PM\_DERAT\_MISS\_4K = 0x1c05c, \textcolor{comment}{// DERAT misses for 4K page}}
\DoxyCodeLine{00303         PM\_L2\_RCLD\_DISP\_FAIL\_ADDR = 0x16282, \textcolor{comment}{// L2  RC load dispatch attempt failed due to address collision with RC/CO/SN/SQ}}
\DoxyCodeLine{00304         PM\_SEG\_EXCEPTION = 0x28a4, \textcolor{comment}{// ISEG + DSEG Exception}}
\DoxyCodeLine{00305         PM\_FLUSH\_DISP\_SB = 0x208c, \textcolor{comment}{// Dispatch Flush: Scoreboard}}
\DoxyCodeLine{00306         PM\_L2\_DC\_INV = 0x26182, \textcolor{comment}{// Dcache invalidates from L2}}
\DoxyCodeLine{00307         PM\_PTEG\_FROM\_DL2L3\_MOD = 0x4c054, \textcolor{comment}{// PTEG loaded from distant L2 or L3 modified}}
\DoxyCodeLine{00308         PM\_DSEG = 0x20a6, \textcolor{comment}{// DSEG Exception}}
\DoxyCodeLine{00309         PM\_BR\_PRED\_LSTACK = 0x40a2, \textcolor{comment}{// Link Stack Predictions}}
\DoxyCodeLine{00310         PM\_VSU0\_STF = 0xb08c, \textcolor{comment}{// FPU store (SP or DP) issued on Pipe0}}
\DoxyCodeLine{00311         PM\_LSU\_FX\_FIN = 0x10066, \textcolor{comment}{// LSU Finished a FX operation  (up to 2 per cycle)}}
\DoxyCodeLine{00312         PM\_DERAT\_MISS\_16M = 0x3c05c, \textcolor{comment}{// DERAT misses for 16M page}}
\DoxyCodeLine{00313         PM\_MRK\_PTEG\_FROM\_DL2L3\_MOD = 0x4d054, \textcolor{comment}{// Marked PTEG loaded from distant L2 or L3 modified}}
\DoxyCodeLine{00314         PM\_GCT\_UTIL\_11\_PLUS\_SLOTS = 0x20a2, \textcolor{comment}{// GCT Utilization 11+ entries}}
\DoxyCodeLine{00315         PM\_INST\_FROM\_L3 = 0x14048, \textcolor{comment}{// Instruction fetched from L3}}
\DoxyCodeLine{00316         PM\_MRK\_IFU\_FIN = 0x3003a, \textcolor{comment}{// IFU non-\/branch marked instruction finished}}
\DoxyCodeLine{00317         PM\_ITLB\_MISS = 0x400fc, \textcolor{comment}{// ITLB Reloaded (always zero on POWER6)}}
\DoxyCodeLine{00318         PM\_VSU\_STF = 0xb88c, \textcolor{comment}{// FPU store (SP or DP) issued on Pipe0}}
\DoxyCodeLine{00319         PM\_LSU\_FLUSH\_UST = 0xc8b4, \textcolor{comment}{// Flush: Unaligned Store}}
\DoxyCodeLine{00320         PM\_L2\_LDST\_MISS = 0x26880, \textcolor{comment}{// Data Load+Store Miss}}
\DoxyCodeLine{00321         PM\_FXU1\_FIN = 0x40004, \textcolor{comment}{// FXU1 Finished}}
\DoxyCodeLine{00322         PM\_SHL\_DEALLOCATED = 0x5080, \textcolor{comment}{// SHL Table entry deallocated}}
\DoxyCodeLine{00323         PM\_L2\_SN\_M\_WR\_DONE = 0x46382, \textcolor{comment}{// SNP dispatched for a write and was M}}
\DoxyCodeLine{00324         PM\_LSU\_REJECT\_SET\_MPRED = 0xc8a8, \textcolor{comment}{// Reject: Set Predict Wrong}}
\DoxyCodeLine{00325         PM\_L3\_PREF\_LD = 0xd0ac, \textcolor{comment}{// L3 cache LD prefetches}}
\DoxyCodeLine{00326         PM\_L2\_SN\_M\_RD\_DONE = 0x46380, \textcolor{comment}{// SNP dispatched for a read and was M}}
\DoxyCodeLine{00327         PM\_MRK\_DERAT\_MISS\_16G = 0x4d05c, \textcolor{comment}{// Marked DERAT misses for 16G page}}
\DoxyCodeLine{00328         PM\_VSU\_FCONV = 0xa8b0, \textcolor{comment}{// Convert instruction executed}}
\DoxyCodeLine{00329         PM\_ANY\_THRD\_RUN\_CYC = 0x100fa, \textcolor{comment}{// One of threads in run\_cycles}}
\DoxyCodeLine{00330         PM\_LSU\_LMQ\_FULL\_CYC = 0xd0a4, \textcolor{comment}{// LMQ full}}
\DoxyCodeLine{00331         PM\_MRK\_LSU\_REJECT\_LHS = 0xd082, \textcolor{comment}{// Reject(marked): Load Hit Store}}
\DoxyCodeLine{00332         PM\_MRK\_LD\_MISS\_L1\_CYC = 0x4003e, \textcolor{comment}{// L1 data load miss cycles}}
\DoxyCodeLine{00333         PM\_MRK\_DATA\_FROM\_L2\_CYC = 0x20020, \textcolor{comment}{// Marked ld latency Data source 0000 (L2 hit)}}
\DoxyCodeLine{00334         PM\_INST\_IMC\_MATCH\_DISP = 0x30016, \textcolor{comment}{// IMC Matches dispatched}}
\DoxyCodeLine{00335         PM\_MRK\_DATA\_FROM\_RMEM\_CYC = 0x4002c, \textcolor{comment}{// Marked ld latency Data source 1101  (Memory same 4 chip node)}}
\DoxyCodeLine{00336         PM\_VSU0\_SIMPLE\_ISSUED = 0xb094, \textcolor{comment}{// Simple VMX instruction issued}}
\DoxyCodeLine{00337         PM\_CMPLU\_STALL\_DIV = 0x40014, \textcolor{comment}{// Completion stall caused by DIV instruction}}
\DoxyCodeLine{00338         PM\_MRK\_PTEG\_FROM\_RL2L3\_SHR = 0x2d054, \textcolor{comment}{// Marked PTEG loaded from remote L2 or L3 shared}}
\DoxyCodeLine{00339         PM\_VSU\_FMA\_DOUBLE = 0xa890, \textcolor{comment}{// DP vector version of fmadd}}
\DoxyCodeLine{00340         PM\_VSU\_4FLOP = 0xa89c, \textcolor{comment}{// four flops operation (scalar fdiv}}
\DoxyCodeLine{00341         PM\_VSU1\_FIN = 0xa0be, \textcolor{comment}{// VSU1 Finished an instruction}}
\DoxyCodeLine{00342         PM\_NEST\_PAIR1\_AND = 0x20883, \textcolor{comment}{// Nest events (MC0/MC1/PB/GX)}}
\DoxyCodeLine{00343         PM\_INST\_PTEG\_FROM\_RL2L3\_MOD = 0x1e052, \textcolor{comment}{// Instruction PTEG loaded from remote L2 or L3 modified}}
\DoxyCodeLine{00344         PM\_RUN\_CYC = 0x200f4, \textcolor{comment}{// Run\_cycles}}
\DoxyCodeLine{00345         PM\_PTEG\_FROM\_RMEM = 0x3c052, \textcolor{comment}{// PTEG loaded from remote memory}}
\DoxyCodeLine{00346         PM\_LSU\_LRQ\_S0\_VALID = 0xd09e, \textcolor{comment}{// Slot 0 of LRQ valid}}
\DoxyCodeLine{00347         PM\_LSU0\_LDF = 0xc084, \textcolor{comment}{// LS0 Scalar  Loads}}
\DoxyCodeLine{00348         PM\_FLUSH\_COMPLETION = 0x30012, \textcolor{comment}{// Completion Flush}}
\DoxyCodeLine{00349         PM\_ST\_MISS\_L1 = 0x300f0, \textcolor{comment}{// L1 D cache store misses}}
\DoxyCodeLine{00350         PM\_L2\_NODE\_PUMP = 0x36480, \textcolor{comment}{// RC req that was a local (aka node) pump attempt}}
\DoxyCodeLine{00351         PM\_INST\_FROM\_DL2L3\_SHR = 0x34044, \textcolor{comment}{// Instruction fetched from distant L2 or L3 shared}}
\DoxyCodeLine{00352         PM\_MRK\_STALL\_CMPLU\_CYC = 0x3003e, \textcolor{comment}{// Marked Group Completion Stall cycles}}
\DoxyCodeLine{00353         PM\_VSU1\_DENORM = 0xa0ae, \textcolor{comment}{// FPU denorm operand}}
\DoxyCodeLine{00354         PM\_MRK\_DATA\_FROM\_L31\_SHR\_CYC = 0x20026, \textcolor{comment}{// Marked ld latency Data source 0110 (L3.1 S)}}
\DoxyCodeLine{00355         PM\_NEST\_PAIR0\_ADD = 0x10881, \textcolor{comment}{// Nest events (MC0/MC1/PB/GX)}}
\DoxyCodeLine{00356         PM\_INST\_FROM\_L3MISS = 0x24048, \textcolor{comment}{// Instruction fetched missed L3}}
\DoxyCodeLine{00357         PM\_EE\_OFF\_EXT\_INT = 0x2080, \textcolor{comment}{// ee off and external interrupt}}
\DoxyCodeLine{00358         PM\_INST\_PTEG\_FROM\_DMEM = 0x2e052, \textcolor{comment}{// Instruction PTEG loaded from distant memory}}
\DoxyCodeLine{00359         PM\_INST\_FROM\_DL2L3\_MOD = 0x3404c, \textcolor{comment}{// Instruction fetched from distant L2 or L3 modified}}
\DoxyCodeLine{00360         PM\_PMC6\_OVERFLOW = 0x30024, \textcolor{comment}{// Overflow from counter 6}}
\DoxyCodeLine{00361         PM\_VSU\_2FLOP\_DOUBLE = 0xa88c, \textcolor{comment}{// DP vector version of fmul}}
\DoxyCodeLine{00362         PM\_TLB\_MISS = 0x20066, \textcolor{comment}{// TLB Miss (I + D)}}
\DoxyCodeLine{00363         PM\_FXU\_BUSY = 0x2000e, \textcolor{comment}{// fxu0 busy and fxu1 busy.}}
\DoxyCodeLine{00364         PM\_L2\_RCLD\_DISP\_FAIL\_OTHER = 0x26280, \textcolor{comment}{// L2  RC load dispatch attempt failed due to other reasons}}
\DoxyCodeLine{00365         PM\_LSU\_REJECT\_LMQ\_FULL = 0xc8a4, \textcolor{comment}{// Reject: LMQ Full (LHR)}}
\DoxyCodeLine{00366         PM\_IC\_RELOAD\_SHR = 0x4096, \textcolor{comment}{// Reloading line to be shared between the threads}}
\DoxyCodeLine{00367         PM\_GRP\_MRK = 0x10031, \textcolor{comment}{// IDU Marked Instruction}}
\DoxyCodeLine{00368         PM\_MRK\_ST\_NEST = 0x20034, \textcolor{comment}{// marked store sent to Nest}}
\DoxyCodeLine{00369         PM\_VSU1\_FSQRT\_FDIV = 0xa08a, \textcolor{comment}{// four flops operation (fdiv}}
\DoxyCodeLine{00370         PM\_LSU0\_FLUSH\_LRQ = 0xc0b8, \textcolor{comment}{// LS0 Flush: LRQ}}
\DoxyCodeLine{00371         PM\_LARX\_LSU0 = 0xc094, \textcolor{comment}{// ls0 Larx Finished}}
\DoxyCodeLine{00372         PM\_IBUF\_FULL\_CYC = 0x4084, \textcolor{comment}{// Cycles No room in ibuff}}
\DoxyCodeLine{00373         PM\_MRK\_DATA\_FROM\_DL2L3\_SHR\_CYC = 0x2002a, \textcolor{comment}{// Marked ld latency Data Source 1010 (Distant L2.75/L3.75 S)}}
\DoxyCodeLine{00374         PM\_LSU\_DC\_PREF\_STREAM\_ALLOC = 0xd8a8, \textcolor{comment}{// D cache new prefetch stream allocated}}
\DoxyCodeLine{00375         PM\_GRP\_MRK\_CYC = 0x10030, \textcolor{comment}{// cycles IDU marked instruction before dispatch}}
\DoxyCodeLine{00376         PM\_MRK\_DATA\_FROM\_RL2L3\_SHR\_CYC = 0x20028, \textcolor{comment}{// Marked ld latency Data Source 1000 (Remote L2.5/L3.5 S)}}
\DoxyCodeLine{00377         PM\_L2\_GLOB\_GUESS\_CORRECT = 0x16482, \textcolor{comment}{// L2 guess glb and guess was correct (ie data remote)}}
\DoxyCodeLine{00378         PM\_LSU\_REJECT\_LHS = 0xc8ac, \textcolor{comment}{// Reject: Load Hit Store}}
\DoxyCodeLine{00379         PM\_MRK\_DATA\_FROM\_LMEM = 0x3d04a, \textcolor{comment}{// Marked data loaded from local memory}}
\DoxyCodeLine{00380         PM\_INST\_PTEG\_FROM\_L3 = 0x2e050, \textcolor{comment}{// Instruction PTEG loaded from L3}}
\DoxyCodeLine{00381         PM\_FREQ\_DOWN = 0x3000c, \textcolor{comment}{// Frequency is being slewed down due to Power Management}}
\DoxyCodeLine{00382         PM\_PB\_RETRY\_NODE\_PUMP = 0x30081, \textcolor{comment}{// Nest events (MC0/MC1/PB/GX)}}
\DoxyCodeLine{00383         PM\_INST\_FROM\_RL2L3\_SHR = 0x1404c, \textcolor{comment}{// Instruction fetched from remote L2 or L3 shared}}
\DoxyCodeLine{00384         PM\_MRK\_INST\_ISSUED = 0x10032, \textcolor{comment}{// Marked instruction issued}}
\DoxyCodeLine{00385         PM\_PTEG\_FROM\_L3MISS = 0x2c058, \textcolor{comment}{// PTEG loaded from L3 miss}}
\DoxyCodeLine{00386         PM\_RUN\_PURR = 0x400f4, \textcolor{comment}{// Run\_PURR}}
\DoxyCodeLine{00387         PM\_MRK\_GRP\_IC\_MISS = 0x40038, \textcolor{comment}{// Marked group experienced  I cache miss}}
\DoxyCodeLine{00388         PM\_MRK\_DATA\_FROM\_L3 = 0x1d048, \textcolor{comment}{// Marked data loaded from L3}}
\DoxyCodeLine{00389         PM\_CMPLU\_STALL\_DCACHE\_MISS = 0x20016, \textcolor{comment}{// Completion stall caused by D cache miss}}
\DoxyCodeLine{00390         PM\_PTEG\_FROM\_RL2L3\_SHR = 0x2c054, \textcolor{comment}{// PTEG loaded from remote L2 or L3 shared}}
\DoxyCodeLine{00391         PM\_LSU\_FLUSH\_LRQ = 0xc8b8, \textcolor{comment}{// Flush: LRQ}}
\DoxyCodeLine{00392         PM\_MRK\_DERAT\_MISS\_64K = 0x2d05c, \textcolor{comment}{// Marked DERAT misses for 64K page}}
\DoxyCodeLine{00393         PM\_INST\_PTEG\_FROM\_DL2L3\_MOD = 0x4e054, \textcolor{comment}{// Instruction PTEG loaded from distant L2 or L3 modified}}
\DoxyCodeLine{00394         PM\_L2\_ST\_MISS = 0x26082, \textcolor{comment}{// Data Store Miss}}
\DoxyCodeLine{00395         PM\_LWSYNC = 0xd094, \textcolor{comment}{// lwsync count (easier to use than IMC)}}
\DoxyCodeLine{00396         PM\_LSU0\_DC\_PREF\_STREAM\_CONFIRM\_STRIDE = 0xd0bc, \textcolor{comment}{// LS0 Dcache Strided prefetch stream confirmed}}
\DoxyCodeLine{00397         PM\_MRK\_PTEG\_FROM\_L21\_SHR = 0x4d056, \textcolor{comment}{// Marked PTEG loaded from another L2 on same chip shared}}
\DoxyCodeLine{00398         PM\_MRK\_LSU\_FLUSH\_LRQ = 0xd088, \textcolor{comment}{// Flush: (marked) LRQ}}
\DoxyCodeLine{00399         PM\_INST\_IMC\_MATCH\_CMPL = 0x100f0, \textcolor{comment}{// IMC Match Count}}
\DoxyCodeLine{00400         PM\_NEST\_PAIR3\_AND = 0x40883, \textcolor{comment}{// Nest events (MC0/MC1/PB/GX)}}
\DoxyCodeLine{00401         PM\_PB\_RETRY\_SYS\_PUMP = 0x40081, \textcolor{comment}{// Nest events (MC0/MC1/PB/GX)}}
\DoxyCodeLine{00402         PM\_MRK\_INST\_FIN = 0x30030, \textcolor{comment}{// marked instr finish any unit}}
\DoxyCodeLine{00403         PM\_MRK\_PTEG\_FROM\_DL2L3\_SHR = 0x3d054, \textcolor{comment}{// Marked PTEG loaded from remote L2 or L3 shared}}
\DoxyCodeLine{00404         PM\_INST\_FROM\_L31\_MOD = 0x14044, \textcolor{comment}{// Instruction fetched from another L3 on same chip modified}}
\DoxyCodeLine{00405         PM\_MRK\_DTLB\_MISS\_64K = 0x3d05e, \textcolor{comment}{// Marked Data TLB misses for 64K page}}
\DoxyCodeLine{00406         PM\_LSU\_FIN = 0x30066, \textcolor{comment}{// LSU Finished an instruction (up to 2 per cycle)}}
\DoxyCodeLine{00407         PM\_MRK\_LSU\_REJECT = 0x40064, \textcolor{comment}{// LSU marked reject (up to 2 per cycle)}}
\DoxyCodeLine{00408         PM\_L2\_CO\_FAIL\_BUSY = 0x16382, \textcolor{comment}{// L2  RC Cast Out dispatch attempt failed due to all CO machines busy}}
\DoxyCodeLine{00409         PM\_MEM0\_WQ\_DISP = 0x40083, \textcolor{comment}{// Nest events (MC0/MC1/PB/GX)}}
\DoxyCodeLine{00410         PM\_DATA\_FROM\_L31\_MOD = 0x1c044, \textcolor{comment}{// Data loaded from another L3 on same chip modified}}
\DoxyCodeLine{00411         PM\_THERMAL\_WARN = 0x10016, \textcolor{comment}{// Processor in Thermal Warning}}
\DoxyCodeLine{00412         PM\_VSU0\_4FLOP = 0xa09c, \textcolor{comment}{// four flops operation (scalar fdiv}}
\DoxyCodeLine{00413         PM\_BR\_MPRED\_CCACHE = 0x40a4, \textcolor{comment}{// Branch Mispredict due to Count Cache prediction}}
\DoxyCodeLine{00414         PM\_CMPLU\_STALL\_IFU = 0x4004c, \textcolor{comment}{// Completion stall due to IFU}}
\DoxyCodeLine{00415         PM\_L1\_DEMAND\_WRITE = 0x408c, \textcolor{comment}{// Instruction Demand sectors wriittent into IL1}}
\DoxyCodeLine{00416         PM\_FLUSH\_BR\_MPRED = 0x2084, \textcolor{comment}{// Flush caused by branch mispredict}}
\DoxyCodeLine{00417         PM\_MRK\_DTLB\_MISS\_16G = 0x1d05e, \textcolor{comment}{// Marked Data TLB misses for 16G page}}
\DoxyCodeLine{00418         PM\_MRK\_PTEG\_FROM\_DMEM = 0x2d052, \textcolor{comment}{// Marked PTEG loaded from distant memory}}
\DoxyCodeLine{00419         PM\_L2\_RCST\_DISP = 0x36280, \textcolor{comment}{// L2  RC store dispatch attempt}}
\DoxyCodeLine{00420         PM\_CMPLU\_STALL = 0x4000a, \textcolor{comment}{// No groups completed}}
\DoxyCodeLine{00421         PM\_LSU\_PARTIAL\_CDF = 0xc0aa, \textcolor{comment}{// A partial cacheline was returned from the L3}}
\DoxyCodeLine{00422         PM\_DISP\_CLB\_HELD\_SB = 0x20a8, \textcolor{comment}{// Dispatch/CLB Hold: Scoreboard}}
\DoxyCodeLine{00423         PM\_VSU0\_FMA\_DOUBLE = 0xa090, \textcolor{comment}{// four flop DP vector operations (xvmadddp}}
\DoxyCodeLine{00424         PM\_FXU0\_BUSY\_FXU1\_IDLE = 0x3000e, \textcolor{comment}{// fxu0 busy and fxu1 idle}}
\DoxyCodeLine{00425         PM\_IC\_DEMAND\_CYC = 0x10018, \textcolor{comment}{// Cycles when a demand ifetch was pending}}
\DoxyCodeLine{00426         PM\_MRK\_DATA\_FROM\_L21\_SHR = 0x3d04e, \textcolor{comment}{// Marked data loaded from another L2 on same chip shared}}
\DoxyCodeLine{00427         PM\_MRK\_LSU\_FLUSH\_UST = 0xd086, \textcolor{comment}{// Flush: (marked) Unaligned Store}}
\DoxyCodeLine{00428         PM\_INST\_PTEG\_FROM\_L3MISS = 0x2e058, \textcolor{comment}{// Instruction PTEG loaded from L3 miss}}
\DoxyCodeLine{00429         PM\_VSU\_DENORM = 0xa8ac, \textcolor{comment}{// Vector or Scalar denorm operand}}
\DoxyCodeLine{00430         PM\_MRK\_LSU\_PARTIAL\_CDF = 0xd080, \textcolor{comment}{// A partial cacheline was returned from the L3 for a marked load}}
\DoxyCodeLine{00431         PM\_INST\_FROM\_L21\_SHR = 0x3404e, \textcolor{comment}{// Instruction fetched from another L2 on same chip shared}}
\DoxyCodeLine{00432         PM\_IC\_PREF\_WRITE = 0x408e, \textcolor{comment}{// Instruction prefetch written into IL1}}
\DoxyCodeLine{00433         PM\_BR\_PRED = 0x409c, \textcolor{comment}{// Branch Predictions made}}
\DoxyCodeLine{00434         PM\_INST\_FROM\_DMEM = 0x1404a, \textcolor{comment}{// Instruction fetched from distant memory}}
\DoxyCodeLine{00435         PM\_IC\_PREF\_CANCEL\_ALL = 0x4890, \textcolor{comment}{// Prefetch Canceled due to page boundary or icache hit}}
\DoxyCodeLine{00436         PM\_LSU\_DC\_PREF\_STREAM\_CONFIRM = 0xd8b4, \textcolor{comment}{// Dcache new prefetch stream confirmed}}
\DoxyCodeLine{00437         PM\_MRK\_LSU\_FLUSH\_SRQ = 0xd08a, \textcolor{comment}{// Flush: (marked) SRQ}}
\DoxyCodeLine{00438         PM\_MRK\_FIN\_STALL\_CYC = 0x1003c, \textcolor{comment}{// Marked instruction Finish Stall cycles (marked finish after NTC)}}
\DoxyCodeLine{00439         PM\_L2\_RCST\_DISP\_FAIL\_OTHER = 0x46280, \textcolor{comment}{// L2  RC store dispatch attempt failed due to other reasons}}
\DoxyCodeLine{00440         PM\_VSU1\_DD\_ISSUED = 0xb098, \textcolor{comment}{// 64BIT Decimal Issued on Pipe1}}
\DoxyCodeLine{00441         PM\_PTEG\_FROM\_L31\_SHR = 0x2c056, \textcolor{comment}{// PTEG loaded from another L3 on same chip shared}}
\DoxyCodeLine{00442         PM\_DATA\_FROM\_L21\_SHR = 0x3c04e, \textcolor{comment}{// Data loaded from another L2 on same chip shared}}
\DoxyCodeLine{00443         PM\_LSU0\_NCLD = 0xc08c, \textcolor{comment}{// LS0 Non-\/cachable Loads counted at finish}}
\DoxyCodeLine{00444         PM\_VSU1\_4FLOP = 0xa09e, \textcolor{comment}{// four flops operation (scalar fdiv}}
\DoxyCodeLine{00445         PM\_VSU1\_8FLOP = 0xa0a2, \textcolor{comment}{// eight flops operation (DP vector versions of fdiv}}
\DoxyCodeLine{00446         PM\_VSU\_8FLOP = 0xa8a0, \textcolor{comment}{// eight flops operation (DP vector versions of fdiv}}
\DoxyCodeLine{00447         PM\_LSU\_LMQ\_SRQ\_EMPTY\_CYC = 0x2003e, \textcolor{comment}{// LSU empty (lmq and srq empty)}}
\DoxyCodeLine{00448         PM\_DTLB\_MISS\_64K = 0x3c05e, \textcolor{comment}{// Data TLB miss for 64K page}}
\DoxyCodeLine{00449         PM\_THRD\_CONC\_RUN\_INST = 0x300f4, \textcolor{comment}{// Concurrent Run Instructions}}
\DoxyCodeLine{00450         PM\_MRK\_PTEG\_FROM\_L2 = 0x1d050, \textcolor{comment}{// Marked PTEG loaded from L2}}
\DoxyCodeLine{00451         PM\_PB\_SYS\_PUMP = 0x20081, \textcolor{comment}{// Nest events (MC0/MC1/PB/GX)}}
\DoxyCodeLine{00452         PM\_VSU\_FIN = 0xa8bc, \textcolor{comment}{// VSU0 Finished an instruction}}
\DoxyCodeLine{00453         PM\_MRK\_DATA\_FROM\_L31\_MOD = 0x1d044, \textcolor{comment}{// Marked data loaded from another L3 on same chip modified}}
\DoxyCodeLine{00454         PM\_THRD\_PRIO\_0\_1\_CYC = 0x40b0, \textcolor{comment}{// Cycles thread running at priority level 0 or 1}}
\DoxyCodeLine{00455         PM\_DERAT\_MISS\_64K = 0x2c05c, \textcolor{comment}{// DERAT misses for 64K page}}
\DoxyCodeLine{00456         PM\_PMC2\_REWIND = 0x30020, \textcolor{comment}{// PMC2 Rewind Event (did not match condition)}}
\DoxyCodeLine{00457         PM\_INST\_FROM\_L2 = 0x14040, \textcolor{comment}{// Instruction fetched from L2}}
\DoxyCodeLine{00458         PM\_GRP\_BR\_MPRED\_NONSPEC = 0x1000a, \textcolor{comment}{// Group experienced non-\/speculative branch redirect}}
\DoxyCodeLine{00459         PM\_INST\_DISP = 0x200f2, \textcolor{comment}{// \# PPC Dispatched}}
\DoxyCodeLine{00460         PM\_MEM0\_RD\_CANCEL\_TOTAL = 0x30083, \textcolor{comment}{// Nest events (MC0/MC1/PB/GX)}}
\DoxyCodeLine{00461         PM\_LSU0\_DC\_PREF\_STREAM\_CONFIRM = 0xd0b4, \textcolor{comment}{// LS0 Dcache prefetch stream confirmed}}
\DoxyCodeLine{00462         PM\_L1\_DCACHE\_RELOAD\_VALID = 0x300f6, \textcolor{comment}{// L1 reload data source valid}}
\DoxyCodeLine{00463         PM\_VSU\_SCALAR\_DOUBLE\_ISSUED = 0xb888, \textcolor{comment}{// Double Precision scalar instruction issued on Pipe0}}
\DoxyCodeLine{00464         PM\_L3\_PREF\_HIT = 0x3f080, \textcolor{comment}{// L3 Prefetch Directory Hit}}
\DoxyCodeLine{00465         PM\_MRK\_PTEG\_FROM\_L31\_MOD = 0x1d054, \textcolor{comment}{// Marked PTEG loaded from another L3 on same chip modified}}
\DoxyCodeLine{00466         PM\_CMPLU\_STALL\_STORE = 0x2004a, \textcolor{comment}{// Completion stall due to store instruction}}
\DoxyCodeLine{00467         PM\_MRK\_FXU\_FIN = 0x20038, \textcolor{comment}{// fxu marked  instr finish}}
\DoxyCodeLine{00468         PM\_PMC4\_OVERFLOW = 0x10010, \textcolor{comment}{// Overflow from counter 4}}
\DoxyCodeLine{00469         PM\_MRK\_PTEG\_FROM\_L3 = 0x2d050, \textcolor{comment}{// Marked PTEG loaded from L3}}
\DoxyCodeLine{00470         PM\_LSU0\_LMQ\_LHR\_MERGE = 0xd098, \textcolor{comment}{// LS0  Load Merged with another cacheline request}}
\DoxyCodeLine{00471         PM\_BTAC\_HIT = 0x508a, \textcolor{comment}{// BTAC Correct Prediction}}
\DoxyCodeLine{00472         PM\_L3\_RD\_BUSY = 0x4f082, \textcolor{comment}{// threshold (2}}
\DoxyCodeLine{00473         PM\_LSU0\_L1\_SW\_PREF = 0xc09c, \textcolor{comment}{// LSU0 Software L1 Prefetches}}
\DoxyCodeLine{00474         PM\_INST\_FROM\_L2MISS = 0x44048, \textcolor{comment}{// Instruction fetched missed L2}}
\DoxyCodeLine{00475         PM\_LSU0\_DC\_PREF\_STREAM\_ALLOC = 0xd0a8, \textcolor{comment}{// LS0 D cache new prefetch stream allocated}}
\DoxyCodeLine{00476         PM\_L2\_ST = 0x16082, \textcolor{comment}{// Data Store Count}}
\DoxyCodeLine{00477         PM\_VSU0\_DENORM = 0xa0ac, \textcolor{comment}{// FPU denorm operand}}
\DoxyCodeLine{00478         PM\_MRK\_DATA\_FROM\_DL2L3\_SHR = 0x3d044, \textcolor{comment}{// Marked data loaded from distant L2 or L3 shared}}
\DoxyCodeLine{00479         PM\_BR\_PRED\_CR\_TA = 0x48aa, \textcolor{comment}{// Branch predict -\/ taken/not taken and target}}
\DoxyCodeLine{00480         PM\_VSU0\_FCONV = 0xa0b0, \textcolor{comment}{// Convert instruction executed}}
\DoxyCodeLine{00481         PM\_MRK\_LSU\_FLUSH\_ULD = 0xd084, \textcolor{comment}{// Flush: (marked) Unaligned Load}}
\DoxyCodeLine{00482         PM\_BTAC\_MISS = 0x5088, \textcolor{comment}{// BTAC Mispredicted}}
\DoxyCodeLine{00483         PM\_MRK\_LD\_MISS\_EXPOSED\_CYC\_COUNT = 0x1003f, \textcolor{comment}{// Marked Load exposed Miss (use edge detect to count \#)}}
\DoxyCodeLine{00484         PM\_MRK\_DATA\_FROM\_L2 = 0x1d040, \textcolor{comment}{// Marked data loaded from L2}}
\DoxyCodeLine{00485         PM\_LSU\_DCACHE\_RELOAD\_VALID = 0xd0a2, \textcolor{comment}{// count per sector of lines reloaded in L1 (demand + prefetch)}}
\DoxyCodeLine{00486         PM\_VSU\_FMA = 0xa884, \textcolor{comment}{// two flops operation (fmadd}}
\DoxyCodeLine{00487         PM\_LSU0\_FLUSH\_SRQ = 0xc0bc, \textcolor{comment}{// LS0 Flush: SRQ}}
\DoxyCodeLine{00488         PM\_LSU1\_L1\_PREF = 0xd0ba, \textcolor{comment}{// LS1 L1 cache data prefetches}}
\DoxyCodeLine{00489         PM\_IOPS\_CMPL = 0x10014, \textcolor{comment}{// Internal Operations completed}}
\DoxyCodeLine{00490         PM\_L2\_SYS\_PUMP = 0x36482, \textcolor{comment}{// RC req that was a global (aka system) pump attempt}}
\DoxyCodeLine{00491         PM\_L2\_RCLD\_BUSY\_RC\_FULL = 0x46282, \textcolor{comment}{// L2  activated Busy to the core for loads due to all RC full}}
\DoxyCodeLine{00492         PM\_LSU\_LMQ\_S0\_ALLOC = 0xd0a1, \textcolor{comment}{// Slot 0 of LMQ valid}}
\DoxyCodeLine{00493         PM\_FLUSH\_DISP\_SYNC = 0x2088, \textcolor{comment}{// Dispatch Flush: Sync}}
\DoxyCodeLine{00494         PM\_MRK\_DATA\_FROM\_DL2L3\_MOD\_CYC = 0x4002a, \textcolor{comment}{// Marked ld latency Data source 1011  (L2.75/L3.75 M different 4 chip node)}}
\DoxyCodeLine{00495         PM\_L2\_IC\_INV = 0x26180, \textcolor{comment}{// Icache Invalidates from L2}}
\DoxyCodeLine{00496         PM\_MRK\_DATA\_FROM\_L21\_MOD\_CYC = 0x40024, \textcolor{comment}{// Marked ld latency Data source 0101 (L2.1 M same chip)}}
\DoxyCodeLine{00497         PM\_L3\_PREF\_LDST = 0xd8ac, \textcolor{comment}{// L3 cache prefetches LD + ST}}
\DoxyCodeLine{00498         PM\_LSU\_SRQ\_EMPTY\_CYC = 0x40008, \textcolor{comment}{// ALL threads srq empty}}
\DoxyCodeLine{00499         PM\_LSU\_LMQ\_S0\_VALID = 0xd0a0, \textcolor{comment}{// Slot 0 of LMQ valid}}
\DoxyCodeLine{00500         PM\_FLUSH\_PARTIAL = 0x2086, \textcolor{comment}{// Partial flush}}
\DoxyCodeLine{00501         PM\_VSU1\_FMA\_DOUBLE = 0xa092, \textcolor{comment}{// four flop DP vector operations (xvmadddp}}
\DoxyCodeLine{00502         PM\_1PLUS\_PPC\_DISP = 0x400f2, \textcolor{comment}{// Cycles at least one Instr Dispatched}}
\DoxyCodeLine{00503         PM\_DATA\_FROM\_L2MISS = 0x200fe, \textcolor{comment}{// Demand LD -\/ L2 Miss (not L2 hit)}}
\DoxyCodeLine{00504         PM\_SUSPENDED = 0x0, \textcolor{comment}{// Counter OFF}}
\DoxyCodeLine{00505         PM\_VSU0\_FMA = 0xa084, \textcolor{comment}{// two flops operation (fmadd}}
\DoxyCodeLine{00506         PM\_CMPLU\_STALL\_SCALAR = 0x40012, \textcolor{comment}{// Completion stall caused by FPU instruction}}
\DoxyCodeLine{00507         PM\_STCX\_FAIL = 0xc09a, \textcolor{comment}{// STCX failed}}
\DoxyCodeLine{00508         PM\_VSU0\_FSQRT\_FDIV\_DOUBLE = 0xa094, \textcolor{comment}{// eight flop DP vector operations (xvfdivdp}}
\DoxyCodeLine{00509         PM\_DC\_PREF\_DST = 0xd0b0, \textcolor{comment}{// Data Stream Touch}}
\DoxyCodeLine{00510         PM\_VSU1\_SCAL\_SINGLE\_ISSUED = 0xb086, \textcolor{comment}{// Single Precision scalar instruction issued on Pipe1}}
\DoxyCodeLine{00511         PM\_L3\_HIT = 0x1f080, \textcolor{comment}{// L3 Hits}}
\DoxyCodeLine{00512         PM\_L2\_GLOB\_GUESS\_WRONG = 0x26482, \textcolor{comment}{// L2 guess glb and guess was not correct (ie data local)}}
\DoxyCodeLine{00513         PM\_MRK\_DFU\_FIN = 0x20032, \textcolor{comment}{// Decimal Unit marked Instruction Finish}}
\DoxyCodeLine{00514         PM\_INST\_FROM\_L1 = 0x4080, \textcolor{comment}{// Instruction fetches from L1}}
\DoxyCodeLine{00515         PM\_BRU\_FIN = 0x10068, \textcolor{comment}{// Branch Instruction Finished}}
\DoxyCodeLine{00516         PM\_IC\_DEMAND\_REQ = 0x4088, \textcolor{comment}{// Demand Instruction fetch request}}
\DoxyCodeLine{00517         PM\_VSU1\_FSQRT\_FDIV\_DOUBLE = 0xa096, \textcolor{comment}{// eight flop DP vector operations (xvfdivdp}}
\DoxyCodeLine{00518         PM\_VSU1\_FMA = 0xa086, \textcolor{comment}{// two flops operation (fmadd}}
\DoxyCodeLine{00519         PM\_MRK\_LD\_MISS\_L1 = 0x20036, \textcolor{comment}{// Marked DL1 Demand Miss}}
\DoxyCodeLine{00520         PM\_VSU0\_2FLOP\_DOUBLE = 0xa08c, \textcolor{comment}{// two flop DP vector operation (xvadddp}}
\DoxyCodeLine{00521         PM\_LSU\_DC\_PREF\_STRIDED\_STREAM\_CONFIRM = 0xd8bc, \textcolor{comment}{// Dcache Strided prefetch stream confirmed (software + hardware)}}
\DoxyCodeLine{00522         PM\_INST\_PTEG\_FROM\_L31\_SHR = 0x2e056, \textcolor{comment}{// Instruction PTEG loaded from another L3 on same chip shared}}
\DoxyCodeLine{00523         PM\_MRK\_LSU\_REJECT\_ERAT\_MISS = 0x30064, \textcolor{comment}{// LSU marked reject due to ERAT (up to 2 per cycle)}}
\DoxyCodeLine{00524         PM\_MRK\_DATA\_FROM\_L2MISS = 0x4d048, \textcolor{comment}{// Marked data loaded missed L2}}
\DoxyCodeLine{00525         PM\_DATA\_FROM\_RL2L3\_SHR = 0x1c04c, \textcolor{comment}{// Data loaded from remote L2 or L3 shared}}
\DoxyCodeLine{00526         PM\_INST\_FROM\_PREF = 0x14046, \textcolor{comment}{// Instruction fetched from prefetch}}
\DoxyCodeLine{00527         PM\_VSU1\_SQ = 0xb09e, \textcolor{comment}{// Store Vector Issued on Pipe1}}
\DoxyCodeLine{00528         PM\_L2\_LD\_DISP = 0x36180, \textcolor{comment}{// All successful load dispatches}}
\DoxyCodeLine{00529         PM\_L2\_DISP\_ALL = 0x46080, \textcolor{comment}{// All successful LD/ST dispatches for this thread(i+d)}}
\DoxyCodeLine{00530         PM\_THRD\_GRP\_CMPL\_BOTH\_CYC = 0x10012, \textcolor{comment}{// Cycles group completed by both threads}}
\DoxyCodeLine{00531         PM\_VSU\_FSQRT\_FDIV\_DOUBLE = 0xa894, \textcolor{comment}{// DP vector versions of fdiv}}
\DoxyCodeLine{00532         PM\_BR\_MPRED = 0x400f6, \textcolor{comment}{// Number of Branch Mispredicts}}
\DoxyCodeLine{00533         PM\_INST\_PTEG\_FROM\_DL2L3\_SHR = 0x3e054, \textcolor{comment}{// Instruction PTEG loaded from remote L2 or L3 shared}}
\DoxyCodeLine{00534         PM\_VSU\_1FLOP = 0xa880, \textcolor{comment}{// one flop (fadd}}
\DoxyCodeLine{00535         PM\_HV\_CYC = 0x2000a, \textcolor{comment}{// cycles in hypervisor mode}}
\DoxyCodeLine{00536         PM\_MRK\_DATA\_FROM\_RL2L3\_SHR = 0x1d04c, \textcolor{comment}{// Marked data loaded from remote L2 or L3 shared}}
\DoxyCodeLine{00537         PM\_DTLB\_MISS\_16M = 0x4c05e, \textcolor{comment}{// Data TLB miss for 16M page}}
\DoxyCodeLine{00538         PM\_MRK\_LSU\_FIN = 0x40032, \textcolor{comment}{// Marked LSU instruction finished}}
\DoxyCodeLine{00539         PM\_LSU1\_LMQ\_LHR\_MERGE = 0xd09a, \textcolor{comment}{// LS1 Load Merge with another cacheline request}}
\DoxyCodeLine{00540         PM\_IFU\_FIN = 0x40066, \textcolor{comment}{// IFU Finished a (non-\/branch) instruction}}
\DoxyCodeLine{00541         PM\_1THRD\_CON\_RUN\_INSTR = 0x30062, \textcolor{comment}{// 1 thread Concurrent Run Instructions}}
\DoxyCodeLine{00542         PM\_CMPLU\_STALL\_COUNT = 0x4000B, \textcolor{comment}{// Marked LSU instruction finished}}
\DoxyCodeLine{00543         PM\_MEM0\_PB\_RD\_CL = 0x30083, \textcolor{comment}{// Nest events (MC0/MC1/PB/GX)}}
\DoxyCodeLine{00544         PM\_THRD\_1\_RUN\_CYC = 0x10060, \textcolor{comment}{// 1 thread in Run Cycles}}
\DoxyCodeLine{00545         PM\_THRD\_2\_CONC\_RUN\_INSTR = 0x40062, \textcolor{comment}{// 2 thread Concurrent Run Instructions}}
\DoxyCodeLine{00546         PM\_THRD\_2\_RUN\_CYC = 0x20060, \textcolor{comment}{// 2 thread in Run Cycles}}
\DoxyCodeLine{00547         PM\_THRD\_3\_CONC\_RUN\_INST = 0x10062, \textcolor{comment}{// 3 thread in Run Cycles}}
\DoxyCodeLine{00548         PM\_THRD\_3\_RUN\_CYC = 0x30060, \textcolor{comment}{// 3 thread in Run Cycles}}
\DoxyCodeLine{00549         PM\_THRD\_4\_CONC\_RUN\_INST = 0x20062, \textcolor{comment}{// 4 thread in Run Cycles}}
\DoxyCodeLine{00550         PM\_THRD\_4\_RUN\_CYC = 0x40060, \textcolor{comment}{// 4 thread in Run Cycles}}
\DoxyCodeLine{00551         }
\DoxyCodeLine{00552     \};}
\DoxyCodeLine{00553 \};}
\DoxyCodeLine{00554 }
\DoxyCodeLine{00555 \textcolor{keyword}{namespace }power7 = optkit::ibm::power7;}

\end{DoxyCode}
