Running: E:\Xilinx_ISE_14.7\Main\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o G:/Git_WorkSpace/CA_fm_lab/Lab01/ALU_test_isim_beh.exe -prj G:/Git_WorkSpace/CA_fm_lab/Lab01/ALU_test_beh.prj work.ALU_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "G:/Git_WorkSpace/CA_fm_lab/Lab01/code/ALU.v" into library work
WARNING:HDLCompiler:751 - "G:/Git_WorkSpace/CA_fm_lab/Lab01/code/ALU.v" Line 39: Redeclaration of ansi port aluo is not allowed
Analyzing Verilog file "G:/Git_WorkSpace/CA_fm_lab/Lab01/code/ALU_test.v" into library work
Analyzing Verilog file "E:/Xilinx_ISE_14.7/Main/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ALU
Compiling module ALU_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable G:/Git_WorkSpace/CA_fm_lab/Lab01/ALU_test_isim_beh.exe
Fuse Memory Usage: 27836 KB
Fuse CPU Usage: 750 ms
