#ifndef __MQDC32_H__
#define __MQDC32_H__

/*_______________________________________________________________[HEADER FILE]
//////////////////////////////////////////////////////////////////////////////
//! \file			mqdc32.h
//! \brief			Definitions for Mesytec Mqdc32 QDC
//! \details		Contains definitions to operate a Mesytec Mqdc32
//! $Author: Marabou $
//! $Mail:			<a href=mailto:rudi.lutter@physik.uni-muenchen.de>R. Lutter</a>$
//! $Revision: 1.15 $
//! $Date: 2011-04-29 07:19:03 $
////////////////////////////////////////////////////////////////////////////*/

#define MQDC32_THRESHOLD				0x4000

#define MQDC32_BANK_OPERATION			0x6040
#define MQDC32_ADC_RESOLUTION			0x6042
#define MQDC32_OFFSET_BANK_0			0x6044
#define MQDC32_OFFSET_BANK_1			0x6046
#define MQDC32_SLIDING_SCALE_OFF		0x6048
#define MQDC32_SKIP_OUT_OF_RANGE		0x604A
#define MQDC32_IGNORE_THRESHOLDS		0x604C

#define MQDC32_GATE_LIMIT_BANK_0 		0x6050
#define MQDC32_GATE_LIMIT_BANK_1		0x6052

#define MQDC32_INPUT_COUPLING 			0x6060
#define MQDC32_ECL_TERMINATORS			0x6062
#define MQDC32_ECL_G1_OSC				0x6064
#define MQDC32_ECL_FCL_RTS				0x6066
#define MQDC32_GATE_SELECT				0x6068
#define MQDC32_NIM_G1_OSC				0x606A
#define MQDC32_NIM_FCL_RTS				0x606C
#define MQDC32_NIM_BUSY					0x606E

#define MQDC32_PULSER_STATUS			0x6070
#define MQDC32_PULSER_DAC				0x6072

#define MQDC32_THRESHOLD_DEFAULT		0
#define MQDC32_THRESHOLD_MASK			0xFFF

#define MQDC32_BANK_OPERATION_CON		0
#define MQDC32_BANK_OPERATION_INDEP 	1
#define MQDC32_BANK_OPERATION_DEFAULT	MQDC32_BANK_OPERATION_CON
#define MQDC32_BANK_OPERATION_MASK  	MQDC32_BANK_OPERATION_INDEP

#define MQDC32_ADC_RESOLUTION_4K		0
#define MQDC32_ADC_RESOLUTION_DEFAULT	MQDC32_ADC_RESOLUTION_4K
#define MQDC32_ADC_RESOLUTION_MASK		0x1

#define MQDC32_BANK_OFFSET_DEFAULT		128
#define MQDC32_BANK_OFFSET_MASK			0xFF

#define MQDC32_GATE_LIMIT_DEFAULT		255
#define MQDC32_GATE_LIMIT_MASK			0xFF

#define MQDC32_SLIDING_SCALE_OFF_MASK	0x1
#define MQDC32_SKIP_OUT_OF_RANGE_MASK	0x1
#define MQDC32_IGNORE_THRESH_MASK		0x1

#define MQDC32_INPUT_COUPLING_AC			0
#define MQDC32_INPUT_COUPLING_DC			1
#define MQDC32_INPUT_COUPLING_DEFAULT 		MQDC32_INPUT_COUPLING_AC
#define MQDC32_INPUT_COUPLING_MASK 			MQDC32_INPUT_COUPLING_DC

#define MQDC32_ECL_TERMINATORS_G0			0x1
#define MQDC32_ECL_TERMINATORS_G1			0x2
#define MQDC32_ECL_TERMINATORS_FCL			0x4
#define MQDC32_ECL_TERMINATORS_BANK0_INDIV	0x8
#define MQDC32_ECL_TERMINATORS_BANK1_INDIV	0x10
#define MQDC32_ECL_TERMINATORS_DEFAULT  	(MQDC32_ECL_TERMINATORS_BANK0_INDIV|MQDC32_ECL_TERMINATORS_BANK1_INDIV)
#define MQDC32_ECL_TERMINATORS_MASK 		0x1F

#define MQDC32_ECL_INPUT_G1					0
#define MQDC32_ECL_INPUT_OSC				1
#define MQDC32_ECL_G1_OSC_DEFAULT			MQDC32_ECL_INPUT_G1
#define MQDC32_ECL_G1_OSC_MASK				MQDC32_ECL_INPUT_OSC

#define MQDC32_ECL_INPUT_FCL				0
#define MQDC32_ECL_INPUT_RTS				1
#define MQDC32_ECL_FCL_RTS_DEFAULT			MQDC32_ECL_INPUT_FCL
#define MQDC32_ECL_FCL_RTS_MASK				MQDC32_ECL_INPUT_RTS

#define MQDC32_GATE_SELECT_NIM				0
#define MQDC32_GATE_SELECT_ECL				1
#define MQDC32_GATE_SELECT_DEFAULT			MQDC32_GATE_SELECT_NIM
#define MQDC32_GATE_SELECT_MASK				MQDC32_GATE_SELECT_ECL

#define MQDC32_NIM_INPUT_G1					0
#define MQDC32_NIM_INPUT_OSC				1
#define MQDC32_NIM_G1_OSC_DEFAULT			MQDC32_NIM_INPUT_G1
#define MQDC32_NIM_G1_OSC_MASK				MQDC32_NIM_INPUT_OSC

#define MQDC32_NIM_INPUT_FCL				0
#define MQDC32_NIM_INPUT_RTS				1
#define MQDC32_NIM_FCL_RTS_DEFAULT			MQDC32_NIM_INPUT_FCL
#define MQDC32_NIM_FCL_RTS_MASK				MQDC32_NIM_INPUT_RTS

#define MQDC32_NIM_BUSY_BUSY				0
#define MQDC32_NIM_BUSY_G0					1
#define MQDC32_NIM_BUSY_G1					2
#define MQDC32_NIM_BUSY_CBUS				3
#define MQDC32_NIM_BUSY_BUFFER_FULL			4
#define MQDC32_NIM_BUSY_ABOVE_THRESH		8
#define MQDC32_NIM_BUSY_DEFAULT				MQDC32_NIM_BUSY_BUSY
#define MQDC32_NIM_BUSY_MASK				MQDC32_NIM_BUSY_CBUS

#define MQDC32_PULSER_OFF					0
#define MQDC32_PULSER_A0					4
#define MQDC32_PULSER_ALOW					5
#define MQDC32_PULSER_AHIGH					6
#define MQDC32_PULSER_A0LH0					7
#define MQDC32_PULSER_STATUS_DEFAULT		MQDC32_PULSER_OFF
#define MQDC32_PULSER_STATUS_MASK			MQDC32_PULSER_A0LH0

#define MQDC32_N_HISTOSIZE					4096

#endif

