#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001e45b6b9910 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001e45b6f7930_0 .net "PC", 31 0, v000001e45b6f30c0_0;  1 drivers
v000001e45b6f8bf0_0 .var "clk", 0 0;
v000001e45b6f8a10_0 .net "clkout", 0 0, L_000001e45b6fa150;  1 drivers
v000001e45b6f83d0_0 .net "cycles_consumed", 31 0, v000001e45b6f7b10_0;  1 drivers
v000001e45b6f77f0_0 .var "rst", 0 0;
S_000001e45b6b9c30 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001e45b6b9910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001e45b6d0270 .param/l "RType" 0 4 2, C4<000000>;
P_000001e45b6d02a8 .param/l "add" 0 4 5, C4<100000>;
P_000001e45b6d02e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e45b6d0318 .param/l "addu" 0 4 5, C4<100001>;
P_000001e45b6d0350 .param/l "and_" 0 4 5, C4<100100>;
P_000001e45b6d0388 .param/l "andi" 0 4 8, C4<001100>;
P_000001e45b6d03c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e45b6d03f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001e45b6d0430 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e45b6d0468 .param/l "j" 0 4 12, C4<000010>;
P_000001e45b6d04a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001e45b6d04d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e45b6d0510 .param/l "lw" 0 4 8, C4<100011>;
P_000001e45b6d0548 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e45b6d0580 .param/l "or_" 0 4 5, C4<100101>;
P_000001e45b6d05b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e45b6d05f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e45b6d0628 .param/l "sll" 0 4 6, C4<000000>;
P_000001e45b6d0660 .param/l "slt" 0 4 5, C4<101010>;
P_000001e45b6d0698 .param/l "slti" 0 4 8, C4<101010>;
P_000001e45b6d06d0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e45b6d0708 .param/l "sub" 0 4 5, C4<100010>;
P_000001e45b6d0740 .param/l "subu" 0 4 5, C4<100011>;
P_000001e45b6d0778 .param/l "sw" 0 4 8, C4<101011>;
P_000001e45b6d07b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e45b6d07e8 .param/l "xori" 0 4 8, C4<001110>;
L_000001e45b6f9eb0 .functor NOT 1, v000001e45b6f77f0_0, C4<0>, C4<0>, C4<0>;
L_000001e45b6fa8c0 .functor NOT 1, v000001e45b6f77f0_0, C4<0>, C4<0>, C4<0>;
L_000001e45b6fa070 .functor NOT 1, v000001e45b6f77f0_0, C4<0>, C4<0>, C4<0>;
L_000001e45b6fa0e0 .functor NOT 1, v000001e45b6f77f0_0, C4<0>, C4<0>, C4<0>;
L_000001e45b6fa7e0 .functor NOT 1, v000001e45b6f77f0_0, C4<0>, C4<0>, C4<0>;
L_000001e45b6fa4d0 .functor NOT 1, v000001e45b6f77f0_0, C4<0>, C4<0>, C4<0>;
L_000001e45b6fa770 .functor NOT 1, v000001e45b6f77f0_0, C4<0>, C4<0>, C4<0>;
L_000001e45b6f9dd0 .functor NOT 1, v000001e45b6f77f0_0, C4<0>, C4<0>, C4<0>;
L_000001e45b6fa150 .functor OR 1, v000001e45b6f8bf0_0, v000001e45b6c0e40_0, C4<0>, C4<0>;
L_000001e45b6fa1c0 .functor OR 1, L_000001e45b7db350, L_000001e45b7dbcb0, C4<0>, C4<0>;
L_000001e45b6fa230 .functor AND 1, L_000001e45b7dad10, L_000001e45b7d9e10, C4<1>, C4<1>;
L_000001e45b6fa930 .functor NOT 1, v000001e45b6f77f0_0, C4<0>, C4<0>, C4<0>;
L_000001e45b6fabd0 .functor OR 1, L_000001e45b7db850, L_000001e45b7db8f0, C4<0>, C4<0>;
L_000001e45b6fa5b0 .functor OR 1, L_000001e45b6fabd0, L_000001e45b7db990, C4<0>, C4<0>;
L_000001e45b6f9f90 .functor OR 1, L_000001e45b7da4f0, L_000001e45b7eca10, C4<0>, C4<0>;
L_000001e45b6fa700 .functor AND 1, L_000001e45b7da450, L_000001e45b6f9f90, C4<1>, C4<1>;
L_000001e45b6fa850 .functor OR 1, L_000001e45b7eda50, L_000001e45b7ec290, C4<0>, C4<0>;
L_000001e45b6fa2a0 .functor AND 1, L_000001e45b7edaf0, L_000001e45b6fa850, C4<1>, C4<1>;
L_000001e45b6fa3f0 .functor NOT 1, L_000001e45b6fa150, C4<0>, C4<0>, C4<0>;
v000001e45b6f32a0_0 .net "ALUOp", 3 0, v000001e45b6c1de0_0;  1 drivers
v000001e45b6f3340_0 .net "ALUResult", 31 0, v000001e45b6f2300_0;  1 drivers
v000001e45b6f1720_0 .net "ALUSrc", 0 0, v000001e45b6c2880_0;  1 drivers
v000001e45b6f4db0_0 .net "ALUin2", 31 0, L_000001e45b7ec1f0;  1 drivers
v000001e45b6f4ef0_0 .net "MemReadEn", 0 0, v000001e45b6c1700_0;  1 drivers
v000001e45b6f43b0_0 .net "MemWriteEn", 0 0, v000001e45b6c2920_0;  1 drivers
v000001e45b6f39b0_0 .net "MemtoReg", 0 0, v000001e45b6c17a0_0;  1 drivers
v000001e45b6f4450_0 .net "PC", 31 0, v000001e45b6f30c0_0;  alias, 1 drivers
v000001e45b6f4090_0 .net "PCPlus1", 31 0, L_000001e45b7db670;  1 drivers
v000001e45b6f4130_0 .net "PCsrc", 0 0, v000001e45b6f1f40_0;  1 drivers
v000001e45b6f41d0_0 .net "RegDst", 0 0, v000001e45b6c29c0_0;  1 drivers
v000001e45b6f5210_0 .net "RegWriteEn", 0 0, v000001e45b6c1840_0;  1 drivers
v000001e45b6f3870_0 .net "WriteRegister", 4 0, L_000001e45b7da590;  1 drivers
v000001e45b6f4630_0 .net *"_ivl_0", 0 0, L_000001e45b6f9eb0;  1 drivers
L_000001e45b791e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f4e50_0 .net/2u *"_ivl_10", 4 0, L_000001e45b791e00;  1 drivers
L_000001e45b7921f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f4270_0 .net *"_ivl_101", 15 0, L_000001e45b7921f0;  1 drivers
v000001e45b6f3730_0 .net *"_ivl_102", 31 0, L_000001e45b7da9f0;  1 drivers
L_000001e45b792238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f4950_0 .net *"_ivl_105", 25 0, L_000001e45b792238;  1 drivers
L_000001e45b792280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f3c30_0 .net/2u *"_ivl_106", 31 0, L_000001e45b792280;  1 drivers
v000001e45b6f4c70_0 .net *"_ivl_108", 0 0, L_000001e45b7dad10;  1 drivers
L_000001e45b7922c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f37d0_0 .net/2u *"_ivl_110", 5 0, L_000001e45b7922c8;  1 drivers
v000001e45b6f3af0_0 .net *"_ivl_112", 0 0, L_000001e45b7d9e10;  1 drivers
v000001e45b6f4310_0 .net *"_ivl_115", 0 0, L_000001e45b6fa230;  1 drivers
v000001e45b6f3a50_0 .net *"_ivl_116", 47 0, L_000001e45b7da950;  1 drivers
L_000001e45b792310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f44f0_0 .net *"_ivl_119", 15 0, L_000001e45b792310;  1 drivers
L_000001e45b791e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e45b6f3910_0 .net/2u *"_ivl_12", 5 0, L_000001e45b791e48;  1 drivers
v000001e45b6f3e10_0 .net *"_ivl_120", 47 0, L_000001e45b7dadb0;  1 drivers
L_000001e45b792358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f46d0_0 .net *"_ivl_123", 15 0, L_000001e45b792358;  1 drivers
v000001e45b6f4f90_0 .net *"_ivl_125", 0 0, L_000001e45b7dae50;  1 drivers
v000001e45b6f5030_0 .net *"_ivl_126", 31 0, L_000001e45b7db3f0;  1 drivers
v000001e45b6f5170_0 .net *"_ivl_128", 47 0, L_000001e45b7da8b0;  1 drivers
v000001e45b6f3eb0_0 .net *"_ivl_130", 47 0, L_000001e45b7daef0;  1 drivers
v000001e45b6f3f50_0 .net *"_ivl_132", 47 0, L_000001e45b7db490;  1 drivers
v000001e45b6f3b90_0 .net *"_ivl_134", 47 0, L_000001e45b7da270;  1 drivers
v000001e45b6f50d0_0 .net *"_ivl_14", 0 0, L_000001e45b6f8d30;  1 drivers
v000001e45b6f52b0_0 .net *"_ivl_140", 0 0, L_000001e45b6fa930;  1 drivers
L_000001e45b7923e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f3cd0_0 .net/2u *"_ivl_142", 31 0, L_000001e45b7923e8;  1 drivers
L_000001e45b7924c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001e45b6f4590_0 .net/2u *"_ivl_146", 5 0, L_000001e45b7924c0;  1 drivers
v000001e45b6f3d70_0 .net *"_ivl_148", 0 0, L_000001e45b7db850;  1 drivers
L_000001e45b792508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001e45b6f49f0_0 .net/2u *"_ivl_150", 5 0, L_000001e45b792508;  1 drivers
v000001e45b6f3ff0_0 .net *"_ivl_152", 0 0, L_000001e45b7db8f0;  1 drivers
v000001e45b6f4770_0 .net *"_ivl_155", 0 0, L_000001e45b6fabd0;  1 drivers
L_000001e45b792550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001e45b6f4810_0 .net/2u *"_ivl_156", 5 0, L_000001e45b792550;  1 drivers
v000001e45b6f35f0_0 .net *"_ivl_158", 0 0, L_000001e45b7db990;  1 drivers
L_000001e45b791e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e45b6f4bd0_0 .net/2u *"_ivl_16", 4 0, L_000001e45b791e90;  1 drivers
v000001e45b6f48b0_0 .net *"_ivl_161", 0 0, L_000001e45b6fa5b0;  1 drivers
L_000001e45b792598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f4a90_0 .net/2u *"_ivl_162", 15 0, L_000001e45b792598;  1 drivers
v000001e45b6f4b30_0 .net *"_ivl_164", 31 0, L_000001e45b7dba30;  1 drivers
v000001e45b6f4d10_0 .net *"_ivl_167", 0 0, L_000001e45b7da630;  1 drivers
v000001e45b6f5350_0 .net *"_ivl_168", 15 0, L_000001e45b7dbad0;  1 drivers
v000001e45b6f34b0_0 .net *"_ivl_170", 31 0, L_000001e45b7d9f50;  1 drivers
v000001e45b6f3550_0 .net *"_ivl_174", 31 0, L_000001e45b7d9ff0;  1 drivers
L_000001e45b7925e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f3690_0 .net *"_ivl_177", 25 0, L_000001e45b7925e0;  1 drivers
L_000001e45b792628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f6000_0 .net/2u *"_ivl_178", 31 0, L_000001e45b792628;  1 drivers
v000001e45b6f70e0_0 .net *"_ivl_180", 0 0, L_000001e45b7da450;  1 drivers
L_000001e45b792670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f68c0_0 .net/2u *"_ivl_182", 5 0, L_000001e45b792670;  1 drivers
v000001e45b6f6e60_0 .net *"_ivl_184", 0 0, L_000001e45b7da4f0;  1 drivers
L_000001e45b7926b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e45b6f6960_0 .net/2u *"_ivl_186", 5 0, L_000001e45b7926b8;  1 drivers
v000001e45b6f65a0_0 .net *"_ivl_188", 0 0, L_000001e45b7eca10;  1 drivers
v000001e45b6f5920_0 .net *"_ivl_19", 4 0, L_000001e45b6f7cf0;  1 drivers
v000001e45b6f6640_0 .net *"_ivl_191", 0 0, L_000001e45b6f9f90;  1 drivers
v000001e45b6f59c0_0 .net *"_ivl_193", 0 0, L_000001e45b6fa700;  1 drivers
L_000001e45b792700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e45b6f6320_0 .net/2u *"_ivl_194", 5 0, L_000001e45b792700;  1 drivers
v000001e45b6f6820_0 .net *"_ivl_196", 0 0, L_000001e45b7ed370;  1 drivers
L_000001e45b792748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e45b6f63c0_0 .net/2u *"_ivl_198", 31 0, L_000001e45b792748;  1 drivers
L_000001e45b791db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f6460_0 .net/2u *"_ivl_2", 5 0, L_000001e45b791db8;  1 drivers
v000001e45b6f5ce0_0 .net *"_ivl_20", 4 0, L_000001e45b6f7750;  1 drivers
v000001e45b6f6500_0 .net *"_ivl_200", 31 0, L_000001e45b7ebf70;  1 drivers
v000001e45b6f6780_0 .net *"_ivl_204", 31 0, L_000001e45b7ed4b0;  1 drivers
L_000001e45b792790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f5ec0_0 .net *"_ivl_207", 25 0, L_000001e45b792790;  1 drivers
L_000001e45b7927d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f5d80_0 .net/2u *"_ivl_208", 31 0, L_000001e45b7927d8;  1 drivers
v000001e45b6f7220_0 .net *"_ivl_210", 0 0, L_000001e45b7edaf0;  1 drivers
L_000001e45b792820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f6a00_0 .net/2u *"_ivl_212", 5 0, L_000001e45b792820;  1 drivers
v000001e45b6f6b40_0 .net *"_ivl_214", 0 0, L_000001e45b7eda50;  1 drivers
L_000001e45b792868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e45b6f7180_0 .net/2u *"_ivl_216", 5 0, L_000001e45b792868;  1 drivers
v000001e45b6f5e20_0 .net *"_ivl_218", 0 0, L_000001e45b7ec290;  1 drivers
v000001e45b6f56a0_0 .net *"_ivl_221", 0 0, L_000001e45b6fa850;  1 drivers
v000001e45b6f66e0_0 .net *"_ivl_223", 0 0, L_000001e45b6fa2a0;  1 drivers
L_000001e45b7928b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e45b6f7360_0 .net/2u *"_ivl_224", 5 0, L_000001e45b7928b0;  1 drivers
v000001e45b6f6280_0 .net *"_ivl_226", 0 0, L_000001e45b7ecab0;  1 drivers
v000001e45b6f60a0_0 .net *"_ivl_228", 31 0, L_000001e45b7ecd30;  1 drivers
v000001e45b6f5740_0 .net *"_ivl_24", 0 0, L_000001e45b6fa070;  1 drivers
L_000001e45b791ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f6aa0_0 .net/2u *"_ivl_26", 4 0, L_000001e45b791ed8;  1 drivers
v000001e45b6f6be0_0 .net *"_ivl_29", 4 0, L_000001e45b6f7890;  1 drivers
v000001e45b6f5a60_0 .net *"_ivl_32", 0 0, L_000001e45b6fa0e0;  1 drivers
L_000001e45b791f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f61e0_0 .net/2u *"_ivl_34", 4 0, L_000001e45b791f20;  1 drivers
v000001e45b6f6c80_0 .net *"_ivl_37", 4 0, L_000001e45b6f7e30;  1 drivers
v000001e45b6f57e0_0 .net *"_ivl_40", 0 0, L_000001e45b6fa7e0;  1 drivers
L_000001e45b791f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f6f00_0 .net/2u *"_ivl_42", 15 0, L_000001e45b791f68;  1 drivers
v000001e45b6f6fa0_0 .net *"_ivl_45", 15 0, L_000001e45b7da770;  1 drivers
v000001e45b6f6d20_0 .net *"_ivl_48", 0 0, L_000001e45b6fa4d0;  1 drivers
v000001e45b6f6dc0_0 .net *"_ivl_5", 5 0, L_000001e45b6f8ab0;  1 drivers
L_000001e45b791fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f7040_0 .net/2u *"_ivl_50", 36 0, L_000001e45b791fb0;  1 drivers
L_000001e45b791ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f5560_0 .net/2u *"_ivl_52", 31 0, L_000001e45b791ff8;  1 drivers
v000001e45b6f6140_0 .net *"_ivl_55", 4 0, L_000001e45b7da6d0;  1 drivers
v000001e45b6f72c0_0 .net *"_ivl_56", 36 0, L_000001e45b7dac70;  1 drivers
v000001e45b6f5f60_0 .net *"_ivl_58", 36 0, L_000001e45b7db210;  1 drivers
v000001e45b6f54c0_0 .net *"_ivl_62", 0 0, L_000001e45b6fa770;  1 drivers
L_000001e45b792040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f5600_0 .net/2u *"_ivl_64", 5 0, L_000001e45b792040;  1 drivers
v000001e45b6f5880_0 .net *"_ivl_67", 5 0, L_000001e45b7da810;  1 drivers
v000001e45b6f5b00_0 .net *"_ivl_70", 0 0, L_000001e45b6f9dd0;  1 drivers
L_000001e45b792088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f5ba0_0 .net/2u *"_ivl_72", 57 0, L_000001e45b792088;  1 drivers
L_000001e45b7920d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f5c40_0 .net/2u *"_ivl_74", 31 0, L_000001e45b7920d0;  1 drivers
v000001e45b6f90f0_0 .net *"_ivl_77", 25 0, L_000001e45b7da130;  1 drivers
v000001e45b6f8f10_0 .net *"_ivl_78", 57 0, L_000001e45b7db2b0;  1 drivers
v000001e45b6f8330_0 .net *"_ivl_8", 0 0, L_000001e45b6fa8c0;  1 drivers
v000001e45b6f85b0_0 .net *"_ivl_80", 57 0, L_000001e45b7da1d0;  1 drivers
L_000001e45b792118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e45b6f9370_0 .net/2u *"_ivl_84", 31 0, L_000001e45b792118;  1 drivers
L_000001e45b792160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e45b6f8b50_0 .net/2u *"_ivl_88", 5 0, L_000001e45b792160;  1 drivers
v000001e45b6f74d0_0 .net *"_ivl_90", 0 0, L_000001e45b7db350;  1 drivers
L_000001e45b7921a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e45b6f86f0_0 .net/2u *"_ivl_92", 5 0, L_000001e45b7921a8;  1 drivers
v000001e45b6f8e70_0 .net *"_ivl_94", 0 0, L_000001e45b7dbcb0;  1 drivers
v000001e45b6f8650_0 .net *"_ivl_97", 0 0, L_000001e45b6fa1c0;  1 drivers
v000001e45b6f8470_0 .net *"_ivl_98", 47 0, L_000001e45b7dbc10;  1 drivers
v000001e45b6f8fb0_0 .net "adderResult", 31 0, L_000001e45b7daf90;  1 drivers
v000001e45b6f79d0_0 .net "address", 31 0, L_000001e45b7da090;  1 drivers
v000001e45b6f7ed0_0 .net "clk", 0 0, L_000001e45b6fa150;  alias, 1 drivers
v000001e45b6f7b10_0 .var "cycles_consumed", 31 0;
v000001e45b6f9050_0 .net "extImm", 31 0, L_000001e45b7dbb70;  1 drivers
v000001e45b6f7bb0_0 .net "funct", 5 0, L_000001e45b7db030;  1 drivers
v000001e45b6f8790_0 .net "hlt", 0 0, v000001e45b6c0e40_0;  1 drivers
v000001e45b6f8290_0 .net "imm", 15 0, L_000001e45b7da3b0;  1 drivers
v000001e45b6f7c50_0 .net "immediate", 31 0, L_000001e45b7ec150;  1 drivers
v000001e45b6f8830_0 .net "input_clk", 0 0, v000001e45b6f8bf0_0;  1 drivers
v000001e45b6f7f70_0 .net "instruction", 31 0, L_000001e45b7db0d0;  1 drivers
v000001e45b6f88d0_0 .net "memoryReadData", 31 0, v000001e45b6f2c60_0;  1 drivers
v000001e45b6f8510_0 .net "nextPC", 31 0, L_000001e45b7daa90;  1 drivers
v000001e45b6f80b0_0 .net "opcode", 5 0, L_000001e45b6f9230;  1 drivers
v000001e45b6f8970_0 .net "rd", 4 0, L_000001e45b6f8dd0;  1 drivers
v000001e45b6f8c90_0 .net "readData1", 31 0, L_000001e45b6f9f20;  1 drivers
v000001e45b6f8150_0 .net "readData1_w", 31 0, L_000001e45b7ecb50;  1 drivers
v000001e45b6f8010_0 .net "readData2", 31 0, L_000001e45b6fa690;  1 drivers
v000001e45b6f81f0_0 .net "rs", 4 0, L_000001e45b6f7a70;  1 drivers
v000001e45b6f76b0_0 .net "rst", 0 0, v000001e45b6f77f0_0;  1 drivers
v000001e45b6f92d0_0 .net "rt", 4 0, L_000001e45b7dabd0;  1 drivers
v000001e45b6f9190_0 .net "shamt", 31 0, L_000001e45b7db170;  1 drivers
v000001e45b6f7d90_0 .net "wire_instruction", 31 0, L_000001e45b6faa10;  1 drivers
v000001e45b6f7570_0 .net "writeData", 31 0, L_000001e45b7edb90;  1 drivers
v000001e45b6f7610_0 .net "zero", 0 0, L_000001e45b7ecbf0;  1 drivers
L_000001e45b6f8ab0 .part L_000001e45b7db0d0, 26, 6;
L_000001e45b6f9230 .functor MUXZ 6, L_000001e45b6f8ab0, L_000001e45b791db8, L_000001e45b6f9eb0, C4<>;
L_000001e45b6f8d30 .cmp/eq 6, L_000001e45b6f9230, L_000001e45b791e48;
L_000001e45b6f7cf0 .part L_000001e45b7db0d0, 11, 5;
L_000001e45b6f7750 .functor MUXZ 5, L_000001e45b6f7cf0, L_000001e45b791e90, L_000001e45b6f8d30, C4<>;
L_000001e45b6f8dd0 .functor MUXZ 5, L_000001e45b6f7750, L_000001e45b791e00, L_000001e45b6fa8c0, C4<>;
L_000001e45b6f7890 .part L_000001e45b7db0d0, 21, 5;
L_000001e45b6f7a70 .functor MUXZ 5, L_000001e45b6f7890, L_000001e45b791ed8, L_000001e45b6fa070, C4<>;
L_000001e45b6f7e30 .part L_000001e45b7db0d0, 16, 5;
L_000001e45b7dabd0 .functor MUXZ 5, L_000001e45b6f7e30, L_000001e45b791f20, L_000001e45b6fa0e0, C4<>;
L_000001e45b7da770 .part L_000001e45b7db0d0, 0, 16;
L_000001e45b7da3b0 .functor MUXZ 16, L_000001e45b7da770, L_000001e45b791f68, L_000001e45b6fa7e0, C4<>;
L_000001e45b7da6d0 .part L_000001e45b7db0d0, 6, 5;
L_000001e45b7dac70 .concat [ 5 32 0 0], L_000001e45b7da6d0, L_000001e45b791ff8;
L_000001e45b7db210 .functor MUXZ 37, L_000001e45b7dac70, L_000001e45b791fb0, L_000001e45b6fa4d0, C4<>;
L_000001e45b7db170 .part L_000001e45b7db210, 0, 32;
L_000001e45b7da810 .part L_000001e45b7db0d0, 0, 6;
L_000001e45b7db030 .functor MUXZ 6, L_000001e45b7da810, L_000001e45b792040, L_000001e45b6fa770, C4<>;
L_000001e45b7da130 .part L_000001e45b7db0d0, 0, 26;
L_000001e45b7db2b0 .concat [ 26 32 0 0], L_000001e45b7da130, L_000001e45b7920d0;
L_000001e45b7da1d0 .functor MUXZ 58, L_000001e45b7db2b0, L_000001e45b792088, L_000001e45b6f9dd0, C4<>;
L_000001e45b7da090 .part L_000001e45b7da1d0, 0, 32;
L_000001e45b7db670 .arith/sum 32, v000001e45b6f30c0_0, L_000001e45b792118;
L_000001e45b7db350 .cmp/eq 6, L_000001e45b6f9230, L_000001e45b792160;
L_000001e45b7dbcb0 .cmp/eq 6, L_000001e45b6f9230, L_000001e45b7921a8;
L_000001e45b7dbc10 .concat [ 32 16 0 0], L_000001e45b7da090, L_000001e45b7921f0;
L_000001e45b7da9f0 .concat [ 6 26 0 0], L_000001e45b6f9230, L_000001e45b792238;
L_000001e45b7dad10 .cmp/eq 32, L_000001e45b7da9f0, L_000001e45b792280;
L_000001e45b7d9e10 .cmp/eq 6, L_000001e45b7db030, L_000001e45b7922c8;
L_000001e45b7da950 .concat [ 32 16 0 0], L_000001e45b6f9f20, L_000001e45b792310;
L_000001e45b7dadb0 .concat [ 32 16 0 0], v000001e45b6f30c0_0, L_000001e45b792358;
L_000001e45b7dae50 .part L_000001e45b7da3b0, 15, 1;
LS_000001e45b7db3f0_0_0 .concat [ 1 1 1 1], L_000001e45b7dae50, L_000001e45b7dae50, L_000001e45b7dae50, L_000001e45b7dae50;
LS_000001e45b7db3f0_0_4 .concat [ 1 1 1 1], L_000001e45b7dae50, L_000001e45b7dae50, L_000001e45b7dae50, L_000001e45b7dae50;
LS_000001e45b7db3f0_0_8 .concat [ 1 1 1 1], L_000001e45b7dae50, L_000001e45b7dae50, L_000001e45b7dae50, L_000001e45b7dae50;
LS_000001e45b7db3f0_0_12 .concat [ 1 1 1 1], L_000001e45b7dae50, L_000001e45b7dae50, L_000001e45b7dae50, L_000001e45b7dae50;
LS_000001e45b7db3f0_0_16 .concat [ 1 1 1 1], L_000001e45b7dae50, L_000001e45b7dae50, L_000001e45b7dae50, L_000001e45b7dae50;
LS_000001e45b7db3f0_0_20 .concat [ 1 1 1 1], L_000001e45b7dae50, L_000001e45b7dae50, L_000001e45b7dae50, L_000001e45b7dae50;
LS_000001e45b7db3f0_0_24 .concat [ 1 1 1 1], L_000001e45b7dae50, L_000001e45b7dae50, L_000001e45b7dae50, L_000001e45b7dae50;
LS_000001e45b7db3f0_0_28 .concat [ 1 1 1 1], L_000001e45b7dae50, L_000001e45b7dae50, L_000001e45b7dae50, L_000001e45b7dae50;
LS_000001e45b7db3f0_1_0 .concat [ 4 4 4 4], LS_000001e45b7db3f0_0_0, LS_000001e45b7db3f0_0_4, LS_000001e45b7db3f0_0_8, LS_000001e45b7db3f0_0_12;
LS_000001e45b7db3f0_1_4 .concat [ 4 4 4 4], LS_000001e45b7db3f0_0_16, LS_000001e45b7db3f0_0_20, LS_000001e45b7db3f0_0_24, LS_000001e45b7db3f0_0_28;
L_000001e45b7db3f0 .concat [ 16 16 0 0], LS_000001e45b7db3f0_1_0, LS_000001e45b7db3f0_1_4;
L_000001e45b7da8b0 .concat [ 16 32 0 0], L_000001e45b7da3b0, L_000001e45b7db3f0;
L_000001e45b7daef0 .arith/sum 48, L_000001e45b7dadb0, L_000001e45b7da8b0;
L_000001e45b7db490 .functor MUXZ 48, L_000001e45b7daef0, L_000001e45b7da950, L_000001e45b6fa230, C4<>;
L_000001e45b7da270 .functor MUXZ 48, L_000001e45b7db490, L_000001e45b7dbc10, L_000001e45b6fa1c0, C4<>;
L_000001e45b7daf90 .part L_000001e45b7da270, 0, 32;
L_000001e45b7daa90 .functor MUXZ 32, L_000001e45b7db670, L_000001e45b7daf90, v000001e45b6f1f40_0, C4<>;
L_000001e45b7db0d0 .functor MUXZ 32, L_000001e45b6faa10, L_000001e45b7923e8, L_000001e45b6fa930, C4<>;
L_000001e45b7db850 .cmp/eq 6, L_000001e45b6f9230, L_000001e45b7924c0;
L_000001e45b7db8f0 .cmp/eq 6, L_000001e45b6f9230, L_000001e45b792508;
L_000001e45b7db990 .cmp/eq 6, L_000001e45b6f9230, L_000001e45b792550;
L_000001e45b7dba30 .concat [ 16 16 0 0], L_000001e45b7da3b0, L_000001e45b792598;
L_000001e45b7da630 .part L_000001e45b7da3b0, 15, 1;
LS_000001e45b7dbad0_0_0 .concat [ 1 1 1 1], L_000001e45b7da630, L_000001e45b7da630, L_000001e45b7da630, L_000001e45b7da630;
LS_000001e45b7dbad0_0_4 .concat [ 1 1 1 1], L_000001e45b7da630, L_000001e45b7da630, L_000001e45b7da630, L_000001e45b7da630;
LS_000001e45b7dbad0_0_8 .concat [ 1 1 1 1], L_000001e45b7da630, L_000001e45b7da630, L_000001e45b7da630, L_000001e45b7da630;
LS_000001e45b7dbad0_0_12 .concat [ 1 1 1 1], L_000001e45b7da630, L_000001e45b7da630, L_000001e45b7da630, L_000001e45b7da630;
L_000001e45b7dbad0 .concat [ 4 4 4 4], LS_000001e45b7dbad0_0_0, LS_000001e45b7dbad0_0_4, LS_000001e45b7dbad0_0_8, LS_000001e45b7dbad0_0_12;
L_000001e45b7d9f50 .concat [ 16 16 0 0], L_000001e45b7da3b0, L_000001e45b7dbad0;
L_000001e45b7dbb70 .functor MUXZ 32, L_000001e45b7d9f50, L_000001e45b7dba30, L_000001e45b6fa5b0, C4<>;
L_000001e45b7d9ff0 .concat [ 6 26 0 0], L_000001e45b6f9230, L_000001e45b7925e0;
L_000001e45b7da450 .cmp/eq 32, L_000001e45b7d9ff0, L_000001e45b792628;
L_000001e45b7da4f0 .cmp/eq 6, L_000001e45b7db030, L_000001e45b792670;
L_000001e45b7eca10 .cmp/eq 6, L_000001e45b7db030, L_000001e45b7926b8;
L_000001e45b7ed370 .cmp/eq 6, L_000001e45b6f9230, L_000001e45b792700;
L_000001e45b7ebf70 .functor MUXZ 32, L_000001e45b7dbb70, L_000001e45b792748, L_000001e45b7ed370, C4<>;
L_000001e45b7ec150 .functor MUXZ 32, L_000001e45b7ebf70, L_000001e45b7db170, L_000001e45b6fa700, C4<>;
L_000001e45b7ed4b0 .concat [ 6 26 0 0], L_000001e45b6f9230, L_000001e45b792790;
L_000001e45b7edaf0 .cmp/eq 32, L_000001e45b7ed4b0, L_000001e45b7927d8;
L_000001e45b7eda50 .cmp/eq 6, L_000001e45b7db030, L_000001e45b792820;
L_000001e45b7ec290 .cmp/eq 6, L_000001e45b7db030, L_000001e45b792868;
L_000001e45b7ecab0 .cmp/eq 6, L_000001e45b6f9230, L_000001e45b7928b0;
L_000001e45b7ecd30 .functor MUXZ 32, L_000001e45b6f9f20, v000001e45b6f30c0_0, L_000001e45b7ecab0, C4<>;
L_000001e45b7ecb50 .functor MUXZ 32, L_000001e45b7ecd30, L_000001e45b6fa690, L_000001e45b6fa2a0, C4<>;
S_000001e45b6b9dc0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001e45b6b9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e45b6b9110 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e45b6fa9a0 .functor NOT 1, v000001e45b6c2880_0, C4<0>, C4<0>, C4<0>;
v000001e45b6c2240_0 .net *"_ivl_0", 0 0, L_000001e45b6fa9a0;  1 drivers
v000001e45b6c1ac0_0 .net "in1", 31 0, L_000001e45b6fa690;  alias, 1 drivers
v000001e45b6c1200_0 .net "in2", 31 0, L_000001e45b7ec150;  alias, 1 drivers
v000001e45b6c1520_0 .net "out", 31 0, L_000001e45b7ec1f0;  alias, 1 drivers
v000001e45b6c1c00_0 .net "s", 0 0, v000001e45b6c2880_0;  alias, 1 drivers
L_000001e45b7ec1f0 .functor MUXZ 32, L_000001e45b7ec150, L_000001e45b6fa690, L_000001e45b6fa9a0, C4<>;
S_000001e45b663410 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001e45b6b9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001e45b790090 .param/l "RType" 0 4 2, C4<000000>;
P_000001e45b7900c8 .param/l "add" 0 4 5, C4<100000>;
P_000001e45b790100 .param/l "addi" 0 4 8, C4<001000>;
P_000001e45b790138 .param/l "addu" 0 4 5, C4<100001>;
P_000001e45b790170 .param/l "and_" 0 4 5, C4<100100>;
P_000001e45b7901a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001e45b7901e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e45b790218 .param/l "bne" 0 4 10, C4<000101>;
P_000001e45b790250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e45b790288 .param/l "j" 0 4 12, C4<000010>;
P_000001e45b7902c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001e45b7902f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e45b790330 .param/l "lw" 0 4 8, C4<100011>;
P_000001e45b790368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e45b7903a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001e45b7903d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e45b790410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e45b790448 .param/l "sll" 0 4 6, C4<000000>;
P_000001e45b790480 .param/l "slt" 0 4 5, C4<101010>;
P_000001e45b7904b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001e45b7904f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e45b790528 .param/l "sub" 0 4 5, C4<100010>;
P_000001e45b790560 .param/l "subu" 0 4 5, C4<100011>;
P_000001e45b790598 .param/l "sw" 0 4 8, C4<101011>;
P_000001e45b7905d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e45b790608 .param/l "xori" 0 4 8, C4<001110>;
v000001e45b6c1de0_0 .var "ALUOp", 3 0;
v000001e45b6c2880_0 .var "ALUSrc", 0 0;
v000001e45b6c1700_0 .var "MemReadEn", 0 0;
v000001e45b6c2920_0 .var "MemWriteEn", 0 0;
v000001e45b6c17a0_0 .var "MemtoReg", 0 0;
v000001e45b6c29c0_0 .var "RegDst", 0 0;
v000001e45b6c1840_0 .var "RegWriteEn", 0 0;
v000001e45b6c1f20_0 .net "funct", 5 0, L_000001e45b7db030;  alias, 1 drivers
v000001e45b6c0e40_0 .var "hlt", 0 0;
v000001e45b6c2a60_0 .net "opcode", 5 0, L_000001e45b6f9230;  alias, 1 drivers
v000001e45b6c0ee0_0 .net "rst", 0 0, v000001e45b6f77f0_0;  alias, 1 drivers
E_000001e45b6b8b50 .event anyedge, v000001e45b6c0ee0_0, v000001e45b6c2a60_0, v000001e45b6c1f20_0;
S_000001e45b6635a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001e45b6b9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001e45b6b8c90 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001e45b6faa10 .functor BUFZ 32, L_000001e45b7db530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e45b6c1ca0_0 .net "Data_Out", 31 0, L_000001e45b6faa10;  alias, 1 drivers
v000001e45b6c1d40 .array "InstMem", 0 1023, 31 0;
v000001e45b6c2060_0 .net *"_ivl_0", 31 0, L_000001e45b7db530;  1 drivers
v000001e45b6c13e0_0 .net *"_ivl_3", 9 0, L_000001e45b7dab30;  1 drivers
v000001e45b6c2ba0_0 .net *"_ivl_4", 11 0, L_000001e45b7db5d0;  1 drivers
L_000001e45b7923a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e45b6c18e0_0 .net *"_ivl_7", 1 0, L_000001e45b7923a0;  1 drivers
v000001e45b6c1980_0 .net "addr", 31 0, v000001e45b6f30c0_0;  alias, 1 drivers
v000001e45b6c22e0_0 .var/i "i", 31 0;
L_000001e45b7db530 .array/port v000001e45b6c1d40, L_000001e45b7db5d0;
L_000001e45b7dab30 .part v000001e45b6f30c0_0, 0, 10;
L_000001e45b7db5d0 .concat [ 10 2 0 0], L_000001e45b7dab30, L_000001e45b7923a0;
S_000001e45b7569c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001e45b6b9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001e45b6f9f20 .functor BUFZ 32, L_000001e45b7db710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e45b6fa690 .functor BUFZ 32, L_000001e45b7db7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e45b6c1340_0 .net *"_ivl_0", 31 0, L_000001e45b7db710;  1 drivers
v000001e45b6c1a20_0 .net *"_ivl_10", 6 0, L_000001e45b7d9eb0;  1 drivers
L_000001e45b792478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e45b6a3340_0 .net *"_ivl_13", 1 0, L_000001e45b792478;  1 drivers
v000001e45b6a33e0_0 .net *"_ivl_2", 6 0, L_000001e45b7da310;  1 drivers
L_000001e45b792430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e45b6f1a40_0 .net *"_ivl_5", 1 0, L_000001e45b792430;  1 drivers
v000001e45b6f1900_0 .net *"_ivl_8", 31 0, L_000001e45b7db7b0;  1 drivers
v000001e45b6f1860_0 .net "clk", 0 0, L_000001e45b6fa150;  alias, 1 drivers
v000001e45b6f1d60_0 .var/i "i", 31 0;
v000001e45b6f2260_0 .net "readData1", 31 0, L_000001e45b6f9f20;  alias, 1 drivers
v000001e45b6f2580_0 .net "readData2", 31 0, L_000001e45b6fa690;  alias, 1 drivers
v000001e45b6f23a0_0 .net "readRegister1", 4 0, L_000001e45b6f7a70;  alias, 1 drivers
v000001e45b6f1fe0_0 .net "readRegister2", 4 0, L_000001e45b7dabd0;  alias, 1 drivers
v000001e45b6f2800 .array "registers", 31 0, 31 0;
v000001e45b6f19a0_0 .net "rst", 0 0, v000001e45b6f77f0_0;  alias, 1 drivers
v000001e45b6f2a80_0 .net "we", 0 0, v000001e45b6c1840_0;  alias, 1 drivers
v000001e45b6f2080_0 .net "writeData", 31 0, L_000001e45b7edb90;  alias, 1 drivers
v000001e45b6f1e00_0 .net "writeRegister", 4 0, L_000001e45b7da590;  alias, 1 drivers
E_000001e45b6b8510/0 .event negedge, v000001e45b6c0ee0_0;
E_000001e45b6b8510/1 .event posedge, v000001e45b6f1860_0;
E_000001e45b6b8510 .event/or E_000001e45b6b8510/0, E_000001e45b6b8510/1;
L_000001e45b7db710 .array/port v000001e45b6f2800, L_000001e45b7da310;
L_000001e45b7da310 .concat [ 5 2 0 0], L_000001e45b6f7a70, L_000001e45b792430;
L_000001e45b7db7b0 .array/port v000001e45b6f2800, L_000001e45b7d9eb0;
L_000001e45b7d9eb0 .concat [ 5 2 0 0], L_000001e45b7dabd0, L_000001e45b792478;
S_000001e45b756b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001e45b7569c0;
 .timescale 0 0;
v000001e45b6c1e80_0 .var/i "i", 31 0;
S_000001e45b661ac0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001e45b6b9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001e45b6b85d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001e45b6fa540 .functor NOT 1, v000001e45b6c29c0_0, C4<0>, C4<0>, C4<0>;
v000001e45b6f2d00_0 .net *"_ivl_0", 0 0, L_000001e45b6fa540;  1 drivers
v000001e45b6f17c0_0 .net "in1", 4 0, L_000001e45b7dabd0;  alias, 1 drivers
v000001e45b6f2120_0 .net "in2", 4 0, L_000001e45b6f8dd0;  alias, 1 drivers
v000001e45b6f14a0_0 .net "out", 4 0, L_000001e45b7da590;  alias, 1 drivers
v000001e45b6f2b20_0 .net "s", 0 0, v000001e45b6c29c0_0;  alias, 1 drivers
L_000001e45b7da590 .functor MUXZ 5, L_000001e45b6f8dd0, L_000001e45b7dabd0, L_000001e45b6fa540, C4<>;
S_000001e45b661c50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001e45b6b9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e45b6b8650 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e45b6fa620 .functor NOT 1, v000001e45b6c17a0_0, C4<0>, C4<0>, C4<0>;
v000001e45b6f2620_0 .net *"_ivl_0", 0 0, L_000001e45b6fa620;  1 drivers
v000001e45b6f1ea0_0 .net "in1", 31 0, v000001e45b6f2300_0;  alias, 1 drivers
v000001e45b6f2ee0_0 .net "in2", 31 0, v000001e45b6f2c60_0;  alias, 1 drivers
v000001e45b6f28a0_0 .net "out", 31 0, L_000001e45b7edb90;  alias, 1 drivers
v000001e45b6f1ae0_0 .net "s", 0 0, v000001e45b6c17a0_0;  alias, 1 drivers
L_000001e45b7edb90 .functor MUXZ 32, v000001e45b6f2c60_0, v000001e45b6f2300_0, L_000001e45b6fa620, C4<>;
S_000001e45b64a830 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001e45b6b9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001e45b64a9c0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001e45b64a9f8 .param/l "AND" 0 9 12, C4<0010>;
P_000001e45b64aa30 .param/l "NOR" 0 9 12, C4<0101>;
P_000001e45b64aa68 .param/l "OR" 0 9 12, C4<0011>;
P_000001e45b64aaa0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001e45b64aad8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001e45b64ab10 .param/l "SLT" 0 9 12, C4<0110>;
P_000001e45b64ab48 .param/l "SRL" 0 9 12, C4<1001>;
P_000001e45b64ab80 .param/l "SUB" 0 9 12, C4<0001>;
P_000001e45b64abb8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001e45b64abf0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001e45b64ac28 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001e45b7928f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e45b6f26c0_0 .net/2u *"_ivl_0", 31 0, L_000001e45b7928f8;  1 drivers
v000001e45b6f21c0_0 .net "opSel", 3 0, v000001e45b6c1de0_0;  alias, 1 drivers
v000001e45b6f1b80_0 .net "operand1", 31 0, L_000001e45b7ecb50;  alias, 1 drivers
v000001e45b6f1c20_0 .net "operand2", 31 0, L_000001e45b7ec1f0;  alias, 1 drivers
v000001e45b6f2300_0 .var "result", 31 0;
v000001e45b6f1cc0_0 .net "zero", 0 0, L_000001e45b7ecbf0;  alias, 1 drivers
E_000001e45b6b5e10 .event anyedge, v000001e45b6c1de0_0, v000001e45b6f1b80_0, v000001e45b6c1520_0;
L_000001e45b7ecbf0 .cmp/eq 32, v000001e45b6f2300_0, L_000001e45b7928f8;
S_000001e45b68f110 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001e45b6b9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001e45b791660 .param/l "RType" 0 4 2, C4<000000>;
P_000001e45b791698 .param/l "add" 0 4 5, C4<100000>;
P_000001e45b7916d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e45b791708 .param/l "addu" 0 4 5, C4<100001>;
P_000001e45b791740 .param/l "and_" 0 4 5, C4<100100>;
P_000001e45b791778 .param/l "andi" 0 4 8, C4<001100>;
P_000001e45b7917b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001e45b7917e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001e45b791820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e45b791858 .param/l "j" 0 4 12, C4<000010>;
P_000001e45b791890 .param/l "jal" 0 4 12, C4<000011>;
P_000001e45b7918c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e45b791900 .param/l "lw" 0 4 8, C4<100011>;
P_000001e45b791938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e45b791970 .param/l "or_" 0 4 5, C4<100101>;
P_000001e45b7919a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001e45b7919e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e45b791a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001e45b791a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001e45b791a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001e45b791ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e45b791af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001e45b791b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001e45b791b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001e45b791ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e45b791bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001e45b6f1f40_0 .var "PCsrc", 0 0;
v000001e45b6f2da0_0 .net "funct", 5 0, L_000001e45b7db030;  alias, 1 drivers
v000001e45b6f2440_0 .net "opcode", 5 0, L_000001e45b6f9230;  alias, 1 drivers
v000001e45b6f2940_0 .net "operand1", 31 0, L_000001e45b6f9f20;  alias, 1 drivers
v000001e45b6f2f80_0 .net "operand2", 31 0, L_000001e45b7ec1f0;  alias, 1 drivers
v000001e45b6f1540_0 .net "rst", 0 0, v000001e45b6f77f0_0;  alias, 1 drivers
E_000001e45b6b5910/0 .event anyedge, v000001e45b6c0ee0_0, v000001e45b6c2a60_0, v000001e45b6f2260_0, v000001e45b6c1520_0;
E_000001e45b6b5910/1 .event anyedge, v000001e45b6c1f20_0;
E_000001e45b6b5910 .event/or E_000001e45b6b5910/0, E_000001e45b6b5910/1;
S_000001e45b68f2a0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001e45b6b9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001e45b6f24e0 .array "DataMem", 0 1023, 31 0;
v000001e45b6f2760_0 .net "address", 31 0, v000001e45b6f2300_0;  alias, 1 drivers
v000001e45b6f29e0_0 .net "clock", 0 0, L_000001e45b6fa3f0;  1 drivers
v000001e45b6f2bc0_0 .net "data", 31 0, L_000001e45b6fa690;  alias, 1 drivers
v000001e45b6f15e0_0 .var/i "i", 31 0;
v000001e45b6f2c60_0 .var "q", 31 0;
v000001e45b6f1680_0 .net "rden", 0 0, v000001e45b6c1700_0;  alias, 1 drivers
v000001e45b6f2e40_0 .net "wren", 0 0, v000001e45b6c2920_0;  alias, 1 drivers
E_000001e45b6b5d50 .event posedge, v000001e45b6f29e0_0;
S_000001e45b791c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001e45b6b9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001e45b6b5450 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001e45b6f3020_0 .net "PCin", 31 0, L_000001e45b7daa90;  alias, 1 drivers
v000001e45b6f30c0_0 .var "PCout", 31 0;
v000001e45b6f3160_0 .net "clk", 0 0, L_000001e45b6fa150;  alias, 1 drivers
v000001e45b6f3200_0 .net "rst", 0 0, v000001e45b6f77f0_0;  alias, 1 drivers
    .scope S_000001e45b68f110;
T_0 ;
    %wait E_000001e45b6b5910;
    %load/vec4 v000001e45b6f1540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e45b6f1f40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e45b6f2440_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001e45b6f2940_0;
    %load/vec4 v000001e45b6f2f80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001e45b6f2440_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001e45b6f2940_0;
    %load/vec4 v000001e45b6f2f80_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001e45b6f2440_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001e45b6f2440_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001e45b6f2440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001e45b6f2da0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001e45b6f1f40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e45b791c20;
T_1 ;
    %wait E_000001e45b6b8510;
    %load/vec4 v000001e45b6f3200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e45b6f30c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e45b6f3020_0;
    %assign/vec4 v000001e45b6f30c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e45b6635a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e45b6c22e0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001e45b6c22e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e45b6c22e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6c1d40, 0, 4;
    %load/vec4 v000001e45b6c22e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e45b6c22e0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 941096965, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6c1d40, 0, 4;
    %pushi/vec4 941162499, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6c1d40, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6c1d40, 0, 4;
    %pushi/vec4 134217739, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6c1d40, 0, 4;
    %pushi/vec4 806813696, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6c1d40, 0, 4;
    %pushi/vec4 590807039, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6c1d40, 0, 4;
    %pushi/vec4 49854496, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6c1d40, 0, 4;
    %pushi/vec4 584515583, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6c1d40, 0, 4;
    %pushi/vec4 46139434, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6c1d40, 0, 4;
    %pushi/vec4 270598141, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6c1d40, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6c1d40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6c1d40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6c1d40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6c1d40, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6c1d40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6c1d40, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001e45b663410;
T_3 ;
    %wait E_000001e45b6b8b50;
    %load/vec4 v000001e45b6c0ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001e45b6c0e40_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e45b6c2880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e45b6c1840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e45b6c2920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e45b6c17a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e45b6c1700_0, 0;
    %assign/vec4 v000001e45b6c29c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e45b6c0e40_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001e45b6c1de0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001e45b6c2880_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e45b6c1840_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e45b6c2920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e45b6c17a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e45b6c1700_0, 0, 1;
    %store/vec4 v000001e45b6c29c0_0, 0, 1;
    %load/vec4 v000001e45b6c2a60_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c0e40_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c29c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c1840_0, 0;
    %load/vec4 v000001e45b6c1f20_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c2880_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c2880_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c1840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c29c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c2880_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c1840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e45b6c29c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c2880_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c1840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c2880_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c1840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c2880_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c1840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c2880_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c1840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c2880_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c1700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c1840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c2880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c17a0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c2920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e45b6c2880_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e45b6c1de0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e45b7569c0;
T_4 ;
    %wait E_000001e45b6b8510;
    %fork t_1, S_000001e45b756b50;
    %jmp t_0;
    .scope S_000001e45b756b50;
t_1 ;
    %load/vec4 v000001e45b6f19a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e45b6c1e80_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001e45b6c1e80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e45b6c1e80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6f2800, 0, 4;
    %load/vec4 v000001e45b6c1e80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e45b6c1e80_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e45b6f2a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001e45b6f2080_0;
    %load/vec4 v000001e45b6f1e00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6f2800, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6f2800, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001e45b7569c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e45b7569c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e45b6f1d60_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001e45b6f1d60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001e45b6f1d60_0;
    %ix/getv/s 4, v000001e45b6f1d60_0;
    %load/vec4a v000001e45b6f2800, 4;
    %ix/getv/s 4, v000001e45b6f1d60_0;
    %load/vec4a v000001e45b6f2800, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001e45b6f1d60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e45b6f1d60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001e45b64a830;
T_6 ;
    %wait E_000001e45b6b5e10;
    %load/vec4 v000001e45b6f21c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e45b6f2300_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001e45b6f1b80_0;
    %load/vec4 v000001e45b6f1c20_0;
    %add;
    %assign/vec4 v000001e45b6f2300_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001e45b6f1b80_0;
    %load/vec4 v000001e45b6f1c20_0;
    %sub;
    %assign/vec4 v000001e45b6f2300_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001e45b6f1b80_0;
    %load/vec4 v000001e45b6f1c20_0;
    %and;
    %assign/vec4 v000001e45b6f2300_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001e45b6f1b80_0;
    %load/vec4 v000001e45b6f1c20_0;
    %or;
    %assign/vec4 v000001e45b6f2300_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001e45b6f1b80_0;
    %load/vec4 v000001e45b6f1c20_0;
    %xor;
    %assign/vec4 v000001e45b6f2300_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001e45b6f1b80_0;
    %load/vec4 v000001e45b6f1c20_0;
    %or;
    %inv;
    %assign/vec4 v000001e45b6f2300_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001e45b6f1b80_0;
    %load/vec4 v000001e45b6f1c20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001e45b6f2300_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001e45b6f1c20_0;
    %load/vec4 v000001e45b6f1b80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001e45b6f2300_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001e45b6f1b80_0;
    %ix/getv 4, v000001e45b6f1c20_0;
    %shiftl 4;
    %assign/vec4 v000001e45b6f2300_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001e45b6f1b80_0;
    %ix/getv 4, v000001e45b6f1c20_0;
    %shiftr 4;
    %assign/vec4 v000001e45b6f2300_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e45b68f2a0;
T_7 ;
    %wait E_000001e45b6b5d50;
    %load/vec4 v000001e45b6f1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001e45b6f2760_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e45b6f24e0, 4;
    %assign/vec4 v000001e45b6f2c60_0, 0;
T_7.0 ;
    %load/vec4 v000001e45b6f2e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001e45b6f2bc0_0;
    %ix/getv 3, v000001e45b6f2760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6f24e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e45b68f2a0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e45b6f15e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001e45b6f15e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e45b6f15e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e45b6f24e0, 0, 4;
    %load/vec4 v000001e45b6f15e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e45b6f15e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001e45b68f2a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e45b6f15e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001e45b6f15e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001e45b6f15e0_0;
    %load/vec4a v000001e45b6f24e0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001e45b6f15e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001e45b6f15e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e45b6f15e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001e45b6b9c30;
T_10 ;
    %wait E_000001e45b6b8510;
    %load/vec4 v000001e45b6f76b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e45b6f7b10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e45b6f7b10_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e45b6f7b10_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e45b6b9910;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e45b6f8bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e45b6f77f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001e45b6b9910;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001e45b6f8bf0_0;
    %inv;
    %assign/vec4 v000001e45b6f8bf0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e45b6b9910;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./MultiplicationUsingAddition/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e45b6f77f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e45b6f77f0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001e45b6f83d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
