module OUTPUT_REGISTERS
(
	input wire 		   CLK,
	
	input wire 		   INPUTREGISTERS_LoadOutput,
	input wire [15:0] INPUTREGISTERS_OUTPUT,
	
	input wire  [3:0] INPUTREGISTERS_OutADDR,
	output wire 		INPUTREGISTERS_OutDATA
);

reg [15:0] IN_REGISTER;

assign INPUTREGISTERS_OutDATA = IN_REGISTER[INPUTREGISTERS_OutADDR];
		
always @ (posedge CLK)
begin
	if (INPUTREGISTERS_LoadInput) 
		IN_REGISTER[15:0] <= INPUTREGISTERS_INPUT;
end


endmodule 