\hypertarget{union__hw__pdb__poen}{}\section{\+\_\+hw\+\_\+pdb\+\_\+poen Union Reference}
\label{union__hw__pdb__poen}\index{\+\_\+hw\+\_\+pdb\+\_\+poen@{\+\_\+hw\+\_\+pdb\+\_\+poen}}


H\+W\+\_\+\+P\+D\+B\+\_\+\+P\+O\+EN -\/ Pulse-\/\+Out n Enable register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+pdb.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__pdb__poen_1_1__hw__pdb__poen__bitfields}{\+\_\+hw\+\_\+pdb\+\_\+poen\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__pdb__poen_a89eae4e1739a9e24ba8c9e42d49e9465}{}\label{union__hw__pdb__poen_a89eae4e1739a9e24ba8c9e42d49e9465}

\item 
struct \hyperlink{struct__hw__pdb__poen_1_1__hw__pdb__poen__bitfields}{\+\_\+hw\+\_\+pdb\+\_\+poen\+::\+\_\+hw\+\_\+pdb\+\_\+poen\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__pdb__poen_a568438d447cfae77f8f18a7b4fd99030}{}\label{union__hw__pdb__poen_a568438d447cfae77f8f18a7b4fd99030}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+P\+D\+B\+\_\+\+P\+O\+EN -\/ Pulse-\/\+Out n Enable register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+pdb.\+h\end{DoxyCompactItemize}
