Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt-bb/xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl in Library work.
Entity <blackburst_gen> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blackburst_gen> (Architecture <Behavioral>).
Entity <blackburst_gen> analyzed. Unit <blackburst_gen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <blackburst_gen>.
    Related source file is f:/pt-bb/xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl.
WARNING:Xst:1306 - Output <st0> is never assigned.
WARNING:Xst:1306 - Output <dacm1> is never assigned.
WARNING:Xst:1306 - Output <dacm2> is never assigned.
WARNING:Xst:647 - Input <gy> is never used.
WARNING:Xst:1306 - Output <sy0> is never assigned.
WARNING:Xst:1306 - Output <res1> is never assigned.
WARNING:Xst:1306 - Output <res2> is never assigned.
WARNING:Xst:647 - Input <bcr> is never used.
WARNING:Xst:647 - Input <rcr> is never used.
WARNING:Xst:1306 - Output <sel0> is never assigned.
Unit <blackburst_gen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:528 - Multi-source in Unit <blackburst_gen> on signal <led1> not replaced by logic
Signal is stuck at GND
ERROR:Xst:415 - Synthesis failed
CPU : 22.58 / 25.13 s | Elapsed : 22.00 / 24.00 s
 
--> 

Total memory usage is 59792 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt-bb/xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl in Library work.
Entity <blackburst_gen> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blackburst_gen> (Architecture <behavioral>).
Entity <blackburst_gen> analyzed. Unit <blackburst_gen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <blackburst_gen>.
    Related source file is f:/pt-bb/xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl.
WARNING:Xst:1306 - Output <st0> is never assigned.
WARNING:Xst:1306 - Output <dacm1> is never assigned.
WARNING:Xst:1306 - Output <dacm2> is never assigned.
WARNING:Xst:647 - Input <gy> is never used.
WARNING:Xst:1306 - Output <sy0> is never assigned.
WARNING:Xst:1306 - Output <res1> is never assigned.
WARNING:Xst:1306 - Output <res2> is never assigned.
WARNING:Xst:647 - Input <bcr> is never used.
WARNING:Xst:647 - Input <rcr> is never used.
WARNING:Xst:1306 - Output <sel0> is never assigned.
Unit <blackburst_gen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <blackburst_gen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block blackburst_gen, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                       1  out of   1920     0%  
 Number of 4 input LUTs:                 1  out of   3840     0%  
 Number of bonded IOBs:                  5  out of    141     3%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 6.926ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-bb\xilinx\v0.1\blackburst_gen/_ngo -uc blackburst_gen.ucf -aul -p
xc3s200-pq208-4 blackburst_gen.ngc blackburst_gen.ngd 

Reading NGO file "f:/pt-bb/xilinx/v0.1/blackburst_gen/blackburst_gen.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "blackburst_gen.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 45800 kilobytes

Writing NGD file "blackburst_gen.ngd" ...

Writing NGDBUILD log file "blackburst_gen.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-4".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
Logic Distribution:
    Number of Slices containing only related logic:       0 out of       0    0%
    Number of Slices containing unrelated logic:          0 out of       0    0%
      *See NOTES below for an explanation of the effects of unrelated logic
  Number of bonded IOBs:                5 out of     141    3%

Total equivalent gate count for design:  0
Additional JTAG gate count for IOBs:  240
Peak Memory Usage:  73 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "blackburst_gen_map.mrp" for details.
Completed process "Map".

Mapping Module blackburst_gen . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-4 -cm area -pr b -k 4 -c 100 -tx off -o blackburst_gen_map.ncd blackburst_gen.ngd blackburst_gen.pcf
Mapping Module blackburst_gen: DONE



Started process "Place & Route".





Constraints file: blackburst_gen.pcf

Loading device database for application Par from file "blackburst_gen_map.ncd".
   "blackburst_gen" is an NCD, version 2.38, device xc3s200, package pq208,
speed -4
Loading device for application Par from file '3s200.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  ADVANCED 1.30 2004-03-12.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs             5 out of 141     3%
      Number of LOCed External IOBs    4 out of 5      80%





Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989684) REAL time: 4 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.8
Phase 5.8 (Checksum:98a813) REAL time: 4 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 4 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 4 secs 

Writing design to file blackburst_gen.ncd.

Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 3 unrouted;       REAL time: 5 secs 

Phase 2: 3 unrouted;       REAL time: 5 secs 

Phase 3: 0 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 

Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file blackburst_gen.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jun 15 12:37:38 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module blackburst_gen . . .
PAR command line: par -w -intstyle ise -ol std -t 1 blackburst_gen_map.ncd blackburst_gen.ncd blackburst_gen.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl, automatic determination of correct order of compilation of files in project file blackburst_gen_vhdl.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
ERROR:HDLParsers:3312 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 31. Undefined symbol 'line_clock'.
ERROR:HDLParsers:1209 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 36. line_clock: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 40. parse error, unexpected WHEN, expecting SEMICOLON
ERROR:HDLParsers:3312 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 47. Undefined symbol 'line_counter'.
ERROR:HDLParsers:1209 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 47. line_counter: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 53. parse error, unexpected ELSE, expecting SEMICOLON
ERROR:HDLParsers:1401 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 51. Object line of mode OUT can not be read.
--> 

Total memory usage is 52624 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ngr
deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ngc
deleting blackburst_gen.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-bb\xilinx\v0.1\blackburst_gen/_ngo
deleting blackburst_gen.ngd
deleting blackburst_gen_ngdbuild.nav
deleting blackburst_gen.bld
deleting blackburst_gen.ucf.untf
deleting blackburst_gen.cmd_log
deleting blackburst_gen_map.ncd
deleting blackburst_gen.ngm
deleting blackburst_gen.pcf
deleting blackburst_gen.nc1
deleting blackburst_gen.mrp
deleting blackburst_gen_map.mrp
deleting blackburst_gen.mdf
deleting __projnav/map.log
deleting blackburst_gen.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting blackburst_gen.twr
deleting blackburst_gen.twx
deleting blackburst_gen.tsi
deleting blackburst_gen.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting blackburst_gen.ncd
deleting blackburst_gen.par
deleting blackburst_gen.pad
deleting blackburst_gen_pad.txt
deleting blackburst_gen_pad.csv
deleting blackburst_gen.pad_txt
deleting blackburst_gen.dly
deleting reportgen.log
deleting blackburst_gen.xpi
deleting blackburst_gen.grf
deleting blackburst_gen.itr
deleting blackburst_gen_last_par.ncd
deleting __projnav/par.log
deleting blackburst_gen.placed_ncd_tracker
deleting blackburst_gen.routed_ncd_tracker
deleting blackburst_gen.cmd_log
deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ngc
deleting blackburst_gen.ngr
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting __projnav/blackburst_gen.gfl
deleting __projnav/blackburst_gen_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl, automatic determination of correct order of compilation of files in project file blackburst_gen_vhdl.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
ERROR:HDLParsers:3312 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 27. Undefined symbol 'f27'.
ERROR:HDLParsers:1209 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 27. f27: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 31. Undefined symbol 'line_clock'.
ERROR:HDLParsers:1209 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 36. line_clock: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 40. parse error, unexpected WHEN, expecting SEMICOLON
ERROR:HDLParsers:3312 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 47. Undefined symbol 'line_counter'.
ERROR:HDLParsers:1209 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 47. line_counter: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 53. parse error, unexpected ELSE, expecting SEMICOLON
ERROR:HDLParsers:1401 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 51. Object line of mode OUT can not be read.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
ERROR:HDLParsers:1401 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 40. Object sample of mode OUT can not be read.
ERROR:HDLParsers:1401 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 42. Object sample of mode OUT can not be read.
WARNING:HDLParsers:817 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 35. Choice cpl is not a locally static expression.
ERROR:HDLParsers:1401 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 53. Object line of mode OUT can not be read.
ERROR:HDLParsers:1401 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 52. Object line of mode OUT can not be read.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
WARNING:HDLParsers:817 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 35. Choice cpl is not a locally static expression.
Entity <frame_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl Line 23. parse error, unexpected SEMICOLON, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl Line 24. parse error, unexpected SEMICOLON, expecting COMMA or COLON
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl Line 25. parse error, unexpected SEMICOLON, expecting COMMA or COLON
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
WARNING:HDLParsers:817 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 35. Choice cpl is not a locally static expression.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
Entity <bilevel_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/sinegen.vhdl Line 23. parse error, unexpected TYPE
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
WARNING:HDLParsers:817 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 35. Choice cpl is not a locally static expression.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
Architecture behavioral of Entity bilevel_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/sinegen.vhdl Line 23. parse error, unexpected TYPE
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
WARNING:HDLParsers:817 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 35. Choice cpl is not a locally static expression.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
Architecture behavioral of Entity bilevel_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/sinegen.vhdl Line 21. parse error, unexpected IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
WARNING:HDLParsers:817 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 35. Choice cpl is not a locally static expression.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
Architecture behavioral of Entity bilevel_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
Entity <sinegen> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl in Library work.
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl Line 122. parse error, unexpected SEMICOLON, expecting COMMA or CLOSEPAR
ERROR:HDLParsers:1411 - F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl Line 141. Parameter gy of mode in can not be associated with a formal port of mode out.
ERROR:HDLParsers:3313 - F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl Line 144. Undefined symbol 'f148'.  Should it be: c148?
ERROR:HDLParsers:1209 - F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl Line 144. f148: Undefined symbol (last report in this block)
WARNING:HDLParsers:1406 - F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl Line 144. No sensitivity list and no wait in the process
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
WARNING:HDLParsers:817 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 35. Choice cpl is not a locally static expression.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
Architecture behavioral of Entity bilevel_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
Architecture behavioral of Entity sinegen is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl in Library work.
ERROR:HDLParsers:1411 - F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl Line 141. Parameter gy of mode in can not be associated with a formal port of mode out.
ERROR:HDLParsers:3313 - F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl Line 144. Undefined symbol 'f148'.  Should it be: c148?
ERROR:HDLParsers:1209 - F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl Line 144. f148: Undefined symbol (last report in this block)
WARNING:HDLParsers:1406 - F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl Line 144. No sensitivity list and no wait in the process
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
WARNING:HDLParsers:817 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 35. Choice cpl is not a locally static expression.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
Architecture behavioral of Entity bilevel_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
Architecture behavioral of Entity sinegen is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl in Library work.
ERROR:HDLParsers:3313 - F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl Line 144. Undefined symbol 'f148'.  Should it be: c148?
ERROR:HDLParsers:1209 - F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl Line 144. f148: Undefined symbol (last report in this block)
WARNING:HDLParsers:1406 - F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl Line 144. No sensitivity list and no wait in the process
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
WARNING:HDLParsers:817 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 35. Choice cpl is not a locally static expression.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
Architecture behavioral of Entity bilevel_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
Architecture behavioral of Entity sinegen is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl in Library work.
Entity <blackburst_gen> (Architecture <Behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
WARNING:HDLParsers:817 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 35. Choice cpl is not a locally static expression.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
Architecture behavioral of Entity bilevel_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/sinegen.vhdl Line 22. parse error, unexpected IDENTIFIER
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
WARNING:HDLParsers:817 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 35. Choice cpl is not a locally static expression.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
Architecture behavioral of Entity bilevel_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
Entity <sinegen> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl in Library work.
Architecture behavioral of Entity blackburst_gen is up to date.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
WARNING:HDLParsers:817 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 35. Choice cpl is not a locally static expression.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
Architecture behavioral of Entity bilevel_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
Entity <sinegen> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl in Library work.
Architecture behavioral of Entity blackburst_gen is up to date.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
WARNING:HDLParsers:817 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 35. Choice cpl is not a locally static expression.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
Architecture behavioral of Entity bilevel_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/sinegen.vhdl Line 24. parse error, unexpected IDENTIFIER, expecting COMMA or COLON
ERROR:HDLParsers:3312 - F:/PT-BB/Xilinx/v0.1/sinegen.vhdl Line 31. Undefined symbol 'index'.
ERROR:HDLParsers:1209 - F:/PT-BB/Xilinx/v0.1/sinegen.vhdl Line 33. index: Undefined symbol (last report in this block)
ERROR:HDLParsers:3402 - F:/PT-BB/Xilinx/v0.1/sinegen.vhdl Line 34. Read symbol =, expecting <= or := 
ERROR:HDLParsers:3312 - F:/PT-BB/Xilinx/v0.1/sinegen.vhdl Line 45. Undefined symbol 'index'.
ERROR:HDLParsers:1209 - F:/PT-BB/Xilinx/v0.1/sinegen.vhdl Line 45. index: Undefined symbol (last report in this block)
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
WARNING:HDLParsers:817 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 35. Choice cpl is not a locally static expression.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
Architecture behavioral of Entity bilevel_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
Entity <sinegen> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl in Library work.
Architecture behavioral of Entity blackburst_gen is up to date.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
WARNING:HDLParsers:817 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 35. Choice cpl is not a locally static expression.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
Architecture behavioral of Entity bilevel_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
Architecture behavioral of Entity sinegen is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl in Library work.
Architecture behavioral of Entity blackburst_gen is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blackburst_gen> (Architecture <behavioral>).
ERROR:Xst:762 - F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl line 122: No default binding for component: <frame_timer>. Port <sample> does not match.
--> 

Total memory usage is 62864 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
WARNING:HDLParsers:817 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 35. Choice cpl is not a locally static expression.
Entity <frame_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
Architecture behavioral of Entity bilevel_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
Architecture behavioral of Entity sinegen is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl in Library work.
Architecture behavioral of Entity blackburst_gen is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blackburst_gen> (Architecture <behavioral>).
WARNING:Xst:753 - F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl line 139: Unconnected output port 'cclk' of component 'sinegen'.
Entity <blackburst_gen> analyzed. Unit <blackburst_gen> generated.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <sample> in unit <frame_timer> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <line_clock> in unit <frame_timer> never changes during circuit operation. The register is replaced by logic.
Entity <frame_timer> analyzed. Unit <frame_timer> generated.

Analyzing Entity <bilevel_timer> (Architecture <behavioral>).
Entity <bilevel_timer> analyzed. Unit <bilevel_timer> generated.

Analyzing Entity <sinegen> (Architecture <behavioral>).
Entity <sinegen> analyzed. Unit <sinegen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sinegen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/sinegen.vhdl.
WARNING:Xst:1781 - Signal <sine_arr> is used but never assigned. Tied to default value.
    Found 10-bit register for signal <sine>.
    Found 10-bit 8-to-1 multiplexer for signal <$n0001> created at line 45.
    Found 3-bit adder for signal <$n0004> created at line 34.
    Found 3-bit register for signal <index>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  10 Multiplexer(s).
Unit <sinegen> synthesized.


Synthesizing Unit <bilevel_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl.
WARNING:Xst:647 - Input <line> is never used.
WARNING:Xst:647 - Input <f74> is never used.
WARNING:Xst:647 - Input <sample> is never used.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1780 - Signal <line_mid> is never used or assigned.
WARNING:Xst:1780 - Signal <line_begin> is never used or assigned.
WARNING:Xst:1780 - Signal <nofp> is never used or assigned.
Unit <bilevel_timer> synthesized.


Synthesizing Unit <frame_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl.
WARNING:Xst:647 - Input <f74> is never used.
WARNING:Xst:1778 - Inout <sample> is assigned but never used.
WARNING:Xst:1780 - Signal <cpl> is never used or assigned.
WARNING:Xst:653 - Signal <lpf> is used but never assigned. Tied to value 01001110001.
    Found 11-bit adder for signal <$n0004> created at line 53.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <frame_timer> synthesized.


Synthesizing Unit <blackburst_gen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl.
WARNING:Xst:1306 - Output <st0> is never assigned.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1306 - Output <dacm1> is never assigned.
WARNING:Xst:1306 - Output <dacm2> is never assigned.
WARNING:Xst:1306 - Output <sy0> is never assigned.
WARNING:Xst:1306 - Output <cclk> is never assigned.
WARNING:Xst:1306 - Output <res1> is never assigned.
WARNING:Xst:1306 - Output <res2> is never assigned.
WARNING:Xst:1306 - Output <bcb> is never assigned.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:1306 - Output <rcr> is never assigned.
WARNING:Xst:647 - Input <f1485> is never used.
WARNING:Xst:1306 - Output <sel0> is never assigned.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <blackburst_gen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 11-bit adder                      : 1
 3-bit adder                       : 1
# Registers                        : 3
 1-bit register                    : 1
 10-bit register                   : 1
 3-bit register                    : 1
# Multiplexers                     : 1
 10-bit 8-to-1 multiplexer         : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <blackburst_gen> ...

Optimizing unit <frame_timer> ...

Optimizing unit <sinegen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block blackburst_gen, actual ratio is 0.
Register Sinusgenerator_sine_4 equivalent to Sinusgenerator_sine_2 has been removed
Register Sinusgenerator_sine_5 equivalent to Sinusgenerator_sine_2 has been removed
Register Sinusgenerator_sine_7 equivalent to Sinusgenerator_sine_2 has been removed
Register Sinusgenerator_sine_3 equivalent to Sinusgenerator_sine_1 has been removed
Register Sinusgenerator_sine_1 equivalent to Sinusgenerator_sine_6 has been removed

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                       5  out of   1920     0%  
 Number of Slice Flip Flops:             9  out of   3840     0%  
 Number of 4 input LUTs:                 7  out of   3840     0%  
 Number of bonded IOBs:                 17  out of    141    12%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 1     |
f74:Q                              | NONE                   | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 1.434ns (Maximum Frequency: 697.350MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.209ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl, automatic determination of correct order of compilation of files in project file blackburst_gen_vhdl.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 35. parse error, unexpected IDENTIFIER, expecting THEN
ERROR:HDLParsers:3260 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 38. physical literal name expected: Signal 'sample' unexpected.
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 38. parse error, unexpected LE, expecting THEN
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 42. parse error, unexpected CASE, expecting IF
--> 

Total memory usage is 52624 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 42. parse error, unexpected CASE, expecting IF
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 44. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 46. parse error, unexpected PROCESS
WARNING:HDLParsers:901 - F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl Line 46. Label line_counter is ignored.
--> 

Total memory usage is 52624 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
Entity <frame_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
Architecture behavioral of Entity bilevel_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
Architecture behavioral of Entity sinegen is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl in Library work.
Architecture behavioral of Entity blackburst_gen is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blackburst_gen> (Architecture <behavioral>).
WARNING:Xst:753 - F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl line 139: Unconnected output port 'cclk' of component 'sinegen'.
Entity <blackburst_gen> analyzed. Unit <blackburst_gen> generated.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.

Analyzing Entity <bilevel_timer> (Architecture <behavioral>).
Entity <bilevel_timer> analyzed. Unit <bilevel_timer> generated.

Analyzing Entity <sinegen> (Architecture <behavioral>).
Entity <sinegen> analyzed. Unit <sinegen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sinegen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/sinegen.vhdl.
WARNING:Xst:1781 - Signal <sine_arr> is used but never assigned. Tied to default value.
    Found 10-bit register for signal <sine>.
    Found 10-bit 8-to-1 multiplexer for signal <$n0001> created at line 45.
    Found 3-bit adder for signal <$n0004> created at line 34.
    Found 3-bit register for signal <index>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  10 Multiplexer(s).
Unit <sinegen> synthesized.


Synthesizing Unit <bilevel_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl.
WARNING:Xst:647 - Input <line> is never used.
WARNING:Xst:647 - Input <f74> is never used.
WARNING:Xst:647 - Input <sample> is never used.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1780 - Signal <line_mid> is never used or assigned.
WARNING:Xst:1780 - Signal <line_begin> is never used or assigned.
WARNING:Xst:1780 - Signal <nofp> is never used or assigned.
Unit <bilevel_timer> synthesized.


Synthesizing Unit <frame_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl.
WARNING:Xst:653 - Signal <cpl> is used but never assigned. Tied to value 011011000000.
WARNING:Xst:653 - Signal <lpf> is used but never assigned. Tied to value 01001110001.
    Found 11-bit register for signal <line>.
    Found 12-bit up counter for signal <sample>.
    Found 11-bit adder for signal <$n0008> created at line 52.
    Found 1-bit register for signal <line_clock>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <frame_timer> synthesized.


Synthesizing Unit <blackburst_gen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl.
WARNING:Xst:1306 - Output <st0> is never assigned.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1306 - Output <dacm1> is never assigned.
WARNING:Xst:1306 - Output <dacm2> is never assigned.
WARNING:Xst:1306 - Output <sy0> is never assigned.
WARNING:Xst:1306 - Output <cclk> is never assigned.
WARNING:Xst:1306 - Output <res1> is never assigned.
WARNING:Xst:1306 - Output <res2> is never assigned.
WARNING:Xst:1306 - Output <bcb> is never assigned.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:1306 - Output <rcr> is never assigned.
WARNING:Xst:647 - Input <f1485> is never used.
WARNING:Xst:1306 - Output <sel0> is never assigned.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <blackburst_gen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 11-bit adder                      : 1
 3-bit adder                       : 1
# Counters                         : 1
 12-bit up counter                 : 1
# Registers                        : 5
 1-bit register                    : 2
 11-bit register                   : 1
 10-bit register                   : 1
 3-bit register                    : 1
# Multiplexers                     : 1
 10-bit 8-to-1 multiplexer         : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <blackburst_gen> ...

Optimizing unit <frame_timer> ...

Optimizing unit <sinegen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <frametimer_sample_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_clock> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_3> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_11> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_3> is unconnected in block <blackburst_gen>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block blackburst_gen, actual ratio is 0.
Register Sinusgenerator_sine_5 equivalent to Sinusgenerator_sine_7 has been removed
Register Sinusgenerator_sine_4 equivalent to Sinusgenerator_sine_7 has been removed
Register Sinusgenerator_sine_2 equivalent to Sinusgenerator_sine_7 has been removed
Register Sinusgenerator_sine_6 equivalent to Sinusgenerator_sine_1 has been removed
Register Sinusgenerator_sine_1 equivalent to Sinusgenerator_sine_3 has been removed

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                       5  out of   1920     0%  
 Number of Slice Flip Flops:             9  out of   3840     0%  
 Number of 4 input LUTs:                 7  out of   3840     0%  
 Number of bonded IOBs:                 17  out of    141    12%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 1     |
f74:Q                              | NONE                   | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 1.434ns (Maximum Frequency: 697.350MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.209ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------

deleting blackburst_gen.lso
deleting blackburst_gen.stx
deleting blackburst_gen.lso
deleting blackburst_gen.stx
deleting blackburst_gen.lso
deleting blackburst_gen.stx
deleting blackburst_gen.lso
deleting blackburst_gen.stx
deleting blackburst_gen.lso
deleting blackburst_gen.stx
deleting blackburst_gen.lso
deleting blackburst_gen.stx
deleting blackburst_gen.lso
deleting blackburst_gen.stx
deleting blackburst_gen.lso
deleting blackburst_gen.stx
deleting blackburst_gen.lso
deleting blackburst_gen.stx
deleting blackburst_gen.lso
deleting blackburst_gen.stx
deleting blackburst_gen.lso
deleting blackburst_gen.stx
deleting blackburst_gen.lso
deleting blackburst_gen.stx
deleting blackburst_gen.lso
deleting blackburst_gen.stx
deleting blackburst_gen.lso
deleting blackburst_gen.stx
deleting blackburst_gen.lso
deleting blackburst_gen.stx
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ngc
deleting blackburst_gen.ngr
deleting blackburst_gen.ldo
deleting vsim.wlf
ERROR: error deleting "vsim.wlf": permission denied
deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ngc
deleting blackburst_gen.ngr
deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ngc
deleting blackburst_gen.ngr
deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ngc
deleting blackburst_gen.ngr
deleting blackburst_gen.ldo
deleting vsim.wlf
ERROR: error deleting "vsim.wlf": permission denied
deleting vsim.wlf
ERROR: error deleting "vsim.wlf": permission denied
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/blackburst_gen.xst
deleting xst
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/blackburst_gen.xst
deleting xst
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/blackburst_gen.xst
deleting xst
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/blackburst_gen.xst
deleting xst
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/blackburst_gen.xst
deleting xst
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/blackburst_gen.xst
deleting xst
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/blackburst_gen.xst
deleting xst
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/blackburst_gen.xst
deleting xst
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/blackburst_gen.xst
deleting xst
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/blackburst_gen.xst
deleting xst
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/blackburst_gen.xst
deleting xst
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/blackburst_gen.xst
deleting xst
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/blackburst_gen.xst
deleting xst
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/blackburst_gen.xst
deleting xst
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/blackburst_gen.xst
deleting xst
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting __projnav/blackburst_gen.gfl
deleting __projnav/blackburst_gen_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
Entity <sinegen> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sinegen> (Architecture <Behavioral>).
Entity <sinegen> analyzed. Unit <sinegen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sinegen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/sinegen.vhdl.
WARNING:Xst:1781 - Signal <sine_arr> is used but never assigned. Tied to default value.
    Found 10-bit register for signal <sine>.
    Found 10-bit 8-to-1 multiplexer for signal <$n0001> created at line 45.
    Found 3-bit adder for signal <$n0004> created at line 34.
    Found 3-bit register for signal <index>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  10 Multiplexer(s).
Unit <sinegen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 3-bit adder                       : 1
# Registers                        : 2
 10-bit register                   : 1
 3-bit register                    : 1
# Multiplexers                     : 1
 10-bit 8-to-1 multiplexer         : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sinegen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sinegen, actual ratio is 0.
Register sine_4 equivalent to sine_2 has been removed
Register sine_7 equivalent to sine_2 has been removed
Register sine_5 equivalent to sine_2 has been removed
Register sine_6 equivalent to sine_3 has been removed
Register sine_3 equivalent to sine_1 has been removed

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                       5  out of   1920     0%  
 Number of Slice Flip Flops:             8  out of   3840     0%  
 Number of 4 input LUTs:                 7  out of   3840     0%  
 Number of bonded IOBs:                 12  out of    141     8%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f74                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 1.434ns (Maximum Frequency: 697.350MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.209ns
   Maximum combinational path delay: 7.103ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
Entity <frame_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
Entity <bilevel_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
Architecture behavioral of Entity sinegen is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl in Library work.
Entity <blackburst_gen> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blackburst_gen> (Architecture <Behavioral>).
Entity <blackburst_gen> analyzed. Unit <blackburst_gen> generated.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.

Analyzing Entity <bilevel_timer> (Architecture <behavioral>).
Entity <bilevel_timer> analyzed. Unit <bilevel_timer> generated.

Analyzing Entity <sinegen> (Architecture <behavioral>).
Entity <sinegen> analyzed. Unit <sinegen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sinegen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/sinegen.vhdl.
WARNING:Xst:1781 - Signal <sine_arr> is used but never assigned. Tied to default value.
    Found 10-bit register for signal <sine>.
    Found 10-bit 8-to-1 multiplexer for signal <$n0001> created at line 45.
    Found 3-bit adder for signal <$n0004> created at line 34.
    Found 3-bit register for signal <index>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  10 Multiplexer(s).
Unit <sinegen> synthesized.


Synthesizing Unit <bilevel_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl.
WARNING:Xst:647 - Input <line> is never used.
WARNING:Xst:647 - Input <f74> is never used.
WARNING:Xst:647 - Input <sample> is never used.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1780 - Signal <line_mid> is never used or assigned.
WARNING:Xst:1780 - Signal <line_begin> is never used or assigned.
WARNING:Xst:1780 - Signal <nofp> is never used or assigned.
Unit <bilevel_timer> synthesized.


Synthesizing Unit <frame_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl.
WARNING:Xst:653 - Signal <cpl> is used but never assigned. Tied to value 011011000000.
WARNING:Xst:653 - Signal <lpf> is used but never assigned. Tied to value 01001110001.
    Found 11-bit register for signal <line>.
    Found 12-bit up counter for signal <sample>.
    Found 11-bit adder for signal <$n0008> created at line 52.
    Found 1-bit register for signal <line_clock>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <frame_timer> synthesized.


Synthesizing Unit <blackburst_gen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl.
WARNING:Xst:1306 - Output <st0> is never assigned.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1306 - Output <dacm1> is never assigned.
WARNING:Xst:1306 - Output <dacm2> is never assigned.
WARNING:Xst:1306 - Output <sy0> is never assigned.
WARNING:Xst:1306 - Output <res1> is never assigned.
WARNING:Xst:1306 - Output <res2> is never assigned.
WARNING:Xst:1306 - Output <bcb> is never assigned.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:1306 - Output <rcr> is never assigned.
WARNING:Xst:647 - Input <f1485> is never used.
WARNING:Xst:1306 - Output <sel0> is never assigned.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <blackburst_gen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 11-bit adder                      : 1
 3-bit adder                       : 1
# Counters                         : 1
 12-bit up counter                 : 1
# Registers                        : 5
 1-bit register                    : 2
 11-bit register                   : 1
 10-bit register                   : 1
 3-bit register                    : 1
# Multiplexers                     : 1
 10-bit 8-to-1 multiplexer         : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <blackburst_gen> ...

Optimizing unit <frame_timer> ...

Optimizing unit <sinegen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <frametimer_sample_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_clock> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_3> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_11> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_3> is unconnected in block <blackburst_gen>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block blackburst_gen, actual ratio is 0.
Register Sinusgenerator_sine_3 equivalent to Sinusgenerator_sine_1 has been removed
Register Sinusgenerator_sine_1 equivalent to Sinusgenerator_sine_6 has been removed
Register Sinusgenerator_sine_4 equivalent to Sinusgenerator_sine_2 has been removed
Register Sinusgenerator_sine_7 equivalent to Sinusgenerator_sine_2 has been removed
Register Sinusgenerator_sine_5 equivalent to Sinusgenerator_sine_2 has been removed
FlipFlop f74 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                       6  out of   1920     0%  
 Number of Slice Flip Flops:            10  out of   3840     0%  
 Number of 4 input LUTs:                 7  out of   3840     0%  
 Number of bonded IOBs:                 18  out of    141    12%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 2     |
f74:Q                              | NONE                   | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 1.434ns (Maximum Frequency: 697.350MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.209ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------

deleting sinegen.lso
deleting sinegen.syr
deleting sinegen.prj
deleting sinegen.sprj
deleting sinegen.ana
deleting sinegen.stx
deleting sinegen.cmd_log
deleting sinegen.ngc
deleting sinegen.ngr
deleting sinegen.ldo
deleting vsim.wlf
ERROR: error deleting "vsim.wlf": permission denied
deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting sinegen.ngc
deleting blackburst_gen.ngc
deleting sinegen.ngr
deleting blackburst_gen.ngr
deleting blackburst_gen.ldo
deleting vsim.wlf
ERROR: error deleting "vsim.wlf": permission denied
deleting sinegen.prj
deleting sinegen.prj
deleting __projnav/sinegen.xst
deleting ./xst
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting __projnav/blackburst_gen.gfl
deleting __projnav/blackburst_gen_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl in Library work.
Entity <frame_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl in Library work.
Entity <bilevel_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
Entity <sinegen> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl in Library work.
Entity <blackburst_gen> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blackburst_gen> (Architecture <Behavioral>).
Entity <blackburst_gen> analyzed. Unit <blackburst_gen> generated.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.

Analyzing Entity <bilevel_timer> (Architecture <behavioral>).
Entity <bilevel_timer> analyzed. Unit <bilevel_timer> generated.

Analyzing Entity <sinegen> (Architecture <behavioral>).
Entity <sinegen> analyzed. Unit <sinegen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sinegen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/sinegen.vhdl.
WARNING:Xst:1781 - Signal <sine_arr> is used but never assigned. Tied to default value.
    Found 10-bit register for signal <sine>.
    Found 10-bit 8-to-1 multiplexer for signal <$n0001> created at line 45.
    Found 3-bit adder for signal <$n0004> created at line 34.
    Found 3-bit register for signal <index>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  10 Multiplexer(s).
Unit <sinegen> synthesized.


Synthesizing Unit <bilevel_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/bilevel_timer.vhdl.
WARNING:Xst:647 - Input <line> is never used.
WARNING:Xst:647 - Input <f74> is never used.
WARNING:Xst:647 - Input <sample> is never used.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1780 - Signal <line_mid> is never used or assigned.
WARNING:Xst:1780 - Signal <line_begin> is never used or assigned.
WARNING:Xst:1780 - Signal <nofp> is never used or assigned.
Unit <bilevel_timer> synthesized.


Synthesizing Unit <frame_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/frame_timer.vhdl.
WARNING:Xst:653 - Signal <cpl> is used but never assigned. Tied to value 011011000000.
WARNING:Xst:653 - Signal <lpf> is used but never assigned. Tied to value 01001110001.
    Found 11-bit register for signal <line>.
    Found 12-bit up counter for signal <sample>.
    Found 11-bit adder for signal <$n0008> created at line 52.
    Found 1-bit register for signal <line_clock>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <frame_timer> synthesized.


Synthesizing Unit <blackburst_gen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.vhdl.
WARNING:Xst:1306 - Output <st0> is never assigned.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1306 - Output <dacm1> is never assigned.
WARNING:Xst:1306 - Output <dacm2> is never assigned.
WARNING:Xst:1306 - Output <sy0> is never assigned.
WARNING:Xst:1306 - Output <res1> is never assigned.
WARNING:Xst:1306 - Output <res2> is never assigned.
WARNING:Xst:1306 - Output <bcb> is never assigned.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:1306 - Output <rcr> is never assigned.
WARNING:Xst:647 - Input <f1485> is never used.
WARNING:Xst:1306 - Output <sel0> is never assigned.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <blackburst_gen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 11-bit adder                      : 1
 3-bit adder                       : 1
# Counters                         : 1
 12-bit up counter                 : 1
# Registers                        : 5
 1-bit register                    : 2
 11-bit register                   : 1
 10-bit register                   : 1
 3-bit register                    : 1
# Multiplexers                     : 1
 10-bit 8-to-1 multiplexer         : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <blackburst_gen> ...

Optimizing unit <frame_timer> ...

Optimizing unit <sinegen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <frametimer_sample_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_clock> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_3> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_11> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_3> is unconnected in block <blackburst_gen>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block blackburst_gen, actual ratio is 0.
Register Sinusgenerator_sine_3 equivalent to Sinusgenerator_sine_1 has been removed
Register Sinusgenerator_sine_1 equivalent to Sinusgenerator_sine_6 has been removed
Register Sinusgenerator_sine_4 equivalent to Sinusgenerator_sine_2 has been removed
Register Sinusgenerator_sine_7 equivalent to Sinusgenerator_sine_2 has been removed
Register Sinusgenerator_sine_5 equivalent to Sinusgenerator_sine_2 has been removed
FlipFlop f74 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                       6  out of   1920     0%  
 Number of Slice Flip Flops:            10  out of   3840     0%  
 Number of 4 input LUTs:                 7  out of   3840     0%  
 Number of bonded IOBs:                 18  out of    141    12%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 2     |
f74:Q                              | NONE                   | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 1.434ns (Maximum Frequency: 697.350MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.209ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
ERROR:HDLParsers:3394 - F:/PT-BB/Xilinx/v0.1/sinegen.vhdl Line 24. Aggregate has 16 elements where only 8 elements expected.
--> 

Total memory usage is 52624 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/sinegen.vhdl in Library work.
Entity <sinegen> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sinegen> (Architecture <behavioral>).
Entity <sinegen> analyzed. Unit <sinegen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sinegen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/sinegen.vhdl.
WARNING:Xst:1781 - Signal <sine_arr> is used but never assigned. Tied to default value.
    Found 10-bit register for signal <sine>.
    Found 10-bit 16-to-1 multiplexer for signal <$n0001> created at line 48.
    Found 4-bit adder for signal <$n0004> created at line 37.
    Found 4-bit register for signal <index>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  10 Multiplexer(s).
Unit <sinegen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 4-bit adder                       : 1
# Registers                        : 2
 10-bit register                   : 1
 4-bit register                    : 1
# Multiplexers                     : 1
 10-bit 16-to-1 multiplexer        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sinegen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sinegen, actual ratio is 1.
FlipFlop index_0 has been replicated 1 time(s)
FlipFlop index_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                      35  out of   1920     1%  
 Number of Slice Flip Flops:            16  out of   3840     0%  
 Number of 4 input LUTs:                35  out of   3840     0%  
 Number of bonded IOBs:                 12  out of    141     8%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f74                                | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.612ns (Maximum Frequency: 382.848MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.820ns
   Maximum combinational path delay: 7.357ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ngc
deleting blackburst_gen.ngr
deleting blackburst_gen.ldo
deleting vsim.wlf
deleting sinegen.lso
deleting sinegen.syr
deleting sinegen.prj
deleting sinegen.sprj
deleting sinegen.ana
deleting sinegen.stx
deleting sinegen.cmd_log
deleting sinegen.lso
deleting sinegen.syr
deleting sinegen.prj
deleting sinegen.sprj
deleting sinegen.ana
deleting sinegen.stx
deleting sinegen.cmd_log
deleting sinegen.ngc
deleting sinegen.ngr
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting sinegen.prj
deleting sinegen.prj
deleting __projnav/sinegen.xst
deleting ./xst
deleting sinegen.prj
deleting sinegen.prj
deleting __projnav/sinegen.xst
deleting ./xst
deleting __projnav/blackburst_gen.gfl
deleting __projnav/blackburst_gen_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl in Library work.
Entity <sinegen> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sinegen> (Architecture <Behavioral>).
Entity <sinegen> analyzed. Unit <sinegen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sinegen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl.
WARNING:Xst:1781 - Signal <sine_arr> is used but never assigned. Tied to default value.
    Found 10-bit register for signal <sine>.
    Found 10-bit 16-to-1 multiplexer for signal <$n0001> created at line 48.
    Found 4-bit adder for signal <$n0004> created at line 37.
    Found 4-bit register for signal <index>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  10 Multiplexer(s).
Unit <sinegen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 4-bit adder                       : 1
# Registers                        : 2
 10-bit register                   : 1
 4-bit register                    : 1
# Multiplexers                     : 1
 10-bit 16-to-1 multiplexer        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sinegen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sinegen, actual ratio is 1.
FlipFlop index_0 has been replicated 1 time(s)
FlipFlop index_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                      35  out of   1920     1%  
 Number of Slice Flip Flops:            16  out of   3840     0%  
 Number of 4 input LUTs:                35  out of   3840     0%  
 Number of bonded IOBs:                 12  out of    141     8%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f74                                | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.612ns (Maximum Frequency: 382.848MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.820ns
   Maximum combinational path delay: 7.357ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl in Library work.
Entity <frame_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl in Library work.
Entity <bilevel_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl in Library work.
Architecture behavioral of Entity sinegen is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl in Library work.
Entity <blackburst_gen> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blackburst_gen> (Architecture <Behavioral>).
Entity <blackburst_gen> analyzed. Unit <blackburst_gen> generated.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.

Analyzing Entity <bilevel_timer> (Architecture <behavioral>).
Entity <bilevel_timer> analyzed. Unit <bilevel_timer> generated.

Analyzing Entity <sinegen> (Architecture <behavioral>).
Entity <sinegen> analyzed. Unit <sinegen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sinegen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl.
WARNING:Xst:1781 - Signal <sine_arr> is used but never assigned. Tied to default value.
    Found 10-bit register for signal <sine>.
    Found 10-bit 16-to-1 multiplexer for signal <$n0001> created at line 48.
    Found 4-bit adder for signal <$n0004> created at line 37.
    Found 4-bit register for signal <index>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  10 Multiplexer(s).
Unit <sinegen> synthesized.


Synthesizing Unit <bilevel_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl.
WARNING:Xst:647 - Input <line> is never used.
WARNING:Xst:647 - Input <f74> is never used.
WARNING:Xst:647 - Input <sample> is never used.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1780 - Signal <line_mid> is never used or assigned.
WARNING:Xst:1780 - Signal <line_begin> is never used or assigned.
WARNING:Xst:1780 - Signal <nofp> is never used or assigned.
Unit <bilevel_timer> synthesized.


Synthesizing Unit <frame_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl.
WARNING:Xst:653 - Signal <cpl> is used but never assigned. Tied to value 011011000000.
WARNING:Xst:653 - Signal <lpf> is used but never assigned. Tied to value 01001110001.
    Found 11-bit register for signal <line>.
    Found 12-bit up counter for signal <sample>.
    Found 11-bit adder for signal <$n0008> created at line 52.
    Found 1-bit register for signal <line_clock>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <frame_timer> synthesized.


Synthesizing Unit <blackburst_gen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl.
WARNING:Xst:1306 - Output <st0> is never assigned.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1306 - Output <dacm1> is never assigned.
WARNING:Xst:1306 - Output <dacm2> is never assigned.
WARNING:Xst:1306 - Output <sy0> is never assigned.
WARNING:Xst:1306 - Output <res1> is never assigned.
WARNING:Xst:1306 - Output <res2> is never assigned.
WARNING:Xst:1306 - Output <bcb> is never assigned.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:1306 - Output <rcr> is never assigned.
WARNING:Xst:647 - Input <f1485> is never used.
WARNING:Xst:1306 - Output <sel0> is never assigned.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <blackburst_gen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 11-bit adder                      : 1
 4-bit adder                       : 1
# Counters                         : 1
 12-bit up counter                 : 1
# Registers                        : 5
 1-bit register                    : 2
 11-bit register                   : 1
 10-bit register                   : 1
 4-bit register                    : 1
# Multiplexers                     : 1
 10-bit 16-to-1 multiplexer        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <blackburst_gen> ...

Optimizing unit <frame_timer> ...

Optimizing unit <sinegen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <frametimer_sample_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_clock> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_3> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_11> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_3> is unconnected in block <blackburst_gen>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block blackburst_gen, actual ratio is 1.
FlipFlop Sinusgenerator_index_0 has been replicated 1 time(s)
FlipFlop Sinusgenerator_index_1 has been replicated 1 time(s)
FlipFlop f74 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                      37  out of   1920     1%  
 Number of Slice Flip Flops:            18  out of   3840     0%  
 Number of 4 input LUTs:                35  out of   3840     0%  
 Number of bonded IOBs:                 18  out of    141    12%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 2     |
f74:Q                              | NONE                   | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.612ns (Maximum Frequency: 382.848MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.820ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-bb\xilinx\v0.1\blackburst_gen/_ngo -uc blackburst_gen.ucf -aul -p
xc3s200-pq208-4 blackburst_gen.ngc blackburst_gen.ngd 

Reading NGO file "F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "blackburst_gen.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 45800 kilobytes

Writing NGD file "blackburst_gen.ngd" ...

Writing NGDBUILD log file "blackburst_gen.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-4".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:           7 out of   3,840    1%
  Number of 4 input LUTs:              22 out of   3,840    1%
Logic Distribution:
  Number of occupied Slices:                           44 out of   1,920    2%
    Number of Slices containing only related logic:      44 out of      44  100%
    Number of Slices containing unrelated logic:          0 out of      44    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             34 out of   3,840    1%
  Number used as logic:                 22
  Number used as a route-thru:          12
  Number of bonded IOBs:               19 out of     141   13%
    IOB Flip Flops:                    11
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  477
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  74 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "blackburst_gen_map.mrp" for details.

Project Navigator Auto-Make Log File
-------------------------------------

deleting sinegen.lso
deleting sinegen.syr
deleting sinegen.prj
deleting sinegen.sprj
deleting sinegen.ana
deleting sinegen.stx
deleting sinegen.cmd_log
deleting sinegen.ngc
deleting sinegen.ngr
deleting sinegen.ldo
deleting vsim.wlf
deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting sinegen.ngc
deleting blackburst_gen.ngc
deleting sinegen.ngr
deleting blackburst_gen.ngr
deleting blackburst_gen.ldo
deleting vsim.wlf
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-bb\xilinx\v0.1\blackburst_gen/_ngo
deleting blackburst_gen.ngd
deleting blackburst_gen_ngdbuild.nav
deleting blackburst_gen.bld
deleting blackburst_gen.ucf.untf
deleting blackburst_gen.cmd_log
deleting sinegen.prj
deleting sinegen.prj
deleting __projnav/sinegen.xst
deleting ./xst
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting __projnav/blackburst_gen.gfl
deleting __projnav/blackburst_gen_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl in Library work.
Entity <frame_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl in Library work.
Entity <bilevel_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl in Library work.
Entity <sinegen> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl in Library work.
Entity <blackburst_gen> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blackburst_gen> (Architecture <Behavioral>).
Entity <blackburst_gen> analyzed. Unit <blackburst_gen> generated.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.

Analyzing Entity <bilevel_timer> (Architecture <behavioral>).
Entity <bilevel_timer> analyzed. Unit <bilevel_timer> generated.

Analyzing Entity <sinegen> (Architecture <behavioral>).
Entity <sinegen> analyzed. Unit <sinegen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sinegen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl.
WARNING:Xst:1781 - Signal <sine_arr> is used but never assigned. Tied to default value.
    Found 10-bit register for signal <sine>.
    Found 10-bit 16-to-1 multiplexer for signal <$n0001> created at line 48.
    Found 4-bit adder for signal <$n0004> created at line 37.
    Found 4-bit register for signal <index>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  10 Multiplexer(s).
Unit <sinegen> synthesized.


Synthesizing Unit <bilevel_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl.
WARNING:Xst:647 - Input <line> is never used.
WARNING:Xst:647 - Input <f74> is never used.
WARNING:Xst:647 - Input <sample> is never used.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1780 - Signal <line_mid> is never used or assigned.
WARNING:Xst:1780 - Signal <line_begin> is never used or assigned.
WARNING:Xst:1780 - Signal <nofp> is never used or assigned.
Unit <bilevel_timer> synthesized.


Synthesizing Unit <frame_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl.
WARNING:Xst:653 - Signal <cpl> is used but never assigned. Tied to value 011011000000.
WARNING:Xst:653 - Signal <lpf> is used but never assigned. Tied to value 01001110001.
    Found 11-bit register for signal <line>.
    Found 12-bit up counter for signal <sample>.
    Found 11-bit adder for signal <$n0008> created at line 52.
    Found 1-bit register for signal <line_clock>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <frame_timer> synthesized.


Synthesizing Unit <blackburst_gen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl.
WARNING:Xst:1306 - Output <st0> is never assigned.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1306 - Output <dacm1> is never assigned.
WARNING:Xst:1306 - Output <dacm2> is never assigned.
WARNING:Xst:1306 - Output <sy0> is never assigned.
WARNING:Xst:1306 - Output <res1> is never assigned.
WARNING:Xst:1306 - Output <res2> is never assigned.
WARNING:Xst:1306 - Output <bcb> is never assigned.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:1306 - Output <rcr> is never assigned.
WARNING:Xst:647 - Input <f1485> is never used.
WARNING:Xst:1306 - Output <sel0> is never assigned.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <blackburst_gen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 11-bit adder                      : 1
 4-bit adder                       : 1
# Counters                         : 1
 12-bit up counter                 : 1
# Registers                        : 5
 1-bit register                    : 2
 11-bit register                   : 1
 10-bit register                   : 1
 4-bit register                    : 1
# Multiplexers                     : 1
 10-bit 16-to-1 multiplexer        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <blackburst_gen> ...

Optimizing unit <frame_timer> ...

Optimizing unit <sinegen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <frametimer_sample_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_clock> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_3> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_11> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_3> is unconnected in block <blackburst_gen>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block blackburst_gen, actual ratio is 1.
FlipFlop Sinusgenerator_index_0 has been replicated 1 time(s)
FlipFlop Sinusgenerator_index_1 has been replicated 1 time(s)
FlipFlop f74 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                      37  out of   1920     1%  
 Number of Slice Flip Flops:            18  out of   3840     0%  
 Number of 4 input LUTs:                35  out of   3840     0%  
 Number of bonded IOBs:                 18  out of    141    12%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 2     |
f74:Q                              | NONE                   | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.612ns (Maximum Frequency: 382.848MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.820ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-bb\xilinx\v0.1\blackburst_gen/_ngo -uc blackburst_gen.ucf -aul -p
xc3s200-pq208-4 blackburst_gen.ngc blackburst_gen.ngd 

Reading NGO file "F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "blackburst_gen.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 45800 kilobytes

Writing NGD file "blackburst_gen.ngd" ...

Writing NGDBUILD log file "blackburst_gen.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-4".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:           7 out of   3,840    1%
  Number of 4 input LUTs:              22 out of   3,840    1%
Logic Distribution:
  Number of occupied Slices:                           44 out of   1,920    2%
    Number of Slices containing only related logic:      44 out of      44  100%
    Number of Slices containing unrelated logic:          0 out of      44    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             34 out of   3,840    1%
  Number used as logic:                 22
  Number used as a route-thru:          12
  Number of bonded IOBs:               19 out of     141   13%
    IOB Flip Flops:                    11
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  477
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  74 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "blackburst_gen_map.mrp" for details.
Completed process "Map".

Mapping Module blackburst_gen . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-4 -cm area -pr b -k 4 -c 100 -tx off -o blackburst_gen_map.ncd blackburst_gen.ngd blackburst_gen.pcf
Mapping Module blackburst_gen: DONE



Started process "Place & Route".





Constraints file: blackburst_gen.pcf

Loading device database for application Par from file "blackburst_gen_map.ncd".
   "blackburst_gen" is an NCD, version 2.38, device xc3s200, package pq208,
speed -4
Loading device for application Par from file '3s200.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  ADVANCED 1.30 2004-03-12.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            19 out of 141    13%
      Number of LOCed External IOBs   18 out of 19     94%

   Number of Slices                   44 out of 1920    2%
      Number of SLICEMs               20 out of 960     2%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989707) REAL time: 4 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.8
...
Phase 5.8 (Checksum:98e62f) REAL time: 4 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 4 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 4 secs 

Writing design to file blackburst_gen.ncd.

Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 206 unrouted;       REAL time: 4 secs 

Phase 2: 170 unrouted;       REAL time: 5 secs 

Phase 3: 11 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 

Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 2 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       f1484_BUFGP       |  BUFGMUX2| No   |    2 |  0.042     |  0.627      |
+-------------------------+----------+------+------+------------+-------------+
|               f74       |   Local  |      |   16 |  0.493     |  2.277      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file blackburst_gen.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed Jun 23 12:52:53 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module blackburst_gen . . .
PAR command line: par -w -intstyle ise -ol std -t 1 blackburst_gen_map.ncd blackburst_gen.ncd blackburst_gen.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


Process interrupted by the user.
ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ngc
deleting blackburst_gen.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-bb\xilinx\v0.1\blackburst_gen/_ngo
deleting blackburst_gen.ngd
deleting blackburst_gen_ngdbuild.nav
deleting blackburst_gen.bld
deleting blackburst_gen.ucf.untf
deleting blackburst_gen.cmd_log
deleting blackburst_gen_map.ncd
deleting blackburst_gen.ngm
deleting blackburst_gen.pcf
deleting blackburst_gen.nc1
deleting blackburst_gen.mrp
deleting blackburst_gen_map.mrp
deleting blackburst_gen.mdf
deleting __projnav/map.log
deleting blackburst_gen.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting blackburst_gen.twr
deleting blackburst_gen.twx
deleting blackburst_gen.tsi
deleting blackburst_gen.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting blackburst_gen.ncd
deleting blackburst_gen.par
deleting blackburst_gen.pad
deleting blackburst_gen_pad.txt
deleting blackburst_gen_pad.csv
deleting blackburst_gen.pad_txt
deleting blackburst_gen.dly
deleting reportgen.log
deleting blackburst_gen.xpi
deleting blackburst_gen.grf
deleting blackburst_gen.itr
deleting blackburst_gen_last_par.ncd
deleting __projnav/par.log
deleting blackburst_gen.placed_ncd_tracker
deleting blackburst_gen.routed_ncd_tracker
deleting blackburst_gen.cmd_log
deleting __projnav/blackburst_gen_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting blackburst_gen.ut
deleting blackburst_gen.bgn
deleting blackburst_gen.rbt
deleting blackburst_gen.ll
deleting blackburst_gen.msk
deleting blackburst_gen.drc
deleting blackburst_gen.nky
deleting blackburst_gen.bit
deleting blackburst_gen.bin
deleting blackburst_gen.isc
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ace
deleting xilinx.sys
deleting blackburst_gen.mpm
deleting blackburst_gen.mcs
deleting blackburst_gen.prm
deleting blackburst_gen.dst
deleting blackburst_gen.exo
deleting blackburst_gen.tek
deleting blackburst_gen.hex
deleting blackburst_gen.svf
deleting blackburst_gen.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ngc
deleting blackburst_gen.ngr
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting __projnav/blackburst_gen.gfl
deleting __projnav/blackburst_gen_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file F:\PT-BB\Xilinx\v0.1\blackburst_gen/../blackburst_gen.vhdl, automatic determination of correct order of compilation of files in project file blackburst_gen_vhdl.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file F:\PT-BB\Xilinx\v0.1\blackburst_gen/../frame_timer.vhdl in Library work.
Entity <frame_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:\PT-BB\Xilinx\v0.1\blackburst_gen/../bilevel_timer.vhdl in Library work.
Entity <bilevel_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:\PT-BB\Xilinx\v0.1\blackburst_gen/../sinegen.vhdl in Library work.
Entity <sinegen> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:\PT-BB\Xilinx\v0.1\blackburst_gen/../blackburst_gen.vhdl in Library work.
ERROR:HDLParsers:164 - F:\PT-BB\Xilinx\v0.1\blackburst_gen/../blackburst_gen.vhdl Line 155. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:1401 - F:\PT-BB\Xilinx\v0.1\blackburst_gen/../blackburst_gen.vhdl Line 167. Object gy of mode OUT can not be read.
ERROR:HDLParsers:164 - F:\PT-BB\Xilinx\v0.1\blackburst_gen/../blackburst_gen.vhdl Line 170. parse error, unexpected IDENTIFIER, expecting IF
--> 

Total memory usage is 55696 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl in Library work.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl in Library work.
Architecture behavioral of Entity bilevel_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl in Library work.
Architecture behavioral of Entity sinegen is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl in Library work.
ERROR:HDLParsers:1401 - F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl Line 167. Object gy of mode OUT can not be read.
--> 

Total memory usage is 55696 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl in Library work.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl in Library work.
Architecture behavioral of Entity bilevel_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl in Library work.
Architecture behavioral of Entity sinegen is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl in Library work.
Entity <blackburst_gen> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blackburst_gen> (Architecture <Behavioral>).
Entity <blackburst_gen> analyzed. Unit <blackburst_gen> generated.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.

Analyzing Entity <bilevel_timer> (Architecture <behavioral>).
Entity <bilevel_timer> analyzed. Unit <bilevel_timer> generated.

Analyzing Entity <sinegen> (Architecture <behavioral>).
Entity <sinegen> analyzed. Unit <sinegen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sinegen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl.
WARNING:Xst:1781 - Signal <sine_arr> is used but never assigned. Tied to default value.
    Found 10-bit register for signal <sine>.
    Found 10-bit 16-to-1 multiplexer for signal <$n0001> created at line 48.
    Found 4-bit adder for signal <$n0004> created at line 37.
    Found 4-bit register for signal <index>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  10 Multiplexer(s).
Unit <sinegen> synthesized.


Synthesizing Unit <bilevel_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl.
WARNING:Xst:647 - Input <line> is never used.
WARNING:Xst:647 - Input <f74> is never used.
WARNING:Xst:647 - Input <sample> is never used.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1780 - Signal <line_mid> is never used or assigned.
WARNING:Xst:1780 - Signal <line_begin> is never used or assigned.
WARNING:Xst:1780 - Signal <nofp> is never used or assigned.
Unit <bilevel_timer> synthesized.


Synthesizing Unit <frame_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl.
WARNING:Xst:653 - Signal <cpl> is used but never assigned. Tied to value 011011000000.
WARNING:Xst:653 - Signal <lpf> is used but never assigned. Tied to value 01001110001.
    Found 11-bit register for signal <line>.
    Found 12-bit up counter for signal <sample>.
    Found 11-bit adder for signal <$n0008> created at line 52.
    Found 1-bit register for signal <line_clock>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <frame_timer> synthesized.


Synthesizing Unit <blackburst_gen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl.
WARNING:Xst:1306 - Output <st0> is never assigned.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1778 - Inout <gy<9:5>> is assigned but never used.
WARNING:Xst:1778 - Inout <gy<3:0>> is assigned but never used.
WARNING:Xst:1306 - Output <sy0> is never assigned.
WARNING:Xst:1306 - Output <res1> is never assigned.
WARNING:Xst:1306 - Output <res2> is never assigned.
WARNING:Xst:1306 - Output <bcb> is never assigned.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:1306 - Output <rcr> is never assigned.
WARNING:Xst:647 - Input <f1485> is never used.
WARNING:Xst:1306 - Output <sel0> is never assigned.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <blackburst_gen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 11-bit adder                      : 1
 4-bit adder                       : 1
# Counters                         : 1
 12-bit up counter                 : 1
# Registers                        : 5
 1-bit register                    : 2
 11-bit register                   : 1
 10-bit register                   : 1
 4-bit register                    : 1
# Multiplexers                     : 1
 10-bit 16-to-1 multiplexer        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:528 - Multi-source in Unit <blackburst_gen> on signal <blank> not replaced by logic
Sources are: sync:sync, blank:blank
Signal is stuck at VCC
WARNING:Xst:528 - Multi-source in Unit <blackburst_gen> on signal <sync_t> not replaced by logic
Signal is stuck at GND
ERROR:Xst:415 - Synthesis failed
CPU : 26.74 / 27.96 s | Elapsed : 26.00 / 28.00 s
 
--> 

Total memory usage is 62864 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl in Library work.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl in Library work.
Entity <bilevel_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl in Library work.
Architecture behavioral of Entity sinegen is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl in Library work.
Entity <blackburst_gen> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blackburst_gen> (Architecture <behavioral>).
Entity <blackburst_gen> analyzed. Unit <blackburst_gen> generated.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.

Analyzing Entity <bilevel_timer> (Architecture <behavioral>).
Entity <bilevel_timer> analyzed. Unit <bilevel_timer> generated.

Analyzing Entity <sinegen> (Architecture <behavioral>).
Entity <sinegen> analyzed. Unit <sinegen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sinegen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl.
WARNING:Xst:1781 - Signal <sine_arr> is used but never assigned. Tied to default value.
    Found 10-bit register for signal <sine>.
    Found 10-bit 16-to-1 multiplexer for signal <$n0001> created at line 48.
    Found 4-bit adder for signal <$n0004> created at line 37.
    Found 4-bit register for signal <index>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  10 Multiplexer(s).
Unit <sinegen> synthesized.


Synthesizing Unit <bilevel_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl.
WARNING:Xst:647 - Input <line> is never used.
WARNING:Xst:647 - Input <f74> is never used.
WARNING:Xst:647 - Input <sample> is never used.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1780 - Signal <line_mid> is never used or assigned.
WARNING:Xst:1780 - Signal <line_begin> is never used or assigned.
WARNING:Xst:1780 - Signal <nofp> is never used or assigned.
Unit <bilevel_timer> synthesized.


Synthesizing Unit <frame_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl.
WARNING:Xst:653 - Signal <cpl> is used but never assigned. Tied to value 011011000000.
WARNING:Xst:653 - Signal <lpf> is used but never assigned. Tied to value 01001110001.
    Found 11-bit register for signal <line>.
    Found 12-bit up counter for signal <sample>.
    Found 11-bit adder for signal <$n0008> created at line 52.
    Found 1-bit register for signal <line_clock>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <frame_timer> synthesized.


Synthesizing Unit <blackburst_gen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl.
WARNING:Xst:1306 - Output <st0> is never assigned.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1778 - Inout <gy<9:5>> is assigned but never used.
WARNING:Xst:1778 - Inout <gy<3:0>> is assigned but never used.
WARNING:Xst:1306 - Output <sy0> is never assigned.
WARNING:Xst:1306 - Output <res1> is never assigned.
WARNING:Xst:1306 - Output <res2> is never assigned.
WARNING:Xst:1306 - Output <bcb> is never assigned.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:1306 - Output <rcr> is never assigned.
WARNING:Xst:647 - Input <f1485> is never used.
WARNING:Xst:1306 - Output <sel0> is never assigned.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <blackburst_gen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 11-bit adder                      : 1
 4-bit adder                       : 1
# Counters                         : 1
 12-bit up counter                 : 1
# Registers                        : 5
 1-bit register                    : 2
 11-bit register                   : 1
 10-bit register                   : 1
 4-bit register                    : 1
# Multiplexers                     : 1
 10-bit 16-to-1 multiplexer        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <blackburst_gen> ...

Optimizing unit <frame_timer> ...

Optimizing unit <sinegen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <frametimer_sample_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_clock> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_3> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_11> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_3> is unconnected in block <blackburst_gen>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block blackburst_gen, actual ratio is 1.
FlipFlop Sinusgenerator_index_0 has been replicated 1 time(s)
FlipFlop Sinusgenerator_index_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                      36  out of   1920     1%  
 Number of Slice Flip Flops:            17  out of   3840     0%  
 Number of 4 input LUTs:                36  out of   3840     0%  
 Number of bonded IOBs:                 20  out of    141    14%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 1     |
f74:Q                              | NONE                   | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.612ns (Maximum Frequency: 382.848MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.682ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-bb\xilinx\v0.1\blackburst_gen/_ngo -uc blackburst_gen.ucf -aul -p
xc3s200-pq208-4 blackburst_gen.ngc blackburst_gen.ngd 

Reading NGO file "F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "blackburst_gen.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 45800 kilobytes

Writing NGD file "blackburst_gen.ngd" ...

Writing NGDBUILD log file "blackburst_gen.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-4".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:           8 out of   3,840    1%
  Number of 4 input LUTs:              22 out of   3,840    1%
Logic Distribution:
  Number of occupied Slices:                           44 out of   1,920    2%
    Number of Slices containing only related logic:      44 out of      44  100%
    Number of Slices containing unrelated logic:          0 out of      44    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             34 out of   3,840    1%
  Number used as logic:                 22
  Number used as a route-thru:          12
  Number of bonded IOBs:               21 out of     141   14%
    IOB Flip Flops:                     9
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  469
Additional JTAG gate count for IOBs:  1,008
Peak Memory Usage:  74 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "blackburst_gen_map.mrp" for details.
Completed process "Map".

Mapping Module blackburst_gen . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-4 -cm area -pr b -k 4 -c 100 -tx off -o blackburst_gen_map.ncd blackburst_gen.ngd blackburst_gen.pcf
Mapping Module blackburst_gen: DONE



Started process "Place & Route".





Constraints file: blackburst_gen.pcf

Loading device database for application Par from file "blackburst_gen_map.ncd".
   "blackburst_gen" is an NCD, version 2.38, device xc3s200, package pq208,
speed -4
Loading device for application Par from file '3s200.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  ADVANCED 1.30 2004-03-12.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            21 out of 141    14%
      Number of LOCed External IOBs   20 out of 21     95%

   Number of Slices                   44 out of 1920    2%
      Number of SLICEMs               20 out of 960     2%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98970f) REAL time: 4 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 4 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.8
...
Phase 5.8 (Checksum:98e887) REAL time: 4 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 4 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 4 secs 

Writing design to file blackburst_gen.ncd.

Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 206 unrouted;       REAL time: 5 secs 

Phase 2: 174 unrouted;       REAL time: 5 secs 

Phase 3: 11 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 

Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 2 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       f1484_BUFGP       |  BUFGMUX2| No   |    1 |  0.000     |  0.586      |
+-------------------------+----------+------+------+------------+-------------+
|               f74       |   Local  |      |   17 |  0.555     |  2.313      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  63 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file blackburst_gen.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jun 24 08:54:05 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module blackburst_gen . . .
PAR command line: par -w -intstyle ise -ol std -t 1 blackburst_gen_map.ncd blackburst_gen.ncd blackburst_gen.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------

deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ngr
deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ngc
deleting blackburst_gen.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-bb\xilinx\v0.1\blackburst_gen/_ngo
deleting blackburst_gen.ngd
deleting blackburst_gen_ngdbuild.nav
deleting blackburst_gen.bld
deleting blackburst_gen.ucf.untf
deleting blackburst_gen.cmd_log
deleting blackburst_gen_map.ncd
deleting blackburst_gen.ngm
deleting blackburst_gen.pcf
deleting blackburst_gen.nc1
deleting blackburst_gen.mrp
deleting blackburst_gen_map.mrp
deleting blackburst_gen.mdf
deleting __projnav/map.log
deleting blackburst_gen.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting blackburst_gen.twr
deleting blackburst_gen.twx
deleting blackburst_gen.tsi
deleting blackburst_gen.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting blackburst_gen.ncd
deleting blackburst_gen.par
deleting blackburst_gen.pad
deleting blackburst_gen_pad.txt
deleting blackburst_gen_pad.csv
deleting blackburst_gen.pad_txt
deleting blackburst_gen.dly
deleting reportgen.log
deleting blackburst_gen.xpi
ERROR: error deleting "blackburst_gen.xpi": permission denied
deleting blackburst_gen.grf
deleting blackburst_gen.itr
deleting blackburst_gen_last_par.ncd
deleting __projnav/par.log
deleting blackburst_gen.placed_ncd_tracker
deleting blackburst_gen.routed_ncd_tracker
deleting blackburst_gen.cmd_log
deleting __projnav/blackburst_gen_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting blackburst_gen.ut
deleting blackburst_gen.bgn
deleting blackburst_gen.rbt
deleting blackburst_gen.ll
deleting blackburst_gen.msk
deleting blackburst_gen.drc
deleting blackburst_gen.nky
deleting blackburst_gen.bit
deleting blackburst_gen.bin
deleting blackburst_gen.isc
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ace
deleting xilinx.sys
deleting blackburst_gen.mpm
deleting blackburst_gen.mcs
deleting blackburst_gen.prm
deleting blackburst_gen.dst
deleting blackburst_gen.exo
deleting blackburst_gen.tek
deleting blackburst_gen.hex
deleting blackburst_gen.svf
deleting blackburst_gen.stapl
deleting impact.cmd
deleting _impact.log
ERROR: error deleting "_impact.log": permission denied
deleting _impact.cmd
ERROR: error deleting "_impact.cmd": permission denied
deleting blackburst_gen.ldo
deleting vsim.wlf
ERROR: error deleting "vsim.wlf": permission denied
deleting sinegen.ldo
deleting vsim.wlf
ERROR: error deleting "vsim.wlf": permission denied
deleting vsim.wlf
ERROR: error deleting "vsim.wlf": permission denied
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting __projnav/blackburst_gen.gfl
deleting __projnav/blackburst_gen_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl in Library work.
Entity <frame_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl in Library work.
Entity <bilevel_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl in Library work.
Entity <sinegen> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl in Library work.
Entity <blackburst_gen> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blackburst_gen> (Architecture <Behavioral>).
Entity <blackburst_gen> analyzed. Unit <blackburst_gen> generated.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.

Analyzing Entity <bilevel_timer> (Architecture <behavioral>).
Entity <bilevel_timer> analyzed. Unit <bilevel_timer> generated.

Analyzing Entity <sinegen> (Architecture <behavioral>).
Entity <sinegen> analyzed. Unit <sinegen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sinegen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl.
WARNING:Xst:1781 - Signal <sine_arr> is used but never assigned. Tied to default value.
    Found 10-bit register for signal <sine>.
    Found 10-bit 16-to-1 multiplexer for signal <$n0001> created at line 48.
    Found 4-bit adder for signal <$n0004> created at line 37.
    Found 4-bit register for signal <index>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  10 Multiplexer(s).
Unit <sinegen> synthesized.


Synthesizing Unit <bilevel_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl.
WARNING:Xst:647 - Input <line> is never used.
WARNING:Xst:647 - Input <f74> is never used.
WARNING:Xst:647 - Input <sample> is never used.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1780 - Signal <line_mid> is never used or assigned.
WARNING:Xst:1780 - Signal <line_begin> is never used or assigned.
WARNING:Xst:1780 - Signal <nofp> is never used or assigned.
Unit <bilevel_timer> synthesized.


Synthesizing Unit <frame_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl.
WARNING:Xst:653 - Signal <cpl> is used but never assigned. Tied to value 011011000000.
WARNING:Xst:653 - Signal <lpf> is used but never assigned. Tied to value 01001110001.
    Found 11-bit register for signal <line>.
    Found 12-bit up counter for signal <sample>.
    Found 11-bit adder for signal <$n0008> created at line 52.
    Found 1-bit register for signal <line_clock>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <frame_timer> synthesized.


Synthesizing Unit <blackburst_gen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl.
WARNING:Xst:1306 - Output <st0> is never assigned.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1778 - Inout <gy<9:5>> is assigned but never used.
WARNING:Xst:1778 - Inout <gy<3:0>> is assigned but never used.
WARNING:Xst:1306 - Output <sy0> is never assigned.
WARNING:Xst:1306 - Output <res1> is never assigned.
WARNING:Xst:1306 - Output <res2> is never assigned.
WARNING:Xst:1306 - Output <bcb> is never assigned.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:1306 - Output <rcr> is never assigned.
WARNING:Xst:647 - Input <f1485> is never used.
WARNING:Xst:1306 - Output <sel0> is never assigned.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <blackburst_gen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 11-bit adder                      : 1
 4-bit adder                       : 1
# Counters                         : 1
 12-bit up counter                 : 1
# Registers                        : 5
 1-bit register                    : 2
 11-bit register                   : 1
 10-bit register                   : 1
 4-bit register                    : 1
# Multiplexers                     : 1
 10-bit 16-to-1 multiplexer        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <blackburst_gen> ...

Optimizing unit <frame_timer> ...

Optimizing unit <sinegen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <frametimer_sample_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_clock> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_3> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_11> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_3> is unconnected in block <blackburst_gen>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block blackburst_gen, actual ratio is 1.
FlipFlop Sinusgenerator_index_0 has been replicated 1 time(s)
FlipFlop Sinusgenerator_index_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                      36  out of   1920     1%  
 Number of Slice Flip Flops:            17  out of   3840     0%  
 Number of 4 input LUTs:                36  out of   3840     0%  
 Number of bonded IOBs:                 20  out of    141    14%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 1     |
f74:Q                              | NONE                   | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.612ns (Maximum Frequency: 382.848MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.682ns
   Maximum combinational path delay: 6.798ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl in Library work.
Architecture behavioral of Entity frame_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl in Library work.
Architecture behavioral of Entity bilevel_timer is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl in Library work.
Architecture behavioral of Entity sinegen is up to date.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl in Library work.
Entity <blackburst_gen> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blackburst_gen> (Architecture <behavioral>).
Entity <blackburst_gen> analyzed. Unit <blackburst_gen> generated.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.

Analyzing Entity <bilevel_timer> (Architecture <behavioral>).
Entity <bilevel_timer> analyzed. Unit <bilevel_timer> generated.

Analyzing Entity <sinegen> (Architecture <behavioral>).
Entity <sinegen> analyzed. Unit <sinegen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sinegen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl.
WARNING:Xst:1781 - Signal <sine_arr> is used but never assigned. Tied to default value.
    Found 10-bit register for signal <sine>.
    Found 10-bit 16-to-1 multiplexer for signal <$n0001> created at line 48.
    Found 4-bit adder for signal <$n0004> created at line 37.
    Found 4-bit register for signal <index>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  10 Multiplexer(s).
Unit <sinegen> synthesized.


Synthesizing Unit <bilevel_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl.
WARNING:Xst:647 - Input <line> is never used.
WARNING:Xst:647 - Input <f74> is never used.
WARNING:Xst:647 - Input <sample> is never used.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1780 - Signal <line_mid> is never used or assigned.
WARNING:Xst:1780 - Signal <line_begin> is never used or assigned.
WARNING:Xst:1780 - Signal <nofp> is never used or assigned.
Unit <bilevel_timer> synthesized.


Synthesizing Unit <frame_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl.
WARNING:Xst:653 - Signal <cpl> is used but never assigned. Tied to value 011011000000.
WARNING:Xst:653 - Signal <lpf> is used but never assigned. Tied to value 01001110001.
    Found 11-bit register for signal <line>.
    Found 12-bit up counter for signal <sample>.
    Found 11-bit adder for signal <$n0008> created at line 52.
    Found 1-bit register for signal <line_clock>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <frame_timer> synthesized.


Synthesizing Unit <blackburst_gen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl.
WARNING:Xst:1306 - Output <st0> is never assigned.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1778 - Inout <gy<9:5>> is assigned but never used.
WARNING:Xst:1778 - Inout <gy<3:0>> is assigned but never used.
WARNING:Xst:1306 - Output <sy0> is never assigned.
WARNING:Xst:1306 - Output <res1> is never assigned.
WARNING:Xst:1306 - Output <res2> is never assigned.
WARNING:Xst:1306 - Output <bcb> is never assigned.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:1306 - Output <rcr> is never assigned.
WARNING:Xst:647 - Input <f1485> is never used.
WARNING:Xst:1306 - Output <sel0> is never assigned.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <blackburst_gen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 11-bit adder                      : 1
 4-bit adder                       : 1
# Counters                         : 1
 12-bit up counter                 : 1
# Registers                        : 5
 1-bit register                    : 2
 11-bit register                   : 1
 10-bit register                   : 1
 4-bit register                    : 1
# Multiplexers                     : 1
 10-bit 16-to-1 multiplexer        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <blackburst_gen> ...

Optimizing unit <frame_timer> ...

Optimizing unit <sinegen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <frametimer_sample_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_clock> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_3> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_11> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_3> is unconnected in block <blackburst_gen>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block blackburst_gen, actual ratio is 1.
FlipFlop Sinusgenerator_index_0 has been replicated 1 time(s)
FlipFlop Sinusgenerator_index_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                      36  out of   1920     1%  
 Number of Slice Flip Flops:            17  out of   3840     0%  
 Number of 4 input LUTs:                36  out of   3840     0%  
 Number of bonded IOBs:                 20  out of    141    14%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 1     |
f74:Q                              | NONE                   | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.612ns (Maximum Frequency: 382.848MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.682ns
   Maximum combinational path delay: 6.686ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-bb\xilinx\v0.1\blackburst_gen/_ngo -uc blackburst_gen.ucf -aul -p
xc3s200-pq208-4 blackburst_gen.ngc blackburst_gen.ngd 

Reading NGO file "F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "blackburst_gen.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 45800 kilobytes

Writing NGD file "blackburst_gen.ngd" ...

Writing NGDBUILD log file "blackburst_gen.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-4".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:           8 out of   3,840    1%
  Number of 4 input LUTs:              22 out of   3,840    1%
Logic Distribution:
  Number of occupied Slices:                           44 out of   1,920    2%
    Number of Slices containing only related logic:      44 out of      44  100%
    Number of Slices containing unrelated logic:          0 out of      44    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             34 out of   3,840    1%
  Number used as logic:                 22
  Number used as a route-thru:          12
  Number of bonded IOBs:               21 out of     141   14%
    IOB Flip Flops:                     9
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  469
Additional JTAG gate count for IOBs:  1,008
Peak Memory Usage:  74 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "blackburst_gen_map.mrp" for details.
Completed process "Map".

Mapping Module blackburst_gen . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-4 -cm area -pr b -k 4 -c 100 -tx off -o blackburst_gen_map.ncd blackburst_gen.ngd blackburst_gen.pcf
Mapping Module blackburst_gen: DONE



Started process "Place & Route".





Constraints file: blackburst_gen.pcf

Loading device database for application Par from file "blackburst_gen_map.ncd".
   "blackburst_gen" is an NCD, version 2.38, device xc3s200, package pq208,
speed -4
Loading device for application Par from file '3s200.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  ADVANCED 1.30 2004-03-12.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            21 out of 141    14%
      Number of LOCed External IOBs   20 out of 21     95%

   Number of Slices                   44 out of 1920    2%
      Number of SLICEMs               20 out of 960     2%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98970f) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
...
Phase 5.8 (Checksum:98ed37) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file blackburst_gen.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 206 unrouted;       REAL time: 2 secs 

Phase 2: 175 unrouted;       REAL time: 2 secs 

Phase 3: 4 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 2 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       f1484_BUFGP       |  BUFGMUX2| No   |    1 |  0.000     |  0.587      |
+-------------------------+----------+------+------+------------+-------------+
|               f74       |   Local  |      |   17 |  0.538     |  2.344      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file blackburst_gen.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jun 24 09:09:04 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module blackburst_gen . . .
PAR command line: par -w -intstyle ise -ol std -t 1 blackburst_gen_map.ncd blackburst_gen.ncd blackburst_gen.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ngc
deleting blackburst_gen.ngr
deleting blackburst_gen.ldo
deleting vsim.wlf
deleting vsim.wlf
deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ngc
deleting blackburst_gen.ngr
deleting blackburst_gen.ldo
deleting vsim.wlf
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-bb\xilinx\v0.1\blackburst_gen/_ngo
deleting blackburst_gen.ngd
deleting blackburst_gen_ngdbuild.nav
deleting blackburst_gen.bld
deleting blackburst_gen.ucf.untf
deleting blackburst_gen.cmd_log
deleting blackburst_gen_map.ncd
deleting blackburst_gen.ngm
deleting blackburst_gen.pcf
deleting blackburst_gen.nc1
deleting blackburst_gen.mrp
deleting blackburst_gen_map.mrp
deleting blackburst_gen.mdf
deleting __projnav/map.log
deleting blackburst_gen.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting blackburst_gen.twr
deleting blackburst_gen.twx
deleting blackburst_gen.tsi
deleting blackburst_gen.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting blackburst_gen.ncd
deleting blackburst_gen.par
deleting blackburst_gen.pad
deleting blackburst_gen_pad.txt
deleting blackburst_gen_pad.csv
deleting blackburst_gen.pad_txt
deleting blackburst_gen.dly
deleting reportgen.log
deleting blackburst_gen.xpi
ERROR: error deleting "blackburst_gen.xpi": permission denied
deleting blackburst_gen.grf
deleting blackburst_gen.itr
deleting blackburst_gen_last_par.ncd
deleting __projnav/par.log
deleting blackburst_gen.placed_ncd_tracker
deleting blackburst_gen.routed_ncd_tracker
deleting blackburst_gen.cmd_log
deleting __projnav/blackburst_gen_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting blackburst_gen.ut
deleting blackburst_gen.bgn
deleting blackburst_gen.rbt
deleting blackburst_gen.ll
deleting blackburst_gen.msk
deleting blackburst_gen.drc
deleting blackburst_gen.nky
deleting blackburst_gen.bit
deleting blackburst_gen.bin
deleting blackburst_gen.isc
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ace
deleting xilinx.sys
deleting blackburst_gen.mpm
deleting blackburst_gen.mcs
deleting blackburst_gen.prm
deleting blackburst_gen.dst
deleting blackburst_gen.exo
deleting blackburst_gen.tek
deleting blackburst_gen.hex
deleting blackburst_gen.svf
deleting blackburst_gen.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting __projnav/blackburst_gen.gfl
deleting __projnav/blackburst_gen_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl in Library work.
Entity <frame_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl in Library work.
Entity <bilevel_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl in Library work.
Entity <sinegen> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl in Library work.
Entity <blackburst_gen> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blackburst_gen> (Architecture <Behavioral>).

Process interrupted by the user.
ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting __projnav/blackburst_gen.gfl
deleting __projnav/blackburst_gen_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl in Library work.
Entity <frame_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl in Library work.
Entity <bilevel_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl in Library work.
Entity <sinegen> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl in Library work.
Entity <blackburst_gen> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blackburst_gen> (Architecture <Behavioral>).
Entity <blackburst_gen> analyzed. Unit <blackburst_gen> generated.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.

Analyzing Entity <bilevel_timer> (Architecture <behavioral>).
Entity <bilevel_timer> analyzed. Unit <bilevel_timer> generated.

Analyzing Entity <sinegen> (Architecture <behavioral>).
Entity <sinegen> analyzed. Unit <sinegen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sinegen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl.
WARNING:Xst:1781 - Signal <sine_arr> is used but never assigned. Tied to default value.
    Found 10-bit register for signal <sine>.
    Found 10-bit 16-to-1 multiplexer for signal <$n0001> created at line 48.
    Found 4-bit adder for signal <$n0004> created at line 37.
    Found 4-bit register for signal <index>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  10 Multiplexer(s).
Unit <sinegen> synthesized.


Synthesizing Unit <bilevel_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl.
WARNING:Xst:647 - Input <line> is never used.
WARNING:Xst:647 - Input <f74> is never used.
WARNING:Xst:647 - Input <sample> is never used.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1780 - Signal <line_mid> is never used or assigned.
WARNING:Xst:1780 - Signal <line_begin> is never used or assigned.
WARNING:Xst:1780 - Signal <nofp> is never used or assigned.
Unit <bilevel_timer> synthesized.


Synthesizing Unit <frame_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl.
WARNING:Xst:653 - Signal <cpl> is used but never assigned. Tied to value 011011000000.
WARNING:Xst:653 - Signal <lpf> is used but never assigned. Tied to value 01001110001.
    Found 11-bit register for signal <line>.
    Found 12-bit up counter for signal <sample>.
    Found 11-bit adder for signal <$n0008> created at line 52.
    Found 1-bit register for signal <line_clock>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <frame_timer> synthesized.


Synthesizing Unit <blackburst_gen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl.
WARNING:Xst:1306 - Output <st0> is never assigned.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1778 - Inout <gy<9:5>> is assigned but never used.
WARNING:Xst:1778 - Inout <gy<3:0>> is assigned but never used.
WARNING:Xst:1306 - Output <sy0> is never assigned.
WARNING:Xst:1306 - Output <bcb> is never assigned.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:1306 - Output <rcr> is never assigned.
WARNING:Xst:647 - Input <f1485> is never used.
WARNING:Xst:1306 - Output <sel0> is never assigned.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <blackburst_gen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 11-bit adder                      : 1
 4-bit adder                       : 1
# Counters                         : 1
 12-bit up counter                 : 1
# Registers                        : 5
 1-bit register                    : 2
 11-bit register                   : 1
 10-bit register                   : 1
 4-bit register                    : 1
# Multiplexers                     : 1
 10-bit 16-to-1 multiplexer        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <blackburst_gen> ...

Optimizing unit <frame_timer> ...

Optimizing unit <sinegen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <frametimer_sample_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_clock> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_3> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_11> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_3> is unconnected in block <blackburst_gen>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block blackburst_gen, actual ratio is 1.
FlipFlop Sinusgenerator_index_0 has been replicated 1 time(s)
FlipFlop Sinusgenerator_index_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                      36  out of   1920     1%  
 Number of Slice Flip Flops:            17  out of   3840     0%  
 Number of 4 input LUTs:                36  out of   3840     0%  
 Number of bonded IOBs:                 22  out of    141    15%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 1     |
f74:Q                              | NONE                   | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.612ns (Maximum Frequency: 382.848MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.682ns
   Maximum combinational path delay: 6.686ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-bb\xilinx\v0.1\blackburst_gen/_ngo -uc blackburst_gen.ucf -aul -p
xc3s200-pq208-4 blackburst_gen.ngc blackburst_gen.ngd 

Reading NGO file "F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "blackburst_gen.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 45800 kilobytes

Writing NGD file "blackburst_gen.ngd" ...

Writing NGDBUILD log file "blackburst_gen.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-4".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:           8 out of   3,840    1%
  Number of 4 input LUTs:              22 out of   3,840    1%
Logic Distribution:
  Number of occupied Slices:                           44 out of   1,920    2%
    Number of Slices containing only related logic:      44 out of      44  100%
    Number of Slices containing unrelated logic:          0 out of      44    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             34 out of   3,840    1%
  Number used as logic:                 22
  Number used as a route-thru:          12
  Number of bonded IOBs:               23 out of     141   16%
    IOB Flip Flops:                     9
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  469
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  74 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "blackburst_gen_map.mrp" for details.
Completed process "Map".

Mapping Module blackburst_gen . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-4 -cm area -pr b -k 4 -c 100 -tx off -o blackburst_gen_map.ncd blackburst_gen.ngd blackburst_gen.pcf
Mapping Module blackburst_gen: DONE



Started process "Place & Route".





Constraints file: blackburst_gen.pcf

Loading device database for application Par from file "blackburst_gen_map.ncd".
   "blackburst_gen" is an NCD, version 2.38, device xc3s200, package pq208,
speed -4
Loading device for application Par from file '3s200.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  ADVANCED 1.30 2004-03-12.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            23 out of 141    16%
      Number of LOCed External IOBs   22 out of 23     95%

   Number of Slices                   44 out of 1920    2%
      Number of SLICEMs               20 out of 960     2%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98973d) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
...
Phase 5.8 (Checksum:98e8d2) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file blackburst_gen.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 208 unrouted;       REAL time: 2 secs 

Phase 2: 175 unrouted;       REAL time: 2 secs 

Phase 3: 10 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 2 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       f1484_BUFGP       |  BUFGMUX2| No   |    1 |  0.000     |  0.587      |
+-------------------------+----------+------+------+------------+-------------+
|               f74       |   Local  |      |   17 |  0.516     |  2.344      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file blackburst_gen.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jun 24 09:18:59 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module blackburst_gen . . .
PAR command line: par -w -intstyle ise -ol std -t 1 blackburst_gen_map.ncd blackburst_gen.ncd blackburst_gen.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting blackburst_gen.lso
deleting blackburst_gen.syr
deleting blackburst_gen.prj
deleting blackburst_gen.sprj
deleting blackburst_gen.ana
deleting blackburst_gen.stx
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ngc
deleting blackburst_gen.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\pt-bb\xilinx\v0.1\blackburst_gen/_ngo
deleting blackburst_gen.ngd
deleting blackburst_gen_ngdbuild.nav
deleting blackburst_gen.bld
deleting blackburst_gen.ucf.untf
deleting blackburst_gen.cmd_log
deleting blackburst_gen_map.ncd
deleting blackburst_gen.ngm
deleting blackburst_gen.pcf
deleting blackburst_gen.nc1
deleting blackburst_gen.mrp
deleting blackburst_gen_map.mrp
deleting blackburst_gen.mdf
deleting __projnav/map.log
deleting blackburst_gen.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting blackburst_gen.twr
deleting blackburst_gen.twx
deleting blackburst_gen.tsi
deleting blackburst_gen.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting blackburst_gen.ncd
deleting blackburst_gen.par
deleting blackburst_gen.pad
deleting blackburst_gen_pad.txt
deleting blackburst_gen_pad.csv
deleting blackburst_gen.pad_txt
deleting blackburst_gen.dly
deleting reportgen.log
deleting blackburst_gen.xpi
ERROR: error deleting "blackburst_gen.xpi": permission denied
deleting blackburst_gen.grf
deleting blackburst_gen.itr
deleting blackburst_gen_last_par.ncd
deleting __projnav/par.log
deleting blackburst_gen.placed_ncd_tracker
deleting blackburst_gen.routed_ncd_tracker
deleting blackburst_gen.cmd_log
deleting __projnav/blackburst_gen_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting blackburst_gen.ut
deleting blackburst_gen.bgn
deleting blackburst_gen.rbt
deleting blackburst_gen.ll
deleting blackburst_gen.msk
deleting blackburst_gen.drc
deleting blackburst_gen.nky
deleting blackburst_gen.bit
deleting blackburst_gen.bin
deleting blackburst_gen.isc
deleting blackburst_gen.cmd_log
deleting blackburst_gen.ace
deleting xilinx.sys
deleting blackburst_gen.mpm
deleting blackburst_gen.mcs
deleting blackburst_gen.prm
deleting blackburst_gen.dst
deleting blackburst_gen.exo
deleting blackburst_gen.tek
deleting blackburst_gen.hex
deleting blackburst_gen.svf
deleting blackburst_gen.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting blackburst_gen.prj
deleting blackburst_gen.prj
deleting __projnav/blackburst_gen.xst
deleting ./xst
deleting __projnav/blackburst_gen.gfl
deleting __projnav/blackburst_gen_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl in Library work.
Entity <frame_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl in Library work.
Entity <bilevel_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl in Library work.
Entity <sinegen> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl in Library work.
Entity <blackburst_gen> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blackburst_gen> (Architecture <Behavioral>).
Entity <blackburst_gen> analyzed. Unit <blackburst_gen> generated.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.

Analyzing Entity <bilevel_timer> (Architecture <behavioral>).
Entity <bilevel_timer> analyzed. Unit <bilevel_timer> generated.

Analyzing Entity <sinegen> (Architecture <behavioral>).
Entity <sinegen> analyzed. Unit <sinegen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sinegen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl.
WARNING:Xst:1781 - Signal <sine_arr> is used but never assigned. Tied to default value.
    Found 10-bit register for signal <sine>.
    Found 10-bit 16-to-1 multiplexer for signal <$n0001> created at line 53.
    Found 4-bit adder for signal <$n0004> created at line 42.
    Found 4-bit register for signal <index>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  10 Multiplexer(s).
Unit <sinegen> synthesized.


Synthesizing Unit <bilevel_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl.
WARNING:Xst:647 - Input <line> is never used.
WARNING:Xst:647 - Input <f74> is never used.
WARNING:Xst:647 - Input <sample> is never used.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1780 - Signal <line_mid> is never used or assigned.
WARNING:Xst:1780 - Signal <line_begin> is never used or assigned.
WARNING:Xst:1780 - Signal <nofp> is never used or assigned.
Unit <bilevel_timer> synthesized.


Synthesizing Unit <frame_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl.
WARNING:Xst:653 - Signal <cpl> is used but never assigned. Tied to value 011011000000.
WARNING:Xst:653 - Signal <lpf> is used but never assigned. Tied to value 01001110001.
    Found 11-bit register for signal <line>.
    Found 12-bit up counter for signal <sample>.
    Found 11-bit adder for signal <$n0008> created at line 52.
    Found 1-bit register for signal <line_clock>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <frame_timer> synthesized.


Synthesizing Unit <blackburst_gen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl.
WARNING:Xst:1306 - Output <st0> is never assigned.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1778 - Inout <gy<9:5>> is assigned but never used.
WARNING:Xst:1778 - Inout <gy<3:0>> is assigned but never used.
WARNING:Xst:1306 - Output <sy0> is never assigned.
WARNING:Xst:1306 - Output <bcb> is never assigned.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:1306 - Output <rcr> is never assigned.
WARNING:Xst:647 - Input <f1485> is never used.
WARNING:Xst:1306 - Output <sel0> is never assigned.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <blackburst_gen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 11-bit adder                      : 1
 4-bit adder                       : 1
# Counters                         : 1
 12-bit up counter                 : 1
# Registers                        : 5
 1-bit register                    : 2
 11-bit register                   : 1
 10-bit register                   : 1
 4-bit register                    : 1
# Multiplexers                     : 1
 10-bit 16-to-1 multiplexer        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <sine_0> (without init value) is constant in block <sinegen>.

Optimizing unit <blackburst_gen> ...

Optimizing unit <frame_timer> ...

Optimizing unit <sinegen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <frametimer_sample_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_clock> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_3> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_11> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_3> is unconnected in block <blackburst_gen>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block blackburst_gen, actual ratio is 1.
FlipFlop Sinusgenerator_index_1 has been replicated 1 time(s)
FlipFlop Sinusgenerator_index_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                      31  out of   1920     1%  
 Number of Slice Flip Flops:            16  out of   3840     0%  
 Number of 4 input LUTs:                29  out of   3840     0%  
 Number of bonded IOBs:                 22  out of    141    15%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 1     |
f74:Q                              | NONE                   | 15    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.400ns (Maximum Frequency: 416.667MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.646ns
   Maximum combinational path delay: 6.686ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt-bb\xilinx\v0.1\blackburst_gen/_ngo -uc blackburst_gen.ucf -aul -p
xc3s200-pq208-4 blackburst_gen.ngc blackburst_gen.ngd 

Reading NGO file "F:/PT-BB/Xilinx/v0.1/blackburst_gen/blackburst_gen.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "blackburst_gen.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 45800 kilobytes

Writing NGD file "blackburst_gen.ngd" ...

Writing NGDBUILD log file "blackburst_gen.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200pq208-4".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    4
Logic Utilization:
  Number of Slice Flip Flops:           8 out of   3,840    1%
  Number of 4 input LUTs:              17 out of   3,840    1%
Logic Distribution:
  Number of occupied Slices:                           36 out of   1,920    1%
    Number of Slices containing only related logic:      36 out of      36  100%
    Number of Slices containing unrelated logic:          0 out of      36    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             26 out of   3,840    1%
  Number used as logic:                 17
  Number used as a route-thru:           9
  Number of bonded IOBs:               23 out of     141   16%
    IOB Flip Flops:                     8
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  392
Additional JTAG gate count for IOBs:  1,104
Peak Memory Usage:  74 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "blackburst_gen_map.mrp" for details.
Completed process "Map".

Mapping Module blackburst_gen . . .
MAP command line:
map -intstyle ise -p xc3s200-pq208-4 -cm area -pr b -k 4 -c 100 -tx off -o blackburst_gen_map.ncd blackburst_gen.ngd blackburst_gen.pcf
Mapping Module blackburst_gen: DONE



Started process "Place & Route".





Constraints file: blackburst_gen.pcf

Loading device database for application Par from file "blackburst_gen_map.ncd".
   "blackburst_gen" is an NCD, version 2.38, device xc3s200, package pq208,
speed -4
Loading device for application Par from file '3s200.nph' in environment
C:/Programmer/Xilinx.
Device speed data version:  ADVANCED 1.30 2004-03-12.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            23 out of 141    16%
      Number of LOCed External IOBs   22 out of 23     95%

   Number of Slices                   36 out of 1920    1%
      Number of SLICEMs               16 out of 960     1%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98970f) REAL time: 2 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
...
Phase 5.8 (Checksum:98e260) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file blackburst_gen.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 175 unrouted;       REAL time: 2 secs 

Phase 2: 146 unrouted;       REAL time: 2 secs 

Phase 3: 13 unrouted;       REAL time: 3 secs 

Phase 4: 0 unrouted;       REAL time: 3 secs 

Total REAL time to Router completion: 3 secs 
Total CPU time to Router completion: 2 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|       f1484_BUFGP       |  BUFGMUX2| No   |    1 |  0.000     |  0.587      |
+-------------------------+----------+------+------+------------+-------------+
|               f74       |   Local  |      |   16 |  0.851     |  2.714      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file blackburst_gen.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Thu Jun 24 09:49:06 2004
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module blackburst_gen . . .
PAR command line: par -w -intstyle ise -ol std -t 1 blackburst_gen_map.ncd blackburst_gen.ncd blackburst_gen.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".


