INFO: [VRFC 10-163] Analyzing VHDL file "D:/git/VivadoDesignSuite/FPGA_Lab_2/FPGA_Lab_2.srcs/sources_1/new/Rising_Edge_LED.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Rising_Edge_LED'
