#Build: Fabric Compiler 2021.1-SP7.3, Build 94852, May 25 15:09 2022
#Install: D:\Softwares\PDS_2021.1-SP7.3-ads\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19044
#Hostname: thesame
Generated by Fabric Compiler (version 2021.1-SP7.3 build 94852) at Tue Feb 28 12:16:07 2023
ADS Parser
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/jichuang/pango_school_match/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Customize IP 'D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.idf' ...
IP Compiler exited.
Compiling verification operator library.
Compiling technology operator (valence) library.
C: Flow-2004: Constraint file modified: "D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc". 
C: Flow-2004: Constraint file modified: "D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc". 
ADS Parser
I: Flow-6004: Design file modified: "D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v". 
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/jichuang/pango_school_match/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v". 
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/jichuang/pango_school_match/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
E: Verilog-4005: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v(line number: 107)] Syntax error near ;
E: Parsing ERROR.
TEXT Parser
Compiling architecture definition.
ADS Parser
I: Flow-6004: Design file modified: "D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v". 
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/jichuang/pango_school_match/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.


Process "Compile" started.
Current time: Tue Feb 28 12:57:17 2023
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/jichuang/pango_school_match/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v(line number: 3)] Analyzing module m_decoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v(line number: 3)] Analyzing module m_bps (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v(line number: 2)] Analyzing module video_pixel_counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v(line number: 3)] Analyzing module m_s2p (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v
I: Found Verilog include file D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/video_define.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v(line number: 34)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v(line number: 1)] Analyzing module top_uart_cmd_resolve (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v(line number: 3)] Analyzing module top_video_zone_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v(line number: 3)] Analyzing module video_zone_judge (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 20)] Analyzing module video_clk_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v successfully.
I: Module "top_video_zone_display" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.006s wall, 0.016s user + 0.000s system = 0.016s CPU (246.1%)

Start rtl-elaborate.
I: Module "top_video_zone_display" is set as top module.
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v(line number: 3)] Elaborating module top_video_zone_display
I: top_video_zone_display parameter value:
    UART_BPS_RATE = 32'b00000000000000011100001000000000
    BPS_DLY_BIT = 32'b00000000000000000010000111101000
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v(line number: 3)] Elaborating module video_zone_judge
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v(line number: 1)] Elaborating module top_uart_cmd_resolve
I: top_video_zone_display.u_top_uart_cmd_resolve parameter value:
    UART_BPS_RATE = 32'b00000000000000011100001000000000
    BPS_DLY_BIT = 32'b00000000000000000010000111101000
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v(line number: 3)] Elaborating module m_bps
I: top_video_zone_display.u_top_uart_cmd_resolve.u_m_bps parameter value:
    UART_BPS_RATE = 32'b00000000000000011100001000000000
    CLK_PERIORD = 32'b00000000000000000000000000010100
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v(line number: 3)] Elaborating module m_s2p
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v(line number: 3)] Elaborating module m_decoder
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v(line number: 2)] Elaborating module video_pixel_counter
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 20)] Elaborating module video_clk_gen
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 22051)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 120)] Net clkfb in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 123)] Net pfden in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 124)] Net clkout0_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 125)] Net clkout0_2pad_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 126)] Net clkout1_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 127)] Net clkout2_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 128)] Net clkout3_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 129)] Net clkout4_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 130)] Net clkout5_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 131)] Net dyn_idiv in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 132)] Net dyn_odiv0 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 133)] Net dyn_odiv1 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 134)] Net dyn_odiv2 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 135)] Net dyn_odiv3 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 136)] Net dyn_odiv4 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 137)] Net dyn_fdiv in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 138)] Net dyn_duty0 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 139)] Net dyn_duty1 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 140)] Net dyn_duty2 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 141)] Net dyn_duty3 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 142)] Net dyn_duty4 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top_video_zone_display.rgb2dvi.encb parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top_video_zone_display.rgb2dvi.encr parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top_video_zone_display.rgb2dvi.encg parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20688)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20846)] Elaborating module GTP_OUTBUFT
Executing : rtl-elaborate successfully. Time elapsed: 0.016s wall, 0.000s user + 0.016s system = 0.016s CPU (97.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (153.3%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.142s wall, 0.078s user + 0.062s system = 0.141s CPU (99.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.020s wall, 0.016s user + 0.000s system = 0.016s CPU (76.7%)

Start FSM inference.
I: FSM state_c_fsm[3:0] inferred.
FSM state_c_fsm[3:0] STG:
Number of reachable states: 5
Input nets: N141 i_rx_en 
S0(0000)-->S1(0001): x1
S1(0001)-->S1(0001): x0
S1(0001)-->S2(0010): x1
S2(0010)-->S2(0010): x0
S2(0010)-->S3(0011): x1
S3(0011)-->S3(0011): x0
S3(0011)-->S4(0100): 11
S2(0010)-->S3(0011): 01
S3(0011)-->S3(0011): 01
S4(0100)-->S4(0100): x0
S0(0000)-->S0(0000): x0
S4(0100)-->S0(0000): x1

Executing : FSM inference successfully. Time elapsed: 0.017s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.038s wall, 0.031s user + 0.000s system = 0.031s CPU (81.8%)

Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 1.219 sec
Current time: Tue Feb 28 12:57:18 2023
Action compile: Peak memory pool usage is 100,028,416 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Feb 28 12:57:18 2023
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/jichuang/pango_school_match/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
W: Timing-4106: Can not find the port 'pclk_mod_in' in the design 'top_video_zone_display'.
E: ConstraintEditor-0046: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 206)] Object 'p:pclk_mod_in' can not be found in current view.
W: Timing-4106: Can not find the port 'pclk_mod_in' in the design 'top_video_zone_display'.
E: ConstraintEditor-0046: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 207)] Object 'p:pclk_mod_in' can not be found in current view.
W: Timing-4106: Can not find the port 'pclk_mod_in' in the design 'top_video_zone_display'.
E: ConstraintEditor-0046: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 208)] Object 'p:pclk_mod_in' can not be found in current view.
W: Timing-4106: Can not find the port 'pclk_mod_in' in the design 'top_video_zone_display'.
E: ConstraintEditor-0046: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 209)] Object 'p:pclk_mod_in' can not be found in current view.
W: Timing-4106: Can not find the port 'pclk_mod_in' in the design 'top_video_zone_display'.
E: ConstraintEditor-0046: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 210)] Object 'p:pclk_mod_in' can not be found in current view.
W: Timing-4106: Can not find the port 'pclk_mod_in' in the design 'top_video_zone_display'.
E: ConstraintEditor-0046: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 211)] Object 'p:pclk_mod_in' can not be found in current view.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 43)] | Port tmds_data_n[1] has been placed at location A11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 52)] | Port tmds_data_n[2] has been placed at location A10, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 70)] | Port tmds_data_p[1] has been placed at location B11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 79)] | Port tmds_data_p[2] has been placed at location B10, whose type is share pin.
Constraint check end.
Program Error Out.
ADS Parser
I: Flow-6004: Design file modified: "D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v". 
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/jichuang/pango_school_match/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
ADS Parser
I: Flow-6004: Design file modified: "D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v". 
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/jichuang/pango_school_match/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.


Process "Compile" started.
Current time: Tue Feb 28 12:59:31 2023
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/jichuang/pango_school_match/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v(line number: 3)] Analyzing module m_decoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v(line number: 3)] Analyzing module m_bps (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v(line number: 2)] Analyzing module video_pixel_counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v(line number: 3)] Analyzing module m_s2p (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v
I: Found Verilog include file D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/video_define.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v(line number: 34)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v(line number: 1)] Analyzing module top_uart_cmd_resolve (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v(line number: 3)] Analyzing module top_video_zone_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v(line number: 3)] Analyzing module video_zone_judge (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 20)] Analyzing module video_clk_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v successfully.
I: Module "top_video_zone_display" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Module "top_video_zone_display" is set as top module.
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v(line number: 3)] Elaborating module top_video_zone_display
I: top_video_zone_display parameter value:
    UART_BPS_RATE = 32'b00000000000000011100001000000000
    BPS_DLY_BIT = 32'b00000000000000000010000111101000
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v(line number: 3)] Elaborating module video_zone_judge
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v(line number: 1)] Elaborating module top_uart_cmd_resolve
I: top_video_zone_display.u_top_uart_cmd_resolve parameter value:
    UART_BPS_RATE = 32'b00000000000000011100001000000000
    BPS_DLY_BIT = 32'b00000000000000000010000111101000
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v(line number: 3)] Elaborating module m_bps
I: top_video_zone_display.u_top_uart_cmd_resolve.u_m_bps parameter value:
    UART_BPS_RATE = 32'b00000000000000011100001000000000
    CLK_PERIORD = 32'b00000000000000000000000000010100
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v(line number: 3)] Elaborating module m_s2p
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v(line number: 3)] Elaborating module m_decoder
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v(line number: 2)] Elaborating module video_pixel_counter
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 20)] Elaborating module video_clk_gen
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 22051)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 120)] Net clkfb in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 123)] Net pfden in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 124)] Net clkout0_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 125)] Net clkout0_2pad_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 126)] Net clkout1_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 127)] Net clkout2_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 128)] Net clkout3_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 129)] Net clkout4_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 130)] Net clkout5_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 131)] Net dyn_idiv in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 132)] Net dyn_odiv0 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 133)] Net dyn_odiv1 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 134)] Net dyn_odiv2 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 135)] Net dyn_odiv3 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 136)] Net dyn_odiv4 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 137)] Net dyn_fdiv in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 138)] Net dyn_duty0 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 139)] Net dyn_duty1 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 140)] Net dyn_duty2 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 141)] Net dyn_duty3 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 142)] Net dyn_duty4 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top_video_zone_display.rgb2dvi.encb parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top_video_zone_display.rgb2dvi.encr parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top_video_zone_display.rgb2dvi.encg parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20688)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20846)] Elaborating module GTP_OUTBUFT
Executing : rtl-elaborate successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (86.4%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.136s wall, 0.078s user + 0.062s system = 0.141s CPU (103.6%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (73.3%)

Start FSM inference.
I: FSM state_c_fsm[3:0] inferred.
FSM state_c_fsm[3:0] STG:
Number of reachable states: 5
Input nets: N141 i_rx_en 
S0(0000)-->S1(0001): x1
S1(0001)-->S1(0001): x0
S1(0001)-->S2(0010): x1
S2(0010)-->S2(0010): x0
S2(0010)-->S3(0011): x1
S3(0011)-->S3(0011): x0
S3(0011)-->S4(0100): 11
S2(0010)-->S3(0011): 01
S3(0011)-->S3(0011): 01
S4(0100)-->S4(0100): x0
S0(0000)-->S0(0000): x0
S4(0100)-->S0(0000): x1

Executing : FSM inference successfully. Time elapsed: 0.014s wall, 0.016s user + 0.000s system = 0.016s CPU (108.8%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.033s wall, 0.031s user + 0.000s system = 0.031s CPU (94.1%)

Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 1.203 sec
Current time: Tue Feb 28 12:59:32 2023
Action compile: Peak memory pool usage is 99,971,072 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Feb 28 12:59:32 2023
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/jichuang/pango_school_match/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 43)] | Port tmds_data_n[1] has been placed at location A11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 52)] | Port tmds_data_n[2] has been placed at location A10, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 70)] | Port tmds_data_p[1] has been placed at location B11, whose type is share pin.
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/project.fdc(line number: 79)] | Port tmds_data_p[2] has been placed at location B10, whose type is share pin.
Constraint check end.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name top_video_zone_display|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top_video_zone_display|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_ports pclk_mod_in
Executing : get_ports pclk_mod_in successfully.
Executing : create_clock -name top_video_zone_display|pclk_mod_in [get_ports pclk_mod_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top_video_zone_display|pclk_mod_in [get_ports pclk_mod_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_video_zone_display|pclk_mod_in
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_video_zone_display|pclk_mod_in successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top_video_zone_display|clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top_video_zone_display|clk successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_video_zone_display|pclk_mod_in
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top_video_zone_display|pclk_mod_in successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top_video_zone_display|clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group top_video_zone_display|clk successfully.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_mod5[2:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_0h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_0l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_1h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_1l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_2h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_2l[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_3h[4:0]' is being ignored due to limitations in architecture.
W: Adm-4079: User-specified initial value defined for instance 'TMDS_shift_3l[4:0]' is being ignored due to limitations in architecture.
Start pre-mapping.
I: Encoding type of FSM 'state_c_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_c_fsm[3:0]':
I: from  u_top_uart_cmd_resolve/u_m_decoder/state_c[3] u_top_uart_cmd_resolve/u_m_decoder/state_c[2] u_top_uart_cmd_resolve/u_m_decoder/state_c[1] u_top_uart_cmd_resolve/u_m_decoder/state_c[0]
I: to  u_top_uart_cmd_resolve/u_m_decoder/state_c_4 u_top_uart_cmd_resolve/u_m_decoder/state_c_3 u_top_uart_cmd_resolve/u_m_decoder/state_c_2 u_top_uart_cmd_resolve/u_m_decoder/state_c_1 u_top_uart_cmd_resolve/u_m_decoder/state_c_0
I: 0000 => 00001
I: 0001 => 00010
I: 0010 => 00100
I: 0011 => 01000
I: 0100 => 10000
Executing : pre-mapping successfully. Time elapsed: 0.099s wall, 0.094s user + 0.000s system = 0.094s CPU (94.6%)

Start mod-gen.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/o_check[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_pixel_counter/block_h_cnt[5:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_pixel_counter/block_v_cnt[5:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_pixel_counter/cnt_32[5:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_pixel_counter/cnt_36[6:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_video_pixel_counter/inblock_line_cnt[5:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encg/de_q that is redundant to rgb2dvi/encb/de_q
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encr/de_q that is redundant to rgb2dvi/encb/de_q
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encg/c1_q that is redundant to rgb2dvi/encg/c0_q
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encr/c0_q that is redundant to rgb2dvi/encg/c0_q
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encr/c1_q that is redundant to rgb2dvi/encg/c0_q
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encg/de_reg that is redundant to rgb2dvi/encb/de_reg
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encr/de_reg that is redundant to rgb2dvi/encb/de_reg
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encg/c1_reg that is redundant to rgb2dvi/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encr/c0_reg that is redundant to rgb2dvi/encg/c0_reg
I: Removed bmsWIDEDFFRSE inst rgb2dvi/encr/c1_reg that is redundant to rgb2dvi/encg/c0_reg
I: Constant propagation done on rgb2dvi/encg/N304 (bmsREDOR).
W: Register u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt[10] is reduced to constant 0.
W: Register u_top_uart_cmd_resolve/u_m_decoder/state_d[3] is reduced to constant 0.
W: Register rgb2dvi/encg/c0_q is reduced to constant 0.
W: Register rgb2dvi/encg/c0_reg is reduced to constant 0.
I: Constant propagation done on u_top_uart_cmd_resolve/u_m_bps/N29 (bmsREDAND).
I: Constant propagation done on u_top_uart_cmd_resolve/u_m_decoder/N189_0 (bmsREDAND).
I: Constant propagation done on rgb2dvi/encr/N303 (bmsWIDEMUX).
I: Constant propagation done on rgb2dvi/encg/N303 (bmsWIDEMUX).
I: Constant propagation done on u_top_uart_cmd_resolve/u_m_bps/N23 (bmsWIDEINV).
I: Constant propagation done on u_top_uart_cmd_resolve/u_m_decoder/N211 (bmsWIDEINV).
I: Constant propagation done on rgb2dvi/encg/N173 (bmsWIDEINV).
I: Constant propagation done on rgb2dvi/serdes_4b_10to1_m0/N25_ab0 (bmsREDAND).
I: Constant propagation done on rgb2dvi/encr/N135_ab1 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.209s wall, 0.203s user + 0.000s system = 0.203s CPU (97.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.481s wall, 0.359s user + 0.109s system = 0.469s CPU (97.5%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[0][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[0][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[0][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[0][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[0][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[0][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[1][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/byte1[1][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/o_para_list[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/o_para_list[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/o_para_list[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/o_para_list[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/o_para_list[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/o_para_list[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/o_para_list[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/o_para_list[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/o_para_list[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_top_uart_cmd_resolve/u_m_decoder/o_para_list[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
I: Removed GTP_DFF inst rgb2dvi/encg/n1q_m[0] that is redundant to rgb2dvi/encg/n0q_m[0]
I: Removed GTP_DFF inst rgb2dvi/encb/n1q_m[0] that is redundant to rgb2dvi/encb/n0q_m[0]
I: Removed GTP_DFF_S inst rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[4] that is redundant to rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[4]
I: Removed GTP_DFF inst rgb2dvi/encr/n1q_m[0] that is redundant to rgb2dvi/encr/n0q_m[0]
I: Removed GTP_DFF_S inst rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[3] that is redundant to rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[3]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.045s wall, 0.047s user + 0.000s system = 0.047s CPU (103.5%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.515s wall, 0.500s user + 0.016s system = 0.516s CPU (100.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.086s wall, 0.094s user + 0.000s system = 0.094s CPU (108.5%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.042s wall, 0.047s user + 0.000s system = 0.047s CPU (112.7%)


Cell Usage:
GTP_DFF                     122 uses
GTP_DFF_C                    78 uses
GTP_DFF_CE                  136 uses
GTP_DFF_E                    30 uses
GTP_DFF_P                     1 use
GTP_DFF_R                    29 uses
GTP_DFF_RE                    4 uses
GTP_DFF_S                     3 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                     11 uses
GTP_LUT2                     49 uses
GTP_LUT3                     87 uses
GTP_LUT4                     54 uses
GTP_LUT5                     94 uses
GTP_LUT5CARRY               221 uses
GTP_LUT5M                    33 uses
GTP_OSERDES                   8 uses
GTP_PLL_E1                    1 use

I/O ports: 39
GTP_INBUF                  31 uses
GTP_OUTBUFT                 8 uses

Mapping Summary:
Total LUTs: 549 of 17536 (3.13%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 549
Total Registers: 403 of 26304 (1.53%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 39 of 240 (16.25%)


Number of unique control sets : 22
  CLK(nt_clk)                                      : 2
  CLK(video_clock5x)                               : 30
  CLK(video_clock)                                 : 90
  CLK(nt_clk), CE(u_top_uart_cmd_resolve.u_m_decoder.N265)     : 6
  CLK(nt_clk), CE(u_top_uart_cmd_resolve.u_m_decoder.N258)     : 8
  CLK(nt_clk), CE(u_top_uart_cmd_resolve.u_m_decoder.N268)     : 8
  CLK(nt_clk), CE(u_top_uart_cmd_resolve.u_m_s2p.N10)    : 8
  CLK(nt_clk), CP(~nt_rst_n)                       : 9
      CLK(nt_clk), C(~nt_rst_n)                    : 8
      CLK(nt_clk), P(~nt_rst_n)                    : 1
  CLK(nt_pclk_mod_in), C(~nt_rst_n)                : 25
  CLK(video_clock), C(~nt_rst_n)                   : 45
  CLK(nt_clk), C(~nt_rst_n), CE(u_top_uart_cmd_resolve.u_m_decoder.clen2cmd_start)     : 8
  CLK(nt_clk), C(~nt_rst_n), CE(u_top_uart_cmd_resolve.u_m_decoder.cmd2para_start)     : 8
  CLK(nt_pclk_mod_in), C(~nt_rst_n), CE(u_video_pixel_counter.N71)   : 11
  CLK(nt_pclk_mod_in), C(~nt_rst_n), CE(u_video_pixel_counter.N75)   : 11
  CLK(nt_clk), C(~nt_rst_n), CE(~u_top_uart_cmd_resolve.u_m_decoder.add_cnt)     : 22
  CLK(nt_pclk_mod_in), C(~nt_rst_n), CE(u_video_zone_judge.N57)      : 22
  CLK(nt_pclk_mod_in), C(~nt_rst_n), CE(u_video_zone_judge.N7)       : 22
  CLK(nt_clk), C(~nt_rst_n), CE(u_top_uart_cmd_resolve.u_m_decoder.add_cnt)      : 32
  CLK(nt_clk), R(u_top_uart_cmd_resolve.u_m_bps.N35)     : 10
  CLK(nt_clk), R(~nt_rst_n)                        : 11
  CLK(video_clock5x), RS(rgb2dvi.serdes_4b_10to1_m0.TMDS_mod5[2])          : 11
      CLK(video_clock5x), R(rgb2dvi.serdes_4b_10to1_m0.TMDS_mod5[2])       : 8
      CLK(video_clock5x), S(rgb2dvi.serdes_4b_10to1_m0.TMDS_mod5[2])       : 3
  CLK(nt_clk), R(u_top_uart_cmd_resolve.u_m_s2p.N95), CE(u_top_uart_cmd_resolve.w_bps_done)  : 4


Number of DFF:CE Signals : 13
  u_top_uart_cmd_resolve.w_bps_done(from GTP_DFF:Q)      : 4
  u_top_uart_cmd_resolve.u_m_decoder.N265(from GTP_LUT3:Z)     : 6
  u_top_uart_cmd_resolve.u_m_decoder.N258(from GTP_LUT3:Z)     : 8
  u_top_uart_cmd_resolve.u_m_decoder.N268(from GTP_LUT3:Z)     : 8
  u_top_uart_cmd_resolve.u_m_decoder.clen2cmd_start(from GTP_LUT2:Z)       : 8
  u_top_uart_cmd_resolve.u_m_decoder.cmd2para_start(from GTP_LUT2:Z)       : 8
  u_top_uart_cmd_resolve.u_m_s2p.N10(from GTP_LUT5:Z)    : 8
  u_video_pixel_counter.N71(from GTP_LUT3:Z)       : 11
  u_video_pixel_counter.N75(from GTP_LUT3:Z)       : 11
  u_video_zone_judge.N57(from GTP_LUT3:Z)          : 22
  u_video_zone_judge.N7(from GTP_LUT3:Z)           : 22
  ~u_top_uart_cmd_resolve.u_m_decoder.add_cnt(from GTP_INV:Z)  : 22
  u_top_uart_cmd_resolve.u_m_decoder.add_cnt(from GTP_LUT2:Z)  : 32

Number of DFF:CLK Signals : 4
  video_clock5x(from GTP_PLL_E1:CLKOUT0)           : 41
  nt_pclk_mod_in(from GTP_INBUF:O)                 : 91
  video_clock(from GTP_PLL_E1:CLKOUT1)             : 135
  nt_clk(from GTP_INBUF:O)                         : 136

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 215

Number of DFF:RS Signals : 4
  u_top_uart_cmd_resolve.u_m_s2p.N95(from GTP_LUT2:Z)    : 4
  u_top_uart_cmd_resolve.u_m_bps.N35(from GTP_LUT4:Z)    : 10
  rgb2dvi.serdes_4b_10to1_m0.TMDS_mod5[2](from GTP_DFF_R:Q)    : 11
  ~nt_rst_n(from GTP_INV:Z)                        : 11

Design 'top_video_zone_display' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_video_zone_display_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'de_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hs_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vs_input' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 6.000 sec
Action synthesize: CPU time elapsed is 4.000 sec
Current time: Tue Feb 28 12:59:37 2023
Action synthesize: Peak memory pool usage is 221,720,576 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Feb 28 12:59:37 2023
Compiling architecture definition.
Analyzing project file 'D:/Projects/FPGA_match/jichuang/pango_school_match/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file D:/Projects/FPGA_match/jichuang/pango_school_match/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 350860

Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : get_pins u_video_clock_gen/u_pll_e1:CLKOUT1
Executing : get_pins u_video_clock_gen/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred -source [get_ports clk] [get_pins u_video_clock_gen/u_pll_e1:CLKOUT1] -master_clock top_video_zone_display|clk -edges {1 2 3} -edge_shift {0.000000 -163.461538 -326.923077} -add
Executing : create_generated_clock -name top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred -source [get_ports clk] [get_pins u_video_clock_gen/u_pll_e1:CLKOUT1] -master_clock top_video_zone_display|clk -edges {1 2 3} -edge_shift {0.000000 -163.461538 -326.923077} -add successfully.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : get_pins u_video_clock_gen/u_pll_e1:CLKOUT0
Executing : get_pins u_video_clock_gen/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred -source [get_ports clk] [get_pins u_video_clock_gen/u_pll_e1:CLKOUT0] -master_clock top_video_zone_display|clk -edges {1 2 3} -edge_shift {0.000000 -432.692308 -865.384615} -add
Executing : create_generated_clock -name top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred -source [get_ports clk] [get_pins u_video_clock_gen/u_pll_e1:CLKOUT0] -master_clock top_video_zone_display|clk -edges {1 2 3} -edge_shift {0.000000 -432.692308 -865.384615} -add successfully.
Flattening design 'top_video_zone_display'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net video_clock5x in design, driver pin CLKOUT0(instance u_video_clock_gen/u_pll_e1) -> load pin CLK(instance rgb2dvi/serdes_4b_10to1_m0/TMDS_mod5[0]).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_pclk_mod_in in design, driver pin O(instance pclk_mod_in_ibuf) -> load pin CLK(instance u_video_pixel_counter/de_d).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net video_clock in design, driver pin CLKOUT1(instance u_video_clock_gen/u_pll_e1) -> load pin CLK(instance rgb2dvi/encb/c0_q).
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance u_top_uart_cmd_resolve/u_m_bps/o_bps_done).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.125000 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 403      | 26304         | 2                   
| LUT                   | 549      | 17536         | 4                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 39       | 240           | 17                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 4        | 20            | 20                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top_video_zone_display' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Projects/FPGA_match/jichuang/pango_school_match/device_map/top_video_zone_display.pcf has been covered.
Action dev_map: Real time elapsed is 4.000 sec
Action dev_map: CPU time elapsed is 2.781 sec
Current time: Tue Feb 28 12:59:40 2023
Action dev_map: Peak memory pool usage is 194,293,760 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Feb 28 12:59:41 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file D:/Projects/FPGA_match/jichuang/pango_school_match/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/Projects/FPGA_match/jichuang/pango_school_match/device_map/top_video_zone_display.pcf
Constraint check start.
Executing : def_port tmds_clk_n -LOC A16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port tmds_clk_n -LOC A16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port tmds_clk_p -LOC B16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port tmds_clk_p -LOC B16 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[0]} -LOC A14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port {tmds_data_n[0]} -LOC A14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[1]} -LOC A11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/device_map/top_video_zone_display.pcf(line number: 6)] | Port tmds_data_n[1] has been placed at location A11, whose type is share pin.
Executing : def_port {tmds_data_n[1]} -LOC A11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_n[2]} -LOC A10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/device_map/top_video_zone_display.pcf(line number: 7)] | Port tmds_data_n[2] has been placed at location A10, whose type is share pin.
Executing : def_port {tmds_data_n[2]} -LOC A10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[0]} -LOC B14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
Executing : def_port {tmds_data_p[0]} -LOC B14 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[1]} -LOC B11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/device_map/top_video_zone_display.pcf(line number: 9)] | Port tmds_data_p[1] has been placed at location B11, whose type is share pin.
Executing : def_port {tmds_data_p[1]} -LOC B11 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port {tmds_data_p[2]} -LOC B10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE
C: ConstraintEditor-2002: [D:/Projects/FPGA_match/jichuang/pango_school_match/device_map/top_video_zone_display.pcf(line number: 10)] | Port tmds_data_p[2] has been placed at location B10, whose type is share pin.
Executing : def_port {tmds_data_p[2]} -LOC B10 -VCCIO 3.3 -IOSTANDARD LVTTL33 -DRIVE 12 -SLEW FAST -OPEN_DRAIN OFF -BUS_KEEPER NONE successfully.
Executing : def_port clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port de_input -LOC P13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port de_input -LOC P13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port hs_input -LOC R13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port hs_input -LOC R13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_b[0]} -LOC P14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_b[0]} -LOC P14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_b[1]} -LOC R15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_b[1]} -LOC R15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_b[2]} -LOC R14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_b[2]} -LOC R14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_b[3]} -LOC T16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_b[3]} -LOC T16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_b[4]} -LOC R16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_b[4]} -LOC R16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_b[5]} -LOC U16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_b[5]} -LOC U16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_b[6]} -LOC V16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_b[6]} -LOC V16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_b[7]} -LOC V17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_b[7]} -LOC V17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_g[0]} -LOC T17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_g[0]} -LOC T17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_g[1]} -LOC U17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_g[1]} -LOC U17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_g[2]} -LOC M14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_g[2]} -LOC M14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_g[3]} -LOC M13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_g[3]} -LOC M13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_g[4]} -LOC L15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_g[4]} -LOC L15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_g[5]} -LOC L14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_g[5]} -LOC L14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_g[6]} -LOC L18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_g[6]} -LOC L18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_g[7]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_g[7]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_r[0]} -LOC N16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_r[0]} -LOC N16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_r[1]} -LOC L17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_r[1]} -LOC L17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_r[2]} -LOC N15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_r[2]} -LOC N15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_r[3]} -LOC L13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_r[3]} -LOC L13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_r[4]} -LOC P18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_r[4]} -LOC P18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_r[5]} -LOC R17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_r[5]} -LOC R17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_r[6]} -LOC R18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_r[6]} -LOC R18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {mod_rgb_r[7]} -LOC N14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {mod_rgb_r[7]} -LOC N14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port pclk_mod_in -LOC T18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port pclk_mod_in -LOC T18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port rst_n -LOC U12 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
Executing : def_port rst_n -LOC U12 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_port uart_rx -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33
Executing : def_port uart_rx -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33 successfully.
Executing : def_port vs_input -LOC T13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port vs_input -LOC T13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Constraint check end.
Executing : apply_constraint -f D:/Projects/FPGA_match/jichuang/pango_school_match/device_map/top_video_zone_display.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 652190


Placement started.
Pre global placement started.
Mapping instance u_video_clock_gen/u_pll_e1/goppll to PLL_82_319.
Mapping instance clkbufg_2/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_3/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_106.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_107.
Pre global placement takes 1.27 sec.

Global placement started.
Run super clustering :
	Initial slack 131379.
	2 iterations finished.
	Final slack 132368.
Super clustering done.
Design Utilization : 4%.
Wirelength after global placement is 4391.
Global placement takes 0.36 sec.

Post global placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst de_input_ibuf/opit_1 on IOL_151_10.
Placed fixed group with base inst hs_input_ibuf/opit_1 on IOL_151_14.
Placed fixed group with base inst mod_rgb_b_ibuf[0]/opit_1 on IOL_151_9.
Placed fixed group with base inst mod_rgb_b_ibuf[1]/opit_1 on IOL_151_17.
Placed fixed group with base inst mod_rgb_b_ibuf[2]/opit_1 on IOL_151_18.
Placed fixed group with base inst mod_rgb_b_ibuf[3]/opit_1 on IOL_151_41.
Placed fixed group with base inst mod_rgb_b_ibuf[4]/opit_1 on IOL_151_42.
Placed fixed group with base inst mod_rgb_b_ibuf[5]/opit_1 on IOL_151_21.
Placed fixed group with base inst mod_rgb_b_ibuf[6]/opit_1 on IOL_151_22.
Placed fixed group with base inst mod_rgb_b_ibuf[7]/opit_1 on IOL_151_81.
Placed fixed group with base inst mod_rgb_g_ibuf[0]/opit_1 on IOL_151_73.
Placed fixed group with base inst mod_rgb_g_ibuf[1]/opit_1 on IOL_151_77.
Placed fixed group with base inst mod_rgb_g_ibuf[2]/opit_1 on IOL_151_145.
Placed fixed group with base inst mod_rgb_g_ibuf[3]/opit_1 on IOL_151_146.
Placed fixed group with base inst mod_rgb_g_ibuf[4]/opit_1 on IOL_151_130.
Placed fixed group with base inst mod_rgb_g_ibuf[5]/opit_1 on IOL_151_129.
Placed fixed group with base inst mod_rgb_g_ibuf[6]/opit_1 on IOL_151_166.
Placed fixed group with base inst mod_rgb_g_ibuf[7]/opit_1 on IOL_151_138.
Placed fixed group with base inst mod_rgb_r_ibuf[0]/opit_1 on IOL_151_133.
Placed fixed group with base inst mod_rgb_r_ibuf[1]/opit_1 on IOL_151_165.
Placed fixed group with base inst mod_rgb_r_ibuf[2]/opit_1 on IOL_151_134.
Placed fixed group with base inst mod_rgb_r_ibuf[3]/opit_1 on IOL_151_162.
Placed fixed group with base inst mod_rgb_r_ibuf[4]/opit_1 on IOL_151_45.
Placed fixed group with base inst mod_rgb_r_ibuf[5]/opit_1 on IOL_151_50.
Placed fixed group with base inst mod_rgb_r_ibuf[6]/opit_1 on IOL_151_49.
Placed fixed group with base inst mod_rgb_r_ibuf[7]/opit_1 on IOL_151_5.
Placed fixed group with base inst pclk_mod_in_ibuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL on IOL_151_298.
Placed fixed group with base inst rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL on IOL_151_350.
Placed fixed group with base inst rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL on IOL_151_338.
Placed fixed group with base inst rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL on IOL_151_322.
Placed fixed group with base inst rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL on IOL_151_297.
Placed fixed group with base inst rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL on IOL_151_349.
Placed fixed group with base inst rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL on IOL_151_337.
Placed fixed group with base inst rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL on IOL_151_321.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst uart_rx_ibuf/opit_1 on IOL_151_209.
Placed fixed group with base inst vs_input_ibuf/opit_1 on IOL_151_13.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_74_105.
Placed fixed instance u_video_clock_gen/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
IO placement started.
IO placement takes 0.02 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 4391.
Macro cell placement takes 0.00 sec.

Run super clustering :
	Initial slack 131379.
	2 iterations finished.
	Final slack 132368.
Super clustering done.
Design Utilization : 4%.
Wirelength after post global placement is 4391.
Post global placement takes 0.39 sec.

Legalization started.
Wirelength after legalization is 5051.
Legalization takes 0.06 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 132866.
Wirelength after replication placement is 5051.
Legalized cost 132866.000000.
Cost at iteration 0 : 132866.000000, wslk 133076.
Cost at iteration 1 : 133118.000000, wslk 133118.
Cost at iteration 2 : 133118.000000, wslk 133118.
Cost at iteration 3 : 133118.000000, wslk 133118.
Cost at iteration 4 : 133118.000000, wslk 133118.
Cost at iteration 5 : 133118.000000, wslk 133118.
Cost at iteration 6 : 133118.000000, wslk 133118.
Cost at iteration 7 : 133118.000000, wslk 133118.
Cost at iteration 8 : 133118.000000, wslk 133118.
Cost at iteration 9 : 133118.000000, wslk 133118.
Cost at iteration 10 : 133118.000000, wslk 133118.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 5060.
Timing-driven detailed placement takes 0.52 sec.

Worst slack is 133123, TNS after placement is 0.
Placement done.
Total placement takes 2.70 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Building routing graph takes 0.72 sec.
Worst slack is 133123, TNS before global route is 0.
Processing design graph takes 0.13 sec.
Total memory for routing:
	47.250919 M.
Total nets for routing : 884.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 30 at the end of iteration 0.
Unrouted nets 23 at the end of iteration 1.
Unrouted nets 18 at the end of iteration 2.
Unrouted nets 13 at the end of iteration 3.
Unrouted nets 12 at the end of iteration 4.
Unrouted nets 11 at the end of iteration 5.
Unrouted nets 12 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 0 at the end of iteration 8.
Global Routing step 3 processed 39 nets, it takes 0.67 sec.
Global routing takes 0.69 sec.
Total 964 subnets.
    forward max bucket size 2472 , backward 275.
        Unrouted nets 636 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.125000 sec.
    forward max bucket size 2796 , backward 275.
        Unrouted nets 523 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 2796 , backward 100.
        Unrouted nets 396 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.062500 sec.
    forward max bucket size 456 , backward 431.
        Unrouted nets 288 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.046875 sec.
    forward max bucket size 77 , backward 81.
        Unrouted nets 236 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 77 , backward 77.
        Unrouted nets 157 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031250 sec.
    forward max bucket size 29 , backward 99.
        Unrouted nets 99 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.031250 sec.
    forward max bucket size 29 , backward 74.
        Unrouted nets 54 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 39.
        Unrouted nets 29 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 25.
        Unrouted nets 22 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 23.
        Unrouted nets 16 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 30.
        Unrouted nets 6 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 13.
        Unrouted nets 4 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 14.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 4.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
Detailed routing takes 0.48 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.05 sec.
Hold violation fix iter 0 takes 0.02 sec, total_step_forward 1237.
Incremental timing analysis takes 0.06 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.27 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.14 sec.
Used srb routing arc is 7310.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 2.70 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 161      | 3274          | 5                   
|   FF                     | 313      | 19644         | 2                   
|   LUT                    | 440      | 13096         | 4                   
|   LUT-FF pairs           | 133      | 13096         | 2                   
| Use of CLMS              | 47       | 1110          | 5                   
|   FF                     | 90       | 6660          | 2                   
|   LUT                    | 131      | 4440          | 3                   
|   LUT-FF pairs           | 51       | 4440          | 2                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 39       | 240           | 17                  
|   IOBD                   | 19       | 120           | 16                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 19       | 114           | 17                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 39       | 240           | 17                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 4        | 20            | 20                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:06s)
Design 'top_video_zone_display' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 10.000 sec
Action pnr: CPU time elapsed is 9.109 sec
Current time: Tue Feb 28 12:59:50 2023
Action pnr: Peak memory pool usage is 420,196,352 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:06s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Feb 28 12:59:51 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 652190

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'de_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hs_input' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_b[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_g[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mod_rgb_r[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vs_input' is not constrained, it is treated as combinational input.
Action report_timing: Real time elapsed is 5.000 sec
Action report_timing: CPU time elapsed is 4.094 sec
Current time: Tue Feb 28 12:59:55 2023
Action report_timing: Peak memory pool usage is 382,857,216 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Feb 28 12:59:56 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.187500 sec.
Generating architecture configuration.
The bitstream file is "D:/Projects/FPGA_match/jichuang/pango_school_match/generate_bitstream/top_video_zone_display.sbit"
Generate programming file takes 3.484375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 8.000 sec
Action gen_bit_stream: CPU time elapsed is 6.328 sec
Current time: Tue Feb 28 13:00:03 2023
Action gen_bit_stream: Peak memory pool usage is 317,861,888 bytes
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling technology operator (valence) library.
Process exit normally.
