Timing Analyzer report for FPGA_NFC
Sat Jun 08 17:06:53 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; FPGA_NFC                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.46        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.0%      ;
;     Processor 3            ;   5.7%      ;
;     Processor 4            ;   4.0%      ;
;     Processors 5-12        ;   3.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk50m                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk50m }                                               ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 12.280 ; 81.43 MHz ; 0.000 ; 6.140  ; 50.00      ; 35        ; 57          ;       ;        ;           ;            ; false    ; clk50m ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 100.57 MHz ; 100.57 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.337 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.398 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.858 ; 0.000         ;
; clk50m                                               ; 9.934 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.337 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.467     ; 9.477      ;
; 2.479 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.470     ; 9.332      ;
; 2.729 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a3~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.465     ; 9.087      ;
; 2.819 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.473     ; 8.989      ;
; 2.851 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.467     ; 8.963      ;
; 2.993 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.470     ; 8.818      ;
; 3.243 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a3~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.465     ; 8.573      ;
; 3.296 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.906      ;
; 3.298 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.904      ;
; 3.333 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.473     ; 8.475      ;
; 3.362 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|has_crc        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.481     ; 8.438      ;
; 3.403 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.799      ;
; 3.429 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.467     ; 8.385      ;
; 3.440 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a0~portb_address_reg0                                           ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.478     ; 8.363      ;
; 3.548 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.654      ;
; 3.555 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|has_crc        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.484     ; 8.242      ;
; 3.571 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.470     ; 8.240      ;
; 3.639 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.082     ; 8.560      ;
; 3.653 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.082     ; 8.546      ;
; 3.690 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.512      ;
; 3.690 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.512      ;
; 3.691 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.511      ;
; 3.691 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.511      ;
; 3.692 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.510      ;
; 3.692 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.510      ;
; 3.692 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.510      ;
; 3.693 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.509      ;
; 3.693 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.509      ;
; 3.693 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.509      ;
; 3.694 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.508      ;
; 3.694 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.508      ;
; 3.694 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.508      ;
; 3.694 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.508      ;
; 3.695 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.507      ;
; 3.695 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.507      ;
; 3.695 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.507      ;
; 3.696 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.506      ;
; 3.696 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.506      ;
; 3.696 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.506      ;
; 3.697 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.505      ;
; 3.697 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.505      ;
; 3.755 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.080     ; 8.446      ;
; 3.756 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.080     ; 8.445      ;
; 3.757 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.080     ; 8.444      ;
; 3.757 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.082     ; 8.442      ;
; 3.757 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.080     ; 8.444      ;
; 3.758 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.080     ; 8.443      ;
; 3.759 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.080     ; 8.442      ;
; 3.759 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[0]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.078     ; 8.444      ;
; 3.759 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.080     ; 8.442      ;
; 3.760 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.080     ; 8.441      ;
; 3.761 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.080     ; 8.440      ;
; 3.762 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.080     ; 8.439      ;
; 3.764 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.082     ; 8.435      ;
; 3.777 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.082     ; 8.422      ;
; 3.787 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[5]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.415      ;
; 3.795 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[6]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.078     ; 8.408      ;
; 3.797 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.082     ; 8.402      ;
; 3.797 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.405      ;
; 3.797 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.405      ;
; 3.798 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.404      ;
; 3.798 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.404      ;
; 3.799 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.403      ;
; 3.800 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.402      ;
; 3.801 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.401      ;
; 3.801 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.401      ;
; 3.801 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.401      ;
; 3.802 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.400      ;
; 3.802 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.400      ;
; 3.804 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.081     ; 8.396      ;
; 3.805 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a3~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|has_crc        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.479     ; 7.997      ;
; 3.806 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.081     ; 8.394      ;
; 3.821 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a3~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.465     ; 7.995      ;
; 3.862 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.080     ; 8.339      ;
; 3.863 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.080     ; 8.338      ;
; 3.864 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.080     ; 8.337      ;
; 3.866 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.080     ; 8.335      ;
; 3.867 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.080     ; 8.334      ;
; 3.874 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[3]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.328      ;
; 3.888 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.082     ; 8.311      ;
; 3.895 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|has_crc        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.487     ; 7.899      ;
; 3.898 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[3]                                                                                ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.072     ; 8.311      ;
; 3.900 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.080     ; 8.301      ;
; 3.911 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.473     ; 7.897      ;
; 3.911 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.081     ; 8.289      ;
; 3.940 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[1]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.262      ;
; 3.942 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.260      ;
; 3.942 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.260      ;
; 3.943 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.259      ;
; 3.943 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.259      ;
; 3.944 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.258      ;
; 3.945 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.257      ;
; 3.946 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.256      ;
; 3.946 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.256      ;
; 3.946 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.256      ;
; 3.947 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.255      ;
; 3.947 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.079     ; 8.255      ;
; 3.949 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.082     ; 8.250      ;
; 3.963 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.082     ; 8.236      ;
; 3.964 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.082     ; 8.235      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.398 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|wptr[3]                                                        ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0|altsyncram_i6h1:auto_generated|ram_block1a25~porta_address_reg0                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.133      ;
; 0.408 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|wptr[1]                                                        ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0|altsyncram_i6h1:auto_generated|ram_block1a5~porta_address_reg0                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.144      ;
; 0.449 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[4]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.183      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|status.PARSE   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|status.PARSE                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|status.STOP    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|status.STOP                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[17]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[17]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[1]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[1]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[2]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[2]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[3]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[3]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[4]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[4]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[5]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[5]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[12]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[12]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[13]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[13]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[16]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[16]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[29]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[29]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[30]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[30]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|ccnt[0]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|ccnt[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|rx_ask               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|rx_ask                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|acnt[5]              ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|acnt[5]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|bdata[0]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|bdata[0]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|bdata[1]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|bdata[1]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|state[0]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|state[0]                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[2]       ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[2]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[1]       ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[1]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[3]       ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[3]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[31]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[31]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[0]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[6]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[6]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm.INIT                                         ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm.INIT                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm.HEXL                                         ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm.HEXL                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_RX                                                     ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_RX                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_STOP_BIT                                               ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_STOP_BIT                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_IDLE                                                   ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_IDLE                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[3]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[3]                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[1]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[1]                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[0]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[0]                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[2]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[2]                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|has_crc          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|has_crc                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[1]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[1]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[10]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[10]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[0]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[0]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[3]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[3]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[9]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[9]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[11]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[11]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]       ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]       ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|tx_tready        ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|tx_tready                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[0]                                                    ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[0]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|wptr[0]                                                        ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|wptr[0]                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|status.STOP  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|status.STOP                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|incomplete       ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|incomplete                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|end_of           ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|end_of                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[8]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[8]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[2]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[2]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[4]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[4]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[5]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[5]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[6]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[6]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[7]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[7]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.456 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[6]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.187      ;
; 0.462 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[1]                                                    ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a4~porta_address_reg0                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.193      ;
; 0.463 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[2]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.194      ;
; 0.464 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|clkcnt[0]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|clkcnt[0]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|clkcnt[1]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|clkcnt[1]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|acnt[0]              ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|acnt[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[9]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.197      ;
; 0.465 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|state[1]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|state[1]                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[0]       ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[0]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|status.CSTOP ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|status.CSTOP                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart2nfca_system_top:u_uart2nfca_system_top|ad7276_read:u_ad7276_read|cnt[0]                                                 ; uart2nfca_system_top:u_uart2nfca_system_top|ad7276_read:u_ad7276_read|cnt[0]                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.467 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|wptr[1]                                                        ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0|altsyncram_i6h1:auto_generated|ram_block1a25~porta_address_reg0                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.202      ;
; 0.467 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[1]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.201      ;
; 0.471 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[5]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.205      ;
; 0.471 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[8]                                                    ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a4~porta_address_reg0                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.202      ;
; 0.479 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[10]                                                   ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a4~porta_address_reg0                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.210      ;
; 0.481 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[8]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.212      ;
; 0.482 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[3]                                                    ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a4~porta_address_reg0                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.213      ;
; 0.485 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[1]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.218      ;
; 0.489 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[0]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.223      ;
; 0.493 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[3]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.227      ;
; 0.495 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[0]                                                    ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a8~porta_address_reg0                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.226      ;
; 0.500 ; uart2nfca_system_top:u_uart2nfca_system_top|ad7276_read:u_ad7276_read|adc_data[5]                                            ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|array[0][5]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[2]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.234      ;
; 0.501 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|data[6]                                                        ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|txbits[7]                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 108.66 MHz ; 108.66 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.077 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.377 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.856 ; 0.000         ;
; clk50m                                               ; 9.943 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.077 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.413     ; 8.792      ;
; 3.205 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.416     ; 8.661      ;
; 3.468 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a3~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.410     ; 8.404      ;
; 3.526 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.415     ; 8.341      ;
; 3.538 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.413     ; 8.331      ;
; 3.666 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.416     ; 8.200      ;
; 3.865 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 8.347      ;
; 3.868 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 8.344      ;
; 3.929 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a3~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.410     ; 7.943      ;
; 3.965 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 8.247      ;
; 3.987 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.415     ; 7.880      ;
; 4.049 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.413     ; 7.820      ;
; 4.058 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|has_crc        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.427     ; 7.797      ;
; 4.098 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 8.114      ;
; 4.177 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.416     ; 7.689      ;
; 4.178 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a0~portb_address_reg0                                           ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.423     ; 7.681      ;
; 4.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|has_crc        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.430     ; 7.666      ;
; 4.211 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[6]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.067     ; 8.004      ;
; 4.223 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.989      ;
; 4.223 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.989      ;
; 4.224 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.988      ;
; 4.224 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.988      ;
; 4.225 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.987      ;
; 4.226 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.986      ;
; 4.226 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.986      ;
; 4.226 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.986      ;
; 4.226 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.986      ;
; 4.227 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.985      ;
; 4.227 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.985      ;
; 4.227 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.985      ;
; 4.227 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.985      ;
; 4.227 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.985      ;
; 4.228 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.984      ;
; 4.228 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.984      ;
; 4.229 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.983      ;
; 4.229 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.983      ;
; 4.230 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.982      ;
; 4.230 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.982      ;
; 4.230 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.982      ;
; 4.231 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.981      ;
; 4.280 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.931      ;
; 4.281 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.930      ;
; 4.281 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[0]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.067     ; 7.934      ;
; 4.282 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.929      ;
; 4.283 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.928      ;
; 4.284 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.927      ;
; 4.284 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.927      ;
; 4.285 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.926      ;
; 4.285 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.926      ;
; 4.287 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.924      ;
; 4.288 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.923      ;
; 4.309 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[5]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.903      ;
; 4.323 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.889      ;
; 4.323 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.889      ;
; 4.324 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.888      ;
; 4.324 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.888      ;
; 4.325 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.887      ;
; 4.326 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.074     ; 7.882      ;
; 4.326 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.886      ;
; 4.326 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.886      ;
; 4.327 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.885      ;
; 4.327 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.885      ;
; 4.327 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.885      ;
; 4.328 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.884      ;
; 4.330 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.074     ; 7.878      ;
; 4.342 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.072     ; 7.868      ;
; 4.345 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.072     ; 7.865      ;
; 4.349 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[3]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.863      ;
; 4.359 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.074     ; 7.849      ;
; 4.380 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.831      ;
; 4.381 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.830      ;
; 4.382 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.829      ;
; 4.383 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[3]                                                                                ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.066     ; 7.833      ;
; 4.384 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.827      ;
; 4.385 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.826      ;
; 4.424 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.074     ; 7.784      ;
; 4.433 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.074     ; 7.775      ;
; 4.440 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a3~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.410     ; 7.432      ;
; 4.442 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.072     ; 7.768      ;
; 4.443 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.072     ; 7.767      ;
; 4.445 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.074     ; 7.763      ;
; 4.449 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a3~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|has_crc        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.424     ; 7.409      ;
; 4.456 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.756      ;
; 4.456 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.756      ;
; 4.457 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.755      ;
; 4.457 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.755      ;
; 4.458 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.754      ;
; 4.459 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.753      ;
; 4.459 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.753      ;
; 4.460 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.752      ;
; 4.460 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.752      ;
; 4.460 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.752      ;
; 4.461 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.751      ;
; 4.495 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[1]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.070     ; 7.717      ;
; 4.498 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.415     ; 7.369      ;
; 4.507 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|has_crc        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.429     ; 7.346      ;
; 4.513 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.698      ;
; 4.514 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.697      ;
; 4.515 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.696      ;
; 4.517 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.071     ; 7.694      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.377 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|wptr[3]                                                        ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0|altsyncram_i6h1:auto_generated|ram_block1a25~porta_address_reg0                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.032      ;
; 0.388 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|wptr[1]                                                        ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0|altsyncram_i6h1:auto_generated|ram_block1a5~porta_address_reg0                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.043      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[17]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[17]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[12]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[12]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[13]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[13]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[16]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[16]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[29]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[29]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|bdata[0]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|bdata[0]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|bdata[1]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|bdata[1]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[2]       ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[2]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[1]       ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[1]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|status.PARSE   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|status.PARSE                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|status.STOP    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|status.STOP                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[31]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[31]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[0]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[1]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[1]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[2]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[2]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[3]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[3]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[4]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[4]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[5]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[5]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[6]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[6]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[30]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[30]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm.INIT                                         ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm.INIT                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm.HEXL                                         ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm.HEXL                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|ccnt[0]    ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|ccnt[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|rx_ask               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|rx_ask                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|acnt[5]              ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|acnt[5]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|end_of           ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|end_of                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[8]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[8]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[2]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[2]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[4]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[4]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[5]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[5]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[6]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[6]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[7]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[7]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|tx_tready        ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|tx_tready                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|state[0]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|state[0]                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|wptr[0]                                                        ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|wptr[0]                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[3]       ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[3]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|status.STOP  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|status.STOP                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_RX                                                     ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_RX                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_STOP_BIT                                               ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_STOP_BIT                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_IDLE                                                   ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_IDLE                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[3]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[3]                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[1]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[1]                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[0]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[0]                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[2]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[2]                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|incomplete       ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|incomplete                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|has_crc          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|has_crc                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[1]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[1]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[10]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[10]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[0]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[0]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[3]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[3]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[9]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[9]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[11]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[11]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]       ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]       ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[0]                                                    ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[0]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|acnt[0]              ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|acnt[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[0]       ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[0]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|status.CSTOP ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|status.CSTOP                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|clkcnt[0]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|clkcnt[0]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|clkcnt[1]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|clkcnt[1]                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart2nfca_system_top:u_uart2nfca_system_top|ad7276_read:u_ad7276_read|cnt[0]                                                 ; uart2nfca_system_top:u_uart2nfca_system_top|ad7276_read:u_ad7276_read|cnt[0]                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|state[1]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|state[1]                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.427 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[6]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.079      ;
; 0.427 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[4]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.079      ;
; 0.433 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[1]                                                    ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a4~porta_address_reg0                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.086      ;
; 0.435 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[2]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.087      ;
; 0.438 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[9]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.092      ;
; 0.442 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|wptr[1]                                                        ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0|altsyncram_i6h1:auto_generated|ram_block1a25~porta_address_reg0                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.097      ;
; 0.443 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[8]                                                    ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a4~porta_address_reg0                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.096      ;
; 0.444 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[1]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.096      ;
; 0.445 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[5]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.097      ;
; 0.450 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[3]                                                    ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a4~porta_address_reg0                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.103      ;
; 0.450 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[10]                                                   ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a4~porta_address_reg0                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.103      ;
; 0.455 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[8]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.107      ;
; 0.456 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[1]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.110      ;
; 0.462 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[0]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.114      ;
; 0.466 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|clkcnt[1]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|ccnt[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.734      ;
; 0.468 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[3]          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.120      ;
; 0.468 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[0]                                                    ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a8~porta_address_reg0                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.121      ;
; 0.469 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|crc[8]           ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|crc[0]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.470 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|data[1]                                                        ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|txbits[2]                                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.178 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.127 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.873 ; 0.000         ;
; clk50m                                               ; 9.594 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 8.178 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.220     ; 3.869      ;
; 8.248 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.224     ; 3.795      ;
; 8.335 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.898      ;
; 8.339 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.894      ;
; 8.387 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.220     ; 3.660      ;
; 8.402 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.831      ;
; 8.410 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a3~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.217     ; 3.640      ;
; 8.417 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.222     ; 3.628      ;
; 8.457 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.224     ; 3.586      ;
; 8.476 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.757      ;
; 8.478 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[0]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.755      ;
; 8.482 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[5][1]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.047     ; 3.738      ;
; 8.482 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[5][1]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.047     ; 3.738      ;
; 8.482 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[5][1]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.047     ; 3.738      ;
; 8.482 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[5][1]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.047     ; 3.738      ;
; 8.502 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.731      ;
; 8.502 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.731      ;
; 8.503 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.730      ;
; 8.503 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.730      ;
; 8.504 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.729      ;
; 8.506 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.727      ;
; 8.506 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.727      ;
; 8.506 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.727      ;
; 8.506 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.727      ;
; 8.507 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.726      ;
; 8.507 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.726      ;
; 8.507 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.726      ;
; 8.507 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.726      ;
; 8.508 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.725      ;
; 8.508 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.725      ;
; 8.508 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.725      ;
; 8.510 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.723      ;
; 8.510 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.723      ;
; 8.511 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[6]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.722      ;
; 8.511 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.722      ;
; 8.511 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.722      ;
; 8.512 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.037     ; 3.718      ;
; 8.512 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.721      ;
; 8.512 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.721      ;
; 8.513 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.037     ; 3.717      ;
; 8.529 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][1]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.047     ; 3.691      ;
; 8.529 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][1]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.047     ; 3.691      ;
; 8.529 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][1]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.047     ; 3.691      ;
; 8.529 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][1]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.047     ; 3.691      ;
; 8.533 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[3]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.700      ;
; 8.548 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.684      ;
; 8.549 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.683      ;
; 8.551 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.681      ;
; 8.552 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.680      ;
; 8.553 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.679      ;
; 8.553 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.679      ;
; 8.554 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.678      ;
; 8.555 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.677      ;
; 8.557 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.675      ;
; 8.558 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.674      ;
; 8.566 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[1]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.667      ;
; 8.567 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[5][4]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.036     ; 3.664      ;
; 8.567 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[5][4]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.036     ; 3.664      ;
; 8.567 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[5][4]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.036     ; 3.664      ;
; 8.567 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[5][4]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.036     ; 3.664      ;
; 8.567 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.037     ; 3.663      ;
; 8.569 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.664      ;
; 8.569 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.664      ;
; 8.570 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.663      ;
; 8.570 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.663      ;
; 8.571 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.662      ;
; 8.573 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.660      ;
; 8.573 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.660      ;
; 8.573 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.037     ; 3.657      ;
; 8.574 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][6]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.047     ; 3.646      ;
; 8.574 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][6]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.047     ; 3.646      ;
; 8.574 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][6]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.047     ; 3.646      ;
; 8.574 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][6]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.047     ; 3.646      ;
; 8.574 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.659      ;
; 8.574 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.659      ;
; 8.574 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.037     ; 3.656      ;
; 8.575 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.658      ;
; 8.575 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.658      ;
; 8.584 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.648      ;
; 8.588 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.644      ;
; 8.589 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|has_crc        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.229     ; 3.449      ;
; 8.589 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.643      ;
; 8.594 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.220     ; 3.453      ;
; 8.598 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[5]                                                                          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.635      ;
; 8.615 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.617      ;
; 8.616 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.616      ;
; 8.618 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[3]                                                                                ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.615      ;
; 8.618 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.614      ;
; 8.619 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a3~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.217     ; 3.431      ;
; 8.620 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[29] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.612      ;
; 8.621 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.035     ; 3.611      ;
; 8.626 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~portb_address_reg0 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.222     ; 3.419      ;
; 8.627 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][0]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.047     ; 3.593      ;
; 8.627 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][0]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.047     ; 3.593      ;
; 8.627 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][0]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.047     ; 3.593      ;
; 8.627 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][0]                                                                               ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|sorted[6][9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.047     ; 3.593      ;
; 8.628 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.037     ; 3.602      ;
; 8.634 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a0~portb_address_reg0                                           ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.225     ; 3.408      ;
; 8.636 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24]                                                                         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.037     ; 3.594      ;
; 8.637 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[5]                                                                                ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.280       ; -0.034     ; 3.596      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                                                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.127 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|wptr[3]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0|altsyncram_i6h1:auto_generated|ram_block1a25~porta_address_reg0                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.456      ;
; 0.135 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|wptr[1]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0|altsyncram_i6h1:auto_generated|ram_block1a5~porta_address_reg0                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.465      ;
; 0.159 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[4]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.485      ;
; 0.161 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[6]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.489      ;
; 0.166 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[2]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.494      ;
; 0.166 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[9]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.495      ;
; 0.166 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[1]                                                   ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a4~porta_address_reg0                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[8]                                                   ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a4~porta_address_reg0                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.493      ;
; 0.167 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[1]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[5]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.168 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[3]                                                   ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a4~porta_address_reg0                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.495      ;
; 0.169 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[8]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.497      ;
; 0.170 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[0]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.496      ;
; 0.172 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[10]                                                  ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a4~porta_address_reg0                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.499      ;
; 0.173 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[1]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.502      ;
; 0.174 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[0]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.502      ;
; 0.175 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|wptr[1]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0|altsyncram_i6h1:auto_generated|ram_block1a25~porta_address_reg0                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.504      ;
; 0.176 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[3]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.504      ;
; 0.176 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[3]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.502      ;
; 0.177 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[2]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a3~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.502      ;
; 0.178 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[5]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.506      ;
; 0.178 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[0]                                                   ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|altsyncram:buffer_rtl_0|altsyncram_46h1:auto_generated|ram_block1a8~porta_address_reg0                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.504      ;
; 0.179 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[0]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.503      ;
; 0.183 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|wptr[4]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0|altsyncram_i6h1:auto_generated|ram_block1a25~porta_address_reg0                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.512      ;
; 0.184 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[11]        ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.513      ;
; 0.184 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|wptr[2]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.510      ;
; 0.185 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[2]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|altsyncram:buffer_rtl_0|altsyncram_c3h1:auto_generated|ram_block1a6~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.515      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|bdata[0]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|bdata[0]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|bdata[1]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|bdata[1]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|wptr[9]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|altsyncram:buffer_rtl_0|altsyncram_i6h1:auto_generated|ram_block1a25~porta_address_reg0                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.515      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|status.PARSE  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|status.PARSE                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|status.STOP   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobits:u_nfca_rx_tobits|status.STOP                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[31]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[31]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[17]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[17]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[0]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[6]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[6]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[12]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[12]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[13]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[13]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[15]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[16]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[16]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[18]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[19]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[20]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[21]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[22]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[23]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[24]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[25]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[26]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[27]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[29]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[29]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[28]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm.INIT                                        ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm.INIT                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[3]                                                      ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[3]                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[1]                                                      ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[1]                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[0]                                                      ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[0]                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[2]                                                      ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|rxcnt[2]                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|ccnt[0]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|ccnt[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|rx_ask              ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|rx_ask                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|acnt[5]             ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_dsp:u_nfca_rx_dsp|acnt[5]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|end_of          ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|end_of                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|tx_tready       ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|tx_tready                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|state[0]                                                      ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|state[0]                                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|wptr[0]                                                       ; uart2nfca_system_top:u_uart2nfca_system_top|uart_tx:u_uart_tx|wptr[0]                                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[2]      ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[2]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[1]      ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[1]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[3]      ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|cnt[3]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|status.STOP ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_rx_tobytes:u_nfca_rx_tobytes|status.STOP                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[1]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[1]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[2]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[2]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[3]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[3]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[4]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[4]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[5]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[5]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[7]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[8]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]   ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[9]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[10]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[14]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[30]  ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_modulate:u_nfca_tx_modulate|wcnt[30]                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm.HEXL                                        ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx_parser:u_uart_rx_parser|fsm.HEXL                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_RX                                                    ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_RX                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_STOP_BIT                                              ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_STOP_BIT                                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_IDLE                                                  ; uart2nfca_system_top:u_uart2nfca_system_top|uart_rx:u_uart_rx|state.S_IDLE                                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|incomplete      ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|incomplete                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|has_crc         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|has_crc                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[8]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[8]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[1]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[1]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[10]        ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[10]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[0]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[0]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[2]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[2]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[3]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[3]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[4]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[4]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[5]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[5]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[6]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[6]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[7]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[7]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[9]         ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[9]                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[11]        ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|rptr[11]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]      ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[1]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]      ; uart2nfca_system_top:u_uart2nfca_system_top|nfca_controller:u_nfca_controller|nfca_tx_frame:u_nfca_tx_frame|txcount[2]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[0]                                                   ; uart2nfca_system_top:u_uart2nfca_system_top|fifo_sync:u_fifo_sync|wptr[0]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 2.337 ; 0.127 ; N/A      ; N/A     ; 5.856               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.337 ; 0.127 ; N/A      ; N/A     ; 5.856               ;
;  clk50m                                               ; N/A   ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk50m                                               ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad7276_csn    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad7276_sclk   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; carrier_out   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rstn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk50m                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ad7276_sdata            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad7276_csn    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ad7276_sclk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; carrier_out   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad7276_csn    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ad7276_sclk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; carrier_out   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad7276_csn    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ad7276_sclk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; carrier_out   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 62340    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 62340    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk50m                                               ; clk50m                                               ; Base      ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; ad7276_sdata ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstn         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ad7276_csn  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad7276_sclk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; carrier_out ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; ad7276_sdata ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstn         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ad7276_csn  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ad7276_sclk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; carrier_out ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Jun 08 17:06:50 2024
Info: Command: quartus_sta FPGA_NFC -c FPGA_NFC
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA_NFC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk50m clk50m
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 35 -multiply_by 57 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.337               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.398               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.858
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.858               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 clk50m 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.077
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.077               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.377
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.377               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.856
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.856               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 clk50m 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.178               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.127
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.127               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.873
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.873               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594               0.000 clk50m 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4879 megabytes
    Info: Processing ended: Sat Jun 08 17:06:53 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


