

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Thu Oct 30 18:13:54 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  23934976|  23934976|  0.239 sec|  0.239 sec|  23934977|  23934977|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+---------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                       |                           |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                Instance               |           Module          |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +---------------------------------------+---------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_load_conv1_params_fu_986           |load_conv1_params          |      6657|      6657|  66.570 us|  66.570 us|      6657|      6657|       no|
        |grp_load_conv2_params_fu_1157          |load_conv2_params          |      2785|      2785|  27.850 us|  27.850 us|      2785|      2785|       no|
        |grp_load_conv3_params_fu_1170          |load_conv3_params          |       812|       812|   8.120 us|   8.120 us|       812|       812|       no|
        |grp_dataflow_parent_loop_proc_fu_1211  |dataflow_parent_loop_proc  |  23928306|  23928306|  0.239 sec|  0.239 sec|  23928306|  23928306|       no|
        +---------------------------------------+---------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |      212|   505|   89223|   85610|    0|
|Memory           |       39|     -|   10368|    2592|    -|
|Multiplexer      |        -|     -|       -|    5647|    -|
|Register         |        -|     -|     596|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      251|   505|  100187|   93855|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       87|    40|      42|      80|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------+---------+-----+-------+-------+-----+
    |                Instance               |           Module          | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------+---------------------------+---------+-----+-------+-------+-----+
    |ctrl_s_axi_U                           |ctrl_s_axi                 |        0|    0|    596|   1064|    0|
    |grp_dataflow_parent_loop_proc_fu_1211  |dataflow_parent_loop_proc  |      192|  505|  82381|  79235|    0|
    |gmem_in_m_axi_U                        |gmem_in_m_axi              |        4|    0|    830|    694|    0|
    |gmem_out_m_axi_U                       |gmem_out_m_axi             |        4|    0|    830|    694|    0|
    |gmem_w1_m_axi_U                        |gmem_w1_m_axi              |        4|    0|    830|    694|    0|
    |gmem_w2_m_axi_U                        |gmem_w2_m_axi              |        4|    0|    830|    694|    0|
    |gmem_w3_m_axi_U                        |gmem_w3_m_axi              |        4|    0|    830|    694|    0|
    |grp_load_conv1_params_fu_986           |load_conv1_params          |        0|    0|   1429|    799|    0|
    |grp_load_conv2_params_fu_1157          |load_conv2_params          |        0|    0|    517|    566|    0|
    |grp_load_conv3_params_fu_1170          |load_conv3_params          |        0|    0|    150|    476|    0|
    +---------------------------------------+---------------------------+---------+-----+-------+-------+-----+
    |Total                                  |                           |      212|  505|  89223|  85610|    0|
    +---------------------------------------+---------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+-----------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |           Memory          |                  Module                 | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+-----------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |conv1_biases_local_U       |conv1_biases_local_RAM_S2P_BRAM_1R1W     |        1|    0|   0|    0|    64|   32|     1|         2048|
    |conv1_weights_local_U      |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_1_U    |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_2_U    |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_3_U    |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_4_U    |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_5_U    |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_6_U    |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_7_U    |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_8_U    |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_9_U    |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_10_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_11_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_12_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_13_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_14_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_15_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_16_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_17_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_18_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_19_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_20_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_21_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_22_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_23_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_24_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_25_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_26_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_27_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_28_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_29_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_30_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_31_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_32_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_33_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_34_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_35_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_36_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_37_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_38_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_39_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_40_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_41_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_42_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_43_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_44_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_45_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_46_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_47_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_48_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_49_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_50_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_51_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_52_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_53_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_54_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_55_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_56_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_57_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_58_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_59_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_60_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_61_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_62_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_63_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_64_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_65_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_66_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_67_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_68_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_69_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_70_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_71_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_72_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_73_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_74_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_75_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_76_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_77_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_78_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_79_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_80_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_81_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_82_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_83_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_84_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_85_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_86_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_87_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_88_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_89_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_90_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_91_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_92_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_93_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_94_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_95_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_96_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_97_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_98_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_99_U   |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_100_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_101_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_102_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_103_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_104_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_105_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_106_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_107_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_108_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_109_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_110_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_111_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_112_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_113_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_114_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_115_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_116_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_117_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_118_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_119_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_120_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_121_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_122_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_123_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_124_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_125_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_126_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_127_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_128_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_129_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_130_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_131_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_132_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_133_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_134_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_135_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_136_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_137_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_138_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_139_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_140_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_141_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_142_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_143_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_144_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_145_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_146_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_147_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_148_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_149_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_150_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_151_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_152_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_153_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_154_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_155_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_156_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_157_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_158_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_159_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_160_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv1_weights_local_161_U  |conv1_weights_local_RAM_S2P_LUTRAM_1R1W  |        0|   64|  16|    0|    32|   32|     1|         1024|
    |conv2_biases_local_U       |conv2_biases_local_RAM_S2P_BRAM_1R1W     |        1|    0|   0|    0|    32|   32|     1|         1024|
    |conv2_weights_local_U      |conv2_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|   512|   32|     1|        16384|
    |conv2_weights_local_1_U    |conv2_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|   512|   32|     1|        16384|
    |conv2_weights_local_2_U    |conv2_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|   512|   32|     1|        16384|
    |conv2_weights_local_3_U    |conv2_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|   512|   32|     1|        16384|
    |conv3_biases_local_U       |conv3_biases_local_RAM_S2P_BRAM_1R1W     |        1|    0|   0|    0|     1|   32|     1|           32|
    |conv3_weights_local_U      |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_1_U    |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_2_U    |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_3_U    |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_4_U    |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_5_U    |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_6_U    |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_7_U    |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_8_U    |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_9_U    |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_10_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_11_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_12_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_13_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_14_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_15_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_16_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_17_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_18_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_19_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_20_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_21_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_22_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_23_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_24_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_25_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_26_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_27_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_28_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_29_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_30_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    |conv3_weights_local_31_U   |conv3_weights_local_RAM_S2P_BRAM_1R1W    |        1|    0|   0|    0|    36|   32|     1|         1152|
    +---------------------------+-----------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total                      |                                         |       39|10368|2592|    0|  8481| 6432|   201|       271392|
    +---------------------------+-----------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state12_on_subcall_done                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_1211_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_1211_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                   |          |   0|  0|   6|           3|           3|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  65|         15|    1|         15|
    |conv1_biases_local_ce0       |   9|          2|    1|          2|
    |conv1_biases_local_ce1       |   9|          2|    1|          2|
    |conv1_biases_local_we1       |   9|          2|    1|          2|
    |conv1_weights_local_100_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_100_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_100_we1  |   9|          2|    1|          2|
    |conv1_weights_local_101_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_101_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_101_we1  |   9|          2|    1|          2|
    |conv1_weights_local_102_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_102_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_102_we1  |   9|          2|    1|          2|
    |conv1_weights_local_103_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_103_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_103_we1  |   9|          2|    1|          2|
    |conv1_weights_local_104_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_104_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_104_we1  |   9|          2|    1|          2|
    |conv1_weights_local_105_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_105_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_105_we1  |   9|          2|    1|          2|
    |conv1_weights_local_106_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_106_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_106_we1  |   9|          2|    1|          2|
    |conv1_weights_local_107_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_107_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_107_we1  |   9|          2|    1|          2|
    |conv1_weights_local_108_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_108_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_108_we1  |   9|          2|    1|          2|
    |conv1_weights_local_109_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_109_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_109_we1  |   9|          2|    1|          2|
    |conv1_weights_local_10_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_10_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_10_we1   |   9|          2|    1|          2|
    |conv1_weights_local_110_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_110_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_110_we1  |   9|          2|    1|          2|
    |conv1_weights_local_111_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_111_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_111_we1  |   9|          2|    1|          2|
    |conv1_weights_local_112_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_112_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_112_we1  |   9|          2|    1|          2|
    |conv1_weights_local_113_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_113_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_113_we1  |   9|          2|    1|          2|
    |conv1_weights_local_114_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_114_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_114_we1  |   9|          2|    1|          2|
    |conv1_weights_local_115_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_115_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_115_we1  |   9|          2|    1|          2|
    |conv1_weights_local_116_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_116_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_116_we1  |   9|          2|    1|          2|
    |conv1_weights_local_117_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_117_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_117_we1  |   9|          2|    1|          2|
    |conv1_weights_local_118_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_118_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_118_we1  |   9|          2|    1|          2|
    |conv1_weights_local_119_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_119_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_119_we1  |   9|          2|    1|          2|
    |conv1_weights_local_11_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_11_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_11_we1   |   9|          2|    1|          2|
    |conv1_weights_local_120_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_120_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_120_we1  |   9|          2|    1|          2|
    |conv1_weights_local_121_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_121_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_121_we1  |   9|          2|    1|          2|
    |conv1_weights_local_122_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_122_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_122_we1  |   9|          2|    1|          2|
    |conv1_weights_local_123_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_123_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_123_we1  |   9|          2|    1|          2|
    |conv1_weights_local_124_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_124_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_124_we1  |   9|          2|    1|          2|
    |conv1_weights_local_125_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_125_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_125_we1  |   9|          2|    1|          2|
    |conv1_weights_local_126_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_126_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_126_we1  |   9|          2|    1|          2|
    |conv1_weights_local_127_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_127_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_127_we1  |   9|          2|    1|          2|
    |conv1_weights_local_128_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_128_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_128_we1  |   9|          2|    1|          2|
    |conv1_weights_local_129_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_129_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_129_we1  |   9|          2|    1|          2|
    |conv1_weights_local_12_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_12_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_12_we1   |   9|          2|    1|          2|
    |conv1_weights_local_130_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_130_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_130_we1  |   9|          2|    1|          2|
    |conv1_weights_local_131_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_131_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_131_we1  |   9|          2|    1|          2|
    |conv1_weights_local_132_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_132_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_132_we1  |   9|          2|    1|          2|
    |conv1_weights_local_133_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_133_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_133_we1  |   9|          2|    1|          2|
    |conv1_weights_local_134_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_134_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_134_we1  |   9|          2|    1|          2|
    |conv1_weights_local_135_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_135_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_135_we1  |   9|          2|    1|          2|
    |conv1_weights_local_136_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_136_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_136_we1  |   9|          2|    1|          2|
    |conv1_weights_local_137_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_137_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_137_we1  |   9|          2|    1|          2|
    |conv1_weights_local_138_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_138_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_138_we1  |   9|          2|    1|          2|
    |conv1_weights_local_139_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_139_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_139_we1  |   9|          2|    1|          2|
    |conv1_weights_local_13_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_13_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_13_we1   |   9|          2|    1|          2|
    |conv1_weights_local_140_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_140_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_140_we1  |   9|          2|    1|          2|
    |conv1_weights_local_141_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_141_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_141_we1  |   9|          2|    1|          2|
    |conv1_weights_local_142_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_142_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_142_we1  |   9|          2|    1|          2|
    |conv1_weights_local_143_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_143_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_143_we1  |   9|          2|    1|          2|
    |conv1_weights_local_144_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_144_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_144_we1  |   9|          2|    1|          2|
    |conv1_weights_local_145_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_145_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_145_we1  |   9|          2|    1|          2|
    |conv1_weights_local_146_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_146_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_146_we1  |   9|          2|    1|          2|
    |conv1_weights_local_147_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_147_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_147_we1  |   9|          2|    1|          2|
    |conv1_weights_local_148_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_148_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_148_we1  |   9|          2|    1|          2|
    |conv1_weights_local_149_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_149_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_149_we1  |   9|          2|    1|          2|
    |conv1_weights_local_14_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_14_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_14_we1   |   9|          2|    1|          2|
    |conv1_weights_local_150_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_150_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_150_we1  |   9|          2|    1|          2|
    |conv1_weights_local_151_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_151_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_151_we1  |   9|          2|    1|          2|
    |conv1_weights_local_152_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_152_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_152_we1  |   9|          2|    1|          2|
    |conv1_weights_local_153_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_153_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_153_we1  |   9|          2|    1|          2|
    |conv1_weights_local_154_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_154_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_154_we1  |   9|          2|    1|          2|
    |conv1_weights_local_155_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_155_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_155_we1  |   9|          2|    1|          2|
    |conv1_weights_local_156_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_156_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_156_we1  |   9|          2|    1|          2|
    |conv1_weights_local_157_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_157_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_157_we1  |   9|          2|    1|          2|
    |conv1_weights_local_158_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_158_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_158_we1  |   9|          2|    1|          2|
    |conv1_weights_local_159_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_159_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_159_we1  |   9|          2|    1|          2|
    |conv1_weights_local_15_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_15_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_15_we1   |   9|          2|    1|          2|
    |conv1_weights_local_160_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_160_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_160_we1  |   9|          2|    1|          2|
    |conv1_weights_local_161_ce0  |   9|          2|    1|          2|
    |conv1_weights_local_161_ce1  |   9|          2|    1|          2|
    |conv1_weights_local_161_we1  |   9|          2|    1|          2|
    |conv1_weights_local_16_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_16_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_16_we1   |   9|          2|    1|          2|
    |conv1_weights_local_17_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_17_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_17_we1   |   9|          2|    1|          2|
    |conv1_weights_local_18_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_18_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_18_we1   |   9|          2|    1|          2|
    |conv1_weights_local_19_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_19_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_19_we1   |   9|          2|    1|          2|
    |conv1_weights_local_1_ce0    |   9|          2|    1|          2|
    |conv1_weights_local_1_ce1    |   9|          2|    1|          2|
    |conv1_weights_local_1_we1    |   9|          2|    1|          2|
    |conv1_weights_local_20_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_20_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_20_we1   |   9|          2|    1|          2|
    |conv1_weights_local_21_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_21_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_21_we1   |   9|          2|    1|          2|
    |conv1_weights_local_22_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_22_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_22_we1   |   9|          2|    1|          2|
    |conv1_weights_local_23_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_23_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_23_we1   |   9|          2|    1|          2|
    |conv1_weights_local_24_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_24_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_24_we1   |   9|          2|    1|          2|
    |conv1_weights_local_25_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_25_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_25_we1   |   9|          2|    1|          2|
    |conv1_weights_local_26_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_26_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_26_we1   |   9|          2|    1|          2|
    |conv1_weights_local_27_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_27_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_27_we1   |   9|          2|    1|          2|
    |conv1_weights_local_28_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_28_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_28_we1   |   9|          2|    1|          2|
    |conv1_weights_local_29_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_29_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_29_we1   |   9|          2|    1|          2|
    |conv1_weights_local_2_ce0    |   9|          2|    1|          2|
    |conv1_weights_local_2_ce1    |   9|          2|    1|          2|
    |conv1_weights_local_2_we1    |   9|          2|    1|          2|
    |conv1_weights_local_30_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_30_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_30_we1   |   9|          2|    1|          2|
    |conv1_weights_local_31_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_31_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_31_we1   |   9|          2|    1|          2|
    |conv1_weights_local_32_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_32_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_32_we1   |   9|          2|    1|          2|
    |conv1_weights_local_33_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_33_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_33_we1   |   9|          2|    1|          2|
    |conv1_weights_local_34_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_34_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_34_we1   |   9|          2|    1|          2|
    |conv1_weights_local_35_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_35_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_35_we1   |   9|          2|    1|          2|
    |conv1_weights_local_36_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_36_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_36_we1   |   9|          2|    1|          2|
    |conv1_weights_local_37_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_37_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_37_we1   |   9|          2|    1|          2|
    |conv1_weights_local_38_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_38_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_38_we1   |   9|          2|    1|          2|
    |conv1_weights_local_39_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_39_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_39_we1   |   9|          2|    1|          2|
    |conv1_weights_local_3_ce0    |   9|          2|    1|          2|
    |conv1_weights_local_3_ce1    |   9|          2|    1|          2|
    |conv1_weights_local_3_we1    |   9|          2|    1|          2|
    |conv1_weights_local_40_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_40_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_40_we1   |   9|          2|    1|          2|
    |conv1_weights_local_41_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_41_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_41_we1   |   9|          2|    1|          2|
    |conv1_weights_local_42_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_42_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_42_we1   |   9|          2|    1|          2|
    |conv1_weights_local_43_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_43_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_43_we1   |   9|          2|    1|          2|
    |conv1_weights_local_44_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_44_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_44_we1   |   9|          2|    1|          2|
    |conv1_weights_local_45_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_45_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_45_we1   |   9|          2|    1|          2|
    |conv1_weights_local_46_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_46_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_46_we1   |   9|          2|    1|          2|
    |conv1_weights_local_47_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_47_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_47_we1   |   9|          2|    1|          2|
    |conv1_weights_local_48_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_48_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_48_we1   |   9|          2|    1|          2|
    |conv1_weights_local_49_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_49_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_49_we1   |   9|          2|    1|          2|
    |conv1_weights_local_4_ce0    |   9|          2|    1|          2|
    |conv1_weights_local_4_ce1    |   9|          2|    1|          2|
    |conv1_weights_local_4_we1    |   9|          2|    1|          2|
    |conv1_weights_local_50_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_50_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_50_we1   |   9|          2|    1|          2|
    |conv1_weights_local_51_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_51_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_51_we1   |   9|          2|    1|          2|
    |conv1_weights_local_52_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_52_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_52_we1   |   9|          2|    1|          2|
    |conv1_weights_local_53_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_53_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_53_we1   |   9|          2|    1|          2|
    |conv1_weights_local_54_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_54_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_54_we1   |   9|          2|    1|          2|
    |conv1_weights_local_55_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_55_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_55_we1   |   9|          2|    1|          2|
    |conv1_weights_local_56_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_56_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_56_we1   |   9|          2|    1|          2|
    |conv1_weights_local_57_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_57_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_57_we1   |   9|          2|    1|          2|
    |conv1_weights_local_58_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_58_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_58_we1   |   9|          2|    1|          2|
    |conv1_weights_local_59_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_59_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_59_we1   |   9|          2|    1|          2|
    |conv1_weights_local_5_ce0    |   9|          2|    1|          2|
    |conv1_weights_local_5_ce1    |   9|          2|    1|          2|
    |conv1_weights_local_5_we1    |   9|          2|    1|          2|
    |conv1_weights_local_60_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_60_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_60_we1   |   9|          2|    1|          2|
    |conv1_weights_local_61_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_61_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_61_we1   |   9|          2|    1|          2|
    |conv1_weights_local_62_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_62_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_62_we1   |   9|          2|    1|          2|
    |conv1_weights_local_63_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_63_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_63_we1   |   9|          2|    1|          2|
    |conv1_weights_local_64_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_64_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_64_we1   |   9|          2|    1|          2|
    |conv1_weights_local_65_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_65_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_65_we1   |   9|          2|    1|          2|
    |conv1_weights_local_66_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_66_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_66_we1   |   9|          2|    1|          2|
    |conv1_weights_local_67_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_67_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_67_we1   |   9|          2|    1|          2|
    |conv1_weights_local_68_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_68_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_68_we1   |   9|          2|    1|          2|
    |conv1_weights_local_69_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_69_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_69_we1   |   9|          2|    1|          2|
    |conv1_weights_local_6_ce0    |   9|          2|    1|          2|
    |conv1_weights_local_6_ce1    |   9|          2|    1|          2|
    |conv1_weights_local_6_we1    |   9|          2|    1|          2|
    |conv1_weights_local_70_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_70_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_70_we1   |   9|          2|    1|          2|
    |conv1_weights_local_71_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_71_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_71_we1   |   9|          2|    1|          2|
    |conv1_weights_local_72_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_72_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_72_we1   |   9|          2|    1|          2|
    |conv1_weights_local_73_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_73_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_73_we1   |   9|          2|    1|          2|
    |conv1_weights_local_74_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_74_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_74_we1   |   9|          2|    1|          2|
    |conv1_weights_local_75_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_75_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_75_we1   |   9|          2|    1|          2|
    |conv1_weights_local_76_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_76_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_76_we1   |   9|          2|    1|          2|
    |conv1_weights_local_77_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_77_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_77_we1   |   9|          2|    1|          2|
    |conv1_weights_local_78_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_78_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_78_we1   |   9|          2|    1|          2|
    |conv1_weights_local_79_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_79_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_79_we1   |   9|          2|    1|          2|
    |conv1_weights_local_7_ce0    |   9|          2|    1|          2|
    |conv1_weights_local_7_ce1    |   9|          2|    1|          2|
    |conv1_weights_local_7_we1    |   9|          2|    1|          2|
    |conv1_weights_local_80_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_80_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_80_we1   |   9|          2|    1|          2|
    |conv1_weights_local_81_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_81_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_81_we1   |   9|          2|    1|          2|
    |conv1_weights_local_82_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_82_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_82_we1   |   9|          2|    1|          2|
    |conv1_weights_local_83_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_83_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_83_we1   |   9|          2|    1|          2|
    |conv1_weights_local_84_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_84_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_84_we1   |   9|          2|    1|          2|
    |conv1_weights_local_85_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_85_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_85_we1   |   9|          2|    1|          2|
    |conv1_weights_local_86_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_86_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_86_we1   |   9|          2|    1|          2|
    |conv1_weights_local_87_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_87_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_87_we1   |   9|          2|    1|          2|
    |conv1_weights_local_88_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_88_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_88_we1   |   9|          2|    1|          2|
    |conv1_weights_local_89_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_89_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_89_we1   |   9|          2|    1|          2|
    |conv1_weights_local_8_ce0    |   9|          2|    1|          2|
    |conv1_weights_local_8_ce1    |   9|          2|    1|          2|
    |conv1_weights_local_8_we1    |   9|          2|    1|          2|
    |conv1_weights_local_90_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_90_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_90_we1   |   9|          2|    1|          2|
    |conv1_weights_local_91_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_91_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_91_we1   |   9|          2|    1|          2|
    |conv1_weights_local_92_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_92_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_92_we1   |   9|          2|    1|          2|
    |conv1_weights_local_93_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_93_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_93_we1   |   9|          2|    1|          2|
    |conv1_weights_local_94_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_94_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_94_we1   |   9|          2|    1|          2|
    |conv1_weights_local_95_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_95_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_95_we1   |   9|          2|    1|          2|
    |conv1_weights_local_96_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_96_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_96_we1   |   9|          2|    1|          2|
    |conv1_weights_local_97_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_97_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_97_we1   |   9|          2|    1|          2|
    |conv1_weights_local_98_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_98_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_98_we1   |   9|          2|    1|          2|
    |conv1_weights_local_99_ce0   |   9|          2|    1|          2|
    |conv1_weights_local_99_ce1   |   9|          2|    1|          2|
    |conv1_weights_local_99_we1   |   9|          2|    1|          2|
    |conv1_weights_local_9_ce0    |   9|          2|    1|          2|
    |conv1_weights_local_9_ce1    |   9|          2|    1|          2|
    |conv1_weights_local_9_we1    |   9|          2|    1|          2|
    |conv1_weights_local_ce0      |   9|          2|    1|          2|
    |conv1_weights_local_ce1      |   9|          2|    1|          2|
    |conv1_weights_local_we1      |   9|          2|    1|          2|
    |conv2_biases_local_ce0       |   9|          2|    1|          2|
    |conv2_biases_local_ce1       |   9|          2|    1|          2|
    |conv2_biases_local_we1       |   9|          2|    1|          2|
    |conv2_weights_local_1_ce0    |   9|          2|    1|          2|
    |conv2_weights_local_1_ce1    |   9|          2|    1|          2|
    |conv2_weights_local_1_we1    |   9|          2|    1|          2|
    |conv2_weights_local_2_ce0    |   9|          2|    1|          2|
    |conv2_weights_local_2_ce1    |   9|          2|    1|          2|
    |conv2_weights_local_2_we1    |   9|          2|    1|          2|
    |conv2_weights_local_3_ce0    |   9|          2|    1|          2|
    |conv2_weights_local_3_ce1    |   9|          2|    1|          2|
    |conv2_weights_local_3_we1    |   9|          2|    1|          2|
    |conv2_weights_local_ce0      |   9|          2|    1|          2|
    |conv2_weights_local_ce1      |   9|          2|    1|          2|
    |conv2_weights_local_we1      |   9|          2|    1|          2|
    |conv3_biases_local_ce0       |   9|          2|    1|          2|
    |conv3_biases_local_ce1       |   9|          2|    1|          2|
    |conv3_biases_local_we1       |   9|          2|    1|          2|
    |conv3_weights_local_10_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_10_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_10_we1   |   9|          2|    1|          2|
    |conv3_weights_local_11_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_11_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_11_we1   |   9|          2|    1|          2|
    |conv3_weights_local_12_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_12_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_12_we1   |   9|          2|    1|          2|
    |conv3_weights_local_13_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_13_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_13_we1   |   9|          2|    1|          2|
    |conv3_weights_local_14_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_14_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_14_we1   |   9|          2|    1|          2|
    |conv3_weights_local_15_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_15_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_15_we1   |   9|          2|    1|          2|
    |conv3_weights_local_16_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_16_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_16_we1   |   9|          2|    1|          2|
    |conv3_weights_local_17_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_17_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_17_we1   |   9|          2|    1|          2|
    |conv3_weights_local_18_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_18_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_18_we1   |   9|          2|    1|          2|
    |conv3_weights_local_19_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_19_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_19_we1   |   9|          2|    1|          2|
    |conv3_weights_local_1_ce0    |   9|          2|    1|          2|
    |conv3_weights_local_1_ce1    |   9|          2|    1|          2|
    |conv3_weights_local_1_we1    |   9|          2|    1|          2|
    |conv3_weights_local_20_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_20_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_20_we1   |   9|          2|    1|          2|
    |conv3_weights_local_21_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_21_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_21_we1   |   9|          2|    1|          2|
    |conv3_weights_local_22_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_22_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_22_we1   |   9|          2|    1|          2|
    |conv3_weights_local_23_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_23_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_23_we1   |   9|          2|    1|          2|
    |conv3_weights_local_24_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_24_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_24_we1   |   9|          2|    1|          2|
    |conv3_weights_local_25_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_25_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_25_we1   |   9|          2|    1|          2|
    |conv3_weights_local_26_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_26_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_26_we1   |   9|          2|    1|          2|
    |conv3_weights_local_27_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_27_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_27_we1   |   9|          2|    1|          2|
    |conv3_weights_local_28_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_28_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_28_we1   |   9|          2|    1|          2|
    |conv3_weights_local_29_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_29_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_29_we1   |   9|          2|    1|          2|
    |conv3_weights_local_2_ce0    |   9|          2|    1|          2|
    |conv3_weights_local_2_ce1    |   9|          2|    1|          2|
    |conv3_weights_local_2_we1    |   9|          2|    1|          2|
    |conv3_weights_local_30_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_30_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_30_we1   |   9|          2|    1|          2|
    |conv3_weights_local_31_ce0   |   9|          2|    1|          2|
    |conv3_weights_local_31_ce1   |   9|          2|    1|          2|
    |conv3_weights_local_31_we1   |   9|          2|    1|          2|
    |conv3_weights_local_3_ce0    |   9|          2|    1|          2|
    |conv3_weights_local_3_ce1    |   9|          2|    1|          2|
    |conv3_weights_local_3_we1    |   9|          2|    1|          2|
    |conv3_weights_local_4_ce0    |   9|          2|    1|          2|
    |conv3_weights_local_4_ce1    |   9|          2|    1|          2|
    |conv3_weights_local_4_we1    |   9|          2|    1|          2|
    |conv3_weights_local_5_ce0    |   9|          2|    1|          2|
    |conv3_weights_local_5_ce1    |   9|          2|    1|          2|
    |conv3_weights_local_5_we1    |   9|          2|    1|          2|
    |conv3_weights_local_6_ce0    |   9|          2|    1|          2|
    |conv3_weights_local_6_ce1    |   9|          2|    1|          2|
    |conv3_weights_local_6_we1    |   9|          2|    1|          2|
    |conv3_weights_local_7_ce0    |   9|          2|    1|          2|
    |conv3_weights_local_7_ce1    |   9|          2|    1|          2|
    |conv3_weights_local_7_we1    |   9|          2|    1|          2|
    |conv3_weights_local_8_ce0    |   9|          2|    1|          2|
    |conv3_weights_local_8_ce1    |   9|          2|    1|          2|
    |conv3_weights_local_8_we1    |   9|          2|    1|          2|
    |conv3_weights_local_9_ce0    |   9|          2|    1|          2|
    |conv3_weights_local_9_ce1    |   9|          2|    1|          2|
    |conv3_weights_local_9_we1    |   9|          2|    1|          2|
    |conv3_weights_local_ce0      |   9|          2|    1|          2|
    |conv3_weights_local_ce1      |   9|          2|    1|          2|
    |conv3_weights_local_we1      |   9|          2|    1|          2|
    |gmem_in_ARVALID              |   9|          2|    1|          2|
    |gmem_in_RREADY               |   9|          2|    1|          2|
    |gmem_out_AWVALID             |   9|          2|    1|          2|
    |gmem_out_BREADY              |   9|          2|    1|          2|
    |gmem_out_WVALID              |   9|          2|    1|          2|
    |gmem_w1_ARVALID              |   9|          2|    1|          2|
    |gmem_w1_RREADY               |   9|          2|    1|          2|
    |gmem_w2_ARVALID              |   9|          2|    1|          2|
    |gmem_w2_RREADY               |   9|          2|    1|          2|
    |gmem_w3_ARADDR               |  14|          3|   64|        192|
    |gmem_w3_ARLEN                |  14|          3|   32|         96|
    |gmem_w3_ARVALID              |  14|          3|    1|          3|
    |gmem_w3_RREADY               |  14|          3|    1|          3|
    |gmem_w3_blk_n_AR             |   9|          2|    1|          2|
    |gmem_w3_blk_n_R              |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |5647|       1255|  713|       1537|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |  14|   0|   14|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_1211_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_1211_ap_ready  |   1|   0|    1|          0|
    |conv1_biases_read_reg_1466                                  |  64|   0|   64|          0|
    |conv1_weights_read_reg_1471                                 |  64|   0|   64|          0|
    |conv2_biases_read_reg_1456                                  |  64|   0|   64|          0|
    |conv2_weights_read_reg_1461                                 |  64|   0|   64|          0|
    |conv3_weights_read_reg_1451                                 |  64|   0|   64|          0|
    |empty_reg_1492                                              |  32|   0|   32|          0|
    |gmem_w3_addr_read_reg_1487                                  |  32|   0|   32|          0|
    |gmem_w3_addr_reg_1481                                       |  64|   0|   64|          0|
    |grp_dataflow_parent_loop_proc_fu_1211_ap_start_reg          |   1|   0|    1|          0|
    |grp_load_conv1_params_fu_986_ap_start_reg                   |   1|   0|    1|          0|
    |grp_load_conv2_params_fu_1157_ap_start_reg                  |   1|   0|    1|          0|
    |grp_load_conv3_params_fu_1170_ap_start_reg                  |   1|   0|    1|          0|
    |input_ftmap_read_reg_1476                                   |  64|   0|   64|          0|
    |output_ftmap_read_reg_1446                                  |  64|   0|   64|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 596|   0|  596|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID       |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY       |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR        |   in|    7|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID        |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY        |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA         |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB         |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID       |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY       |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR        |   in|    7|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID        |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY        |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA         |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP         |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID        |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY        |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP         |  out|    2|       s_axi|          ctrl|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|         srcnn|  return value|
|m_axi_gmem_in_AWVALID    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWREADY    |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWADDR     |  out|   64|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWID       |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWLEN      |  out|    8|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWSIZE     |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWBURST    |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWLOCK     |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWCACHE    |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWPROT     |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWQOS      |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWREGION   |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWUSER     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WVALID     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WREADY     |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WDATA      |  out|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WSTRB      |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WLAST      |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WID        |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WUSER      |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARVALID    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARREADY    |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARADDR     |  out|   64|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARID       |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARLEN      |  out|    8|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARSIZE     |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARBURST    |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARLOCK     |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARCACHE    |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARPROT     |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARQOS      |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARREGION   |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARUSER     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RVALID     |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RREADY     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RDATA      |   in|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RLAST      |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RID        |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RUSER      |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RRESP      |   in|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BVALID     |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BREADY     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BRESP      |   in|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BID        |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BUSER      |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_w1_AWVALID    |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWREADY    |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWADDR     |  out|   64|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWID       |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWLEN      |  out|    8|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWSIZE     |  out|    3|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWBURST    |  out|    2|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWLOCK     |  out|    2|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWCACHE    |  out|    4|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWPROT     |  out|    3|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWQOS      |  out|    4|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWREGION   |  out|    4|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_AWUSER     |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_WVALID     |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_WREADY     |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_WDATA      |  out|   32|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_WSTRB      |  out|    4|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_WLAST      |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_WID        |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_WUSER      |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARVALID    |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARREADY    |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARADDR     |  out|   64|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARID       |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARLEN      |  out|    8|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARSIZE     |  out|    3|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARBURST    |  out|    2|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARLOCK     |  out|    2|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARCACHE    |  out|    4|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARPROT     |  out|    3|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARQOS      |  out|    4|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARREGION   |  out|    4|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_ARUSER     |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_RVALID     |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_RREADY     |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_RDATA      |   in|   32|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_RLAST      |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_RID        |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_RUSER      |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_RRESP      |   in|    2|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_BVALID     |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_BREADY     |  out|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_BRESP      |   in|    2|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_BID        |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w1_BUSER      |   in|    1|       m_axi|       gmem_w1|       pointer|
|m_axi_gmem_w2_AWVALID    |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWREADY    |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWADDR     |  out|   64|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWID       |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWLEN      |  out|    8|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWSIZE     |  out|    3|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWBURST    |  out|    2|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWLOCK     |  out|    2|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWCACHE    |  out|    4|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWPROT     |  out|    3|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWQOS      |  out|    4|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWREGION   |  out|    4|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_AWUSER     |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_WVALID     |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_WREADY     |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_WDATA      |  out|   32|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_WSTRB      |  out|    4|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_WLAST      |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_WID        |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_WUSER      |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARVALID    |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARREADY    |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARADDR     |  out|   64|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARID       |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARLEN      |  out|    8|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARSIZE     |  out|    3|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARBURST    |  out|    2|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARLOCK     |  out|    2|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARCACHE    |  out|    4|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARPROT     |  out|    3|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARQOS      |  out|    4|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARREGION   |  out|    4|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_ARUSER     |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_RVALID     |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_RREADY     |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_RDATA      |   in|   32|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_RLAST      |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_RID        |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_RUSER      |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_RRESP      |   in|    2|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_BVALID     |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_BREADY     |  out|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_BRESP      |   in|    2|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_BID        |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w2_BUSER      |   in|    1|       m_axi|       gmem_w2|       pointer|
|m_axi_gmem_w3_AWVALID    |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWREADY    |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWADDR     |  out|   64|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWID       |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWLEN      |  out|    8|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWSIZE     |  out|    3|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWBURST    |  out|    2|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWLOCK     |  out|    2|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWCACHE    |  out|    4|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWPROT     |  out|    3|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWQOS      |  out|    4|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWREGION   |  out|    4|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_AWUSER     |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_WVALID     |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_WREADY     |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_WDATA      |  out|   32|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_WSTRB      |  out|    4|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_WLAST      |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_WID        |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_WUSER      |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARVALID    |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARREADY    |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARADDR     |  out|   64|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARID       |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARLEN      |  out|    8|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARSIZE     |  out|    3|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARBURST    |  out|    2|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARLOCK     |  out|    2|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARCACHE    |  out|    4|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARPROT     |  out|    3|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARQOS      |  out|    4|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARREGION   |  out|    4|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_ARUSER     |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_RVALID     |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_RREADY     |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_RDATA      |   in|   32|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_RLAST      |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_RID        |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_RUSER      |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_RRESP      |   in|    2|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_BVALID     |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_BREADY     |  out|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_BRESP      |   in|    2|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_BID        |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_w3_BUSER      |   in|    1|       m_axi|       gmem_w3|       pointer|
|m_axi_gmem_out_AWVALID   |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWREADY   |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWADDR    |  out|   64|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWID      |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWLEN     |  out|    8|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWSIZE    |  out|    3|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWBURST   |  out|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWLOCK    |  out|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWCACHE   |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWPROT    |  out|    3|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWQOS     |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWREGION  |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWUSER    |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WVALID    |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WREADY    |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WDATA     |  out|   32|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WSTRB     |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WLAST     |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WID       |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WUSER     |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARVALID   |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARREADY   |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARADDR    |  out|   64|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARID      |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARLEN     |  out|    8|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARSIZE    |  out|    3|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARBURST   |  out|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARLOCK    |  out|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARCACHE   |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARPROT    |  out|    3|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARQOS     |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARREGION  |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARUSER    |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RVALID    |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RREADY    |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RDATA     |   in|   32|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RLAST     |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RID       |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RUSER     |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RRESP     |   in|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_BVALID    |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_BREADY    |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_BRESP     |   in|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_BID       |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_BUSER     |   in|    1|       m_axi|      gmem_out|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_ftmap"   --->   Operation 15 'read' 'output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%conv3_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_biases"   --->   Operation 16 'read' 'conv3_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_weights"   --->   Operation 17 'read' 'conv3_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_biases"   --->   Operation 18 'read' 'conv2_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_weights"   --->   Operation 19 'read' 'conv2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_biases"   --->   Operation 20 'read' 'conv1_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_weights"   --->   Operation 21 'read' 'conv1_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_ftmap"   --->   Operation 22 'read' 'input_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (0.67ns)   --->   "%conv1_weights_local = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 23 'alloca' 'conv1_weights_local' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "%conv1_weights_local_1 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 24 'alloca' 'conv1_weights_local_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (0.67ns)   --->   "%conv1_weights_local_2 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 25 'alloca' 'conv1_weights_local_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%conv1_weights_local_3 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 26 'alloca' 'conv1_weights_local_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (0.67ns)   --->   "%conv1_weights_local_4 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 27 'alloca' 'conv1_weights_local_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 28 [1/1] (0.67ns)   --->   "%conv1_weights_local_5 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 28 'alloca' 'conv1_weights_local_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (0.67ns)   --->   "%conv1_weights_local_6 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 29 'alloca' 'conv1_weights_local_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 30 [1/1] (0.67ns)   --->   "%conv1_weights_local_7 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 30 'alloca' 'conv1_weights_local_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%conv1_weights_local_8 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 31 'alloca' 'conv1_weights_local_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%conv1_weights_local_9 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 32 'alloca' 'conv1_weights_local_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (0.67ns)   --->   "%conv1_weights_local_10 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 33 'alloca' 'conv1_weights_local_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 34 [1/1] (0.67ns)   --->   "%conv1_weights_local_11 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 34 'alloca' 'conv1_weights_local_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (0.67ns)   --->   "%conv1_weights_local_12 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 35 'alloca' 'conv1_weights_local_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 36 [1/1] (0.67ns)   --->   "%conv1_weights_local_13 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 36 'alloca' 'conv1_weights_local_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 37 [1/1] (0.67ns)   --->   "%conv1_weights_local_14 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 37 'alloca' 'conv1_weights_local_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 38 [1/1] (0.67ns)   --->   "%conv1_weights_local_15 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 38 'alloca' 'conv1_weights_local_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "%conv1_weights_local_16 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 39 'alloca' 'conv1_weights_local_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 40 [1/1] (0.67ns)   --->   "%conv1_weights_local_17 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 40 'alloca' 'conv1_weights_local_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (0.67ns)   --->   "%conv1_weights_local_18 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 41 'alloca' 'conv1_weights_local_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 42 [1/1] (0.67ns)   --->   "%conv1_weights_local_19 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 42 'alloca' 'conv1_weights_local_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.67ns)   --->   "%conv1_weights_local_20 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 43 'alloca' 'conv1_weights_local_20' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 44 [1/1] (0.67ns)   --->   "%conv1_weights_local_21 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 44 'alloca' 'conv1_weights_local_21' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 45 [1/1] (0.67ns)   --->   "%conv1_weights_local_22 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 45 'alloca' 'conv1_weights_local_22' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 46 [1/1] (0.67ns)   --->   "%conv1_weights_local_23 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 46 'alloca' 'conv1_weights_local_23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 47 [1/1] (0.67ns)   --->   "%conv1_weights_local_24 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 47 'alloca' 'conv1_weights_local_24' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 48 [1/1] (0.67ns)   --->   "%conv1_weights_local_25 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 48 'alloca' 'conv1_weights_local_25' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 49 [1/1] (0.67ns)   --->   "%conv1_weights_local_26 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 49 'alloca' 'conv1_weights_local_26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 50 [1/1] (0.67ns)   --->   "%conv1_weights_local_27 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 50 'alloca' 'conv1_weights_local_27' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 51 [1/1] (0.67ns)   --->   "%conv1_weights_local_28 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 51 'alloca' 'conv1_weights_local_28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 52 [1/1] (0.67ns)   --->   "%conv1_weights_local_29 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 52 'alloca' 'conv1_weights_local_29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 53 [1/1] (0.67ns)   --->   "%conv1_weights_local_30 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 53 'alloca' 'conv1_weights_local_30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 54 [1/1] (0.67ns)   --->   "%conv1_weights_local_31 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 54 'alloca' 'conv1_weights_local_31' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] (0.67ns)   --->   "%conv1_weights_local_32 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 55 'alloca' 'conv1_weights_local_32' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 56 [1/1] (0.67ns)   --->   "%conv1_weights_local_33 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 56 'alloca' 'conv1_weights_local_33' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 57 [1/1] (0.67ns)   --->   "%conv1_weights_local_34 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 57 'alloca' 'conv1_weights_local_34' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 58 [1/1] (0.67ns)   --->   "%conv1_weights_local_35 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 58 'alloca' 'conv1_weights_local_35' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 59 [1/1] (0.67ns)   --->   "%conv1_weights_local_36 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 59 'alloca' 'conv1_weights_local_36' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 60 [1/1] (0.67ns)   --->   "%conv1_weights_local_37 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 60 'alloca' 'conv1_weights_local_37' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 61 [1/1] (0.67ns)   --->   "%conv1_weights_local_38 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 61 'alloca' 'conv1_weights_local_38' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 62 [1/1] (0.67ns)   --->   "%conv1_weights_local_39 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 62 'alloca' 'conv1_weights_local_39' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 63 [1/1] (0.67ns)   --->   "%conv1_weights_local_40 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 63 'alloca' 'conv1_weights_local_40' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 64 [1/1] (0.67ns)   --->   "%conv1_weights_local_41 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 64 'alloca' 'conv1_weights_local_41' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 65 [1/1] (0.67ns)   --->   "%conv1_weights_local_42 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 65 'alloca' 'conv1_weights_local_42' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 66 [1/1] (0.67ns)   --->   "%conv1_weights_local_43 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 66 'alloca' 'conv1_weights_local_43' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 67 [1/1] (0.67ns)   --->   "%conv1_weights_local_44 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 67 'alloca' 'conv1_weights_local_44' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 68 [1/1] (0.67ns)   --->   "%conv1_weights_local_45 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 68 'alloca' 'conv1_weights_local_45' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 69 [1/1] (0.67ns)   --->   "%conv1_weights_local_46 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 69 'alloca' 'conv1_weights_local_46' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 70 [1/1] (0.67ns)   --->   "%conv1_weights_local_47 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 70 'alloca' 'conv1_weights_local_47' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 71 [1/1] (0.67ns)   --->   "%conv1_weights_local_48 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 71 'alloca' 'conv1_weights_local_48' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 72 [1/1] (0.67ns)   --->   "%conv1_weights_local_49 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 72 'alloca' 'conv1_weights_local_49' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 73 [1/1] (0.67ns)   --->   "%conv1_weights_local_50 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 73 'alloca' 'conv1_weights_local_50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 74 [1/1] (0.67ns)   --->   "%conv1_weights_local_51 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 74 'alloca' 'conv1_weights_local_51' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 75 [1/1] (0.67ns)   --->   "%conv1_weights_local_52 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 75 'alloca' 'conv1_weights_local_52' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 76 [1/1] (0.67ns)   --->   "%conv1_weights_local_53 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 76 'alloca' 'conv1_weights_local_53' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 77 [1/1] (0.67ns)   --->   "%conv1_weights_local_54 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 77 'alloca' 'conv1_weights_local_54' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 78 [1/1] (0.67ns)   --->   "%conv1_weights_local_55 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 78 'alloca' 'conv1_weights_local_55' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 79 [1/1] (0.67ns)   --->   "%conv1_weights_local_56 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 79 'alloca' 'conv1_weights_local_56' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 80 [1/1] (0.67ns)   --->   "%conv1_weights_local_57 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 80 'alloca' 'conv1_weights_local_57' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 81 [1/1] (0.67ns)   --->   "%conv1_weights_local_58 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 81 'alloca' 'conv1_weights_local_58' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 82 [1/1] (0.67ns)   --->   "%conv1_weights_local_59 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 82 'alloca' 'conv1_weights_local_59' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 83 [1/1] (0.67ns)   --->   "%conv1_weights_local_60 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 83 'alloca' 'conv1_weights_local_60' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 84 [1/1] (0.67ns)   --->   "%conv1_weights_local_61 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 84 'alloca' 'conv1_weights_local_61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 85 [1/1] (0.67ns)   --->   "%conv1_weights_local_62 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 85 'alloca' 'conv1_weights_local_62' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 86 [1/1] (0.67ns)   --->   "%conv1_weights_local_63 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 86 'alloca' 'conv1_weights_local_63' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 87 [1/1] (0.67ns)   --->   "%conv1_weights_local_64 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 87 'alloca' 'conv1_weights_local_64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 88 [1/1] (0.67ns)   --->   "%conv1_weights_local_65 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 88 'alloca' 'conv1_weights_local_65' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 89 [1/1] (0.67ns)   --->   "%conv1_weights_local_66 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 89 'alloca' 'conv1_weights_local_66' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 90 [1/1] (0.67ns)   --->   "%conv1_weights_local_67 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 90 'alloca' 'conv1_weights_local_67' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 91 [1/1] (0.67ns)   --->   "%conv1_weights_local_68 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 91 'alloca' 'conv1_weights_local_68' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 92 [1/1] (0.67ns)   --->   "%conv1_weights_local_69 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 92 'alloca' 'conv1_weights_local_69' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 93 [1/1] (0.67ns)   --->   "%conv1_weights_local_70 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 93 'alloca' 'conv1_weights_local_70' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 94 [1/1] (0.67ns)   --->   "%conv1_weights_local_71 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 94 'alloca' 'conv1_weights_local_71' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 95 [1/1] (0.67ns)   --->   "%conv1_weights_local_72 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 95 'alloca' 'conv1_weights_local_72' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 96 [1/1] (0.67ns)   --->   "%conv1_weights_local_73 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 96 'alloca' 'conv1_weights_local_73' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 97 [1/1] (0.67ns)   --->   "%conv1_weights_local_74 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 97 'alloca' 'conv1_weights_local_74' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 98 [1/1] (0.67ns)   --->   "%conv1_weights_local_75 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 98 'alloca' 'conv1_weights_local_75' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 99 [1/1] (0.67ns)   --->   "%conv1_weights_local_76 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 99 'alloca' 'conv1_weights_local_76' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 100 [1/1] (0.67ns)   --->   "%conv1_weights_local_77 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 100 'alloca' 'conv1_weights_local_77' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 101 [1/1] (0.67ns)   --->   "%conv1_weights_local_78 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 101 'alloca' 'conv1_weights_local_78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 102 [1/1] (0.67ns)   --->   "%conv1_weights_local_79 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 102 'alloca' 'conv1_weights_local_79' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 103 [1/1] (0.67ns)   --->   "%conv1_weights_local_80 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 103 'alloca' 'conv1_weights_local_80' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 104 [1/1] (0.67ns)   --->   "%conv1_weights_local_81 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 104 'alloca' 'conv1_weights_local_81' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 105 [1/1] (0.67ns)   --->   "%conv1_weights_local_82 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 105 'alloca' 'conv1_weights_local_82' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 106 [1/1] (0.67ns)   --->   "%conv1_weights_local_83 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 106 'alloca' 'conv1_weights_local_83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 107 [1/1] (0.67ns)   --->   "%conv1_weights_local_84 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 107 'alloca' 'conv1_weights_local_84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 108 [1/1] (0.67ns)   --->   "%conv1_weights_local_85 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 108 'alloca' 'conv1_weights_local_85' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 109 [1/1] (0.67ns)   --->   "%conv1_weights_local_86 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 109 'alloca' 'conv1_weights_local_86' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 110 [1/1] (0.67ns)   --->   "%conv1_weights_local_87 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 110 'alloca' 'conv1_weights_local_87' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 111 [1/1] (0.67ns)   --->   "%conv1_weights_local_88 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 111 'alloca' 'conv1_weights_local_88' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 112 [1/1] (0.67ns)   --->   "%conv1_weights_local_89 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 112 'alloca' 'conv1_weights_local_89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 113 [1/1] (0.67ns)   --->   "%conv1_weights_local_90 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 113 'alloca' 'conv1_weights_local_90' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 114 [1/1] (0.67ns)   --->   "%conv1_weights_local_91 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 114 'alloca' 'conv1_weights_local_91' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 115 [1/1] (0.67ns)   --->   "%conv1_weights_local_92 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 115 'alloca' 'conv1_weights_local_92' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 116 [1/1] (0.67ns)   --->   "%conv1_weights_local_93 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 116 'alloca' 'conv1_weights_local_93' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 117 [1/1] (0.67ns)   --->   "%conv1_weights_local_94 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 117 'alloca' 'conv1_weights_local_94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 118 [1/1] (0.67ns)   --->   "%conv1_weights_local_95 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 118 'alloca' 'conv1_weights_local_95' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 119 [1/1] (0.67ns)   --->   "%conv1_weights_local_96 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 119 'alloca' 'conv1_weights_local_96' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 120 [1/1] (0.67ns)   --->   "%conv1_weights_local_97 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 120 'alloca' 'conv1_weights_local_97' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 121 [1/1] (0.67ns)   --->   "%conv1_weights_local_98 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 121 'alloca' 'conv1_weights_local_98' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 122 [1/1] (0.67ns)   --->   "%conv1_weights_local_99 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 122 'alloca' 'conv1_weights_local_99' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 123 [1/1] (0.67ns)   --->   "%conv1_weights_local_100 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 123 'alloca' 'conv1_weights_local_100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 124 [1/1] (0.67ns)   --->   "%conv1_weights_local_101 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 124 'alloca' 'conv1_weights_local_101' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 125 [1/1] (0.67ns)   --->   "%conv1_weights_local_102 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 125 'alloca' 'conv1_weights_local_102' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 126 [1/1] (0.67ns)   --->   "%conv1_weights_local_103 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 126 'alloca' 'conv1_weights_local_103' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 127 [1/1] (0.67ns)   --->   "%conv1_weights_local_104 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 127 'alloca' 'conv1_weights_local_104' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 128 [1/1] (0.67ns)   --->   "%conv1_weights_local_105 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 128 'alloca' 'conv1_weights_local_105' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 129 [1/1] (0.67ns)   --->   "%conv1_weights_local_106 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 129 'alloca' 'conv1_weights_local_106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 130 [1/1] (0.67ns)   --->   "%conv1_weights_local_107 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 130 'alloca' 'conv1_weights_local_107' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 131 [1/1] (0.67ns)   --->   "%conv1_weights_local_108 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 131 'alloca' 'conv1_weights_local_108' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 132 [1/1] (0.67ns)   --->   "%conv1_weights_local_109 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 132 'alloca' 'conv1_weights_local_109' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 133 [1/1] (0.67ns)   --->   "%conv1_weights_local_110 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 133 'alloca' 'conv1_weights_local_110' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 134 [1/1] (0.67ns)   --->   "%conv1_weights_local_111 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 134 'alloca' 'conv1_weights_local_111' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 135 [1/1] (0.67ns)   --->   "%conv1_weights_local_112 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 135 'alloca' 'conv1_weights_local_112' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 136 [1/1] (0.67ns)   --->   "%conv1_weights_local_113 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 136 'alloca' 'conv1_weights_local_113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 137 [1/1] (0.67ns)   --->   "%conv1_weights_local_114 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 137 'alloca' 'conv1_weights_local_114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 138 [1/1] (0.67ns)   --->   "%conv1_weights_local_115 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 138 'alloca' 'conv1_weights_local_115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 139 [1/1] (0.67ns)   --->   "%conv1_weights_local_116 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 139 'alloca' 'conv1_weights_local_116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 140 [1/1] (0.67ns)   --->   "%conv1_weights_local_117 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 140 'alloca' 'conv1_weights_local_117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 141 [1/1] (0.67ns)   --->   "%conv1_weights_local_118 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 141 'alloca' 'conv1_weights_local_118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 142 [1/1] (0.67ns)   --->   "%conv1_weights_local_119 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 142 'alloca' 'conv1_weights_local_119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 143 [1/1] (0.67ns)   --->   "%conv1_weights_local_120 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 143 'alloca' 'conv1_weights_local_120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 144 [1/1] (0.67ns)   --->   "%conv1_weights_local_121 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 144 'alloca' 'conv1_weights_local_121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 145 [1/1] (0.67ns)   --->   "%conv1_weights_local_122 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 145 'alloca' 'conv1_weights_local_122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 146 [1/1] (0.67ns)   --->   "%conv1_weights_local_123 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 146 'alloca' 'conv1_weights_local_123' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 147 [1/1] (0.67ns)   --->   "%conv1_weights_local_124 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 147 'alloca' 'conv1_weights_local_124' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 148 [1/1] (0.67ns)   --->   "%conv1_weights_local_125 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 148 'alloca' 'conv1_weights_local_125' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 149 [1/1] (0.67ns)   --->   "%conv1_weights_local_126 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 149 'alloca' 'conv1_weights_local_126' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 150 [1/1] (0.67ns)   --->   "%conv1_weights_local_127 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 150 'alloca' 'conv1_weights_local_127' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 151 [1/1] (0.67ns)   --->   "%conv1_weights_local_128 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 151 'alloca' 'conv1_weights_local_128' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 152 [1/1] (0.67ns)   --->   "%conv1_weights_local_129 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 152 'alloca' 'conv1_weights_local_129' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 153 [1/1] (0.67ns)   --->   "%conv1_weights_local_130 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 153 'alloca' 'conv1_weights_local_130' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 154 [1/1] (0.67ns)   --->   "%conv1_weights_local_131 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 154 'alloca' 'conv1_weights_local_131' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 155 [1/1] (0.67ns)   --->   "%conv1_weights_local_132 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 155 'alloca' 'conv1_weights_local_132' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 156 [1/1] (0.67ns)   --->   "%conv1_weights_local_133 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 156 'alloca' 'conv1_weights_local_133' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 157 [1/1] (0.67ns)   --->   "%conv1_weights_local_134 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 157 'alloca' 'conv1_weights_local_134' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 158 [1/1] (0.67ns)   --->   "%conv1_weights_local_135 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 158 'alloca' 'conv1_weights_local_135' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 159 [1/1] (0.67ns)   --->   "%conv1_weights_local_136 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 159 'alloca' 'conv1_weights_local_136' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 160 [1/1] (0.67ns)   --->   "%conv1_weights_local_137 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 160 'alloca' 'conv1_weights_local_137' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 161 [1/1] (0.67ns)   --->   "%conv1_weights_local_138 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 161 'alloca' 'conv1_weights_local_138' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 162 [1/1] (0.67ns)   --->   "%conv1_weights_local_139 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 162 'alloca' 'conv1_weights_local_139' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 163 [1/1] (0.67ns)   --->   "%conv1_weights_local_140 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 163 'alloca' 'conv1_weights_local_140' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 164 [1/1] (0.67ns)   --->   "%conv1_weights_local_141 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 164 'alloca' 'conv1_weights_local_141' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 165 [1/1] (0.67ns)   --->   "%conv1_weights_local_142 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 165 'alloca' 'conv1_weights_local_142' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 166 [1/1] (0.67ns)   --->   "%conv1_weights_local_143 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 166 'alloca' 'conv1_weights_local_143' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 167 [1/1] (0.67ns)   --->   "%conv1_weights_local_144 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 167 'alloca' 'conv1_weights_local_144' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 168 [1/1] (0.67ns)   --->   "%conv1_weights_local_145 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 168 'alloca' 'conv1_weights_local_145' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 169 [1/1] (0.67ns)   --->   "%conv1_weights_local_146 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 169 'alloca' 'conv1_weights_local_146' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 170 [1/1] (0.67ns)   --->   "%conv1_weights_local_147 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 170 'alloca' 'conv1_weights_local_147' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 171 [1/1] (0.67ns)   --->   "%conv1_weights_local_148 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 171 'alloca' 'conv1_weights_local_148' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 172 [1/1] (0.67ns)   --->   "%conv1_weights_local_149 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 172 'alloca' 'conv1_weights_local_149' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 173 [1/1] (0.67ns)   --->   "%conv1_weights_local_150 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 173 'alloca' 'conv1_weights_local_150' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 174 [1/1] (0.67ns)   --->   "%conv1_weights_local_151 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 174 'alloca' 'conv1_weights_local_151' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 175 [1/1] (0.67ns)   --->   "%conv1_weights_local_152 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 175 'alloca' 'conv1_weights_local_152' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 176 [1/1] (0.67ns)   --->   "%conv1_weights_local_153 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 176 'alloca' 'conv1_weights_local_153' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 177 [1/1] (0.67ns)   --->   "%conv1_weights_local_154 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 177 'alloca' 'conv1_weights_local_154' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 178 [1/1] (0.67ns)   --->   "%conv1_weights_local_155 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 178 'alloca' 'conv1_weights_local_155' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 179 [1/1] (0.67ns)   --->   "%conv1_weights_local_156 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 179 'alloca' 'conv1_weights_local_156' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 180 [1/1] (0.67ns)   --->   "%conv1_weights_local_157 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 180 'alloca' 'conv1_weights_local_157' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 181 [1/1] (0.67ns)   --->   "%conv1_weights_local_158 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 181 'alloca' 'conv1_weights_local_158' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 182 [1/1] (0.67ns)   --->   "%conv1_weights_local_159 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 182 'alloca' 'conv1_weights_local_159' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 183 [1/1] (0.67ns)   --->   "%conv1_weights_local_160 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 183 'alloca' 'conv1_weights_local_160' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 184 [1/1] (0.67ns)   --->   "%conv1_weights_local_161 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 184 'alloca' 'conv1_weights_local_161' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 185 [1/1] (1.23ns)   --->   "%conv1_biases_local = alloca i64 1" [src/srcnn.cpp:62]   --->   Operation 185 'alloca' 'conv1_biases_local' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 186 [1/1] (1.23ns)   --->   "%conv2_weights_local = alloca i64 1" [src/srcnn.cpp:63]   --->   Operation 186 'alloca' 'conv2_weights_local' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 187 [1/1] (1.23ns)   --->   "%conv2_weights_local_1 = alloca i64 1" [src/srcnn.cpp:63]   --->   Operation 187 'alloca' 'conv2_weights_local_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 188 [1/1] (1.23ns)   --->   "%conv2_weights_local_2 = alloca i64 1" [src/srcnn.cpp:63]   --->   Operation 188 'alloca' 'conv2_weights_local_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 189 [1/1] (1.23ns)   --->   "%conv2_weights_local_3 = alloca i64 1" [src/srcnn.cpp:63]   --->   Operation 189 'alloca' 'conv2_weights_local_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 190 [1/1] (1.23ns)   --->   "%conv2_biases_local = alloca i64 1" [src/srcnn.cpp:64]   --->   Operation 190 'alloca' 'conv2_biases_local' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 191 [1/1] (1.23ns)   --->   "%conv3_weights_local = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 191 'alloca' 'conv3_weights_local' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 192 [1/1] (1.23ns)   --->   "%conv3_weights_local_1 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 192 'alloca' 'conv3_weights_local_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 193 [1/1] (1.23ns)   --->   "%conv3_weights_local_2 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 193 'alloca' 'conv3_weights_local_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 194 [1/1] (1.23ns)   --->   "%conv3_weights_local_3 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 194 'alloca' 'conv3_weights_local_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 195 [1/1] (1.23ns)   --->   "%conv3_weights_local_4 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 195 'alloca' 'conv3_weights_local_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 196 [1/1] (1.23ns)   --->   "%conv3_weights_local_5 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 196 'alloca' 'conv3_weights_local_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 197 [1/1] (1.23ns)   --->   "%conv3_weights_local_6 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 197 'alloca' 'conv3_weights_local_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 198 [1/1] (1.23ns)   --->   "%conv3_weights_local_7 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 198 'alloca' 'conv3_weights_local_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 199 [1/1] (1.23ns)   --->   "%conv3_weights_local_8 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 199 'alloca' 'conv3_weights_local_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 200 [1/1] (1.23ns)   --->   "%conv3_weights_local_9 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 200 'alloca' 'conv3_weights_local_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 201 [1/1] (1.23ns)   --->   "%conv3_weights_local_10 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 201 'alloca' 'conv3_weights_local_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 202 [1/1] (1.23ns)   --->   "%conv3_weights_local_11 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 202 'alloca' 'conv3_weights_local_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 203 [1/1] (1.23ns)   --->   "%conv3_weights_local_12 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 203 'alloca' 'conv3_weights_local_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 204 [1/1] (1.23ns)   --->   "%conv3_weights_local_13 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 204 'alloca' 'conv3_weights_local_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 205 [1/1] (1.23ns)   --->   "%conv3_weights_local_14 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 205 'alloca' 'conv3_weights_local_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 206 [1/1] (1.23ns)   --->   "%conv3_weights_local_15 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 206 'alloca' 'conv3_weights_local_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 207 [1/1] (1.23ns)   --->   "%conv3_weights_local_16 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 207 'alloca' 'conv3_weights_local_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 208 [1/1] (1.23ns)   --->   "%conv3_weights_local_17 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 208 'alloca' 'conv3_weights_local_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 209 [1/1] (1.23ns)   --->   "%conv3_weights_local_18 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 209 'alloca' 'conv3_weights_local_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 210 [1/1] (1.23ns)   --->   "%conv3_weights_local_19 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 210 'alloca' 'conv3_weights_local_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 211 [1/1] (1.23ns)   --->   "%conv3_weights_local_20 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 211 'alloca' 'conv3_weights_local_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 212 [1/1] (1.23ns)   --->   "%conv3_weights_local_21 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 212 'alloca' 'conv3_weights_local_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 213 [1/1] (1.23ns)   --->   "%conv3_weights_local_22 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 213 'alloca' 'conv3_weights_local_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 214 [1/1] (1.23ns)   --->   "%conv3_weights_local_23 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 214 'alloca' 'conv3_weights_local_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 215 [1/1] (1.23ns)   --->   "%conv3_weights_local_24 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 215 'alloca' 'conv3_weights_local_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 216 [1/1] (1.23ns)   --->   "%conv3_weights_local_25 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 216 'alloca' 'conv3_weights_local_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 217 [1/1] (1.23ns)   --->   "%conv3_weights_local_26 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 217 'alloca' 'conv3_weights_local_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 218 [1/1] (1.23ns)   --->   "%conv3_weights_local_27 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 218 'alloca' 'conv3_weights_local_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 219 [1/1] (1.23ns)   --->   "%conv3_weights_local_28 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 219 'alloca' 'conv3_weights_local_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 220 [1/1] (1.23ns)   --->   "%conv3_weights_local_29 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 220 'alloca' 'conv3_weights_local_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 221 [1/1] (1.23ns)   --->   "%conv3_weights_local_30 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 221 'alloca' 'conv3_weights_local_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 222 [1/1] (1.23ns)   --->   "%conv3_weights_local_31 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 222 'alloca' 'conv3_weights_local_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 223 [1/1] (1.23ns)   --->   "%conv3_biases_local = alloca i64 1" [src/srcnn.cpp:66]   --->   Operation 223 'alloca' 'conv3_biases_local' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_biases_read, i32 2, i32 63"   --->   Operation 224 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast"   --->   Operation 225 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%gmem_w3_addr = getelementptr i32 %gmem_w3, i64 %p_cast_cast"   --->   Operation 226 'getelementptr' 'gmem_w3_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 227 [8/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w3_addr, i32 1"   --->   Operation 227 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 228 [7/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w3_addr, i32 1"   --->   Operation 228 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 229 [6/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w3_addr, i32 1"   --->   Operation 229 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 230 [5/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w3_addr, i32 1"   --->   Operation 230 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 231 [4/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w3_addr, i32 1"   --->   Operation 231 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 232 [3/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w3_addr, i32 1"   --->   Operation 232 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 233 [2/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w3_addr, i32 1"   --->   Operation 233 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 234 [1/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w3_addr, i32 1"   --->   Operation 234 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 235 [1/1] (7.30ns)   --->   "%gmem_w3_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_w3_addr"   --->   Operation 235 'read' 'gmem_w3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 236 [2/2] (0.00ns)   --->   "%call_ln90 = call void @load_conv1_params, i32 %conv1_weights_local, i32 %conv1_weights_local_1, i32 %conv1_weights_local_2, i32 %conv1_weights_local_3, i32 %conv1_weights_local_4, i32 %conv1_weights_local_5, i32 %conv1_weights_local_6, i32 %conv1_weights_local_7, i32 %conv1_weights_local_8, i32 %conv1_weights_local_9, i32 %conv1_weights_local_10, i32 %conv1_weights_local_11, i32 %conv1_weights_local_12, i32 %conv1_weights_local_13, i32 %conv1_weights_local_14, i32 %conv1_weights_local_15, i32 %conv1_weights_local_16, i32 %conv1_weights_local_17, i32 %conv1_weights_local_18, i32 %conv1_weights_local_19, i32 %conv1_weights_local_20, i32 %conv1_weights_local_21, i32 %conv1_weights_local_22, i32 %conv1_weights_local_23, i32 %conv1_weights_local_24, i32 %conv1_weights_local_25, i32 %conv1_weights_local_26, i32 %conv1_weights_local_27, i32 %conv1_weights_local_28, i32 %conv1_weights_local_29, i32 %conv1_weights_local_30, i32 %conv1_weights_local_31, i32 %conv1_weights_local_32, i32 %conv1_weights_local_33, i32 %conv1_weights_local_34, i32 %conv1_weights_local_35, i32 %conv1_weights_local_36, i32 %conv1_weights_local_37, i32 %conv1_weights_local_38, i32 %conv1_weights_local_39, i32 %conv1_weights_local_40, i32 %conv1_weights_local_41, i32 %conv1_weights_local_42, i32 %conv1_weights_local_43, i32 %conv1_weights_local_44, i32 %conv1_weights_local_45, i32 %conv1_weights_local_46, i32 %conv1_weights_local_47, i32 %conv1_weights_local_48, i32 %conv1_weights_local_49, i32 %conv1_weights_local_50, i32 %conv1_weights_local_51, i32 %conv1_weights_local_52, i32 %conv1_weights_local_53, i32 %conv1_weights_local_54, i32 %conv1_weights_local_55, i32 %conv1_weights_local_56, i32 %conv1_weights_local_57, i32 %conv1_weights_local_58, i32 %conv1_weights_local_59, i32 %conv1_weights_local_60, i32 %conv1_weights_local_61, i32 %conv1_weights_local_62, i32 %conv1_weights_local_63, i32 %conv1_weights_local_64, i32 %conv1_weights_local_65, i32 %conv1_weights_local_66, i32 %conv1_weights_local_67, i32 %conv1_weights_local_68, i32 %conv1_weights_local_69, i32 %conv1_weights_local_70, i32 %conv1_weights_local_71, i32 %conv1_weights_local_72, i32 %conv1_weights_local_73, i32 %conv1_weights_local_74, i32 %conv1_weights_local_75, i32 %conv1_weights_local_76, i32 %conv1_weights_local_77, i32 %conv1_weights_local_78, i32 %conv1_weights_local_79, i32 %conv1_weights_local_80, i32 %conv1_weights_local_81, i32 %conv1_weights_local_82, i32 %conv1_weights_local_83, i32 %conv1_weights_local_84, i32 %conv1_weights_local_85, i32 %conv1_weights_local_86, i32 %conv1_weights_local_87, i32 %conv1_weights_local_88, i32 %conv1_weights_local_89, i32 %conv1_weights_local_90, i32 %conv1_weights_local_91, i32 %conv1_weights_local_92, i32 %conv1_weights_local_93, i32 %conv1_weights_local_94, i32 %conv1_weights_local_95, i32 %conv1_weights_local_96, i32 %conv1_weights_local_97, i32 %conv1_weights_local_98, i32 %conv1_weights_local_99, i32 %conv1_weights_local_100, i32 %conv1_weights_local_101, i32 %conv1_weights_local_102, i32 %conv1_weights_local_103, i32 %conv1_weights_local_104, i32 %conv1_weights_local_105, i32 %conv1_weights_local_106, i32 %conv1_weights_local_107, i32 %conv1_weights_local_108, i32 %conv1_weights_local_109, i32 %conv1_weights_local_110, i32 %conv1_weights_local_111, i32 %conv1_weights_local_112, i32 %conv1_weights_local_113, i32 %conv1_weights_local_114, i32 %conv1_weights_local_115, i32 %conv1_weights_local_116, i32 %conv1_weights_local_117, i32 %conv1_weights_local_118, i32 %conv1_weights_local_119, i32 %conv1_weights_local_120, i32 %conv1_weights_local_121, i32 %conv1_weights_local_122, i32 %conv1_weights_local_123, i32 %conv1_weights_local_124, i32 %conv1_weights_local_125, i32 %conv1_weights_local_126, i32 %conv1_weights_local_127, i32 %conv1_weights_local_128, i32 %conv1_weights_local_129, i32 %conv1_weights_local_130, i32 %conv1_weights_local_131, i32 %conv1_weights_local_132, i32 %conv1_weights_local_133, i32 %conv1_weights_local_134, i32 %conv1_weights_local_135, i32 %conv1_weights_local_136, i32 %conv1_weights_local_137, i32 %conv1_weights_local_138, i32 %conv1_weights_local_139, i32 %conv1_weights_local_140, i32 %conv1_weights_local_141, i32 %conv1_weights_local_142, i32 %conv1_weights_local_143, i32 %conv1_weights_local_144, i32 %conv1_weights_local_145, i32 %conv1_weights_local_146, i32 %conv1_weights_local_147, i32 %conv1_weights_local_148, i32 %conv1_weights_local_149, i32 %conv1_weights_local_150, i32 %conv1_weights_local_151, i32 %conv1_weights_local_152, i32 %conv1_weights_local_153, i32 %conv1_weights_local_154, i32 %conv1_weights_local_155, i32 %conv1_weights_local_156, i32 %conv1_weights_local_157, i32 %conv1_weights_local_158, i32 %conv1_weights_local_159, i32 %conv1_weights_local_160, i32 %conv1_weights_local_161, i32 %conv1_biases_local, i32 %gmem_w1, i64 %conv1_weights_read, i64 %conv1_biases_read" [src/srcnn.cpp:90]   --->   Operation 236 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 237 [2/2] (0.00ns)   --->   "%call_ln91 = call void @load_conv2_params, i32 %conv2_weights_local, i32 %conv2_weights_local_1, i32 %conv2_weights_local_2, i32 %conv2_weights_local_3, i32 %conv2_biases_local, i32 %gmem_w2, i64 %conv2_weights_read, i64 %conv2_biases_read" [src/srcnn.cpp:91]   --->   Operation 237 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %gmem_w3_addr_read"   --->   Operation 238 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 239 [2/2] (7.30ns)   --->   "%call_ln92 = call void @load_conv3_params, i32 %conv3_weights_local, i32 %conv3_weights_local_1, i32 %conv3_weights_local_2, i32 %conv3_weights_local_3, i32 %conv3_weights_local_4, i32 %conv3_weights_local_5, i32 %conv3_weights_local_6, i32 %conv3_weights_local_7, i32 %conv3_weights_local_8, i32 %conv3_weights_local_9, i32 %conv3_weights_local_10, i32 %conv3_weights_local_11, i32 %conv3_weights_local_12, i32 %conv3_weights_local_13, i32 %conv3_weights_local_14, i32 %conv3_weights_local_15, i32 %conv3_weights_local_16, i32 %conv3_weights_local_17, i32 %conv3_weights_local_18, i32 %conv3_weights_local_19, i32 %conv3_weights_local_20, i32 %conv3_weights_local_21, i32 %conv3_weights_local_22, i32 %conv3_weights_local_23, i32 %conv3_weights_local_24, i32 %conv3_weights_local_25, i32 %conv3_weights_local_26, i32 %conv3_weights_local_27, i32 %conv3_weights_local_28, i32 %conv3_weights_local_29, i32 %conv3_weights_local_30, i32 %conv3_weights_local_31, i32 %conv3_biases_local, i32 %gmem_w3, i64 %conv3_weights_read, i32 %empty" [src/srcnn.cpp:92]   --->   Operation 239 'call' 'call_ln92' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 240 [1/2] (0.00ns)   --->   "%call_ln90 = call void @load_conv1_params, i32 %conv1_weights_local, i32 %conv1_weights_local_1, i32 %conv1_weights_local_2, i32 %conv1_weights_local_3, i32 %conv1_weights_local_4, i32 %conv1_weights_local_5, i32 %conv1_weights_local_6, i32 %conv1_weights_local_7, i32 %conv1_weights_local_8, i32 %conv1_weights_local_9, i32 %conv1_weights_local_10, i32 %conv1_weights_local_11, i32 %conv1_weights_local_12, i32 %conv1_weights_local_13, i32 %conv1_weights_local_14, i32 %conv1_weights_local_15, i32 %conv1_weights_local_16, i32 %conv1_weights_local_17, i32 %conv1_weights_local_18, i32 %conv1_weights_local_19, i32 %conv1_weights_local_20, i32 %conv1_weights_local_21, i32 %conv1_weights_local_22, i32 %conv1_weights_local_23, i32 %conv1_weights_local_24, i32 %conv1_weights_local_25, i32 %conv1_weights_local_26, i32 %conv1_weights_local_27, i32 %conv1_weights_local_28, i32 %conv1_weights_local_29, i32 %conv1_weights_local_30, i32 %conv1_weights_local_31, i32 %conv1_weights_local_32, i32 %conv1_weights_local_33, i32 %conv1_weights_local_34, i32 %conv1_weights_local_35, i32 %conv1_weights_local_36, i32 %conv1_weights_local_37, i32 %conv1_weights_local_38, i32 %conv1_weights_local_39, i32 %conv1_weights_local_40, i32 %conv1_weights_local_41, i32 %conv1_weights_local_42, i32 %conv1_weights_local_43, i32 %conv1_weights_local_44, i32 %conv1_weights_local_45, i32 %conv1_weights_local_46, i32 %conv1_weights_local_47, i32 %conv1_weights_local_48, i32 %conv1_weights_local_49, i32 %conv1_weights_local_50, i32 %conv1_weights_local_51, i32 %conv1_weights_local_52, i32 %conv1_weights_local_53, i32 %conv1_weights_local_54, i32 %conv1_weights_local_55, i32 %conv1_weights_local_56, i32 %conv1_weights_local_57, i32 %conv1_weights_local_58, i32 %conv1_weights_local_59, i32 %conv1_weights_local_60, i32 %conv1_weights_local_61, i32 %conv1_weights_local_62, i32 %conv1_weights_local_63, i32 %conv1_weights_local_64, i32 %conv1_weights_local_65, i32 %conv1_weights_local_66, i32 %conv1_weights_local_67, i32 %conv1_weights_local_68, i32 %conv1_weights_local_69, i32 %conv1_weights_local_70, i32 %conv1_weights_local_71, i32 %conv1_weights_local_72, i32 %conv1_weights_local_73, i32 %conv1_weights_local_74, i32 %conv1_weights_local_75, i32 %conv1_weights_local_76, i32 %conv1_weights_local_77, i32 %conv1_weights_local_78, i32 %conv1_weights_local_79, i32 %conv1_weights_local_80, i32 %conv1_weights_local_81, i32 %conv1_weights_local_82, i32 %conv1_weights_local_83, i32 %conv1_weights_local_84, i32 %conv1_weights_local_85, i32 %conv1_weights_local_86, i32 %conv1_weights_local_87, i32 %conv1_weights_local_88, i32 %conv1_weights_local_89, i32 %conv1_weights_local_90, i32 %conv1_weights_local_91, i32 %conv1_weights_local_92, i32 %conv1_weights_local_93, i32 %conv1_weights_local_94, i32 %conv1_weights_local_95, i32 %conv1_weights_local_96, i32 %conv1_weights_local_97, i32 %conv1_weights_local_98, i32 %conv1_weights_local_99, i32 %conv1_weights_local_100, i32 %conv1_weights_local_101, i32 %conv1_weights_local_102, i32 %conv1_weights_local_103, i32 %conv1_weights_local_104, i32 %conv1_weights_local_105, i32 %conv1_weights_local_106, i32 %conv1_weights_local_107, i32 %conv1_weights_local_108, i32 %conv1_weights_local_109, i32 %conv1_weights_local_110, i32 %conv1_weights_local_111, i32 %conv1_weights_local_112, i32 %conv1_weights_local_113, i32 %conv1_weights_local_114, i32 %conv1_weights_local_115, i32 %conv1_weights_local_116, i32 %conv1_weights_local_117, i32 %conv1_weights_local_118, i32 %conv1_weights_local_119, i32 %conv1_weights_local_120, i32 %conv1_weights_local_121, i32 %conv1_weights_local_122, i32 %conv1_weights_local_123, i32 %conv1_weights_local_124, i32 %conv1_weights_local_125, i32 %conv1_weights_local_126, i32 %conv1_weights_local_127, i32 %conv1_weights_local_128, i32 %conv1_weights_local_129, i32 %conv1_weights_local_130, i32 %conv1_weights_local_131, i32 %conv1_weights_local_132, i32 %conv1_weights_local_133, i32 %conv1_weights_local_134, i32 %conv1_weights_local_135, i32 %conv1_weights_local_136, i32 %conv1_weights_local_137, i32 %conv1_weights_local_138, i32 %conv1_weights_local_139, i32 %conv1_weights_local_140, i32 %conv1_weights_local_141, i32 %conv1_weights_local_142, i32 %conv1_weights_local_143, i32 %conv1_weights_local_144, i32 %conv1_weights_local_145, i32 %conv1_weights_local_146, i32 %conv1_weights_local_147, i32 %conv1_weights_local_148, i32 %conv1_weights_local_149, i32 %conv1_weights_local_150, i32 %conv1_weights_local_151, i32 %conv1_weights_local_152, i32 %conv1_weights_local_153, i32 %conv1_weights_local_154, i32 %conv1_weights_local_155, i32 %conv1_weights_local_156, i32 %conv1_weights_local_157, i32 %conv1_weights_local_158, i32 %conv1_weights_local_159, i32 %conv1_weights_local_160, i32 %conv1_weights_local_161, i32 %conv1_biases_local, i32 %gmem_w1, i64 %conv1_weights_read, i64 %conv1_biases_read" [src/srcnn.cpp:90]   --->   Operation 240 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 241 [1/2] (0.00ns)   --->   "%call_ln91 = call void @load_conv2_params, i32 %conv2_weights_local, i32 %conv2_weights_local_1, i32 %conv2_weights_local_2, i32 %conv2_weights_local_3, i32 %conv2_biases_local, i32 %gmem_w2, i64 %conv2_weights_read, i64 %conv2_biases_read" [src/srcnn.cpp:91]   --->   Operation 241 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 242 [1/2] (0.00ns)   --->   "%call_ln92 = call void @load_conv3_params, i32 %conv3_weights_local, i32 %conv3_weights_local_1, i32 %conv3_weights_local_2, i32 %conv3_weights_local_3, i32 %conv3_weights_local_4, i32 %conv3_weights_local_5, i32 %conv3_weights_local_6, i32 %conv3_weights_local_7, i32 %conv3_weights_local_8, i32 %conv3_weights_local_9, i32 %conv3_weights_local_10, i32 %conv3_weights_local_11, i32 %conv3_weights_local_12, i32 %conv3_weights_local_13, i32 %conv3_weights_local_14, i32 %conv3_weights_local_15, i32 %conv3_weights_local_16, i32 %conv3_weights_local_17, i32 %conv3_weights_local_18, i32 %conv3_weights_local_19, i32 %conv3_weights_local_20, i32 %conv3_weights_local_21, i32 %conv3_weights_local_22, i32 %conv3_weights_local_23, i32 %conv3_weights_local_24, i32 %conv3_weights_local_25, i32 %conv3_weights_local_26, i32 %conv3_weights_local_27, i32 %conv3_weights_local_28, i32 %conv3_weights_local_29, i32 %conv3_weights_local_30, i32 %conv3_weights_local_31, i32 %conv3_biases_local, i32 %gmem_w3, i64 %conv3_weights_read, i32 %empty" [src/srcnn.cpp:92]   --->   Operation 242 'call' 'call_ln92' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 243 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i32 %gmem_in, i64 %input_ftmap_read, i32 %conv1_weights_local, i32 %conv1_weights_local_1, i32 %conv1_weights_local_2, i32 %conv1_weights_local_3, i32 %conv1_weights_local_4, i32 %conv1_weights_local_5, i32 %conv1_weights_local_6, i32 %conv1_weights_local_7, i32 %conv1_weights_local_8, i32 %conv1_weights_local_9, i32 %conv1_weights_local_10, i32 %conv1_weights_local_11, i32 %conv1_weights_local_12, i32 %conv1_weights_local_13, i32 %conv1_weights_local_14, i32 %conv1_weights_local_15, i32 %conv1_weights_local_16, i32 %conv1_weights_local_17, i32 %conv1_weights_local_18, i32 %conv1_weights_local_19, i32 %conv1_weights_local_20, i32 %conv1_weights_local_21, i32 %conv1_weights_local_22, i32 %conv1_weights_local_23, i32 %conv1_weights_local_24, i32 %conv1_weights_local_25, i32 %conv1_weights_local_26, i32 %conv1_weights_local_27, i32 %conv1_weights_local_28, i32 %conv1_weights_local_29, i32 %conv1_weights_local_30, i32 %conv1_weights_local_31, i32 %conv1_weights_local_32, i32 %conv1_weights_local_33, i32 %conv1_weights_local_34, i32 %conv1_weights_local_35, i32 %conv1_weights_local_36, i32 %conv1_weights_local_37, i32 %conv1_weights_local_38, i32 %conv1_weights_local_39, i32 %conv1_weights_local_40, i32 %conv1_weights_local_41, i32 %conv1_weights_local_42, i32 %conv1_weights_local_43, i32 %conv1_weights_local_44, i32 %conv1_weights_local_45, i32 %conv1_weights_local_46, i32 %conv1_weights_local_47, i32 %conv1_weights_local_48, i32 %conv1_weights_local_49, i32 %conv1_weights_local_50, i32 %conv1_weights_local_51, i32 %conv1_weights_local_52, i32 %conv1_weights_local_53, i32 %conv1_weights_local_54, i32 %conv1_weights_local_55, i32 %conv1_weights_local_56, i32 %conv1_weights_local_57, i32 %conv1_weights_local_58, i32 %conv1_weights_local_59, i32 %conv1_weights_local_60, i32 %conv1_weights_local_61, i32 %conv1_weights_local_62, i32 %conv1_weights_local_63, i32 %conv1_weights_local_64, i32 %conv1_weights_local_65, i32 %conv1_weights_local_66, i32 %conv1_weights_local_67, i32 %conv1_weights_local_68, i32 %conv1_weights_local_69, i32 %conv1_weights_local_70, i32 %conv1_weights_local_71, i32 %conv1_weights_local_72, i32 %conv1_weights_local_73, i32 %conv1_weights_local_74, i32 %conv1_weights_local_75, i32 %conv1_weights_local_76, i32 %conv1_weights_local_77, i32 %conv1_weights_local_78, i32 %conv1_weights_local_79, i32 %conv1_weights_local_80, i32 %conv1_weights_local_81, i32 %conv1_weights_local_82, i32 %conv1_weights_local_83, i32 %conv1_weights_local_84, i32 %conv1_weights_local_85, i32 %conv1_weights_local_86, i32 %conv1_weights_local_87, i32 %conv1_weights_local_88, i32 %conv1_weights_local_89, i32 %conv1_weights_local_90, i32 %conv1_weights_local_91, i32 %conv1_weights_local_92, i32 %conv1_weights_local_93, i32 %conv1_weights_local_94, i32 %conv1_weights_local_95, i32 %conv1_weights_local_96, i32 %conv1_weights_local_97, i32 %conv1_weights_local_98, i32 %conv1_weights_local_99, i32 %conv1_weights_local_100, i32 %conv1_weights_local_101, i32 %conv1_weights_local_102, i32 %conv1_weights_local_103, i32 %conv1_weights_local_104, i32 %conv1_weights_local_105, i32 %conv1_weights_local_106, i32 %conv1_weights_local_107, i32 %conv1_weights_local_108, i32 %conv1_weights_local_109, i32 %conv1_weights_local_110, i32 %conv1_weights_local_111, i32 %conv1_weights_local_112, i32 %conv1_weights_local_113, i32 %conv1_weights_local_114, i32 %conv1_weights_local_115, i32 %conv1_weights_local_116, i32 %conv1_weights_local_117, i32 %conv1_weights_local_118, i32 %conv1_weights_local_119, i32 %conv1_weights_local_120, i32 %conv1_weights_local_121, i32 %conv1_weights_local_122, i32 %conv1_weights_local_123, i32 %conv1_weights_local_124, i32 %conv1_weights_local_125, i32 %conv1_weights_local_126, i32 %conv1_weights_local_127, i32 %conv1_weights_local_128, i32 %conv1_weights_local_129, i32 %conv1_weights_local_130, i32 %conv1_weights_local_131, i32 %conv1_weights_local_132, i32 %conv1_weights_local_133, i32 %conv1_weights_local_134, i32 %conv1_weights_local_135, i32 %conv1_weights_local_136, i32 %conv1_weights_local_137, i32 %conv1_weights_local_138, i32 %conv1_weights_local_139, i32 %conv1_weights_local_140, i32 %conv1_weights_local_141, i32 %conv1_weights_local_142, i32 %conv1_weights_local_143, i32 %conv1_weights_local_144, i32 %conv1_weights_local_145, i32 %conv1_weights_local_146, i32 %conv1_weights_local_147, i32 %conv1_weights_local_148, i32 %conv1_weights_local_149, i32 %conv1_weights_local_150, i32 %conv1_weights_local_151, i32 %conv1_weights_local_152, i32 %conv1_weights_local_153, i32 %conv1_weights_local_154, i32 %conv1_weights_local_155, i32 %conv1_weights_local_156, i32 %conv1_weights_local_157, i32 %conv1_weights_local_158, i32 %conv1_weights_local_159, i32 %conv1_weights_local_160, i32 %conv1_weights_local_161, i32 %conv1_biases_local, i32 %conv2_weights_local, i32 %conv2_weights_local_1, i32 %conv2_weights_local_2, i32 %conv2_weights_local_3, i32 %conv2_biases_local, i32 %conv3_biases_local, i32 %conv3_weights_local, i32 %conv3_weights_local_1, i32 %conv3_weights_local_2, i32 %conv3_weights_local_3, i32 %conv3_weights_local_4, i32 %conv3_weights_local_5, i32 %conv3_weights_local_6, i32 %conv3_weights_local_7, i32 %conv3_weights_local_8, i32 %conv3_weights_local_9, i32 %conv3_weights_local_10, i32 %conv3_weights_local_11, i32 %conv3_weights_local_12, i32 %conv3_weights_local_13, i32 %conv3_weights_local_14, i32 %conv3_weights_local_15, i32 %conv3_weights_local_16, i32 %conv3_weights_local_17, i32 %conv3_weights_local_18, i32 %conv3_weights_local_19, i32 %conv3_weights_local_20, i32 %conv3_weights_local_21, i32 %conv3_weights_local_22, i32 %conv3_weights_local_23, i32 %conv3_weights_local_24, i32 %conv3_weights_local_25, i32 %conv3_weights_local_26, i32 %conv3_weights_local_27, i32 %conv3_weights_local_28, i32 %conv3_weights_local_29, i32 %conv3_weights_local_30, i32 %conv3_weights_local_31, i32 %gmem_out, i64 %output_ftmap_read"   --->   Operation 243 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_152" [src/srcnn.cpp:7]   --->   Operation 244 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 65025, void @empty_133, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_in"   --->   Operation 246 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w1, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 5184, void @empty_135, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 247 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w1"   --->   Operation 248 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 2048, void @empty_136, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 249 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w2"   --->   Operation 250 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w3, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 800, void @empty_137, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w3"   --->   Operation 252 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 65025, void @empty_163, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 253 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_out"   --->   Operation 254 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_141, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 255 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_144, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 257 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_145, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 260 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_1, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_205, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_148, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_149, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_150, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 270 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 272 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 273 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_2, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 274 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_3, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 275 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_4, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 276 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 277 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_5, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 277 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 278 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_6, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 278 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 279 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_7, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 279 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_8, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 280 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_9, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 281 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_10, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 282 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_11, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 283 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_12, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 284 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 285 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_13, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 285 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 286 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_14, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 286 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 287 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_15, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 287 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 288 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_16, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 288 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 289 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_17, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 289 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 290 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_18, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 290 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 291 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_19, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 291 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 292 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_20, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 292 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_21, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 293 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_22, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 294 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 295 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_23, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 295 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 296 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_24, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 296 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 297 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_25, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 297 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_26, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 298 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 299 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_27, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 299 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 300 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_28, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 300 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 301 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_29, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 301 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 302 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_30, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 302 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 303 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_31, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 303 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_32, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 304 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_33, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 305 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 306 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_34, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 306 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 307 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_35, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 307 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 308 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_36, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 308 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 309 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_37, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 309 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 310 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_38, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 310 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 311 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_39, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 311 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 312 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_40, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 312 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 313 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_41, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 313 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 314 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_42, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 314 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 315 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_43, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 315 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 316 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_44, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 316 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 317 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_45, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 317 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 318 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_46, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 318 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 319 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_47, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 319 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 320 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_48, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 320 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 321 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_49, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 321 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 322 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_50, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 322 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 323 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_51, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 323 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 324 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_52, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 324 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 325 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_53, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 325 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 326 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_54, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 326 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 327 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_55, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 327 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 328 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_56, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 328 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 329 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_57, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 329 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_58, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 330 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_59, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 331 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_60, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 332 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_61, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 333 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_62, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 334 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_63, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 335 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_64, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 336 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 337 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_65, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 337 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_66, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 338 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_67, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 339 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 340 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_68, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 340 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 341 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_69, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 341 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 342 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_70, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 342 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 343 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_71, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 343 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 344 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_72, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 344 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 345 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_73, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 345 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 346 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_74, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 346 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 347 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_75, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 347 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 348 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_76, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 348 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 349 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_77, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 349 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 350 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_78, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 350 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 351 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_79, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 351 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_80, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 352 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_81, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 353 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 354 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_82, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 354 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_83, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 355 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_84, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 356 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_85, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 357 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_86, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 358 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_87, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 359 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_88, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 360 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_89, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 361 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_90, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 362 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_91, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 363 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_92, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 364 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_93, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 365 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_94, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 366 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_95, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 367 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_96, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 368 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 369 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_97, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 369 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_98, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 370 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 371 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_99, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 371 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_100, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 372 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 373 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_101, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 373 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 374 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_102, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 374 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_103, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 375 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_104, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 376 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 377 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_105, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 377 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 378 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_106, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 378 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 379 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_107, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 379 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 380 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_108, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 380 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 381 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_109, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 381 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 382 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_110, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 382 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 383 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_111, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 383 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 384 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_112, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 384 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 385 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_113, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 385 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 386 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_114, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 386 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 387 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_115, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 387 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 388 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_116, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 388 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 389 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_117, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 389 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 390 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_118, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 390 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 391 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_119, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 391 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_120, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 392 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 393 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_121, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 393 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 394 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_122, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 394 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 395 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_123, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 395 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 396 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_124, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 396 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 397 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_125, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 397 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 398 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_126, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 398 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 399 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_127, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 399 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 400 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_128, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 400 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 401 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_129, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 401 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 402 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_130, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 402 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 403 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_131, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 403 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 404 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_132, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 404 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 405 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_133, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 405 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 406 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_134, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 406 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 407 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_135, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 407 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 408 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_136, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 408 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 409 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_137, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 409 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 410 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_138, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 410 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 411 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_139, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 411 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 412 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_140, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 412 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 413 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_141, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 413 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 414 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_142, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 414 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 415 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_143, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 415 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 416 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_144, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 416 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 417 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_145, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 417 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 418 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_146, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 418 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 419 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_147, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 419 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 420 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_148, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 420 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 421 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_149, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 421 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 422 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_150, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 422 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 423 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_151, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 423 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 424 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_152, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 424 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 425 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_153, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 425 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 426 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_154, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 426 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 427 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_155, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 427 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 428 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_156, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 428 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 429 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_157, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 429 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 430 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_158, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 430 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 431 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_159, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 431 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 432 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_160, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 432 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 433 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_161, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 433 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 434 [1/1] (0.00ns)   --->   "%specmemcore_ln72 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_biases_local, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:72]   --->   Operation 434 'specmemcore' 'specmemcore_ln72' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 435 [1/1] (0.00ns)   --->   "%specmemcore_ln78 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_local, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:78]   --->   Operation 435 'specmemcore' 'specmemcore_ln78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 436 [1/1] (0.00ns)   --->   "%specmemcore_ln78 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_local_1, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:78]   --->   Operation 436 'specmemcore' 'specmemcore_ln78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 437 [1/1] (0.00ns)   --->   "%specmemcore_ln78 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_local_2, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:78]   --->   Operation 437 'specmemcore' 'specmemcore_ln78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 438 [1/1] (0.00ns)   --->   "%specmemcore_ln78 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_local_3, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:78]   --->   Operation 438 'specmemcore' 'specmemcore_ln78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 439 [1/1] (0.00ns)   --->   "%specmemcore_ln79 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_biases_local, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:79]   --->   Operation 439 'specmemcore' 'specmemcore_ln79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 440 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 440 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 441 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 441 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 442 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 442 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 443 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 443 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 444 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 444 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 445 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 445 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 446 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 446 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 447 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 447 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 448 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_8, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 448 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 449 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_9, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 449 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 450 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_10, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 450 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 451 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_11, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 451 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 452 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_12, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 452 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 453 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_13, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 453 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 454 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_14, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 454 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 455 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_15, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 455 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 456 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_16, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 456 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 457 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_17, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 457 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 458 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_18, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 458 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 459 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_19, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 459 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 460 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_20, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 460 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 461 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_21, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 461 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 462 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_22, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 462 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 463 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_23, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 463 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 464 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_24, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 464 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 465 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_25, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 465 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 466 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_26, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 466 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 467 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_27, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 467 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 468 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_28, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 468 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 469 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_29, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 469 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 470 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_30, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 470 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 471 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_31, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 471 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 472 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_biases_local, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:85]   --->   Operation 472 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 473 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i32 %gmem_in, i64 %input_ftmap_read, i32 %conv1_weights_local, i32 %conv1_weights_local_1, i32 %conv1_weights_local_2, i32 %conv1_weights_local_3, i32 %conv1_weights_local_4, i32 %conv1_weights_local_5, i32 %conv1_weights_local_6, i32 %conv1_weights_local_7, i32 %conv1_weights_local_8, i32 %conv1_weights_local_9, i32 %conv1_weights_local_10, i32 %conv1_weights_local_11, i32 %conv1_weights_local_12, i32 %conv1_weights_local_13, i32 %conv1_weights_local_14, i32 %conv1_weights_local_15, i32 %conv1_weights_local_16, i32 %conv1_weights_local_17, i32 %conv1_weights_local_18, i32 %conv1_weights_local_19, i32 %conv1_weights_local_20, i32 %conv1_weights_local_21, i32 %conv1_weights_local_22, i32 %conv1_weights_local_23, i32 %conv1_weights_local_24, i32 %conv1_weights_local_25, i32 %conv1_weights_local_26, i32 %conv1_weights_local_27, i32 %conv1_weights_local_28, i32 %conv1_weights_local_29, i32 %conv1_weights_local_30, i32 %conv1_weights_local_31, i32 %conv1_weights_local_32, i32 %conv1_weights_local_33, i32 %conv1_weights_local_34, i32 %conv1_weights_local_35, i32 %conv1_weights_local_36, i32 %conv1_weights_local_37, i32 %conv1_weights_local_38, i32 %conv1_weights_local_39, i32 %conv1_weights_local_40, i32 %conv1_weights_local_41, i32 %conv1_weights_local_42, i32 %conv1_weights_local_43, i32 %conv1_weights_local_44, i32 %conv1_weights_local_45, i32 %conv1_weights_local_46, i32 %conv1_weights_local_47, i32 %conv1_weights_local_48, i32 %conv1_weights_local_49, i32 %conv1_weights_local_50, i32 %conv1_weights_local_51, i32 %conv1_weights_local_52, i32 %conv1_weights_local_53, i32 %conv1_weights_local_54, i32 %conv1_weights_local_55, i32 %conv1_weights_local_56, i32 %conv1_weights_local_57, i32 %conv1_weights_local_58, i32 %conv1_weights_local_59, i32 %conv1_weights_local_60, i32 %conv1_weights_local_61, i32 %conv1_weights_local_62, i32 %conv1_weights_local_63, i32 %conv1_weights_local_64, i32 %conv1_weights_local_65, i32 %conv1_weights_local_66, i32 %conv1_weights_local_67, i32 %conv1_weights_local_68, i32 %conv1_weights_local_69, i32 %conv1_weights_local_70, i32 %conv1_weights_local_71, i32 %conv1_weights_local_72, i32 %conv1_weights_local_73, i32 %conv1_weights_local_74, i32 %conv1_weights_local_75, i32 %conv1_weights_local_76, i32 %conv1_weights_local_77, i32 %conv1_weights_local_78, i32 %conv1_weights_local_79, i32 %conv1_weights_local_80, i32 %conv1_weights_local_81, i32 %conv1_weights_local_82, i32 %conv1_weights_local_83, i32 %conv1_weights_local_84, i32 %conv1_weights_local_85, i32 %conv1_weights_local_86, i32 %conv1_weights_local_87, i32 %conv1_weights_local_88, i32 %conv1_weights_local_89, i32 %conv1_weights_local_90, i32 %conv1_weights_local_91, i32 %conv1_weights_local_92, i32 %conv1_weights_local_93, i32 %conv1_weights_local_94, i32 %conv1_weights_local_95, i32 %conv1_weights_local_96, i32 %conv1_weights_local_97, i32 %conv1_weights_local_98, i32 %conv1_weights_local_99, i32 %conv1_weights_local_100, i32 %conv1_weights_local_101, i32 %conv1_weights_local_102, i32 %conv1_weights_local_103, i32 %conv1_weights_local_104, i32 %conv1_weights_local_105, i32 %conv1_weights_local_106, i32 %conv1_weights_local_107, i32 %conv1_weights_local_108, i32 %conv1_weights_local_109, i32 %conv1_weights_local_110, i32 %conv1_weights_local_111, i32 %conv1_weights_local_112, i32 %conv1_weights_local_113, i32 %conv1_weights_local_114, i32 %conv1_weights_local_115, i32 %conv1_weights_local_116, i32 %conv1_weights_local_117, i32 %conv1_weights_local_118, i32 %conv1_weights_local_119, i32 %conv1_weights_local_120, i32 %conv1_weights_local_121, i32 %conv1_weights_local_122, i32 %conv1_weights_local_123, i32 %conv1_weights_local_124, i32 %conv1_weights_local_125, i32 %conv1_weights_local_126, i32 %conv1_weights_local_127, i32 %conv1_weights_local_128, i32 %conv1_weights_local_129, i32 %conv1_weights_local_130, i32 %conv1_weights_local_131, i32 %conv1_weights_local_132, i32 %conv1_weights_local_133, i32 %conv1_weights_local_134, i32 %conv1_weights_local_135, i32 %conv1_weights_local_136, i32 %conv1_weights_local_137, i32 %conv1_weights_local_138, i32 %conv1_weights_local_139, i32 %conv1_weights_local_140, i32 %conv1_weights_local_141, i32 %conv1_weights_local_142, i32 %conv1_weights_local_143, i32 %conv1_weights_local_144, i32 %conv1_weights_local_145, i32 %conv1_weights_local_146, i32 %conv1_weights_local_147, i32 %conv1_weights_local_148, i32 %conv1_weights_local_149, i32 %conv1_weights_local_150, i32 %conv1_weights_local_151, i32 %conv1_weights_local_152, i32 %conv1_weights_local_153, i32 %conv1_weights_local_154, i32 %conv1_weights_local_155, i32 %conv1_weights_local_156, i32 %conv1_weights_local_157, i32 %conv1_weights_local_158, i32 %conv1_weights_local_159, i32 %conv1_weights_local_160, i32 %conv1_weights_local_161, i32 %conv1_biases_local, i32 %conv2_weights_local, i32 %conv2_weights_local_1, i32 %conv2_weights_local_2, i32 %conv2_weights_local_3, i32 %conv2_biases_local, i32 %conv3_biases_local, i32 %conv3_weights_local, i32 %conv3_weights_local_1, i32 %conv3_weights_local_2, i32 %conv3_weights_local_3, i32 %conv3_weights_local_4, i32 %conv3_weights_local_5, i32 %conv3_weights_local_6, i32 %conv3_weights_local_7, i32 %conv3_weights_local_8, i32 %conv3_weights_local_9, i32 %conv3_weights_local_10, i32 %conv3_weights_local_11, i32 %conv3_weights_local_12, i32 %conv3_weights_local_13, i32 %conv3_weights_local_14, i32 %conv3_weights_local_15, i32 %conv3_weights_local_16, i32 %conv3_weights_local_17, i32 %conv3_weights_local_18, i32 %conv3_weights_local_19, i32 %conv3_weights_local_20, i32 %conv3_weights_local_21, i32 %conv3_weights_local_22, i32 %conv3_weights_local_23, i32 %conv3_weights_local_24, i32 %conv3_weights_local_25, i32 %conv3_weights_local_26, i32 %conv3_weights_local_27, i32 %conv3_weights_local_28, i32 %conv3_weights_local_29, i32 %conv3_weights_local_30, i32 %conv3_weights_local_31, i32 %gmem_out, i64 %output_ftmap_read"   --->   Operation 473 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 474 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [src/srcnn.cpp:131]   --->   Operation 474 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_w1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_ftmap_read       (read         ) [ 001111111111111]
conv3_biases_read       (read         ) [ 000000000000000]
conv3_weights_read      (read         ) [ 001111111111100]
conv2_biases_read       (read         ) [ 001111111111100]
conv2_weights_read      (read         ) [ 001111111111100]
conv1_biases_read       (read         ) [ 001111111111100]
conv1_weights_read      (read         ) [ 001111111111100]
input_ftmap_read        (read         ) [ 001111111111111]
conv1_weights_local     (alloca       ) [ 001111111111111]
conv1_weights_local_1   (alloca       ) [ 001111111111111]
conv1_weights_local_2   (alloca       ) [ 001111111111111]
conv1_weights_local_3   (alloca       ) [ 001111111111111]
conv1_weights_local_4   (alloca       ) [ 001111111111111]
conv1_weights_local_5   (alloca       ) [ 001111111111111]
conv1_weights_local_6   (alloca       ) [ 001111111111111]
conv1_weights_local_7   (alloca       ) [ 001111111111111]
conv1_weights_local_8   (alloca       ) [ 001111111111111]
conv1_weights_local_9   (alloca       ) [ 001111111111111]
conv1_weights_local_10  (alloca       ) [ 001111111111111]
conv1_weights_local_11  (alloca       ) [ 001111111111111]
conv1_weights_local_12  (alloca       ) [ 001111111111111]
conv1_weights_local_13  (alloca       ) [ 001111111111111]
conv1_weights_local_14  (alloca       ) [ 001111111111111]
conv1_weights_local_15  (alloca       ) [ 001111111111111]
conv1_weights_local_16  (alloca       ) [ 001111111111111]
conv1_weights_local_17  (alloca       ) [ 001111111111111]
conv1_weights_local_18  (alloca       ) [ 001111111111111]
conv1_weights_local_19  (alloca       ) [ 001111111111111]
conv1_weights_local_20  (alloca       ) [ 001111111111111]
conv1_weights_local_21  (alloca       ) [ 001111111111111]
conv1_weights_local_22  (alloca       ) [ 001111111111111]
conv1_weights_local_23  (alloca       ) [ 001111111111111]
conv1_weights_local_24  (alloca       ) [ 001111111111111]
conv1_weights_local_25  (alloca       ) [ 001111111111111]
conv1_weights_local_26  (alloca       ) [ 001111111111111]
conv1_weights_local_27  (alloca       ) [ 001111111111111]
conv1_weights_local_28  (alloca       ) [ 001111111111111]
conv1_weights_local_29  (alloca       ) [ 001111111111111]
conv1_weights_local_30  (alloca       ) [ 001111111111111]
conv1_weights_local_31  (alloca       ) [ 001111111111111]
conv1_weights_local_32  (alloca       ) [ 001111111111111]
conv1_weights_local_33  (alloca       ) [ 001111111111111]
conv1_weights_local_34  (alloca       ) [ 001111111111111]
conv1_weights_local_35  (alloca       ) [ 001111111111111]
conv1_weights_local_36  (alloca       ) [ 001111111111111]
conv1_weights_local_37  (alloca       ) [ 001111111111111]
conv1_weights_local_38  (alloca       ) [ 001111111111111]
conv1_weights_local_39  (alloca       ) [ 001111111111111]
conv1_weights_local_40  (alloca       ) [ 001111111111111]
conv1_weights_local_41  (alloca       ) [ 001111111111111]
conv1_weights_local_42  (alloca       ) [ 001111111111111]
conv1_weights_local_43  (alloca       ) [ 001111111111111]
conv1_weights_local_44  (alloca       ) [ 001111111111111]
conv1_weights_local_45  (alloca       ) [ 001111111111111]
conv1_weights_local_46  (alloca       ) [ 001111111111111]
conv1_weights_local_47  (alloca       ) [ 001111111111111]
conv1_weights_local_48  (alloca       ) [ 001111111111111]
conv1_weights_local_49  (alloca       ) [ 001111111111111]
conv1_weights_local_50  (alloca       ) [ 001111111111111]
conv1_weights_local_51  (alloca       ) [ 001111111111111]
conv1_weights_local_52  (alloca       ) [ 001111111111111]
conv1_weights_local_53  (alloca       ) [ 001111111111111]
conv1_weights_local_54  (alloca       ) [ 001111111111111]
conv1_weights_local_55  (alloca       ) [ 001111111111111]
conv1_weights_local_56  (alloca       ) [ 001111111111111]
conv1_weights_local_57  (alloca       ) [ 001111111111111]
conv1_weights_local_58  (alloca       ) [ 001111111111111]
conv1_weights_local_59  (alloca       ) [ 001111111111111]
conv1_weights_local_60  (alloca       ) [ 001111111111111]
conv1_weights_local_61  (alloca       ) [ 001111111111111]
conv1_weights_local_62  (alloca       ) [ 001111111111111]
conv1_weights_local_63  (alloca       ) [ 001111111111111]
conv1_weights_local_64  (alloca       ) [ 001111111111111]
conv1_weights_local_65  (alloca       ) [ 001111111111111]
conv1_weights_local_66  (alloca       ) [ 001111111111111]
conv1_weights_local_67  (alloca       ) [ 001111111111111]
conv1_weights_local_68  (alloca       ) [ 001111111111111]
conv1_weights_local_69  (alloca       ) [ 001111111111111]
conv1_weights_local_70  (alloca       ) [ 001111111111111]
conv1_weights_local_71  (alloca       ) [ 001111111111111]
conv1_weights_local_72  (alloca       ) [ 001111111111111]
conv1_weights_local_73  (alloca       ) [ 001111111111111]
conv1_weights_local_74  (alloca       ) [ 001111111111111]
conv1_weights_local_75  (alloca       ) [ 001111111111111]
conv1_weights_local_76  (alloca       ) [ 001111111111111]
conv1_weights_local_77  (alloca       ) [ 001111111111111]
conv1_weights_local_78  (alloca       ) [ 001111111111111]
conv1_weights_local_79  (alloca       ) [ 001111111111111]
conv1_weights_local_80  (alloca       ) [ 001111111111111]
conv1_weights_local_81  (alloca       ) [ 001111111111111]
conv1_weights_local_82  (alloca       ) [ 001111111111111]
conv1_weights_local_83  (alloca       ) [ 001111111111111]
conv1_weights_local_84  (alloca       ) [ 001111111111111]
conv1_weights_local_85  (alloca       ) [ 001111111111111]
conv1_weights_local_86  (alloca       ) [ 001111111111111]
conv1_weights_local_87  (alloca       ) [ 001111111111111]
conv1_weights_local_88  (alloca       ) [ 001111111111111]
conv1_weights_local_89  (alloca       ) [ 001111111111111]
conv1_weights_local_90  (alloca       ) [ 001111111111111]
conv1_weights_local_91  (alloca       ) [ 001111111111111]
conv1_weights_local_92  (alloca       ) [ 001111111111111]
conv1_weights_local_93  (alloca       ) [ 001111111111111]
conv1_weights_local_94  (alloca       ) [ 001111111111111]
conv1_weights_local_95  (alloca       ) [ 001111111111111]
conv1_weights_local_96  (alloca       ) [ 001111111111111]
conv1_weights_local_97  (alloca       ) [ 001111111111111]
conv1_weights_local_98  (alloca       ) [ 001111111111111]
conv1_weights_local_99  (alloca       ) [ 001111111111111]
conv1_weights_local_100 (alloca       ) [ 001111111111111]
conv1_weights_local_101 (alloca       ) [ 001111111111111]
conv1_weights_local_102 (alloca       ) [ 001111111111111]
conv1_weights_local_103 (alloca       ) [ 001111111111111]
conv1_weights_local_104 (alloca       ) [ 001111111111111]
conv1_weights_local_105 (alloca       ) [ 001111111111111]
conv1_weights_local_106 (alloca       ) [ 001111111111111]
conv1_weights_local_107 (alloca       ) [ 001111111111111]
conv1_weights_local_108 (alloca       ) [ 001111111111111]
conv1_weights_local_109 (alloca       ) [ 001111111111111]
conv1_weights_local_110 (alloca       ) [ 001111111111111]
conv1_weights_local_111 (alloca       ) [ 001111111111111]
conv1_weights_local_112 (alloca       ) [ 001111111111111]
conv1_weights_local_113 (alloca       ) [ 001111111111111]
conv1_weights_local_114 (alloca       ) [ 001111111111111]
conv1_weights_local_115 (alloca       ) [ 001111111111111]
conv1_weights_local_116 (alloca       ) [ 001111111111111]
conv1_weights_local_117 (alloca       ) [ 001111111111111]
conv1_weights_local_118 (alloca       ) [ 001111111111111]
conv1_weights_local_119 (alloca       ) [ 001111111111111]
conv1_weights_local_120 (alloca       ) [ 001111111111111]
conv1_weights_local_121 (alloca       ) [ 001111111111111]
conv1_weights_local_122 (alloca       ) [ 001111111111111]
conv1_weights_local_123 (alloca       ) [ 001111111111111]
conv1_weights_local_124 (alloca       ) [ 001111111111111]
conv1_weights_local_125 (alloca       ) [ 001111111111111]
conv1_weights_local_126 (alloca       ) [ 001111111111111]
conv1_weights_local_127 (alloca       ) [ 001111111111111]
conv1_weights_local_128 (alloca       ) [ 001111111111111]
conv1_weights_local_129 (alloca       ) [ 001111111111111]
conv1_weights_local_130 (alloca       ) [ 001111111111111]
conv1_weights_local_131 (alloca       ) [ 001111111111111]
conv1_weights_local_132 (alloca       ) [ 001111111111111]
conv1_weights_local_133 (alloca       ) [ 001111111111111]
conv1_weights_local_134 (alloca       ) [ 001111111111111]
conv1_weights_local_135 (alloca       ) [ 001111111111111]
conv1_weights_local_136 (alloca       ) [ 001111111111111]
conv1_weights_local_137 (alloca       ) [ 001111111111111]
conv1_weights_local_138 (alloca       ) [ 001111111111111]
conv1_weights_local_139 (alloca       ) [ 001111111111111]
conv1_weights_local_140 (alloca       ) [ 001111111111111]
conv1_weights_local_141 (alloca       ) [ 001111111111111]
conv1_weights_local_142 (alloca       ) [ 001111111111111]
conv1_weights_local_143 (alloca       ) [ 001111111111111]
conv1_weights_local_144 (alloca       ) [ 001111111111111]
conv1_weights_local_145 (alloca       ) [ 001111111111111]
conv1_weights_local_146 (alloca       ) [ 001111111111111]
conv1_weights_local_147 (alloca       ) [ 001111111111111]
conv1_weights_local_148 (alloca       ) [ 001111111111111]
conv1_weights_local_149 (alloca       ) [ 001111111111111]
conv1_weights_local_150 (alloca       ) [ 001111111111111]
conv1_weights_local_151 (alloca       ) [ 001111111111111]
conv1_weights_local_152 (alloca       ) [ 001111111111111]
conv1_weights_local_153 (alloca       ) [ 001111111111111]
conv1_weights_local_154 (alloca       ) [ 001111111111111]
conv1_weights_local_155 (alloca       ) [ 001111111111111]
conv1_weights_local_156 (alloca       ) [ 001111111111111]
conv1_weights_local_157 (alloca       ) [ 001111111111111]
conv1_weights_local_158 (alloca       ) [ 001111111111111]
conv1_weights_local_159 (alloca       ) [ 001111111111111]
conv1_weights_local_160 (alloca       ) [ 001111111111111]
conv1_weights_local_161 (alloca       ) [ 001111111111111]
conv1_biases_local      (alloca       ) [ 001111111111111]
conv2_weights_local     (alloca       ) [ 001111111111111]
conv2_weights_local_1   (alloca       ) [ 001111111111111]
conv2_weights_local_2   (alloca       ) [ 001111111111111]
conv2_weights_local_3   (alloca       ) [ 001111111111111]
conv2_biases_local      (alloca       ) [ 001111111111111]
conv3_weights_local     (alloca       ) [ 001111111111111]
conv3_weights_local_1   (alloca       ) [ 001111111111111]
conv3_weights_local_2   (alloca       ) [ 001111111111111]
conv3_weights_local_3   (alloca       ) [ 001111111111111]
conv3_weights_local_4   (alloca       ) [ 001111111111111]
conv3_weights_local_5   (alloca       ) [ 001111111111111]
conv3_weights_local_6   (alloca       ) [ 001111111111111]
conv3_weights_local_7   (alloca       ) [ 001111111111111]
conv3_weights_local_8   (alloca       ) [ 001111111111111]
conv3_weights_local_9   (alloca       ) [ 001111111111111]
conv3_weights_local_10  (alloca       ) [ 001111111111111]
conv3_weights_local_11  (alloca       ) [ 001111111111111]
conv3_weights_local_12  (alloca       ) [ 001111111111111]
conv3_weights_local_13  (alloca       ) [ 001111111111111]
conv3_weights_local_14  (alloca       ) [ 001111111111111]
conv3_weights_local_15  (alloca       ) [ 001111111111111]
conv3_weights_local_16  (alloca       ) [ 001111111111111]
conv3_weights_local_17  (alloca       ) [ 001111111111111]
conv3_weights_local_18  (alloca       ) [ 001111111111111]
conv3_weights_local_19  (alloca       ) [ 001111111111111]
conv3_weights_local_20  (alloca       ) [ 001111111111111]
conv3_weights_local_21  (alloca       ) [ 001111111111111]
conv3_weights_local_22  (alloca       ) [ 001111111111111]
conv3_weights_local_23  (alloca       ) [ 001111111111111]
conv3_weights_local_24  (alloca       ) [ 001111111111111]
conv3_weights_local_25  (alloca       ) [ 001111111111111]
conv3_weights_local_26  (alloca       ) [ 001111111111111]
conv3_weights_local_27  (alloca       ) [ 001111111111111]
conv3_weights_local_28  (alloca       ) [ 001111111111111]
conv3_weights_local_29  (alloca       ) [ 001111111111111]
conv3_weights_local_30  (alloca       ) [ 001111111111111]
conv3_weights_local_31  (alloca       ) [ 001111111111111]
conv3_biases_local      (alloca       ) [ 001111111111111]
p_cast                  (partselect   ) [ 000000000000000]
p_cast_cast             (sext         ) [ 000000000000000]
gmem_w3_addr            (getelementptr) [ 001111111110000]
gmem_w3_load_req        (readreq      ) [ 000000000000000]
gmem_w3_addr_read       (read         ) [ 000000000001000]
empty                   (bitcast      ) [ 000000000000100]
call_ln90               (call         ) [ 000000000000000]
call_ln91               (call         ) [ 000000000000000]
call_ln92               (call         ) [ 000000000000000]
spectopmodule_ln7       (spectopmodule) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specinterface_ln0       (specinterface) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln71        (specmemcore  ) [ 000000000000000]
specmemcore_ln72        (specmemcore  ) [ 000000000000000]
specmemcore_ln78        (specmemcore  ) [ 000000000000000]
specmemcore_ln78        (specmemcore  ) [ 000000000000000]
specmemcore_ln78        (specmemcore  ) [ 000000000000000]
specmemcore_ln78        (specmemcore  ) [ 000000000000000]
specmemcore_ln79        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln84        (specmemcore  ) [ 000000000000000]
specmemcore_ln85        (specmemcore  ) [ 000000000000000]
call_ln0                (call         ) [ 000000000000000]
ret_ln131               (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_w1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_w1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem_w2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_w2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem_w3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_w3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_ftmap">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_weights">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_biases">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv2_weights">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv2_biases">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv3_weights">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv3_biases">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_ftmap">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_conv1_params"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_conv2_params"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_conv3_params"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_152"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_131"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_132"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_133"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_134"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_135"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_136"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_137"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_163"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_139"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_140"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_141"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_142"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_143"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_144"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_145"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_205"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_148"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_149"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_150"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="conv1_weights_local_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="conv1_weights_local_1_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="conv1_weights_local_2_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="conv1_weights_local_3_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_3/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="conv1_weights_local_4_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_4/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="conv1_weights_local_5_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_5/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="conv1_weights_local_6_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_6/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="conv1_weights_local_7_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_7/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="conv1_weights_local_8_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_8/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="conv1_weights_local_9_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_9/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="conv1_weights_local_10_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_10/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="conv1_weights_local_11_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_11/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="conv1_weights_local_12_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_12/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="conv1_weights_local_13_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_13/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="conv1_weights_local_14_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_14/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="conv1_weights_local_15_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_15/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="conv1_weights_local_16_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_16/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="conv1_weights_local_17_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_17/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="conv1_weights_local_18_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_18/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="conv1_weights_local_19_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_19/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="conv1_weights_local_20_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_20/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="conv1_weights_local_21_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_21/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv1_weights_local_22_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_22/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="conv1_weights_local_23_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_23/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="conv1_weights_local_24_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_24/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="conv1_weights_local_25_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_25/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv1_weights_local_26_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_26/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="conv1_weights_local_27_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_27/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="conv1_weights_local_28_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_28/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="conv1_weights_local_29_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_29/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="conv1_weights_local_30_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_30/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="conv1_weights_local_31_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_31/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="conv1_weights_local_32_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_32/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="conv1_weights_local_33_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_33/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="conv1_weights_local_34_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_34/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="conv1_weights_local_35_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_35/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="conv1_weights_local_36_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_36/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="conv1_weights_local_37_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_37/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="conv1_weights_local_38_alloca_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_38/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="conv1_weights_local_39_alloca_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_39/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="conv1_weights_local_40_alloca_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_40/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="conv1_weights_local_41_alloca_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_41/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="conv1_weights_local_42_alloca_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_42/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="conv1_weights_local_43_alloca_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_43/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="conv1_weights_local_44_alloca_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_44/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="conv1_weights_local_45_alloca_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_45/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="conv1_weights_local_46_alloca_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_46/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="conv1_weights_local_47_alloca_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_47/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="conv1_weights_local_48_alloca_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_48/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="conv1_weights_local_49_alloca_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_49/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="conv1_weights_local_50_alloca_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_50/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="conv1_weights_local_51_alloca_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_51/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="conv1_weights_local_52_alloca_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_52/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="conv1_weights_local_53_alloca_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_53/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="conv1_weights_local_54_alloca_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_54/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="conv1_weights_local_55_alloca_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_55/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="conv1_weights_local_56_alloca_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_56/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="conv1_weights_local_57_alloca_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_57/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="conv1_weights_local_58_alloca_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_58/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="conv1_weights_local_59_alloca_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_59/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="conv1_weights_local_60_alloca_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_60/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="conv1_weights_local_61_alloca_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_61/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="conv1_weights_local_62_alloca_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_62/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="conv1_weights_local_63_alloca_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_63/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="conv1_weights_local_64_alloca_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_64/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="conv1_weights_local_65_alloca_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_65/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="conv1_weights_local_66_alloca_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_66/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="conv1_weights_local_67_alloca_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_67/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="conv1_weights_local_68_alloca_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_68/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="conv1_weights_local_69_alloca_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_69/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="conv1_weights_local_70_alloca_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_70/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="conv1_weights_local_71_alloca_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_71/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="conv1_weights_local_72_alloca_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_72/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="conv1_weights_local_73_alloca_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_73/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="conv1_weights_local_74_alloca_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_74/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="conv1_weights_local_75_alloca_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_75/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="conv1_weights_local_76_alloca_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_76/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="conv1_weights_local_77_alloca_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_77/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="conv1_weights_local_78_alloca_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_78/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="conv1_weights_local_79_alloca_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_79/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="conv1_weights_local_80_alloca_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_80/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="conv1_weights_local_81_alloca_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_81/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="conv1_weights_local_82_alloca_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_82/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="conv1_weights_local_83_alloca_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_83/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="conv1_weights_local_84_alloca_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_84/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="conv1_weights_local_85_alloca_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_85/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="conv1_weights_local_86_alloca_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_86/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="conv1_weights_local_87_alloca_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_87/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="conv1_weights_local_88_alloca_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_88/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="conv1_weights_local_89_alloca_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_89/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="conv1_weights_local_90_alloca_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_90/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="conv1_weights_local_91_alloca_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_91/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="conv1_weights_local_92_alloca_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_92/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="conv1_weights_local_93_alloca_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_93/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="conv1_weights_local_94_alloca_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_94/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="conv1_weights_local_95_alloca_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_95/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="conv1_weights_local_96_alloca_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_96/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="conv1_weights_local_97_alloca_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_97/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="conv1_weights_local_98_alloca_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_98/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="conv1_weights_local_99_alloca_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_99/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="conv1_weights_local_100_alloca_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_100/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="conv1_weights_local_101_alloca_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_101/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="conv1_weights_local_102_alloca_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_102/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="conv1_weights_local_103_alloca_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_103/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="conv1_weights_local_104_alloca_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_104/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="conv1_weights_local_105_alloca_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_105/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="conv1_weights_local_106_alloca_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_106/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="conv1_weights_local_107_alloca_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_107/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="conv1_weights_local_108_alloca_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_108/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="conv1_weights_local_109_alloca_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_109/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="conv1_weights_local_110_alloca_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_110/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="conv1_weights_local_111_alloca_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_111/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="conv1_weights_local_112_alloca_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_112/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="conv1_weights_local_113_alloca_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_113/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="conv1_weights_local_114_alloca_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_114/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="conv1_weights_local_115_alloca_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_115/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="conv1_weights_local_116_alloca_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_116/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="conv1_weights_local_117_alloca_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_117/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="conv1_weights_local_118_alloca_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_118/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="conv1_weights_local_119_alloca_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_119/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="conv1_weights_local_120_alloca_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_120/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="conv1_weights_local_121_alloca_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_121/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="conv1_weights_local_122_alloca_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_122/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="conv1_weights_local_123_alloca_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_123/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="conv1_weights_local_124_alloca_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_124/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="conv1_weights_local_125_alloca_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_125/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="conv1_weights_local_126_alloca_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_126/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="conv1_weights_local_127_alloca_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_127/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="conv1_weights_local_128_alloca_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_128/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="conv1_weights_local_129_alloca_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_129/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="conv1_weights_local_130_alloca_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_130/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="conv1_weights_local_131_alloca_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_131/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="conv1_weights_local_132_alloca_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_132/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="conv1_weights_local_133_alloca_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_133/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="conv1_weights_local_134_alloca_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_134/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="conv1_weights_local_135_alloca_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_135/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="conv1_weights_local_136_alloca_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_136/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="conv1_weights_local_137_alloca_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_137/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="conv1_weights_local_138_alloca_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_138/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="conv1_weights_local_139_alloca_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_139/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="conv1_weights_local_140_alloca_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_140/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="conv1_weights_local_141_alloca_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_141/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="conv1_weights_local_142_alloca_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_142/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="conv1_weights_local_143_alloca_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_143/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="conv1_weights_local_144_alloca_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_144/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="conv1_weights_local_145_alloca_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_145/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="conv1_weights_local_146_alloca_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_146/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="conv1_weights_local_147_alloca_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_147/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="conv1_weights_local_148_alloca_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_148/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="conv1_weights_local_149_alloca_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_149/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="conv1_weights_local_150_alloca_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_150/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="conv1_weights_local_151_alloca_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_151/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="conv1_weights_local_152_alloca_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_152/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="conv1_weights_local_153_alloca_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_153/1 "/>
</bind>
</comp>

<comp id="738" class="1004" name="conv1_weights_local_154_alloca_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_154/1 "/>
</bind>
</comp>

<comp id="742" class="1004" name="conv1_weights_local_155_alloca_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_155/1 "/>
</bind>
</comp>

<comp id="746" class="1004" name="conv1_weights_local_156_alloca_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_156/1 "/>
</bind>
</comp>

<comp id="750" class="1004" name="conv1_weights_local_157_alloca_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_157/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="conv1_weights_local_158_alloca_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_158/1 "/>
</bind>
</comp>

<comp id="758" class="1004" name="conv1_weights_local_159_alloca_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_159/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="conv1_weights_local_160_alloca_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_160/1 "/>
</bind>
</comp>

<comp id="766" class="1004" name="conv1_weights_local_161_alloca_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_weights_local_161/1 "/>
</bind>
</comp>

<comp id="770" class="1004" name="conv1_biases_local_alloca_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_biases_local/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="conv2_weights_local_alloca_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_weights_local/1 "/>
</bind>
</comp>

<comp id="778" class="1004" name="conv2_weights_local_1_alloca_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_weights_local_1/1 "/>
</bind>
</comp>

<comp id="782" class="1004" name="conv2_weights_local_2_alloca_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_weights_local_2/1 "/>
</bind>
</comp>

<comp id="786" class="1004" name="conv2_weights_local_3_alloca_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_weights_local_3/1 "/>
</bind>
</comp>

<comp id="790" class="1004" name="conv2_biases_local_alloca_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_biases_local/1 "/>
</bind>
</comp>

<comp id="794" class="1004" name="conv3_weights_local_alloca_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local/1 "/>
</bind>
</comp>

<comp id="798" class="1004" name="conv3_weights_local_1_alloca_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_1/1 "/>
</bind>
</comp>

<comp id="802" class="1004" name="conv3_weights_local_2_alloca_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_2/1 "/>
</bind>
</comp>

<comp id="806" class="1004" name="conv3_weights_local_3_alloca_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_3/1 "/>
</bind>
</comp>

<comp id="810" class="1004" name="conv3_weights_local_4_alloca_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_4/1 "/>
</bind>
</comp>

<comp id="814" class="1004" name="conv3_weights_local_5_alloca_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_5/1 "/>
</bind>
</comp>

<comp id="818" class="1004" name="conv3_weights_local_6_alloca_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_6/1 "/>
</bind>
</comp>

<comp id="822" class="1004" name="conv3_weights_local_7_alloca_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_7/1 "/>
</bind>
</comp>

<comp id="826" class="1004" name="conv3_weights_local_8_alloca_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_8/1 "/>
</bind>
</comp>

<comp id="830" class="1004" name="conv3_weights_local_9_alloca_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_9/1 "/>
</bind>
</comp>

<comp id="834" class="1004" name="conv3_weights_local_10_alloca_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_10/1 "/>
</bind>
</comp>

<comp id="838" class="1004" name="conv3_weights_local_11_alloca_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_11/1 "/>
</bind>
</comp>

<comp id="842" class="1004" name="conv3_weights_local_12_alloca_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_12/1 "/>
</bind>
</comp>

<comp id="846" class="1004" name="conv3_weights_local_13_alloca_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_13/1 "/>
</bind>
</comp>

<comp id="850" class="1004" name="conv3_weights_local_14_alloca_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_14/1 "/>
</bind>
</comp>

<comp id="854" class="1004" name="conv3_weights_local_15_alloca_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_15/1 "/>
</bind>
</comp>

<comp id="858" class="1004" name="conv3_weights_local_16_alloca_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_16/1 "/>
</bind>
</comp>

<comp id="862" class="1004" name="conv3_weights_local_17_alloca_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_17/1 "/>
</bind>
</comp>

<comp id="866" class="1004" name="conv3_weights_local_18_alloca_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_18/1 "/>
</bind>
</comp>

<comp id="870" class="1004" name="conv3_weights_local_19_alloca_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_19/1 "/>
</bind>
</comp>

<comp id="874" class="1004" name="conv3_weights_local_20_alloca_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_20/1 "/>
</bind>
</comp>

<comp id="878" class="1004" name="conv3_weights_local_21_alloca_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_21/1 "/>
</bind>
</comp>

<comp id="882" class="1004" name="conv3_weights_local_22_alloca_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_22/1 "/>
</bind>
</comp>

<comp id="886" class="1004" name="conv3_weights_local_23_alloca_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_23/1 "/>
</bind>
</comp>

<comp id="890" class="1004" name="conv3_weights_local_24_alloca_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_24/1 "/>
</bind>
</comp>

<comp id="894" class="1004" name="conv3_weights_local_25_alloca_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_25/1 "/>
</bind>
</comp>

<comp id="898" class="1004" name="conv3_weights_local_26_alloca_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_26/1 "/>
</bind>
</comp>

<comp id="902" class="1004" name="conv3_weights_local_27_alloca_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_27/1 "/>
</bind>
</comp>

<comp id="906" class="1004" name="conv3_weights_local_28_alloca_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_28/1 "/>
</bind>
</comp>

<comp id="910" class="1004" name="conv3_weights_local_29_alloca_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_29/1 "/>
</bind>
</comp>

<comp id="914" class="1004" name="conv3_weights_local_30_alloca_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_30/1 "/>
</bind>
</comp>

<comp id="918" class="1004" name="conv3_weights_local_31_alloca_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_weights_local_31/1 "/>
</bind>
</comp>

<comp id="922" class="1004" name="conv3_biases_local_alloca_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_biases_local/1 "/>
</bind>
</comp>

<comp id="926" class="1004" name="output_ftmap_read_read_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="64" slack="0"/>
<pin id="928" dir="0" index="1" bw="64" slack="0"/>
<pin id="929" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="932" class="1004" name="conv3_biases_read_read_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="0"/>
<pin id="934" dir="0" index="1" bw="64" slack="0"/>
<pin id="935" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_read/1 "/>
</bind>
</comp>

<comp id="938" class="1004" name="conv3_weights_read_read_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="64" slack="0"/>
<pin id="940" dir="0" index="1" bw="64" slack="0"/>
<pin id="941" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="944" class="1004" name="conv2_biases_read_read_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="64" slack="0"/>
<pin id="946" dir="0" index="1" bw="64" slack="0"/>
<pin id="947" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read/1 "/>
</bind>
</comp>

<comp id="950" class="1004" name="conv2_weights_read_read_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="64" slack="0"/>
<pin id="952" dir="0" index="1" bw="64" slack="0"/>
<pin id="953" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="956" class="1004" name="conv1_biases_read_read_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="64" slack="0"/>
<pin id="958" dir="0" index="1" bw="64" slack="0"/>
<pin id="959" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_biases_read/1 "/>
</bind>
</comp>

<comp id="962" class="1004" name="conv1_weights_read_read_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="64" slack="0"/>
<pin id="964" dir="0" index="1" bw="64" slack="0"/>
<pin id="965" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="968" class="1004" name="input_ftmap_read_read_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="64" slack="0"/>
<pin id="970" dir="0" index="1" bw="64" slack="0"/>
<pin id="971" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="974" class="1004" name="grp_readreq_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="0"/>
<pin id="976" dir="0" index="1" bw="32" slack="1"/>
<pin id="977" dir="0" index="2" bw="1" slack="0"/>
<pin id="978" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_w3_load_req/2 "/>
</bind>
</comp>

<comp id="981" class="1004" name="gmem_w3_addr_read_read_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="0"/>
<pin id="983" dir="0" index="1" bw="32" slack="9"/>
<pin id="984" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_w3_addr_read/10 "/>
</bind>
</comp>

<comp id="986" class="1004" name="grp_load_conv1_params_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="0" slack="0"/>
<pin id="988" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="989" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="990" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="991" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="992" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="993" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="994" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="995" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="996" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="997" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="998" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="999" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="1000" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="1001" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="1002" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="1003" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="1004" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="1005" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="1006" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="1007" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="1008" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="1009" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="1010" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="1011" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="1012" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="1013" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="1014" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="1015" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="1016" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="1017" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="1018" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="1019" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="1020" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="1021" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="1022" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="1023" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="1024" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="1025" dir="0" index="38" bw="32" slack="2147483647"/>
<pin id="1026" dir="0" index="39" bw="32" slack="2147483647"/>
<pin id="1027" dir="0" index="40" bw="32" slack="2147483647"/>
<pin id="1028" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="1029" dir="0" index="42" bw="32" slack="2147483647"/>
<pin id="1030" dir="0" index="43" bw="32" slack="2147483647"/>
<pin id="1031" dir="0" index="44" bw="32" slack="2147483647"/>
<pin id="1032" dir="0" index="45" bw="32" slack="2147483647"/>
<pin id="1033" dir="0" index="46" bw="32" slack="2147483647"/>
<pin id="1034" dir="0" index="47" bw="32" slack="2147483647"/>
<pin id="1035" dir="0" index="48" bw="32" slack="2147483647"/>
<pin id="1036" dir="0" index="49" bw="32" slack="2147483647"/>
<pin id="1037" dir="0" index="50" bw="32" slack="2147483647"/>
<pin id="1038" dir="0" index="51" bw="32" slack="2147483647"/>
<pin id="1039" dir="0" index="52" bw="32" slack="2147483647"/>
<pin id="1040" dir="0" index="53" bw="32" slack="2147483647"/>
<pin id="1041" dir="0" index="54" bw="32" slack="2147483647"/>
<pin id="1042" dir="0" index="55" bw="32" slack="2147483647"/>
<pin id="1043" dir="0" index="56" bw="32" slack="2147483647"/>
<pin id="1044" dir="0" index="57" bw="32" slack="2147483647"/>
<pin id="1045" dir="0" index="58" bw="32" slack="2147483647"/>
<pin id="1046" dir="0" index="59" bw="32" slack="2147483647"/>
<pin id="1047" dir="0" index="60" bw="32" slack="2147483647"/>
<pin id="1048" dir="0" index="61" bw="32" slack="2147483647"/>
<pin id="1049" dir="0" index="62" bw="32" slack="2147483647"/>
<pin id="1050" dir="0" index="63" bw="32" slack="2147483647"/>
<pin id="1051" dir="0" index="64" bw="32" slack="2147483647"/>
<pin id="1052" dir="0" index="65" bw="32" slack="2147483647"/>
<pin id="1053" dir="0" index="66" bw="32" slack="2147483647"/>
<pin id="1054" dir="0" index="67" bw="32" slack="2147483647"/>
<pin id="1055" dir="0" index="68" bw="32" slack="2147483647"/>
<pin id="1056" dir="0" index="69" bw="32" slack="2147483647"/>
<pin id="1057" dir="0" index="70" bw="32" slack="2147483647"/>
<pin id="1058" dir="0" index="71" bw="32" slack="2147483647"/>
<pin id="1059" dir="0" index="72" bw="32" slack="2147483647"/>
<pin id="1060" dir="0" index="73" bw="32" slack="2147483647"/>
<pin id="1061" dir="0" index="74" bw="32" slack="2147483647"/>
<pin id="1062" dir="0" index="75" bw="32" slack="2147483647"/>
<pin id="1063" dir="0" index="76" bw="32" slack="2147483647"/>
<pin id="1064" dir="0" index="77" bw="32" slack="2147483647"/>
<pin id="1065" dir="0" index="78" bw="32" slack="2147483647"/>
<pin id="1066" dir="0" index="79" bw="32" slack="2147483647"/>
<pin id="1067" dir="0" index="80" bw="32" slack="2147483647"/>
<pin id="1068" dir="0" index="81" bw="32" slack="2147483647"/>
<pin id="1069" dir="0" index="82" bw="32" slack="2147483647"/>
<pin id="1070" dir="0" index="83" bw="32" slack="2147483647"/>
<pin id="1071" dir="0" index="84" bw="32" slack="2147483647"/>
<pin id="1072" dir="0" index="85" bw="32" slack="2147483647"/>
<pin id="1073" dir="0" index="86" bw="32" slack="2147483647"/>
<pin id="1074" dir="0" index="87" bw="32" slack="2147483647"/>
<pin id="1075" dir="0" index="88" bw="32" slack="2147483647"/>
<pin id="1076" dir="0" index="89" bw="32" slack="2147483647"/>
<pin id="1077" dir="0" index="90" bw="32" slack="2147483647"/>
<pin id="1078" dir="0" index="91" bw="32" slack="2147483647"/>
<pin id="1079" dir="0" index="92" bw="32" slack="2147483647"/>
<pin id="1080" dir="0" index="93" bw="32" slack="2147483647"/>
<pin id="1081" dir="0" index="94" bw="32" slack="2147483647"/>
<pin id="1082" dir="0" index="95" bw="32" slack="2147483647"/>
<pin id="1083" dir="0" index="96" bw="32" slack="2147483647"/>
<pin id="1084" dir="0" index="97" bw="32" slack="2147483647"/>
<pin id="1085" dir="0" index="98" bw="32" slack="2147483647"/>
<pin id="1086" dir="0" index="99" bw="32" slack="2147483647"/>
<pin id="1087" dir="0" index="100" bw="32" slack="2147483647"/>
<pin id="1088" dir="0" index="101" bw="32" slack="2147483647"/>
<pin id="1089" dir="0" index="102" bw="32" slack="2147483647"/>
<pin id="1090" dir="0" index="103" bw="32" slack="2147483647"/>
<pin id="1091" dir="0" index="104" bw="32" slack="2147483647"/>
<pin id="1092" dir="0" index="105" bw="32" slack="2147483647"/>
<pin id="1093" dir="0" index="106" bw="32" slack="2147483647"/>
<pin id="1094" dir="0" index="107" bw="32" slack="2147483647"/>
<pin id="1095" dir="0" index="108" bw="32" slack="2147483647"/>
<pin id="1096" dir="0" index="109" bw="32" slack="2147483647"/>
<pin id="1097" dir="0" index="110" bw="32" slack="2147483647"/>
<pin id="1098" dir="0" index="111" bw="32" slack="2147483647"/>
<pin id="1099" dir="0" index="112" bw="32" slack="2147483647"/>
<pin id="1100" dir="0" index="113" bw="32" slack="2147483647"/>
<pin id="1101" dir="0" index="114" bw="32" slack="2147483647"/>
<pin id="1102" dir="0" index="115" bw="32" slack="2147483647"/>
<pin id="1103" dir="0" index="116" bw="32" slack="2147483647"/>
<pin id="1104" dir="0" index="117" bw="32" slack="2147483647"/>
<pin id="1105" dir="0" index="118" bw="32" slack="2147483647"/>
<pin id="1106" dir="0" index="119" bw="32" slack="2147483647"/>
<pin id="1107" dir="0" index="120" bw="32" slack="2147483647"/>
<pin id="1108" dir="0" index="121" bw="32" slack="2147483647"/>
<pin id="1109" dir="0" index="122" bw="32" slack="2147483647"/>
<pin id="1110" dir="0" index="123" bw="32" slack="2147483647"/>
<pin id="1111" dir="0" index="124" bw="32" slack="2147483647"/>
<pin id="1112" dir="0" index="125" bw="32" slack="2147483647"/>
<pin id="1113" dir="0" index="126" bw="32" slack="2147483647"/>
<pin id="1114" dir="0" index="127" bw="32" slack="2147483647"/>
<pin id="1115" dir="0" index="128" bw="32" slack="2147483647"/>
<pin id="1116" dir="0" index="129" bw="32" slack="2147483647"/>
<pin id="1117" dir="0" index="130" bw="32" slack="2147483647"/>
<pin id="1118" dir="0" index="131" bw="32" slack="2147483647"/>
<pin id="1119" dir="0" index="132" bw="32" slack="2147483647"/>
<pin id="1120" dir="0" index="133" bw="32" slack="2147483647"/>
<pin id="1121" dir="0" index="134" bw="32" slack="2147483647"/>
<pin id="1122" dir="0" index="135" bw="32" slack="2147483647"/>
<pin id="1123" dir="0" index="136" bw="32" slack="2147483647"/>
<pin id="1124" dir="0" index="137" bw="32" slack="2147483647"/>
<pin id="1125" dir="0" index="138" bw="32" slack="2147483647"/>
<pin id="1126" dir="0" index="139" bw="32" slack="2147483647"/>
<pin id="1127" dir="0" index="140" bw="32" slack="2147483647"/>
<pin id="1128" dir="0" index="141" bw="32" slack="2147483647"/>
<pin id="1129" dir="0" index="142" bw="32" slack="2147483647"/>
<pin id="1130" dir="0" index="143" bw="32" slack="2147483647"/>
<pin id="1131" dir="0" index="144" bw="32" slack="2147483647"/>
<pin id="1132" dir="0" index="145" bw="32" slack="2147483647"/>
<pin id="1133" dir="0" index="146" bw="32" slack="2147483647"/>
<pin id="1134" dir="0" index="147" bw="32" slack="2147483647"/>
<pin id="1135" dir="0" index="148" bw="32" slack="2147483647"/>
<pin id="1136" dir="0" index="149" bw="32" slack="2147483647"/>
<pin id="1137" dir="0" index="150" bw="32" slack="2147483647"/>
<pin id="1138" dir="0" index="151" bw="32" slack="2147483647"/>
<pin id="1139" dir="0" index="152" bw="32" slack="2147483647"/>
<pin id="1140" dir="0" index="153" bw="32" slack="2147483647"/>
<pin id="1141" dir="0" index="154" bw="32" slack="2147483647"/>
<pin id="1142" dir="0" index="155" bw="32" slack="2147483647"/>
<pin id="1143" dir="0" index="156" bw="32" slack="2147483647"/>
<pin id="1144" dir="0" index="157" bw="32" slack="2147483647"/>
<pin id="1145" dir="0" index="158" bw="32" slack="2147483647"/>
<pin id="1146" dir="0" index="159" bw="32" slack="2147483647"/>
<pin id="1147" dir="0" index="160" bw="32" slack="2147483647"/>
<pin id="1148" dir="0" index="161" bw="32" slack="2147483647"/>
<pin id="1149" dir="0" index="162" bw="32" slack="2147483647"/>
<pin id="1150" dir="0" index="163" bw="32" slack="2147483647"/>
<pin id="1151" dir="0" index="164" bw="32" slack="0"/>
<pin id="1152" dir="0" index="165" bw="64" slack="10"/>
<pin id="1153" dir="0" index="166" bw="64" slack="10"/>
<pin id="1154" dir="1" index="167" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln90/11 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="grp_load_conv2_params_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="0" slack="0"/>
<pin id="1159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1160" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1161" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1162" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1163" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1164" dir="0" index="6" bw="32" slack="0"/>
<pin id="1165" dir="0" index="7" bw="64" slack="10"/>
<pin id="1166" dir="0" index="8" bw="64" slack="10"/>
<pin id="1167" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln91/11 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="grp_load_conv3_params_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="0" slack="0"/>
<pin id="1172" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1173" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1174" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1175" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1176" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1177" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="1178" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="1179" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="1180" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="1181" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="1182" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="1183" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="1184" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="1185" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="1186" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="1187" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="1188" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="1189" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="1190" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="1191" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="1192" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="1193" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="1194" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="1195" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="1196" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="1197" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="1198" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="1199" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="1200" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="1201" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="1202" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="1203" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="1204" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="1205" dir="0" index="34" bw="32" slack="0"/>
<pin id="1206" dir="0" index="35" bw="64" slack="10"/>
<pin id="1207" dir="0" index="36" bw="32" slack="0"/>
<pin id="1208" dir="1" index="37" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln92/11 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="grp_dataflow_parent_loop_proc_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="0" slack="0"/>
<pin id="1213" dir="0" index="1" bw="32" slack="0"/>
<pin id="1214" dir="0" index="2" bw="64" slack="12"/>
<pin id="1215" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1216" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1217" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1218" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="1219" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="1220" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="1221" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="1222" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="1223" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="1224" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="1225" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="1226" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="1227" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="1228" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="1229" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="1230" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="1231" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="1232" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="1233" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="1234" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="1235" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="1236" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="1237" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="1238" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="1239" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="1240" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="1241" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="1242" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="1243" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="1244" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="1245" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="1246" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="1247" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="1248" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="1249" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="1250" dir="0" index="38" bw="32" slack="2147483647"/>
<pin id="1251" dir="0" index="39" bw="32" slack="2147483647"/>
<pin id="1252" dir="0" index="40" bw="32" slack="2147483647"/>
<pin id="1253" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="1254" dir="0" index="42" bw="32" slack="2147483647"/>
<pin id="1255" dir="0" index="43" bw="32" slack="2147483647"/>
<pin id="1256" dir="0" index="44" bw="32" slack="2147483647"/>
<pin id="1257" dir="0" index="45" bw="32" slack="2147483647"/>
<pin id="1258" dir="0" index="46" bw="32" slack="2147483647"/>
<pin id="1259" dir="0" index="47" bw="32" slack="2147483647"/>
<pin id="1260" dir="0" index="48" bw="32" slack="2147483647"/>
<pin id="1261" dir="0" index="49" bw="32" slack="2147483647"/>
<pin id="1262" dir="0" index="50" bw="32" slack="2147483647"/>
<pin id="1263" dir="0" index="51" bw="32" slack="2147483647"/>
<pin id="1264" dir="0" index="52" bw="32" slack="2147483647"/>
<pin id="1265" dir="0" index="53" bw="32" slack="2147483647"/>
<pin id="1266" dir="0" index="54" bw="32" slack="2147483647"/>
<pin id="1267" dir="0" index="55" bw="32" slack="2147483647"/>
<pin id="1268" dir="0" index="56" bw="32" slack="2147483647"/>
<pin id="1269" dir="0" index="57" bw="32" slack="2147483647"/>
<pin id="1270" dir="0" index="58" bw="32" slack="2147483647"/>
<pin id="1271" dir="0" index="59" bw="32" slack="2147483647"/>
<pin id="1272" dir="0" index="60" bw="32" slack="2147483647"/>
<pin id="1273" dir="0" index="61" bw="32" slack="2147483647"/>
<pin id="1274" dir="0" index="62" bw="32" slack="2147483647"/>
<pin id="1275" dir="0" index="63" bw="32" slack="2147483647"/>
<pin id="1276" dir="0" index="64" bw="32" slack="2147483647"/>
<pin id="1277" dir="0" index="65" bw="32" slack="2147483647"/>
<pin id="1278" dir="0" index="66" bw="32" slack="2147483647"/>
<pin id="1279" dir="0" index="67" bw="32" slack="2147483647"/>
<pin id="1280" dir="0" index="68" bw="32" slack="2147483647"/>
<pin id="1281" dir="0" index="69" bw="32" slack="2147483647"/>
<pin id="1282" dir="0" index="70" bw="32" slack="2147483647"/>
<pin id="1283" dir="0" index="71" bw="32" slack="2147483647"/>
<pin id="1284" dir="0" index="72" bw="32" slack="2147483647"/>
<pin id="1285" dir="0" index="73" bw="32" slack="2147483647"/>
<pin id="1286" dir="0" index="74" bw="32" slack="2147483647"/>
<pin id="1287" dir="0" index="75" bw="32" slack="2147483647"/>
<pin id="1288" dir="0" index="76" bw="32" slack="2147483647"/>
<pin id="1289" dir="0" index="77" bw="32" slack="2147483647"/>
<pin id="1290" dir="0" index="78" bw="32" slack="2147483647"/>
<pin id="1291" dir="0" index="79" bw="32" slack="2147483647"/>
<pin id="1292" dir="0" index="80" bw="32" slack="2147483647"/>
<pin id="1293" dir="0" index="81" bw="32" slack="2147483647"/>
<pin id="1294" dir="0" index="82" bw="32" slack="2147483647"/>
<pin id="1295" dir="0" index="83" bw="32" slack="2147483647"/>
<pin id="1296" dir="0" index="84" bw="32" slack="2147483647"/>
<pin id="1297" dir="0" index="85" bw="32" slack="2147483647"/>
<pin id="1298" dir="0" index="86" bw="32" slack="2147483647"/>
<pin id="1299" dir="0" index="87" bw="32" slack="2147483647"/>
<pin id="1300" dir="0" index="88" bw="32" slack="2147483647"/>
<pin id="1301" dir="0" index="89" bw="32" slack="2147483647"/>
<pin id="1302" dir="0" index="90" bw="32" slack="2147483647"/>
<pin id="1303" dir="0" index="91" bw="32" slack="2147483647"/>
<pin id="1304" dir="0" index="92" bw="32" slack="2147483647"/>
<pin id="1305" dir="0" index="93" bw="32" slack="2147483647"/>
<pin id="1306" dir="0" index="94" bw="32" slack="2147483647"/>
<pin id="1307" dir="0" index="95" bw="32" slack="2147483647"/>
<pin id="1308" dir="0" index="96" bw="32" slack="2147483647"/>
<pin id="1309" dir="0" index="97" bw="32" slack="2147483647"/>
<pin id="1310" dir="0" index="98" bw="32" slack="2147483647"/>
<pin id="1311" dir="0" index="99" bw="32" slack="2147483647"/>
<pin id="1312" dir="0" index="100" bw="32" slack="2147483647"/>
<pin id="1313" dir="0" index="101" bw="32" slack="2147483647"/>
<pin id="1314" dir="0" index="102" bw="32" slack="2147483647"/>
<pin id="1315" dir="0" index="103" bw="32" slack="2147483647"/>
<pin id="1316" dir="0" index="104" bw="32" slack="2147483647"/>
<pin id="1317" dir="0" index="105" bw="32" slack="2147483647"/>
<pin id="1318" dir="0" index="106" bw="32" slack="2147483647"/>
<pin id="1319" dir="0" index="107" bw="32" slack="2147483647"/>
<pin id="1320" dir="0" index="108" bw="32" slack="2147483647"/>
<pin id="1321" dir="0" index="109" bw="32" slack="2147483647"/>
<pin id="1322" dir="0" index="110" bw="32" slack="2147483647"/>
<pin id="1323" dir="0" index="111" bw="32" slack="2147483647"/>
<pin id="1324" dir="0" index="112" bw="32" slack="2147483647"/>
<pin id="1325" dir="0" index="113" bw="32" slack="2147483647"/>
<pin id="1326" dir="0" index="114" bw="32" slack="2147483647"/>
<pin id="1327" dir="0" index="115" bw="32" slack="2147483647"/>
<pin id="1328" dir="0" index="116" bw="32" slack="2147483647"/>
<pin id="1329" dir="0" index="117" bw="32" slack="2147483647"/>
<pin id="1330" dir="0" index="118" bw="32" slack="2147483647"/>
<pin id="1331" dir="0" index="119" bw="32" slack="2147483647"/>
<pin id="1332" dir="0" index="120" bw="32" slack="2147483647"/>
<pin id="1333" dir="0" index="121" bw="32" slack="2147483647"/>
<pin id="1334" dir="0" index="122" bw="32" slack="2147483647"/>
<pin id="1335" dir="0" index="123" bw="32" slack="2147483647"/>
<pin id="1336" dir="0" index="124" bw="32" slack="2147483647"/>
<pin id="1337" dir="0" index="125" bw="32" slack="2147483647"/>
<pin id="1338" dir="0" index="126" bw="32" slack="2147483647"/>
<pin id="1339" dir="0" index="127" bw="32" slack="2147483647"/>
<pin id="1340" dir="0" index="128" bw="32" slack="2147483647"/>
<pin id="1341" dir="0" index="129" bw="32" slack="2147483647"/>
<pin id="1342" dir="0" index="130" bw="32" slack="2147483647"/>
<pin id="1343" dir="0" index="131" bw="32" slack="2147483647"/>
<pin id="1344" dir="0" index="132" bw="32" slack="2147483647"/>
<pin id="1345" dir="0" index="133" bw="32" slack="2147483647"/>
<pin id="1346" dir="0" index="134" bw="32" slack="2147483647"/>
<pin id="1347" dir="0" index="135" bw="32" slack="2147483647"/>
<pin id="1348" dir="0" index="136" bw="32" slack="2147483647"/>
<pin id="1349" dir="0" index="137" bw="32" slack="2147483647"/>
<pin id="1350" dir="0" index="138" bw="32" slack="2147483647"/>
<pin id="1351" dir="0" index="139" bw="32" slack="2147483647"/>
<pin id="1352" dir="0" index="140" bw="32" slack="2147483647"/>
<pin id="1353" dir="0" index="141" bw="32" slack="2147483647"/>
<pin id="1354" dir="0" index="142" bw="32" slack="2147483647"/>
<pin id="1355" dir="0" index="143" bw="32" slack="2147483647"/>
<pin id="1356" dir="0" index="144" bw="32" slack="2147483647"/>
<pin id="1357" dir="0" index="145" bw="32" slack="2147483647"/>
<pin id="1358" dir="0" index="146" bw="32" slack="2147483647"/>
<pin id="1359" dir="0" index="147" bw="32" slack="2147483647"/>
<pin id="1360" dir="0" index="148" bw="32" slack="2147483647"/>
<pin id="1361" dir="0" index="149" bw="32" slack="2147483647"/>
<pin id="1362" dir="0" index="150" bw="32" slack="2147483647"/>
<pin id="1363" dir="0" index="151" bw="32" slack="2147483647"/>
<pin id="1364" dir="0" index="152" bw="32" slack="2147483647"/>
<pin id="1365" dir="0" index="153" bw="32" slack="2147483647"/>
<pin id="1366" dir="0" index="154" bw="32" slack="2147483647"/>
<pin id="1367" dir="0" index="155" bw="32" slack="2147483647"/>
<pin id="1368" dir="0" index="156" bw="32" slack="2147483647"/>
<pin id="1369" dir="0" index="157" bw="32" slack="2147483647"/>
<pin id="1370" dir="0" index="158" bw="32" slack="2147483647"/>
<pin id="1371" dir="0" index="159" bw="32" slack="2147483647"/>
<pin id="1372" dir="0" index="160" bw="32" slack="2147483647"/>
<pin id="1373" dir="0" index="161" bw="32" slack="2147483647"/>
<pin id="1374" dir="0" index="162" bw="32" slack="2147483647"/>
<pin id="1375" dir="0" index="163" bw="32" slack="2147483647"/>
<pin id="1376" dir="0" index="164" bw="32" slack="2147483647"/>
<pin id="1377" dir="0" index="165" bw="32" slack="2147483647"/>
<pin id="1378" dir="0" index="166" bw="32" slack="2147483647"/>
<pin id="1379" dir="0" index="167" bw="32" slack="2147483647"/>
<pin id="1380" dir="0" index="168" bw="32" slack="2147483647"/>
<pin id="1381" dir="0" index="169" bw="32" slack="2147483647"/>
<pin id="1382" dir="0" index="170" bw="32" slack="2147483647"/>
<pin id="1383" dir="0" index="171" bw="32" slack="2147483647"/>
<pin id="1384" dir="0" index="172" bw="32" slack="2147483647"/>
<pin id="1385" dir="0" index="173" bw="32" slack="2147483647"/>
<pin id="1386" dir="0" index="174" bw="32" slack="2147483647"/>
<pin id="1387" dir="0" index="175" bw="32" slack="2147483647"/>
<pin id="1388" dir="0" index="176" bw="32" slack="2147483647"/>
<pin id="1389" dir="0" index="177" bw="32" slack="2147483647"/>
<pin id="1390" dir="0" index="178" bw="32" slack="2147483647"/>
<pin id="1391" dir="0" index="179" bw="32" slack="2147483647"/>
<pin id="1392" dir="0" index="180" bw="32" slack="2147483647"/>
<pin id="1393" dir="0" index="181" bw="32" slack="2147483647"/>
<pin id="1394" dir="0" index="182" bw="32" slack="2147483647"/>
<pin id="1395" dir="0" index="183" bw="32" slack="2147483647"/>
<pin id="1396" dir="0" index="184" bw="32" slack="2147483647"/>
<pin id="1397" dir="0" index="185" bw="32" slack="2147483647"/>
<pin id="1398" dir="0" index="186" bw="32" slack="2147483647"/>
<pin id="1399" dir="0" index="187" bw="32" slack="2147483647"/>
<pin id="1400" dir="0" index="188" bw="32" slack="2147483647"/>
<pin id="1401" dir="0" index="189" bw="32" slack="2147483647"/>
<pin id="1402" dir="0" index="190" bw="32" slack="2147483647"/>
<pin id="1403" dir="0" index="191" bw="32" slack="2147483647"/>
<pin id="1404" dir="0" index="192" bw="32" slack="2147483647"/>
<pin id="1405" dir="0" index="193" bw="32" slack="2147483647"/>
<pin id="1406" dir="0" index="194" bw="32" slack="2147483647"/>
<pin id="1407" dir="0" index="195" bw="32" slack="2147483647"/>
<pin id="1408" dir="0" index="196" bw="32" slack="2147483647"/>
<pin id="1409" dir="0" index="197" bw="32" slack="2147483647"/>
<pin id="1410" dir="0" index="198" bw="32" slack="2147483647"/>
<pin id="1411" dir="0" index="199" bw="32" slack="2147483647"/>
<pin id="1412" dir="0" index="200" bw="32" slack="2147483647"/>
<pin id="1413" dir="0" index="201" bw="32" slack="2147483647"/>
<pin id="1414" dir="0" index="202" bw="32" slack="2147483647"/>
<pin id="1415" dir="0" index="203" bw="32" slack="2147483647"/>
<pin id="1416" dir="0" index="204" bw="32" slack="0"/>
<pin id="1417" dir="0" index="205" bw="64" slack="12"/>
<pin id="1418" dir="1" index="206" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="p_cast_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="62" slack="0"/>
<pin id="1424" dir="0" index="1" bw="64" slack="0"/>
<pin id="1425" dir="0" index="2" bw="3" slack="0"/>
<pin id="1426" dir="0" index="3" bw="7" slack="0"/>
<pin id="1427" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="p_cast_cast_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="62" slack="0"/>
<pin id="1434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="gmem_w3_addr_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="64" slack="0"/>
<pin id="1438" dir="0" index="1" bw="64" slack="0"/>
<pin id="1439" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_w3_addr/1 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="empty_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="32" slack="1"/>
<pin id="1444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/11 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="output_ftmap_read_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="64" slack="12"/>
<pin id="1448" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1451" class="1005" name="conv3_weights_read_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="64" slack="10"/>
<pin id="1453" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="conv3_weights_read "/>
</bind>
</comp>

<comp id="1456" class="1005" name="conv2_biases_read_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="64" slack="10"/>
<pin id="1458" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="conv2_biases_read "/>
</bind>
</comp>

<comp id="1461" class="1005" name="conv2_weights_read_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="64" slack="10"/>
<pin id="1463" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="conv2_weights_read "/>
</bind>
</comp>

<comp id="1466" class="1005" name="conv1_biases_read_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="64" slack="10"/>
<pin id="1468" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="conv1_biases_read "/>
</bind>
</comp>

<comp id="1471" class="1005" name="conv1_weights_read_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="64" slack="10"/>
<pin id="1473" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

<comp id="1476" class="1005" name="input_ftmap_read_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="64" slack="12"/>
<pin id="1478" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1481" class="1005" name="gmem_w3_addr_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="32" slack="1"/>
<pin id="1483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_w3_addr "/>
</bind>
</comp>

<comp id="1487" class="1005" name="gmem_w3_addr_read_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="32" slack="1"/>
<pin id="1489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_w3_addr_read "/>
</bind>
</comp>

<comp id="1492" class="1005" name="empty_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="32" slack="1"/>
<pin id="1494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="28" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="28" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="28" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="28" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="28" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="28" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="28" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="28" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="28" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="28" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="28" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="28" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="28" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="28" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="28" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="28" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="28" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="28" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="28" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="28" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="28" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="28" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="28" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="28" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="28" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="28" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="28" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="28" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="28" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="28" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="28" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="28" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="28" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="28" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="28" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="28" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="28" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="28" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="28" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="28" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="28" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="28" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="28" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="28" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="28" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="28" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="28" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="28" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="28" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="28" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="28" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="28" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="28" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="28" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="28" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="28" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="28" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="28" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="28" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="28" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="28" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="28" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="28" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="28" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="28" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="28" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="28" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="28" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="28" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="28" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="28" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="28" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="28" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="28" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="28" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="28" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="28" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="28" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="28" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="28" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="28" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="28" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="28" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="28" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="28" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="28" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="28" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="28" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="28" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="28" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="28" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="28" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="28" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="28" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="28" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="28" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="28" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="28" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="28" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="28" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="28" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="28" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="28" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="28" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="28" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="28" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="28" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="28" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="28" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="28" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="28" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="28" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="28" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="28" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="28" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="28" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="28" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="28" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="28" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="28" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="28" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="28" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="28" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="28" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="28" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="28" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="28" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="28" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="28" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="28" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="28" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="28" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="28" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="841"><net_src comp="28" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="28" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="28" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="28" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="28" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="28" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="28" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="28" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="28" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="28" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="28" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="28" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="28" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="893"><net_src comp="28" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="28" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="28" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="28" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="28" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="28" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="28" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="28" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="28" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="26" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="24" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="26" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="22" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="26" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="20" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="26" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="18" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="26" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="16" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="960"><net_src comp="26" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="14" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="966"><net_src comp="26" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="12" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="972"><net_src comp="26" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="10" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="979"><net_src comp="36" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="980"><net_src comp="38" pin="0"/><net_sink comp="974" pin=2"/></net>

<net id="985"><net_src comp="40" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="1155"><net_src comp="42" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="1156"><net_src comp="2" pin="0"/><net_sink comp="986" pin=164"/></net>

<net id="1168"><net_src comp="44" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1169"><net_src comp="4" pin="0"/><net_sink comp="1157" pin=6"/></net>

<net id="1209"><net_src comp="46" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1210"><net_src comp="6" pin="0"/><net_sink comp="1170" pin=34"/></net>

<net id="1419"><net_src comp="48" pin="0"/><net_sink comp="1211" pin=0"/></net>

<net id="1420"><net_src comp="0" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1421"><net_src comp="8" pin="0"/><net_sink comp="1211" pin=204"/></net>

<net id="1428"><net_src comp="30" pin="0"/><net_sink comp="1422" pin=0"/></net>

<net id="1429"><net_src comp="932" pin="2"/><net_sink comp="1422" pin=1"/></net>

<net id="1430"><net_src comp="32" pin="0"/><net_sink comp="1422" pin=2"/></net>

<net id="1431"><net_src comp="34" pin="0"/><net_sink comp="1422" pin=3"/></net>

<net id="1435"><net_src comp="1422" pin="4"/><net_sink comp="1432" pin=0"/></net>

<net id="1440"><net_src comp="6" pin="0"/><net_sink comp="1436" pin=0"/></net>

<net id="1441"><net_src comp="1432" pin="1"/><net_sink comp="1436" pin=1"/></net>

<net id="1445"><net_src comp="1442" pin="1"/><net_sink comp="1170" pin=36"/></net>

<net id="1449"><net_src comp="926" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="1211" pin=205"/></net>

<net id="1454"><net_src comp="938" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="1170" pin=35"/></net>

<net id="1459"><net_src comp="944" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="1157" pin=8"/></net>

<net id="1464"><net_src comp="950" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="1157" pin=7"/></net>

<net id="1469"><net_src comp="956" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="986" pin=166"/></net>

<net id="1474"><net_src comp="962" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="986" pin=165"/></net>

<net id="1479"><net_src comp="968" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="1211" pin=2"/></net>

<net id="1484"><net_src comp="1436" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1486"><net_src comp="1481" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="1490"><net_src comp="981" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1495"><net_src comp="1442" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="1170" pin=36"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {13 14 }
 - Input state : 
	Port: srcnn : gmem_in | {13 14 }
	Port: srcnn : gmem_w1 | {11 12 }
	Port: srcnn : gmem_w2 | {11 12 }
	Port: srcnn : gmem_w3 | {2 3 4 5 6 7 8 9 10 11 12 }
	Port: srcnn : input_ftmap | {1 }
	Port: srcnn : conv1_weights | {1 }
	Port: srcnn : conv1_biases | {1 }
	Port: srcnn : conv2_weights | {1 }
	Port: srcnn : conv2_biases | {1 }
	Port: srcnn : conv3_weights | {1 }
	Port: srcnn : conv3_biases | {1 }
	Port: srcnn : output_ftmap | {1 }
  - Chain level:
	State 1
		p_cast_cast : 1
		gmem_w3_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		call_ln92 : 1
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|          |      grp_load_conv1_params_fu_986     |    0    |    0    |  0.854  |   1198  |   381   |    0    |
|   call   |     grp_load_conv2_params_fu_1157     |    0    |    0    |  1.281  |   304   |   237   |    0    |
|          |     grp_load_conv3_params_fu_1170     |    0    |    0    |  0.427  |   230   |   197   |    0    |
|          | grp_dataflow_parent_loop_proc_fu_1211 |   192   |   845   | 312.927 |  117178 |  92730  |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|          |     output_ftmap_read_read_fu_926     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     conv3_biases_read_read_fu_932     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     conv3_weights_read_read_fu_938    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     conv2_biases_read_read_fu_944     |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |     conv2_weights_read_read_fu_950    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     conv1_biases_read_read_fu_956     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     conv1_weights_read_read_fu_962    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      input_ftmap_read_read_fu_968     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     gmem_w3_addr_read_read_fu_981     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |           grp_readreq_fu_974          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|             p_cast_fu_1422            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |          p_cast_cast_fu_1432          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                       |   192   |   845   | 315.489 |  118910 |  93545  |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |
+-----------------------+--------+--------+--------+
|   conv1_biases_local  |    1   |    0   |    0   |
|  conv1_weights_local  |    -   |   64   |   16   |
| conv1_weights_local_1 |    -   |   64   |   16   |
| conv1_weights_local_10|    -   |   64   |   16   |
|conv1_weights_local_100|    -   |   64   |   16   |
|conv1_weights_local_101|    -   |   64   |   16   |
|conv1_weights_local_102|    -   |   64   |   16   |
|conv1_weights_local_103|    -   |   64   |   16   |
|conv1_weights_local_104|    -   |   64   |   16   |
|conv1_weights_local_105|    -   |   64   |   16   |
|conv1_weights_local_106|    -   |   64   |   16   |
|conv1_weights_local_107|    -   |   64   |   16   |
|conv1_weights_local_108|    -   |   64   |   16   |
|conv1_weights_local_109|    -   |   64   |   16   |
| conv1_weights_local_11|    -   |   64   |   16   |
|conv1_weights_local_110|    -   |   64   |   16   |
|conv1_weights_local_111|    -   |   64   |   16   |
|conv1_weights_local_112|    -   |   64   |   16   |
|conv1_weights_local_113|    -   |   64   |   16   |
|conv1_weights_local_114|    -   |   64   |   16   |
|conv1_weights_local_115|    -   |   64   |   16   |
|conv1_weights_local_116|    -   |   64   |   16   |
|conv1_weights_local_117|    -   |   64   |   16   |
|conv1_weights_local_118|    -   |   64   |   16   |
|conv1_weights_local_119|    -   |   64   |   16   |
| conv1_weights_local_12|    -   |   64   |   16   |
|conv1_weights_local_120|    -   |   64   |   16   |
|conv1_weights_local_121|    -   |   64   |   16   |
|conv1_weights_local_122|    -   |   64   |   16   |
|conv1_weights_local_123|    -   |   64   |   16   |
|conv1_weights_local_124|    -   |   64   |   16   |
|conv1_weights_local_125|    -   |   64   |   16   |
|conv1_weights_local_126|    -   |   64   |   16   |
|conv1_weights_local_127|    -   |   64   |   16   |
|conv1_weights_local_128|    -   |   64   |   16   |
|conv1_weights_local_129|    -   |   64   |   16   |
| conv1_weights_local_13|    -   |   64   |   16   |
|conv1_weights_local_130|    -   |   64   |   16   |
|conv1_weights_local_131|    -   |   64   |   16   |
|conv1_weights_local_132|    -   |   64   |   16   |
|conv1_weights_local_133|    -   |   64   |   16   |
|conv1_weights_local_134|    -   |   64   |   16   |
|conv1_weights_local_135|    -   |   64   |   16   |
|conv1_weights_local_136|    -   |   64   |   16   |
|conv1_weights_local_137|    -   |   64   |   16   |
|conv1_weights_local_138|    -   |   64   |   16   |
|conv1_weights_local_139|    -   |   64   |   16   |
| conv1_weights_local_14|    -   |   64   |   16   |
|conv1_weights_local_140|    -   |   64   |   16   |
|conv1_weights_local_141|    -   |   64   |   16   |
|conv1_weights_local_142|    -   |   64   |   16   |
|conv1_weights_local_143|    -   |   64   |   16   |
|conv1_weights_local_144|    -   |   64   |   16   |
|conv1_weights_local_145|    -   |   64   |   16   |
|conv1_weights_local_146|    -   |   64   |   16   |
|conv1_weights_local_147|    -   |   64   |   16   |
|conv1_weights_local_148|    -   |   64   |   16   |
|conv1_weights_local_149|    -   |   64   |   16   |
| conv1_weights_local_15|    -   |   64   |   16   |
|conv1_weights_local_150|    -   |   64   |   16   |
|conv1_weights_local_151|    -   |   64   |   16   |
|conv1_weights_local_152|    -   |   64   |   16   |
|conv1_weights_local_153|    -   |   64   |   16   |
|conv1_weights_local_154|    -   |   64   |   16   |
|conv1_weights_local_155|    -   |   64   |   16   |
|conv1_weights_local_156|    -   |   64   |   16   |
|conv1_weights_local_157|    -   |   64   |   16   |
|conv1_weights_local_158|    -   |   64   |   16   |
|conv1_weights_local_159|    -   |   64   |   16   |
| conv1_weights_local_16|    -   |   64   |   16   |
|conv1_weights_local_160|    -   |   64   |   16   |
|conv1_weights_local_161|    -   |   64   |   16   |
| conv1_weights_local_17|    -   |   64   |   16   |
| conv1_weights_local_18|    -   |   64   |   16   |
| conv1_weights_local_19|    -   |   64   |   16   |
| conv1_weights_local_2 |    -   |   64   |   16   |
| conv1_weights_local_20|    -   |   64   |   16   |
| conv1_weights_local_21|    -   |   64   |   16   |
| conv1_weights_local_22|    -   |   64   |   16   |
| conv1_weights_local_23|    -   |   64   |   16   |
| conv1_weights_local_24|    -   |   64   |   16   |
| conv1_weights_local_25|    -   |   64   |   16   |
| conv1_weights_local_26|    -   |   64   |   16   |
| conv1_weights_local_27|    -   |   64   |   16   |
| conv1_weights_local_28|    -   |   64   |   16   |
| conv1_weights_local_29|    -   |   64   |   16   |
| conv1_weights_local_3 |    -   |   64   |   16   |
| conv1_weights_local_30|    -   |   64   |   16   |
| conv1_weights_local_31|    -   |   64   |   16   |
| conv1_weights_local_32|    -   |   64   |   16   |
| conv1_weights_local_33|    -   |   64   |   16   |
| conv1_weights_local_34|    -   |   64   |   16   |
| conv1_weights_local_35|    -   |   64   |   16   |
| conv1_weights_local_36|    -   |   64   |   16   |
| conv1_weights_local_37|    -   |   64   |   16   |
| conv1_weights_local_38|    -   |   64   |   16   |
| conv1_weights_local_39|    -   |   64   |   16   |
| conv1_weights_local_4 |    -   |   64   |   16   |
| conv1_weights_local_40|    -   |   64   |   16   |
| conv1_weights_local_41|    -   |   64   |   16   |
| conv1_weights_local_42|    -   |   64   |   16   |
| conv1_weights_local_43|    -   |   64   |   16   |
| conv1_weights_local_44|    -   |   64   |   16   |
| conv1_weights_local_45|    -   |   64   |   16   |
| conv1_weights_local_46|    -   |   64   |   16   |
| conv1_weights_local_47|    -   |   64   |   16   |
| conv1_weights_local_48|    -   |   64   |   16   |
| conv1_weights_local_49|    -   |   64   |   16   |
| conv1_weights_local_5 |    -   |   64   |   16   |
| conv1_weights_local_50|    -   |   64   |   16   |
| conv1_weights_local_51|    -   |   64   |   16   |
| conv1_weights_local_52|    -   |   64   |   16   |
| conv1_weights_local_53|    -   |   64   |   16   |
| conv1_weights_local_54|    -   |   64   |   16   |
| conv1_weights_local_55|    -   |   64   |   16   |
| conv1_weights_local_56|    -   |   64   |   16   |
| conv1_weights_local_57|    -   |   64   |   16   |
| conv1_weights_local_58|    -   |   64   |   16   |
| conv1_weights_local_59|    -   |   64   |   16   |
| conv1_weights_local_6 |    -   |   64   |   16   |
| conv1_weights_local_60|    -   |   64   |   16   |
| conv1_weights_local_61|    -   |   64   |   16   |
| conv1_weights_local_62|    -   |   64   |   16   |
| conv1_weights_local_63|    -   |   64   |   16   |
| conv1_weights_local_64|    -   |   64   |   16   |
| conv1_weights_local_65|    -   |   64   |   16   |
| conv1_weights_local_66|    -   |   64   |   16   |
| conv1_weights_local_67|    -   |   64   |   16   |
| conv1_weights_local_68|    -   |   64   |   16   |
| conv1_weights_local_69|    -   |   64   |   16   |
| conv1_weights_local_7 |    -   |   64   |   16   |
| conv1_weights_local_70|    -   |   64   |   16   |
| conv1_weights_local_71|    -   |   64   |   16   |
| conv1_weights_local_72|    -   |   64   |   16   |
| conv1_weights_local_73|    -   |   64   |   16   |
| conv1_weights_local_74|    -   |   64   |   16   |
| conv1_weights_local_75|    -   |   64   |   16   |
| conv1_weights_local_76|    -   |   64   |   16   |
| conv1_weights_local_77|    -   |   64   |   16   |
| conv1_weights_local_78|    -   |   64   |   16   |
| conv1_weights_local_79|    -   |   64   |   16   |
| conv1_weights_local_8 |    -   |   64   |   16   |
| conv1_weights_local_80|    -   |   64   |   16   |
| conv1_weights_local_81|    -   |   64   |   16   |
| conv1_weights_local_82|    -   |   64   |   16   |
| conv1_weights_local_83|    -   |   64   |   16   |
| conv1_weights_local_84|    -   |   64   |   16   |
| conv1_weights_local_85|    -   |   64   |   16   |
| conv1_weights_local_86|    -   |   64   |   16   |
| conv1_weights_local_87|    -   |   64   |   16   |
| conv1_weights_local_88|    -   |   64   |   16   |
| conv1_weights_local_89|    -   |   64   |   16   |
| conv1_weights_local_9 |    -   |   64   |   16   |
| conv1_weights_local_90|    -   |   64   |   16   |
| conv1_weights_local_91|    -   |   64   |   16   |
| conv1_weights_local_92|    -   |   64   |   16   |
| conv1_weights_local_93|    -   |   64   |   16   |
| conv1_weights_local_94|    -   |   64   |   16   |
| conv1_weights_local_95|    -   |   64   |   16   |
| conv1_weights_local_96|    -   |   64   |   16   |
| conv1_weights_local_97|    -   |   64   |   16   |
| conv1_weights_local_98|    -   |   64   |   16   |
| conv1_weights_local_99|    -   |   64   |   16   |
|   conv2_biases_local  |    1   |    0   |    0   |
|  conv2_weights_local  |    1   |    0   |    0   |
| conv2_weights_local_1 |    1   |    0   |    0   |
| conv2_weights_local_2 |    1   |    0   |    0   |
| conv2_weights_local_3 |    1   |    0   |    0   |
|   conv3_biases_local  |    1   |    0   |    0   |
|  conv3_weights_local  |    1   |    0   |    0   |
| conv3_weights_local_1 |    1   |    0   |    0   |
| conv3_weights_local_10|    1   |    0   |    0   |
| conv3_weights_local_11|    1   |    0   |    0   |
| conv3_weights_local_12|    1   |    0   |    0   |
| conv3_weights_local_13|    1   |    0   |    0   |
| conv3_weights_local_14|    1   |    0   |    0   |
| conv3_weights_local_15|    1   |    0   |    0   |
| conv3_weights_local_16|    1   |    0   |    0   |
| conv3_weights_local_17|    1   |    0   |    0   |
| conv3_weights_local_18|    1   |    0   |    0   |
| conv3_weights_local_19|    1   |    0   |    0   |
| conv3_weights_local_2 |    1   |    0   |    0   |
| conv3_weights_local_20|    1   |    0   |    0   |
| conv3_weights_local_21|    1   |    0   |    0   |
| conv3_weights_local_22|    1   |    0   |    0   |
| conv3_weights_local_23|    1   |    0   |    0   |
| conv3_weights_local_24|    1   |    0   |    0   |
| conv3_weights_local_25|    1   |    0   |    0   |
| conv3_weights_local_26|    1   |    0   |    0   |
| conv3_weights_local_27|    1   |    0   |    0   |
| conv3_weights_local_28|    1   |    0   |    0   |
| conv3_weights_local_29|    1   |    0   |    0   |
| conv3_weights_local_3 |    1   |    0   |    0   |
| conv3_weights_local_30|    1   |    0   |    0   |
| conv3_weights_local_31|    1   |    0   |    0   |
| conv3_weights_local_4 |    1   |    0   |    0   |
| conv3_weights_local_5 |    1   |    0   |    0   |
| conv3_weights_local_6 |    1   |    0   |    0   |
| conv3_weights_local_7 |    1   |    0   |    0   |
| conv3_weights_local_8 |    1   |    0   |    0   |
| conv3_weights_local_9 |    1   |    0   |    0   |
+-----------------------+--------+--------+--------+
|         Total         |   39   |  10368 |  2592  |
+-----------------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| conv1_biases_read_reg_1466|   64   |
|conv1_weights_read_reg_1471|   64   |
| conv2_biases_read_reg_1456|   64   |
|conv2_weights_read_reg_1461|   64   |
|conv3_weights_read_reg_1451|   64   |
|       empty_reg_1492      |   32   |
| gmem_w3_addr_read_reg_1487|   32   |
|   gmem_w3_addr_reg_1481   |   32   |
| input_ftmap_read_reg_1476 |   64   |
| output_ftmap_read_reg_1446|   64   |
+---------------------------+--------+
|           Total           |   544  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
| grp_load_conv3_params_fu_1170 |  p36 |   2  |  32  |   64   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   64   ||  0.427  ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   192  |   845  |   315  | 118910 |  93545 |    0   |
|   Memory  |   39   |    -   |    -   |  10368 |  2592  |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   544  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   231  |   845  |   315  | 129822 |  96146 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
