$date
	Fri Dec  4 15:50:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 4 ! remainder [3:0] $end
$var wire 4 " quotient [3:0] $end
$var reg 1 # clk $end
$var reg 4 $ dividend [3:0] $end
$var reg 4 % divisor [3:0] $end
$var reg 1 & rst_n $end
$scope module inst $end
$var wire 1 # clk $end
$var wire 4 ' dividend [3:0] $end
$var wire 4 ( divisor [3:0] $end
$var wire 1 & rst_n $end
$var wire 4 ) temp_cnt2 [3:0] $end
$var wire 4 * temp_cnt1 [3:0] $end
$var wire 4 + temp5 [3:0] $end
$var wire 4 , temp4 [3:0] $end
$var wire 4 - temp3r [3:0] $end
$var wire 4 . temp3 [3:0] $end
$var wire 4 / temp2r [3:0] $end
$var wire 4 0 temp2 [3:0] $end
$var wire 4 1 temp1r [3:0] $end
$var wire 4 2 temp1 [3:0] $end
$var wire 4 3 remainder [3:0] $end
$var wire 4 4 quotient [3:0] $end
$var wire 4 5 counter [3:0] $end
$var wire 1 6 c2 $end
$var wire 1 7 c1 $end
$var wire 4 8 addr [3:0] $end
$var wire 4 9 a [3:0] $end
$scope module d1 $end
$var wire 1 # clk $end
$var wire 1 : in $end
$var wire 1 & rst $end
$var reg 1 ; dout $end
$upscope $end
$scope module d10 $end
$var wire 1 # clk $end
$var wire 1 < in $end
$var wire 1 & rst $end
$var reg 1 = dout $end
$upscope $end
$scope module d11 $end
$var wire 1 # clk $end
$var wire 1 > in $end
$var wire 1 & rst $end
$var reg 1 ? dout $end
$upscope $end
$scope module d12 $end
$var wire 1 # clk $end
$var wire 1 @ in $end
$var wire 1 & rst $end
$var reg 1 A dout $end
$upscope $end
$scope module d2 $end
$var wire 1 # clk $end
$var wire 1 B in $end
$var wire 1 & rst $end
$var reg 1 C dout $end
$upscope $end
$scope module d3 $end
$var wire 1 # clk $end
$var wire 1 D in $end
$var wire 1 & rst $end
$var reg 1 E dout $end
$upscope $end
$scope module d4 $end
$var wire 1 # clk $end
$var wire 1 F in $end
$var wire 1 & rst $end
$var reg 1 G dout $end
$upscope $end
$scope module d5 $end
$var wire 1 # clk $end
$var wire 1 H in $end
$var wire 1 & rst $end
$var reg 1 I dout $end
$upscope $end
$scope module d6 $end
$var wire 1 # clk $end
$var wire 1 J in $end
$var wire 1 & rst $end
$var reg 1 K dout $end
$upscope $end
$scope module d7 $end
$var wire 1 # clk $end
$var wire 1 L in $end
$var wire 1 & rst $end
$var reg 1 M dout $end
$upscope $end
$scope module d8 $end
$var wire 1 # clk $end
$var wire 1 N in $end
$var wire 1 & rst $end
$var reg 1 O dout $end
$upscope $end
$scope module d9 $end
$var wire 1 # clk $end
$var wire 1 P in $end
$var wire 1 & rst $end
$var reg 1 Q dout $end
$upscope $end
$scope module f1 $end
$var wire 4 R a [3:0] $end
$var wire 4 S b [3:0] $end
$var wire 4 T sum [3:0] $end
$var wire 1 7 carry $end
$var wire 3 U c [2:0] $end
$scope module f1 $end
$var wire 1 V a $end
$var wire 1 W b $end
$var wire 1 X c $end
$var wire 1 Y carry $end
$var wire 1 Z s $end
$var wire 1 [ w1 $end
$var wire 1 \ w2 $end
$var wire 1 ] w3 $end
$upscope $end
$scope module f2 $end
$var wire 1 ^ a $end
$var wire 1 _ b $end
$var wire 1 ` c $end
$var wire 1 a carry $end
$var wire 1 b s $end
$var wire 1 c w1 $end
$var wire 1 d w2 $end
$var wire 1 e w3 $end
$upscope $end
$scope module f3 $end
$var wire 1 f a $end
$var wire 1 g b $end
$var wire 1 h c $end
$var wire 1 i carry $end
$var wire 1 j s $end
$var wire 1 k w1 $end
$var wire 1 l w2 $end
$var wire 1 m w3 $end
$upscope $end
$scope module f4 $end
$var wire 1 n a $end
$var wire 1 o b $end
$var wire 1 p c $end
$var wire 1 7 carry $end
$var wire 1 q s $end
$var wire 1 r w1 $end
$var wire 1 s w2 $end
$var wire 1 t w3 $end
$upscope $end
$upscope $end
$scope module f2 $end
$var wire 4 u a [3:0] $end
$var wire 4 v b [3:0] $end
$var wire 4 w sum [3:0] $end
$var wire 1 6 carry $end
$var wire 3 x c [2:0] $end
$scope module f1 $end
$var wire 1 y a $end
$var wire 1 z ab $end
$var wire 1 { b $end
$var wire 1 | c $end
$var wire 1 } carry $end
$var wire 1 ~ s $end
$var wire 1 !" w1 $end
$var wire 1 "" w2 $end
$var wire 1 #" w3 $end
$upscope $end
$scope module f2 $end
$var wire 1 $" a $end
$var wire 1 %" ab $end
$var wire 1 &" b $end
$var wire 1 '" c $end
$var wire 1 (" carry $end
$var wire 1 )" s $end
$var wire 1 *" w1 $end
$var wire 1 +" w2 $end
$var wire 1 ," w3 $end
$upscope $end
$scope module f3 $end
$var wire 1 -" a $end
$var wire 1 ." ab $end
$var wire 1 /" b $end
$var wire 1 0" c $end
$var wire 1 1" carry $end
$var wire 1 2" s $end
$var wire 1 3" w1 $end
$var wire 1 4" w2 $end
$var wire 1 5" w3 $end
$upscope $end
$scope module f4 $end
$var wire 1 6" a $end
$var wire 1 7" ab $end
$var wire 1 8" b $end
$var wire 1 9" c $end
$var wire 1 6 carry $end
$var wire 1 :" s $end
$var wire 1 ;" w1 $end
$var wire 1 <" w2 $end
$var wire 1 =" w3 $end
$upscope $end
$upscope $end
$scope module m1 $end
$var wire 1 >" d0 $end
$var wire 1 ?" d1 $end
$var wire 1 & s $end
$var wire 1 @" sbar $end
$var wire 1 A" t1 $end
$var wire 1 B" t2 $end
$var wire 1 C" y $end
$upscope $end
$scope module m10 $end
$var wire 1 D" d0 $end
$var wire 1 E" d1 $end
$var wire 1 & s $end
$var wire 1 F" sbar $end
$var wire 1 G" t1 $end
$var wire 1 H" t2 $end
$var wire 1 I" y $end
$upscope $end
$scope module m11 $end
$var wire 1 J" d0 $end
$var wire 1 K" d1 $end
$var wire 1 & s $end
$var wire 1 L" sbar $end
$var wire 1 M" t1 $end
$var wire 1 N" t2 $end
$var wire 1 O" y $end
$upscope $end
$scope module m12 $end
$var wire 1 P" d0 $end
$var wire 1 Q" d1 $end
$var wire 1 & s $end
$var wire 1 R" sbar $end
$var wire 1 S" t1 $end
$var wire 1 T" t2 $end
$var wire 1 U" y $end
$upscope $end
$scope module m13 $end
$var wire 1 V" d0 $end
$var wire 1 W" d1 $end
$var wire 1 X" s $end
$var wire 1 Y" sbar $end
$var wire 1 Z" t1 $end
$var wire 1 [" t2 $end
$var wire 1 \" y $end
$upscope $end
$scope module m14 $end
$var wire 1 ]" d0 $end
$var wire 1 ^" d1 $end
$var wire 1 _" s $end
$var wire 1 `" sbar $end
$var wire 1 a" t1 $end
$var wire 1 b" t2 $end
$var wire 1 c" y $end
$upscope $end
$scope module m15 $end
$var wire 1 d" d0 $end
$var wire 1 e" d1 $end
$var wire 1 f" s $end
$var wire 1 g" sbar $end
$var wire 1 h" t1 $end
$var wire 1 i" t2 $end
$var wire 1 j" y $end
$upscope $end
$scope module m16 $end
$var wire 1 k" d0 $end
$var wire 1 l" d1 $end
$var wire 1 m" s $end
$var wire 1 n" sbar $end
$var wire 1 o" t1 $end
$var wire 1 p" t2 $end
$var wire 1 q" y $end
$upscope $end
$scope module m17 $end
$var wire 1 r" d0 $end
$var wire 1 s" d1 $end
$var wire 1 t" s $end
$var wire 1 u" sbar $end
$var wire 1 v" t1 $end
$var wire 1 w" t2 $end
$var wire 1 x" y $end
$upscope $end
$scope module m2 $end
$var wire 1 y" d0 $end
$var wire 1 z" d1 $end
$var wire 1 & s $end
$var wire 1 {" sbar $end
$var wire 1 |" t1 $end
$var wire 1 }" t2 $end
$var wire 1 ~" y $end
$upscope $end
$scope module m3 $end
$var wire 1 !# d0 $end
$var wire 1 "# d1 $end
$var wire 1 & s $end
$var wire 1 ## sbar $end
$var wire 1 $# t1 $end
$var wire 1 %# t2 $end
$var wire 1 &# y $end
$upscope $end
$scope module m4 $end
$var wire 1 '# d0 $end
$var wire 1 (# d1 $end
$var wire 1 & s $end
$var wire 1 )# sbar $end
$var wire 1 *# t1 $end
$var wire 1 +# t2 $end
$var wire 1 ,# y $end
$upscope $end
$scope module m5 $end
$var wire 1 -# d0 $end
$var wire 1 .# d1 $end
$var wire 1 & s $end
$var wire 1 /# sbar $end
$var wire 1 0# t1 $end
$var wire 1 1# t2 $end
$var wire 1 2# y $end
$upscope $end
$scope module m6 $end
$var wire 1 3# d0 $end
$var wire 1 4# d1 $end
$var wire 1 & s $end
$var wire 1 5# sbar $end
$var wire 1 6# t1 $end
$var wire 1 7# t2 $end
$var wire 1 8# y $end
$upscope $end
$scope module m7 $end
$var wire 1 9# d0 $end
$var wire 1 :# d1 $end
$var wire 1 & s $end
$var wire 1 ;# sbar $end
$var wire 1 <# t1 $end
$var wire 1 =# t2 $end
$var wire 1 ># y $end
$upscope $end
$scope module m8 $end
$var wire 1 ?# d0 $end
$var wire 1 @# d1 $end
$var wire 1 & s $end
$var wire 1 A# sbar $end
$var wire 1 B# t1 $end
$var wire 1 C# t2 $end
$var wire 1 D# y $end
$upscope $end
$scope module m9 $end
$var wire 1 E# d0 $end
$var wire 1 F# d1 $end
$var wire 1 & s $end
$var wire 1 G# sbar $end
$var wire 1 H# t1 $end
$var wire 1 I# t2 $end
$var wire 1 J# y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0J#
0I#
0H#
1G#
xF#
0E#
0D#
0C#
0B#
1A#
x@#
0?#
0>#
0=#
0<#
1;#
x:#
09#
08#
07#
06#
15#
x4#
03#
02#
01#
00#
1/#
x.#
0-#
1,#
1+#
0*#
1)#
x(#
1'#
0&#
0%#
0$#
1##
x"#
0!#
1~"
1}"
0|"
1{"
xz"
1y"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
0Z"
xY"
xX"
0W"
1V"
0U"
0T"
0S"
1R"
xQ"
0P"
0O"
0N"
0M"
1L"
xK"
0J"
0I"
0H"
0G"
1F"
xE"
0D"
0C"
0B"
0A"
1@"
x?"
0>"
0="
0<"
x;"
x:"
x9"
08"
x7"
x6"
05"
04"
x3"
x2"
x1"
x0"
0/"
x."
x-"
0,"
x+"
0*"
x)"
x("
0'"
1&"
x%"
x$"
0#"
0""
0!"
x~
0}
0|
0{
xz
xy
bx0 x
bx w
b10 v
bx u
xt
0s
0r
xq
xp
0o
xn
xm
0l
0k
xj
xi
xh
0g
xf
xe
0d
0c
xb
xa
x`
0_
x^
0]
0\
x[
xZ
xY
0X
xW
xV
bx U
bx T
b0x S
bx R
xQ
0P
xO
0N
xM
0L
xK
0J
xI
0H
xG
1F
xE
0D
xC
1B
xA
0@
x?
0>
x=
0<
x;
0:
b0x 9
bx 8
x7
x6
bx 5
bx 4
bx 3
bx 2
b1010 1
bx 0
b0 /
bx .
b0 -
bx ,
bx +
bx *
bx )
b10 (
b1010 '
0&
b10 %
b1010 $
0#
bx "
bx !
$end
#50000
04#
0:#
0@#
0?"
1.#
0x"
0q"
0j"
b1 )
0\"
0w"
0p"
0i"
b1 +
1c"
0b"
0["
0u"
0n"
0g"
1a"
0`"
0Y"
1t"
1r"
1m"
1f"
1_"
1X"
16
1:"
1;"
19"
1k"
11"
12"
13"
10"
0E"
0K"
0Q"
b110 x
1("
0b
0j
0q
1]"
1d"
1+"
0`
0h
0p
0z"
1"#
0(#
1~
0z
0h"
0o"
0v"
b1111 ,
b1111 w
1)"
1%"
1."
17"
1F#
0Y
0a
b0 U
0i
07
b100 *
1^"
1y
0e"
0l"
0s"
0$"
0-"
06"
b1 8
b1 T
1Z
0[
0e
0m
1W
0t
b100 0
b1 .
b1 2
b1 u
0V
0^
0f
b1 9
b1 S
0n
0;
1C
0E
b1010 "
b1010 4
1G
0I
0K
0M
b0 !
b0 3
0O
0Q
0=
0?
b0 5
b0 R
0A
1#
#100000
0#
#120000
0B
0F
0~"
1D
0,#
1H
1P
0}"
b100 1
1&#
0+#
b1 /
12#
b1 -
1J#
0@"
0F"
0L"
0R"
0{"
1$#
0##
0)#
10#
0/#
05#
0;#
0A#
1H#
0G#
1&
#150000
1:
1C"
1A"
1?"
1\"
1["
1u"
1n"
1g"
1`"
1Y"
0t"
0r"
0m"
0f"
0_"
0X"
06
0:"
0;"
1<
09"
0H
0J
1I"
0k"
01"
02#
b0 /
08#
1G"
02"
03"
00#
06#
0P
1E"
00"
0.#
04#
0D
1F
b10 -
0J#
1b
b0 x
0("
b0 )
0&#
b1001 1
1,#
0H#
1`
0j"
0d"
0+"
b0 +
0c"
0]"
0$#
1*#
0F#
b1 U
1Y
0h"
0)"
0%"
0a"
b0 ,
b0 w
0~
1z
0"#
1(#
b10 8
b10 T
0Z
1[
1e"
1$"
0^"
0y
b1001 *
1V
b10 .
b10 2
b10 u
b1001 0
b1 5
b1 R
1Q
b1 !
b1 3
1I
0G
1E
b100 "
b100 4
0C
1#
#200000
0#
#250000
0:
0N
0C"
0D#
0A"
0B#
0?"
0L
0@#
0>#
0\"
0<#
0x"
0["
0:#
0u"
0w"
0n"
0g"
1a"
0`"
0Y"
1H
0J
1t"
1r"
1m"
1f"
1_"
1X"
16
12#
b1 /
08#
0q"
1:"
1;"
10#
06#
0p"
19"
0>
1.#
04#
1k"
11"
0O"
b1 )
12"
13"
0M"
1B
0F
1c"
b1 +
0j"
10"
1P
1<
0K"
1~"
b10 1
0,#
0b"
0i"
b110 x
1("
1J#
b11 -
1I"
0j
1|"
0*#
1]"
1d"
1+"
1H#
0`
1G"
0h
1z"
0(#
1~
0z
b1111 ,
b1111 w
1)"
1%"
1F#
0Y
1E"
b0 U
0a
b10 *
1^"
1y
0e"
0$"
1Z
0[
b11 8
b11 T
1b
0e
b10 0
b1 .
b1 2
b1 u
0V
1^
1;
0E
b1001 "
b1001 4
1G
b0 !
b0 3
0I
0Q
b10 5
b10 R
1=
1#
#300000
0#
#350000
1:
1C"
1A"
1?"
1\"
1["
1>
1u"
1n"
1g"
1`"
1Y"
1O"
0t"
0r"
0m"
0f"
0_"
0X"
06
1M"
0:"
0;"
0<
1K"
09"
0H
0J
0I"
1j
0k"
01"
02#
b0 /
08#
0G"
1h
02"
03"
00#
06#
0P
0E"
1a
00"
0.#
04#
0B
1D
b100 -
0J#
0b
1e
b0 x
0("
b0 )
0~"
b101 1
1&#
0H#
1`
0j"
0d"
0+"
b0 +
0c"
0]"
0|"
1$#
0F#
b11 U
1Y
0h"
0)"
0%"
0a"
b0 ,
b0 w
0~
1z
0z"
1"#
b100 8
b100 T
0Z
1[
1e"
1$"
0^"
0y
b101 *
1V
b10 .
b10 2
b10 u
b101 0
b11 5
b11 R
1Q
b1 !
b1 3
1I
0G
1C
b10 "
b10 4
0;
1#
#400000
0#
#450000
0\"
0x"
0["
0u"
0w"
0n"
0g"
0`"
0Y"
1t"
1r"
1m"
1f"
1_"
1X"
16
0q"
1:"
1;"
0p"
19"
0@
1k"
11"
0U"
12"
13"
0S"
b0 +
0j"
10"
0<
1>
0Q"
0i"
b110 x
1("
0I"
b100 -
1O"
0q
1d"
1+"
0`
0G"
0h
1M"
0p
b1110 ,
b1110 w
1)"
1%"
0Y
0E"
0a
1K"
b0 U
0i
0e"
0$"
0[
0W
0b
0e
b100 8
b100 T
1j
0m
b1010 0
b0 .
b0 2
b0 u
0V
b0 9
b0 S
0^
1f
1;
0C
b101 "
b101 4
1E
b0 !
b0 3
0I
0Q
0=
b100 5
b100 R
1?
1#
#500000
0#
#550000
1#
#600000
0#
#650000
1#
#700000
0#
#750000
1#
#800000
0#
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
#1050000
1#
#1100000
0#
#1120000
