
*** Running vivado
    with args -log DP_Colorbar_BD_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DP_Colorbar_BD_wrapper.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source DP_Colorbar_BD_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 567.441 ; gain = 184.062
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental D:/Zynq_Pro/DP_Colorbar20240402/DP_Colorbar/DP_Colorbar.srcs/utils_1/imports/synth_1/DP_Colorbar_BD_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Zynq_Pro/DP_Colorbar20240402/DP_Colorbar/DP_Colorbar.srcs/utils_1/imports/synth_1/DP_Colorbar_BD_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top DP_Colorbar_BD_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33300
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1907.301 ; gain = 376.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DP_Colorbar_BD_wrapper' [D:/Zynq_Pro/DP_Colorbar20240402/DP_Colorbar/DP_Colorbar.gen/sources_1/bd/DP_Colorbar_BD/hdl/DP_Colorbar_BD_wrapper.vhd:18]
INFO: [Synth 8-3491] module 'DP_Colorbar_BD' declared at 'd:/Zynq_Pro/DP_Colorbar20240402/DP_Colorbar/DP_Colorbar.gen/sources_1/bd/DP_Colorbar_BD/synth/DP_Colorbar_BD.vhd:15' bound to instance 'DP_Colorbar_BD_i' of component 'DP_Colorbar_BD' [D:/Zynq_Pro/DP_Colorbar20240402/DP_Colorbar/DP_Colorbar.gen/sources_1/bd/DP_Colorbar_BD/hdl/DP_Colorbar_BD_wrapper.vhd:22]
INFO: [Synth 8-638] synthesizing module 'DP_Colorbar_BD' [d:/Zynq_Pro/DP_Colorbar20240402/DP_Colorbar/DP_Colorbar.gen/sources_1/bd/DP_Colorbar_BD/synth/DP_Colorbar_BD.vhd:22]
INFO: [Synth 8-3491] module 'DP_Colorbar_BD_zynq_ultra_ps_e_0_0' declared at 'D:/Zynq_Pro/DP_Colorbar20240402/DP_Colorbar/DP_Colorbar.runs/synth_1/.Xil/Vivado-18240-GL-725/realtime/DP_Colorbar_BD_zynq_ultra_ps_e_0_0_stub.vhdl:6' bound to instance 'zynq_ultra_ps_e_0' of component 'DP_Colorbar_BD_zynq_ultra_ps_e_0_0' [d:/Zynq_Pro/DP_Colorbar20240402/DP_Colorbar/DP_Colorbar.gen/sources_1/bd/DP_Colorbar_BD/synth/DP_Colorbar_BD.vhd:26]
INFO: [Synth 8-638] synthesizing module 'DP_Colorbar_BD_zynq_ultra_ps_e_0_0' [D:/Zynq_Pro/DP_Colorbar20240402/DP_Colorbar/DP_Colorbar.runs/synth_1/.Xil/Vivado-18240-GL-725/realtime/DP_Colorbar_BD_zynq_ultra_ps_e_0_0_stub.vhdl:9]
INFO: [Synth 8-256] done synthesizing module 'DP_Colorbar_BD' (0#1) [d:/Zynq_Pro/DP_Colorbar20240402/DP_Colorbar/DP_Colorbar.gen/sources_1/bd/DP_Colorbar_BD/synth/DP_Colorbar_BD.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'DP_Colorbar_BD_wrapper' (0#1) [D:/Zynq_Pro/DP_Colorbar20240402/DP_Colorbar/DP_Colorbar.gen/sources_1/bd/DP_Colorbar_BD/hdl/DP_Colorbar_BD_wrapper.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.387 ; gain = 483.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.387 ; gain = 483.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2014.387 ; gain = 483.176
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Zynq_Pro/DP_Colorbar20240402/DP_Colorbar/DP_Colorbar.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Zynq_Pro/DP_Colorbar20240402/DP_Colorbar/DP_Colorbar.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2014.387 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2014.582 ; gain = 483.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2015.504 ; gain = 484.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for DP_Colorbar_BD_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DP_Colorbar_BD_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2015.504 ; gain = 484.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2015.504 ; gain = 484.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2015.504 ; gain = 484.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2534.320 ; gain = 1003.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2534.320 ; gain = 1003.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2543.891 ; gain = 1012.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2559.691 ; gain = 1028.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2559.691 ; gain = 1028.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2559.691 ; gain = 1028.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2559.691 ; gain = 1028.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2559.691 ; gain = 1028.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2559.691 ; gain = 1028.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |DP_Colorbar_BD_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |DP_Colorbar_BD_zynq_ultra_ps_e_0_0_bbox |     1|
+------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2559.691 ; gain = 1028.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2559.691 ; gain = 1028.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2559.691 ; gain = 1028.480
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2559.691 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 809aed57
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2600.938 ; gain = 1973.789
INFO: [Common 17-1381] The checkpoint 'D:/Zynq_Pro/DP_Colorbar20240402/DP_Colorbar/DP_Colorbar.runs/synth_1/DP_Colorbar_BD_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DP_Colorbar_BD_wrapper_utilization_synth.rpt -pb DP_Colorbar_BD_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 14:01:16 2024...
