// Seed: 1724256684
module module_0 (
    id_1
);
  input wire id_1;
  module_2();
endmodule
module module_1;
  assign id_1 = 1'b0;
  assign id_1 = id_1;
  always_comb if (id_1 - 1) @(id_1 or 1 - id_1) #(1'b0);
  module_0(
      id_1
  );
endmodule
module module_2 ();
  wire id_1 = id_1;
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3#(
      .id_3(1),
      .id_1(id_2),
      .id_3((1)),
      .id_1(id_3),
      .id_1(1)) = id_2;
  module_2();
endmodule
