TimeQuest Timing Analyzer report for MA-490
Sun Dec 13 22:02:42 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'MA_490:Core|cpu_clk'
 12. Slow Model Setup: 'clk_358'
 13. Slow Model Setup: 'clk_50'
 14. Slow Model Setup: 'Clock_gen|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'Clock_gen|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'MA_490:Core|cpu_clk'
 17. Slow Model Hold: 'clk_358'
 18. Slow Model Hold: 'clk_50'
 19. Slow Model Recovery: 'KeyboardMapper:decoder|ScanCode[0]'
 20. Slow Model Recovery: 'clk_50'
 21. Slow Model Removal: 'KeyboardMapper:decoder|ScanCode[0]'
 22. Slow Model Removal: 'clk_50'
 23. Slow Model Minimum Pulse Width: 'KeyboardMapper:decoder|ScanCode[0]'
 24. Slow Model Minimum Pulse Width: 'clk_358'
 25. Slow Model Minimum Pulse Width: 'MA_490:Core|cpu_clk'
 26. Slow Model Minimum Pulse Width: 'clk_50'
 27. Slow Model Minimum Pulse Width: 'Clock_gen|altpll_component|pll|clk[0]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Output Enable Times
 33. Minimum Output Enable Times
 34. Output Disable Times
 35. Minimum Output Disable Times
 36. Fast Model Setup Summary
 37. Fast Model Hold Summary
 38. Fast Model Recovery Summary
 39. Fast Model Removal Summary
 40. Fast Model Minimum Pulse Width Summary
 41. Fast Model Setup: 'MA_490:Core|cpu_clk'
 42. Fast Model Setup: 'clk_358'
 43. Fast Model Setup: 'clk_50'
 44. Fast Model Setup: 'Clock_gen|altpll_component|pll|clk[0]'
 45. Fast Model Hold: 'clk_50'
 46. Fast Model Hold: 'MA_490:Core|cpu_clk'
 47. Fast Model Hold: 'Clock_gen|altpll_component|pll|clk[0]'
 48. Fast Model Hold: 'clk_358'
 49. Fast Model Recovery: 'KeyboardMapper:decoder|ScanCode[0]'
 50. Fast Model Recovery: 'clk_50'
 51. Fast Model Removal: 'KeyboardMapper:decoder|ScanCode[0]'
 52. Fast Model Removal: 'clk_50'
 53. Fast Model Minimum Pulse Width: 'KeyboardMapper:decoder|ScanCode[0]'
 54. Fast Model Minimum Pulse Width: 'clk_358'
 55. Fast Model Minimum Pulse Width: 'MA_490:Core|cpu_clk'
 56. Fast Model Minimum Pulse Width: 'clk_50'
 57. Fast Model Minimum Pulse Width: 'Clock_gen|altpll_component|pll|clk[0]'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Output Enable Times
 63. Minimum Output Enable Times
 64. Output Disable Times
 65. Minimum Output Disable Times
 66. Multicorner Timing Analysis Summary
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Setup Transfers
 72. Hold Transfers
 73. Recovery Transfers
 74. Removal Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages
 79. TimeQuest Timing Analyzer Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MA-490                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                              ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------+-------------------------------------------+
; clk_50                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                         ; { clk_50 }                                ;
; clk_358                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                         ; { clk_358 }                               ;
; Clock_gen|altpll_component|pll|clk[0] ; Generated ; 70.000 ; 14.29 MHz  ; 0.000 ; 35.000 ; 50.00      ; 7         ; 2           ;       ;        ;           ;            ; false    ; clk_50 ; Clock_gen|altpll_component|pll|inclk[0] ; { Clock_gen|altpll_component|pll|clk[0] } ;
; KeyboardMapper:decoder|ScanCode[0]    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                         ; { KeyboardMapper:decoder|ScanCode[0] }    ;
; MA_490:Core|cpu_clk                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                         ; { MA_490:Core|cpu_clk }                   ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                      ;
+------------+-----------------+---------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note                                                  ;
+------------+-----------------+---------------------------------------+-------------------------------------------------------+
; 36.45 MHz  ; 36.45 MHz       ; MA_490:Core|cpu_clk                   ;                                                       ;
; 125.72 MHz ; 125.72 MHz      ; clk_50                                ;                                                       ;
; 252.08 MHz ; 180.05 MHz      ; clk_358                               ; limit due to high minimum pulse width violation (tch) ;
; 768.05 MHz ; 402.58 MHz      ; Clock_gen|altpll_component|pll|clk[0] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+---------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------+
; Slow Model Setup Summary                                        ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; MA_490:Core|cpu_clk                   ; -16.630 ; -8431.229     ;
; clk_358                               ; -6.379  ; -245.452      ;
; clk_50                                ; -1.227  ; -7.219        ;
; Clock_gen|altpll_component|pll|clk[0] ; 68.698  ; 0.000         ;
+---------------------------------------+---------+---------------+


+---------------------------------------------------------------+
; Slow Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; Clock_gen|altpll_component|pll|clk[0] ; 0.499 ; 0.000         ;
; MA_490:Core|cpu_clk                   ; 0.499 ; 0.000         ;
; clk_358                               ; 0.499 ; 0.000         ;
; clk_50                                ; 0.499 ; 0.000         ;
+---------------------------------------+-------+---------------+


+-------------------------------------------------------------+
; Slow Model Recovery Summary                                 ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; KeyboardMapper:decoder|ScanCode[0] ; 2.408  ; 0.000         ;
; clk_50                             ; 16.762 ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow Model Removal Summary                                  ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; KeyboardMapper:decoder|ScanCode[0] ; -5.006 ; -5.006        ;
; clk_50                             ; 2.100  ; 0.000         ;
+------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; KeyboardMapper:decoder|ScanCode[0]    ; -4.074 ; -59.382       ;
; clk_358                               ; -2.277 ; -241.260      ;
; MA_490:Core|cpu_clk                   ; -0.742 ; -1041.768     ;
; clk_50                                ; 8.758  ; 0.000         ;
; Clock_gen|altpll_component|pll|clk[0] ; 33.758 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'MA_490:Core|cpu_clk'                                                                                                                   ;
+---------+--------------------------------+---------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack   ; From Node                      ; To Node                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------+---------------------------+---------------------+---------------------+--------------+------------+------------+
; -16.630 ; MA_490:Core|T65:U1|P[0]        ; MA_490:Core|T65:U1|P[1]   ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 17.686     ;
; -16.601 ; MA_490:Core|T65:U1|BusB[0]     ; MA_490:Core|T65:U1|P[1]   ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 17.656     ;
; -16.594 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 17.642     ;
; -16.569 ; MA_490:Core|T65:U1|BusA_r[1]   ; MA_490:Core|T65:U1|P[1]   ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 17.613     ;
; -16.548 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 17.604     ;
; -16.541 ; MA_490:Core|T65:U1|BusA_r[0]   ; MA_490:Core|T65:U1|P[1]   ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.001      ; 17.582     ;
; -16.481 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 17.529     ;
; -16.450 ; MA_490:Core|T65:U1|BusA_r[2]   ; MA_490:Core|T65:U1|P[1]   ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.018      ; 17.508     ;
; -16.420 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 17.468     ;
; -16.388 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 17.436     ;
; -16.386 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 17.442     ;
; -16.329 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 17.377     ;
; -16.256 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 17.303     ;
; -16.213 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 17.261     ;
; -16.210 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 17.265     ;
; -16.189 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 17.237     ;
; -16.143 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 17.190     ;
; -16.108 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 17.156     ;
; -16.082 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 17.129     ;
; -16.065 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 17.114     ;
; -16.062 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 17.118     ;
; -16.050 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 17.097     ;
; -16.048 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 17.103     ;
; -16.043 ; MA_490:Core|T65:U1|BusA_r[3]   ; MA_490:Core|T65:U1|P[1]   ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.001      ; 17.084     ;
; -16.019 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.017      ; 17.076     ;
; -16.013 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 17.061     ;
; -15.995 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 17.043     ;
; -15.991 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 17.038     ;
; -15.970 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 17.019     ;
; -15.967 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 17.023     ;
; -15.952 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 17.001     ;
; -15.934 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 16.982     ;
; -15.924 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.017      ; 16.981     ;
; -15.902 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 16.949     ;
; -15.902 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 16.950     ;
; -15.900 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 16.956     ;
; -15.900 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 16.948     ;
; -15.891 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.940     ;
; -15.875 ; MA_490:Core|T65:U1|MCycle[1]   ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 16.931     ;
; -15.875 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 16.922     ;
; -15.859 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.908     ;
; -15.857 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.017      ; 16.914     ;
; -15.857 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.906     ;
; -15.856 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 16.911     ;
; -15.851 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 16.898     ;
; -15.843 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 16.891     ;
; -15.839 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 16.887     ;
; -15.807 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 16.855     ;
; -15.805 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 16.861     ;
; -15.800 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.849     ;
; -15.796 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.845     ;
; -15.789 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 16.836     ;
; -15.764 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.813     ;
; -15.762 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.017      ; 16.819     ;
; -15.748 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 16.796     ;
; -15.728 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 16.775     ;
; -15.727 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 16.775     ;
; -15.705 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.754     ;
; -15.703 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 16.751     ;
; -15.696 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 16.743     ;
; -15.694 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 16.749     ;
; -15.684 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.733     ;
; -15.660 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.709     ;
; -15.637 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 16.684     ;
; -15.632 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 16.680     ;
; -15.621 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.670     ;
; -15.608 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 16.656     ;
; -15.589 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.638     ;
; -15.575 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.017      ; 16.632     ;
; -15.565 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.614     ;
; -15.537 ; MA_490:Core|T65:U1|MCycle[1]   ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 16.592     ;
; -15.521 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 16.568     ;
; -15.514 ; MA_490:Core|T65:U1|BusB[1]     ; MA_490:Core|T65:U1|P[1]   ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; -0.010     ; 16.544     ;
; -15.508 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.557     ;
; -15.497 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 16.544     ;
; -15.447 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.496     ;
; -15.415 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.464     ;
; -15.413 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.017      ; 16.470     ;
; -15.411 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 16.458     ;
; -15.401 ; MA_490:Core|T65:U1|BusB[2]     ; MA_490:Core|T65:U1|P[1]   ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; -0.010     ; 16.431     ;
; -15.389 ; MA_490:Core|T65:U1|MCycle[1]   ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 16.445     ;
; -15.365 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 16.420     ;
; -15.364 ; MA_490:Core|T65:U1|ALU_Op_r[0] ; MA_490:Core|T65:U1|P[1]   ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; -0.007     ; 16.397     ;
; -15.356 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.405     ;
; -15.346 ; MA_490:Core|T65:U1|MCycle[1]   ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.017      ; 16.403     ;
; -15.325 ; MA_490:Core|T65:U1|IR[4]       ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.008      ; 16.373     ;
; -15.298 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 16.345     ;
; -15.294 ; MA_490:Core|T65:U1|MCycle[1]   ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 16.350     ;
; -15.252 ; MA_490:Core|T65:U1|BusB[3]     ; MA_490:Core|T65:U1|P[1]   ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; -0.010     ; 16.282     ;
; -15.251 ; MA_490:Core|T65:U1|MCycle[1]   ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.017      ; 16.308     ;
; -15.240 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.289     ;
; -15.237 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 16.284     ;
; -15.216 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.009      ; 16.265     ;
; -15.205 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 16.252     ;
; -15.203 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 16.258     ;
; -15.183 ; MA_490:Core|T65:U1|MCycle[1]   ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 16.238     ;
; -15.146 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 16.193     ;
; -15.030 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 16.077     ;
; -15.006 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 16.053     ;
; -14.987 ; MA_490:Core|T65:U1|IR[4]       ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.007      ; 16.034     ;
+---------+--------------------------------+---------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_358'                                                                                                                                                                                                                ;
+--------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                                               ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; -6.379 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 7.478      ;
; -6.378 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 7.493      ;
; -6.347 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.157      ; 7.458      ;
; -6.072 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 7.187      ;
; -6.047 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 7.162      ;
; -6.040 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 7.155      ;
; -6.035 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 7.134      ;
; -6.027 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 7.126      ;
; -5.997 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg4 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 7.112      ;
; -5.989 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 7.104      ;
; -5.967 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 7.082      ;
; -5.964 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 7.079      ;
; -5.962 ; MA_490:Core|T65:U1|PC[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.136      ; 7.052      ;
; -5.961 ; MA_490:Core|T65:U1|PC[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.152      ; 7.067      ;
; -5.952 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 7.051      ;
; -5.942 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 7.057      ;
; -5.938 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 7.053      ;
; -5.930 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 7.029      ;
; -5.930 ; MA_490:Core|T65:U1|PC[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.148      ; 7.032      ;
; -5.907 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 7.022      ;
; -5.907 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 7.006      ;
; -5.906 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 7.021      ;
; -5.889 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 7.004      ;
; -5.875 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.157      ; 6.986      ;
; -5.866 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.965      ;
; -5.845 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.960      ;
; -5.812 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.927      ;
; -5.801 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.153      ; 6.908      ;
; -5.799 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.898      ;
; -5.780 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.895      ;
; -5.776 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.153      ; 6.883      ;
; -5.770 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.885      ;
; -5.769 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.868      ;
; -5.769 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.153      ; 6.876      ;
; -5.768 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.883      ;
; -5.764 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.137      ; 6.855      ;
; -5.758 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg4 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.873      ;
; -5.756 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.137      ; 6.847      ;
; -5.755 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.870      ;
; -5.745 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.860      ;
; -5.743 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.842      ;
; -5.739 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.854      ;
; -5.738 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.853      ;
; -5.737 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.157      ; 6.848      ;
; -5.733 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.832      ;
; -5.733 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.848      ;
; -5.726 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg4 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.153      ; 6.833      ;
; -5.725 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.824      ;
; -5.721 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.820      ;
; -5.698 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.813      ;
; -5.696 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.153      ; 6.803      ;
; -5.695 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg4 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.810      ;
; -5.680 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.795      ;
; -5.679 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.794      ;
; -5.675 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.790      ;
; -5.673 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg2 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.788      ;
; -5.665 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.780      ;
; -5.663 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.762      ;
; -5.657 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.756      ;
; -5.656 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.755      ;
; -5.653 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg2 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.752      ;
; -5.652 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg4 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.767      ;
; -5.650 ; MA_490:Core|T65:U1|DL[2]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.765      ;
; -5.647 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg4 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.746      ;
; -5.641 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.157      ; 6.752      ;
; -5.640 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.755      ;
; -5.636 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.137      ; 6.727      ;
; -5.636 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.751      ;
; -5.635 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.153      ; 6.742      ;
; -5.635 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.750      ;
; -5.625 ; MA_490:Core|T65:U1|DL[2]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.740      ;
; -5.613 ; MA_490:Core|T65:U1|DL[2]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.712      ;
; -5.612 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg2 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.727      ;
; -5.605 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.704      ;
; -5.604 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.719      ;
; -5.604 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.149      ; 6.707      ;
; -5.603 ; MA_490:Core|T65:U1|DL[2]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.718      ;
; -5.603 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.718      ;
; -5.600 ; MA_490:Core|T65:U1|IR[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.153      ; 6.707      ;
; -5.591 ; MA_490:Core|T65:U1|DL[2]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.690      ;
; -5.590 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.689      ;
; -5.584 ; MA_490:Core|T65:U1|MCycle[2] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.699      ;
; -5.582 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.157      ; 6.693      ;
; -5.582 ; MA_490:Core|T65:U1|DL[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.697      ;
; -5.575 ; MA_490:Core|T65:U1|IR[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.153      ; 6.682      ;
; -5.573 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.157      ; 6.684      ;
; -5.572 ; MA_490:Core|T65:U1|PC[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.152      ; 6.678      ;
; -5.570 ; MA_490:Core|T65:U1|DL[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.669      ;
; -5.568 ; MA_490:Core|T65:U1|DL[2]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.683      ;
; -5.568 ; MA_490:Core|T65:U1|IR[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.153      ; 6.675      ;
; -5.563 ; MA_490:Core|T65:U1|IR[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.137      ; 6.654      ;
; -5.559 ; MA_490:Core|T65:U1|MCycle[2] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.674      ;
; -5.558 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.157      ; 6.669      ;
; -5.555 ; MA_490:Core|T65:U1|IR[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.137      ; 6.646      ;
; -5.552 ; MA_490:Core|T65:U1|MCycle[2] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.667      ;
; -5.550 ; MA_490:Core|T65:U1|DL[2]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.665      ;
; -5.549 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg4 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.664      ;
; -5.547 ; MA_490:Core|T65:U1|MCycle[2] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.145      ; 6.646      ;
; -5.547 ; MA_490:Core|T65:U1|PC[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.152      ; 6.653      ;
; -5.547 ; MA_490:Core|T65:U1|DL[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.161      ; 6.662      ;
+--------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_50'                                                                                                                                          ;
+--------+---------------------------------------+---------------------------------------+---------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------+-------------+--------------+------------+------------+
; -1.227 ; MA_490:Core|RIOT:U2|ORA[0]            ; MA_490:Core|dac:U3|SigmaLatch_q[9]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.749      ;
; -1.192 ; MA_490:Core|RIOT:U2|ORA[1]            ; MA_490:Core|dac:U3|SigmaLatch_q[9]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.714      ;
; -1.141 ; MA_490:Core|RIOT:U2|ORA[0]            ; MA_490:Core|dac:U3|SigmaLatch_q[8]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.663      ;
; -1.106 ; MA_490:Core|RIOT:U2|ORA[1]            ; MA_490:Core|dac:U3|SigmaLatch_q[8]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.628      ;
; -1.091 ; MA_490:Core|RIOT:U2|ORA[5]            ; MA_490:Core|dac:U3|SigmaLatch_q[9]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.613      ;
; -1.055 ; MA_490:Core|RIOT:U2|ORA[2]            ; MA_490:Core|dac:U3|SigmaLatch_q[9]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.577      ;
; -1.022 ; MA_490:Core|RIOT:U2|ORA[6]            ; MA_490:Core|dac:U3|SigmaLatch_q[9]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.544      ;
; -1.005 ; MA_490:Core|RIOT:U2|ORA[5]            ; MA_490:Core|dac:U3|SigmaLatch_q[8]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.527      ;
; -0.969 ; MA_490:Core|RIOT:U2|ORA[3]            ; MA_490:Core|dac:U3|SigmaLatch_q[9]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.491      ;
; -0.969 ; MA_490:Core|RIOT:U2|ORA[2]            ; MA_490:Core|dac:U3|SigmaLatch_q[8]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.491      ;
; -0.951 ; MA_490:Core|RIOT:U2|ORA[0]            ; MA_490:Core|dac:U3|SigmaLatch_q[7]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.473      ;
; -0.936 ; MA_490:Core|RIOT:U2|ORA[6]            ; MA_490:Core|dac:U3|SigmaLatch_q[8]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.458      ;
; -0.916 ; MA_490:Core|RIOT:U2|ORA[1]            ; MA_490:Core|dac:U3|SigmaLatch_q[7]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.438      ;
; -0.883 ; MA_490:Core|RIOT:U2|ORA[3]            ; MA_490:Core|dac:U3|SigmaLatch_q[8]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.405      ;
; -0.881 ; MA_490:Core|RIOT:U2|ORA[4]            ; MA_490:Core|dac:U3|SigmaLatch_q[9]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.403      ;
; -0.865 ; MA_490:Core|RIOT:U2|ORA[0]            ; MA_490:Core|dac:U3|SigmaLatch_q[6]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.387      ;
; -0.830 ; MA_490:Core|RIOT:U2|ORA[1]            ; MA_490:Core|dac:U3|SigmaLatch_q[6]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.352      ;
; -0.815 ; MA_490:Core|RIOT:U2|ORA[5]            ; MA_490:Core|dac:U3|SigmaLatch_q[7]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.337      ;
; -0.795 ; MA_490:Core|RIOT:U2|ORA[4]            ; MA_490:Core|dac:U3|SigmaLatch_q[8]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.317      ;
; -0.779 ; MA_490:Core|RIOT:U2|ORA[0]            ; MA_490:Core|dac:U3|SigmaLatch_q[5]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.301      ;
; -0.779 ; MA_490:Core|RIOT:U2|ORA[2]            ; MA_490:Core|dac:U3|SigmaLatch_q[7]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.301      ;
; -0.746 ; MA_490:Core|RIOT:U2|ORA[6]            ; MA_490:Core|dac:U3|SigmaLatch_q[7]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.268      ;
; -0.744 ; MA_490:Core|RIOT:U2|ORA[1]            ; MA_490:Core|dac:U3|SigmaLatch_q[5]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.266      ;
; -0.729 ; MA_490:Core|RIOT:U2|ORA[5]            ; MA_490:Core|dac:U3|SigmaLatch_q[6]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.251      ;
; -0.693 ; MA_490:Core|RIOT:U2|ORA[0]            ; MA_490:Core|dac:U3|SigmaLatch_q[4]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.215      ;
; -0.693 ; MA_490:Core|RIOT:U2|ORA[3]            ; MA_490:Core|dac:U3|SigmaLatch_q[7]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.215      ;
; -0.693 ; MA_490:Core|RIOT:U2|ORA[2]            ; MA_490:Core|dac:U3|SigmaLatch_q[6]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.215      ;
; -0.684 ; MA_490:Core|RIOT:U2|ORA[7]            ; MA_490:Core|dac:U3|SigmaLatch_q[9]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.206      ;
; -0.658 ; MA_490:Core|RIOT:U2|ORA[1]            ; MA_490:Core|dac:U3|SigmaLatch_q[4]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.180      ;
; -0.607 ; MA_490:Core|RIOT:U2|ORA[0]            ; MA_490:Core|dac:U3|SigmaLatch_q[3]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.129      ;
; -0.607 ; MA_490:Core|RIOT:U2|ORA[3]            ; MA_490:Core|dac:U3|SigmaLatch_q[6]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.129      ;
; -0.607 ; MA_490:Core|RIOT:U2|ORA[2]            ; MA_490:Core|dac:U3|SigmaLatch_q[5]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.129      ;
; -0.605 ; MA_490:Core|RIOT:U2|ORA[4]            ; MA_490:Core|dac:U3|SigmaLatch_q[7]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.127      ;
; -0.598 ; MA_490:Core|RIOT:U2|ORA[7]            ; MA_490:Core|dac:U3|SigmaLatch_q[8]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.120      ;
; -0.572 ; MA_490:Core|RIOT:U2|ORA[1]            ; MA_490:Core|dac:U3|SigmaLatch_q[3]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.094      ;
; -0.521 ; MA_490:Core|RIOT:U2|ORA[0]            ; MA_490:Core|dac:U3|SigmaLatch_q[2]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.043      ;
; -0.521 ; MA_490:Core|RIOT:U2|ORA[3]            ; MA_490:Core|dac:U3|SigmaLatch_q[5]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.043      ;
; -0.521 ; MA_490:Core|RIOT:U2|ORA[2]            ; MA_490:Core|dac:U3|SigmaLatch_q[4]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.043      ;
; -0.519 ; MA_490:Core|RIOT:U2|ORA[4]            ; MA_490:Core|dac:U3|SigmaLatch_q[6]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.041      ;
; -0.486 ; MA_490:Core|RIOT:U2|ORA[1]            ; MA_490:Core|dac:U3|SigmaLatch_q[2]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 2.008      ;
; -0.435 ; MA_490:Core|RIOT:U2|ORA[0]            ; MA_490:Core|dac:U3|SigmaLatch_q[1]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 1.957      ;
; -0.435 ; MA_490:Core|RIOT:U2|ORA[3]            ; MA_490:Core|dac:U3|SigmaLatch_q[4]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 1.957      ;
; -0.435 ; MA_490:Core|RIOT:U2|ORA[2]            ; MA_490:Core|dac:U3|SigmaLatch_q[3]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 1.957      ;
; -0.433 ; MA_490:Core|RIOT:U2|ORA[4]            ; MA_490:Core|dac:U3|SigmaLatch_q[5]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 1.955      ;
; -0.268 ; MA_490:Core|RIOT:U2|ORA[6]            ; MA_490:Core|dac:U3|SigmaLatch_q[6]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 1.790      ;
; -0.242 ; MA_490:Core|RIOT:U2|ORA[5]            ; MA_490:Core|dac:U3|SigmaLatch_q[5]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 1.764      ;
; -0.006 ; MA_490:Core|RIOT:U2|ORA[1]            ; MA_490:Core|dac:U3|SigmaLatch_q[1]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 1.528      ;
; -0.004 ; MA_490:Core|RIOT:U2|ORA[7]            ; MA_490:Core|dac:U3|SigmaLatch_q[7]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 1.526      ;
; 0.043  ; MA_490:Core|RIOT:U2|ORA[0]            ; MA_490:Core|dac:U3|SigmaLatch_q[0]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 1.479      ;
; 0.043  ; MA_490:Core|RIOT:U2|ORA[2]            ; MA_490:Core|dac:U3|SigmaLatch_q[2]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 1.479      ;
; 0.045  ; MA_490:Core|RIOT:U2|ORA[4]            ; MA_490:Core|dac:U3|SigmaLatch_q[4]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 1.477      ;
; 0.052  ; MA_490:Core|RIOT:U2|ORA[3]            ; MA_490:Core|dac:U3|SigmaLatch_q[3]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.482      ; 1.470      ;
; 12.046 ; PS2Controller:keyboard|DataByte[5]    ; KeyboardMapper:decoder|State.LEDs     ; clk_50              ; clk_50      ; 20.000       ; -0.009     ; 7.985      ;
; 12.083 ; PS2Controller:keyboard|DataByte[2]    ; KeyboardMapper:decoder|State.LEDs     ; clk_50              ; clk_50      ; 20.000       ; -0.009     ; 7.948      ;
; 12.144 ; PS2Controller:keyboard|DataByte[1]    ; KeyboardMapper:decoder|ScanCode[0]    ; clk_50              ; clk_50      ; 20.000       ; 0.003      ; 7.899      ;
; 12.162 ; PS2Controller:keyboard|DataByte[3]    ; KeyboardMapper:decoder|ScanCode[0]    ; clk_50              ; clk_50      ; 20.000       ; 0.003      ; 7.881      ;
; 12.195 ; PS2Controller:keyboard|DataByte[2]    ; KeyboardMapper:decoder|State.Start    ; clk_50              ; clk_50      ; 20.000       ; -0.004     ; 7.841      ;
; 12.231 ; PS2Controller:keyboard|TimeCounter[3] ; PS2Controller:keyboard|State.SendData ; clk_50              ; clk_50      ; 20.000       ; 0.014      ; 7.823      ;
; 12.242 ; PS2Controller:keyboard|DataByte[4]    ; KeyboardMapper:decoder|ScanCode[0]    ; clk_50              ; clk_50      ; 20.000       ; 0.003      ; 7.801      ;
; 12.266 ; PS2Controller:keyboard|DataByte[2]    ; KeyboardMapper:decoder|Command[4]     ; clk_50              ; clk_50      ; 20.000       ; -0.006     ; 7.768      ;
; 12.266 ; PS2Controller:keyboard|DataByte[2]    ; KeyboardMapper:decoder|Command[2]     ; clk_50              ; clk_50      ; 20.000       ; -0.006     ; 7.768      ;
; 12.266 ; PS2Controller:keyboard|DataByte[2]    ; KeyboardMapper:decoder|Command[1]     ; clk_50              ; clk_50      ; 20.000       ; -0.006     ; 7.768      ;
; 12.266 ; PS2Controller:keyboard|DataByte[2]    ; KeyboardMapper:decoder|Command[3]     ; clk_50              ; clk_50      ; 20.000       ; -0.006     ; 7.768      ;
; 12.266 ; PS2Controller:keyboard|DataByte[2]    ; KeyboardMapper:decoder|Command[0]     ; clk_50              ; clk_50      ; 20.000       ; -0.006     ; 7.768      ;
; 12.275 ; PS2Controller:keyboard|TimeCounter[3] ; PS2Controller:keyboard|State.CheckAck ; clk_50              ; clk_50      ; 20.000       ; 0.014      ; 7.779      ;
; 12.310 ; PS2Controller:keyboard|DataByte[5]    ; KeyboardMapper:decoder|State.Extended ; clk_50              ; clk_50      ; 20.000       ; -0.006     ; 7.724      ;
; 12.310 ; PS2Controller:keyboard|DataByte[5]    ; KeyboardMapper:decoder|State.Break    ; clk_50              ; clk_50      ; 20.000       ; -0.006     ; 7.724      ;
; 12.315 ; PS2Controller:keyboard|DataByte[7]    ; KeyboardMapper:decoder|State.Start    ; clk_50              ; clk_50      ; 20.000       ; -0.004     ; 7.721      ;
; 12.347 ; PS2Controller:keyboard|DataByte[2]    ; KeyboardMapper:decoder|State.Extended ; clk_50              ; clk_50      ; 20.000       ; -0.006     ; 7.687      ;
; 12.347 ; PS2Controller:keyboard|DataByte[2]    ; KeyboardMapper:decoder|State.Break    ; clk_50              ; clk_50      ; 20.000       ; -0.006     ; 7.687      ;
; 12.360 ; PS2Controller:keyboard|DataByte[3]    ; KeyboardMapper:decoder|State.Start    ; clk_50              ; clk_50      ; 20.000       ; -0.004     ; 7.676      ;
; 12.363 ; PS2Controller:keyboard|DataByte[7]    ; KeyboardMapper:decoder|State.LEDs     ; clk_50              ; clk_50      ; 20.000       ; -0.009     ; 7.668      ;
; 12.368 ; PS2Controller:keyboard|TimeCounter[0] ; PS2Controller:keyboard|State.SendData ; clk_50              ; clk_50      ; 20.000       ; 0.014      ; 7.686      ;
; 12.403 ; PS2Controller:keyboard|DataByte[1]    ; KeyboardMapper:decoder|State.Start    ; clk_50              ; clk_50      ; 20.000       ; -0.004     ; 7.633      ;
; 12.412 ; PS2Controller:keyboard|TimeCounter[0] ; PS2Controller:keyboard|State.CheckAck ; clk_50              ; clk_50      ; 20.000       ; 0.014      ; 7.642      ;
; 12.448 ; PS2Controller:keyboard|DataByte[0]    ; KeyboardMapper:decoder|State.LEDs     ; clk_50              ; clk_50      ; 20.000       ; -0.009     ; 7.583      ;
; 12.474 ; PS2Controller:keyboard|DataByte[1]    ; KeyboardMapper:decoder|Command[4]     ; clk_50              ; clk_50      ; 20.000       ; -0.006     ; 7.560      ;
; 12.474 ; PS2Controller:keyboard|DataByte[1]    ; KeyboardMapper:decoder|Command[2]     ; clk_50              ; clk_50      ; 20.000       ; -0.006     ; 7.560      ;
; 12.474 ; PS2Controller:keyboard|DataByte[1]    ; KeyboardMapper:decoder|Command[1]     ; clk_50              ; clk_50      ; 20.000       ; -0.006     ; 7.560      ;
; 12.474 ; PS2Controller:keyboard|DataByte[1]    ; KeyboardMapper:decoder|Command[3]     ; clk_50              ; clk_50      ; 20.000       ; -0.006     ; 7.560      ;
; 12.474 ; PS2Controller:keyboard|DataByte[1]    ; KeyboardMapper:decoder|Command[0]     ; clk_50              ; clk_50      ; 20.000       ; -0.006     ; 7.560      ;
; 12.533 ; PS2Controller:keyboard|TimeCounter[2] ; PS2Controller:keyboard|State.SendData ; clk_50              ; clk_50      ; 20.000       ; 0.014      ; 7.521      ;
; 12.564 ; PS2Controller:keyboard|DataByte[6]    ; KeyboardMapper:decoder|ScanCode[0]    ; clk_50              ; clk_50      ; 20.000       ; 0.003      ; 7.479      ;
; 12.577 ; PS2Controller:keyboard|TimeCounter[2] ; PS2Controller:keyboard|State.CheckAck ; clk_50              ; clk_50      ; 20.000       ; 0.014      ; 7.477      ;
; 12.587 ; PS2Controller:keyboard|DataByte[1]    ; KeyboardMapper:decoder|ScanCode[4]    ; clk_50              ; clk_50      ; 20.000       ; 0.444      ; 7.897      ;
; 12.587 ; PS2Controller:keyboard|DataByte[1]    ; KeyboardMapper:decoder|ScanCode[2]    ; clk_50              ; clk_50      ; 20.000       ; 0.444      ; 7.897      ;
; 12.587 ; PS2Controller:keyboard|DataByte[1]    ; KeyboardMapper:decoder|ScanCode[3]    ; clk_50              ; clk_50      ; 20.000       ; 0.444      ; 7.897      ;
; 12.587 ; PS2Controller:keyboard|DataByte[1]    ; KeyboardMapper:decoder|ScanCode[5]    ; clk_50              ; clk_50      ; 20.000       ; 0.444      ; 7.897      ;
; 12.605 ; PS2Controller:keyboard|DataByte[0]    ; KeyboardMapper:decoder|State.Start    ; clk_50              ; clk_50      ; 20.000       ; -0.004     ; 7.431      ;
; 12.605 ; PS2Controller:keyboard|DataByte[3]    ; KeyboardMapper:decoder|ScanCode[4]    ; clk_50              ; clk_50      ; 20.000       ; 0.444      ; 7.879      ;
; 12.605 ; PS2Controller:keyboard|DataByte[3]    ; KeyboardMapper:decoder|ScanCode[2]    ; clk_50              ; clk_50      ; 20.000       ; 0.444      ; 7.879      ;
; 12.605 ; PS2Controller:keyboard|DataByte[3]    ; KeyboardMapper:decoder|ScanCode[3]    ; clk_50              ; clk_50      ; 20.000       ; 0.444      ; 7.879      ;
; 12.605 ; PS2Controller:keyboard|DataByte[3]    ; KeyboardMapper:decoder|ScanCode[5]    ; clk_50              ; clk_50      ; 20.000       ; 0.444      ; 7.879      ;
; 12.607 ; PS2Controller:keyboard|DataByte[2]    ; KeyboardMapper:decoder|ScanCode[0]    ; clk_50              ; clk_50      ; 20.000       ; 0.003      ; 7.436      ;
; 12.612 ; PS2Controller:keyboard|DataByte[1]    ; KeyboardMapper:decoder|ScanCode[6]    ; clk_50              ; clk_50      ; 20.000       ; 0.457      ; 7.885      ;
; 12.627 ; PS2Controller:keyboard|DataByte[7]    ; KeyboardMapper:decoder|State.Extended ; clk_50              ; clk_50      ; 20.000       ; -0.006     ; 7.407      ;
; 12.627 ; PS2Controller:keyboard|DataByte[7]    ; KeyboardMapper:decoder|State.Break    ; clk_50              ; clk_50      ; 20.000       ; -0.006     ; 7.407      ;
; 12.630 ; PS2Controller:keyboard|DataByte[3]    ; KeyboardMapper:decoder|ScanCode[6]    ; clk_50              ; clk_50      ; 20.000       ; 0.457      ; 7.867      ;
; 12.639 ; PS2Controller:keyboard|DataByte[1]    ; KeyboardMapper:decoder|ScanCode[7]    ; clk_50              ; clk_50      ; 20.000       ; 0.479      ; 7.880      ;
; 12.657 ; PS2Controller:keyboard|DataByte[3]    ; KeyboardMapper:decoder|ScanCode[7]    ; clk_50              ; clk_50      ; 20.000       ; 0.479      ; 7.862      ;
+--------+---------------------------------------+---------------------------------------+---------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock_gen|altpll_component|pll|clk[0]'                                                                                                   ;
+--------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node     ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 68.698 ; clkcount[1] ; clk_358     ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.342      ;
; 68.999 ; clkcount[0] ; clkcount[1] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.041      ;
; 69.235 ; clkcount[0] ; clkcount[0] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.805      ;
; 69.235 ; clkcount[1] ; clkcount[1] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.805      ;
+--------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock_gen|altpll_component|pll|clk[0]'                                                                                                   ;
+-------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node     ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.499 ; clkcount[0] ; clkcount[0] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; clkcount[1] ; clkcount[1] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.735 ; clkcount[0] ; clkcount[1] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.041      ;
; 1.036 ; clkcount[1] ; clk_358     ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.342      ;
+-------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'MA_490:Core|cpu_clk'                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------+------------------------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                             ; Launch Clock                       ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------+------------------------------------+---------------------+--------------+------------+------------+
; 0.499 ; MA_490:Core|T65:U1|NMIAct                                                                    ; MA_490:Core|T65:U1|NMIAct           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MA_490:Core|RIOT:U2|ORB[6]                                                                   ; MA_490:Core|RIOT:U2|ORB[6]          ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MA_490:Core|T65:U1|MCycle[0]                                                                 ; MA_490:Core|T65:U1|MCycle[0]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MA_490:Core|T65:U1|MCycle[2]                                                                 ; MA_490:Core|T65:U1|MCycle[2]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MA_490:Core|T65:U1|MCycle[1]                                                                 ; MA_490:Core|T65:U1|MCycle[1]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MA_490:Core|RIOT:U2|PA7CLEARNEED                                                             ; MA_490:Core|RIOT:U2|PA7CLEARNEED    ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MA_490:Core|RIOT:U2|TIMERCLEARNEED                                                           ; MA_490:Core|RIOT:U2|TIMERCLEARNEED  ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.811 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|IR[3]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.117      ;
; 0.815 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|IR[0]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.121      ;
; 0.819 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|IR[2]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.125      ;
; 0.821 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|IR[4]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.127      ;
; 0.823 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|IR[6]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.129      ;
; 0.912 ; MA_490:Core|T65:U1|P[4]                                                                      ; MA_490:Core|T65:U1|B_o              ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.218      ;
; 0.978 ; MA_490:Core|T65:U1|IRQCycle                                                                  ; MA_490:Core|T65:U1|IR[6]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.284      ;
; 0.984 ; MA_490:Core|T65:U1|IRQCycle                                                                  ; MA_490:Core|T65:U1|IR[1]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.290      ;
; 0.989 ; MA_490:Core|T65:U1|IRQCycle                                                                  ; MA_490:Core|T65:U1|IR[2]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.295      ;
; 0.990 ; MA_490:Core|T65:U1|IRQCycle                                                                  ; MA_490:Core|T65:U1|IR[5]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.296      ;
; 0.991 ; MA_490:Core|T65:U1|IRQCycle                                                                  ; MA_490:Core|T65:U1|IR[7]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.297      ;
; 1.117 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|IR[7]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.423      ;
; 1.120 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|IR[5]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.426      ;
; 1.125 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|IR[1]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.431      ;
; 1.169 ; MA_490:Core|T65:U1|IR[4]                                                                     ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.001      ; 1.476      ;
; 1.169 ; MA_490:Core|RIOT:U2|PA7CLEARDONE                                                             ; MA_490:Core|RIOT:U2|PA7FLAG         ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.475      ;
; 1.175 ; MA_490:Core|T65:U1|IRQCycle                                                                  ; MA_490:Core|T65:U1|IR[4]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.481      ;
; 1.180 ; MA_490:Core|T65:U1|IRQCycle                                                                  ; MA_490:Core|T65:U1|IR[0]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.486      ;
; 1.181 ; MA_490:Core|T65:U1|IRQCycle                                                                  ; MA_490:Core|T65:U1|IR[3]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.487      ;
; 1.224 ; MA_490:Core|T65:U1|NMI_n_o                                                                   ; MA_490:Core|T65:U1|NMIAct           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.530      ;
; 1.302 ; MA_490:Core|T65:U1|Y[7]                                                                      ; MA_490:Core|T65:U1|BusA_r[7]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; -0.001     ; 1.607      ;
; 1.407 ; MA_490:Core|T65:U1|X[6]                                                                      ; MA_490:Core|T65:U1|BusA_r[6]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.713      ;
; 1.422 ; MA_490:Core|T65:U1|MCycle[2]                                                                 ; MA_490:Core|T65:U1|Write_Data_r[2]  ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.021      ; 1.749      ;
; 1.448 ; MA_490:Core|T65:U1|MCycle[1]                                                                 ; MA_490:Core|T65:U1|MCycle[2]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.754      ;
; 1.452 ; MA_490:Core|T65:U1|B_o                                                                       ; MA_490:Core|T65:U1|P[4]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.758      ;
; 1.455 ; MA_490:Core|RIOT:U2|TIMERCLEARDONE                                                           ; MA_490:Core|RIOT:U2|TIMERFLAG       ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.761      ;
; 1.485 ; MA_490:Core|T65:U1|P[4]                                                                      ; MA_490:Core|T65:U1|P[4]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 1.791      ;
; 1.495 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|NMIAct           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; -0.008     ; 1.793      ;
; 1.568 ; MA_490:Core|RIOT:U2|DDRA[4]                                                                  ; MA_490:Core|RIOT:U2|D_O[4]~reg0     ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; -0.500       ; 0.000      ; 1.374      ;
; 1.570 ; MA_490:Core|RIOT:U2|DDRB[0]                                                                  ; MA_490:Core|RIOT:U2|D_O[0]~reg0     ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; -0.500       ; 0.000      ; 1.376      ;
; 1.572 ; MA_490:Core|RIOT:U2|DDRA[5]                                                                  ; MA_490:Core|RIOT:U2|D_O[5]~reg0     ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; -0.500       ; 0.000      ; 1.378      ;
; 1.705 ; MA_490:Core|T65:U1|Y[1]                                                                      ; MA_490:Core|T65:U1|BusA_r[1]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.013      ; 2.024      ;
; 1.733 ; MA_490:Core|RIOT:U2|DDRA[1]                                                                  ; MA_490:Core|RIOT:U2|D_O[1]~reg0     ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; -0.500       ; 0.000      ; 1.539      ;
; 1.739 ; MA_490:Core|T65:U1|AD[5]                                                                     ; MA_490:Core|T65:U1|AD[5]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.045      ;
; 1.743 ; MA_490:Core|T65:U1|S[7]                                                                      ; MA_490:Core|T65:U1|S[7]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.049      ;
; 1.745 ; MA_490:Core|T65:U1|PC[0]                                                                     ; MA_490:Core|T65:U1|PC[0]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.051      ;
; 1.753 ; MA_490:Core|T65:U1|PC[10]                                                                    ; MA_490:Core|T65:U1|PC[10]           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.059      ;
; 1.755 ; MA_490:Core|T65:U1|PC[4]                                                                     ; MA_490:Core|T65:U1|PC[4]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.061      ;
; 1.756 ; MA_490:Core|T65:U1|Y[5]                                                                      ; MA_490:Core|T65:U1|BusA_r[5]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.062      ;
; 1.760 ; MA_490:Core|RIOT:U2|COUNTER[18]                                                              ; MA_490:Core|RIOT:U2|TIMERFLAG       ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.066      ;
; 1.765 ; MA_490:Core|T65:U1|X[4]                                                                      ; MA_490:Core|T65:U1|BusA_r[4]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; -0.003     ; 2.068      ;
; 1.800 ; MA_490:Core|T65:U1|AD[6]                                                                     ; MA_490:Core|T65:U1|AD[6]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.106      ;
; 1.807 ; MA_490:Core|T65:U1|PC[15]                                                                    ; MA_490:Core|T65:U1|PC[15]           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.113      ;
; 1.814 ; MA_490:Core|T65:U1|RstCycle                                                                  ; MA_490:Core|T65:U1|R_W_n_i          ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.019      ; 2.139      ;
; 1.835 ; MA_490:Core|T65:U1|P[2]                                                                      ; MA_490:Core|T65:U1|IRQCycle         ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.006      ; 2.147      ;
; 1.891 ; MA_490:Core|RIOT:U2|COUNTER[13]                                                              ; MA_490:Core|RIOT:U2|COUNTER[13]     ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.197      ;
; 1.893 ; MA_490:Core|RIOT:U2|COUNTER[11]                                                              ; MA_490:Core|RIOT:U2|COUNTER[11]     ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.199      ;
; 1.917 ; MA_490:Core|T65:U1|S[4]                                                                      ; MA_490:Core|T65:U1|S[4]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.223      ;
; 1.921 ; MA_490:Core|RIOT:U2|COUNTER[17]                                                              ; MA_490:Core|RIOT:U2|COUNTER[17]     ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.227      ;
; 1.922 ; MA_490:Core|T65:U1|P[5]                                                                      ; MA_490:Core|T65:U1|BusA_r[5]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.228      ;
; 1.927 ; MA_490:Core|T65:U1|PC[11]                                                                    ; MA_490:Core|T65:U1|PC[11]           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.233      ;
; 1.931 ; MA_490:Core|RIOT:U2|COUNTER[1]                                                               ; MA_490:Core|RIOT:U2|COUNTER[1]      ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.237      ;
; 1.932 ; MA_490:Core|T65:U1|PC[8]                                                                     ; MA_490:Core|T65:U1|PC[8]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.238      ;
; 1.935 ; MA_490:Core|T65:U1|Y[3]                                                                      ; MA_490:Core|T65:U1|BusA_r[3]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.241      ;
; 1.961 ; MA_490:Core|RIOT:U2|COUNTER[16]                                                              ; MA_490:Core|RIOT:U2|COUNTER[16]     ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.267      ;
; 1.970 ; MA_490:Core|RIOT:U2|COUNTER[0]                                                               ; MA_490:Core|RIOT:U2|COUNTER[0]      ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.276      ;
; 1.971 ; MA_490:Core|T65:U1|AD[2]                                                                     ; MA_490:Core|T65:U1|AD[2]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.277      ;
; 1.971 ; KeyboardMapper:decoder|ScanCode[0]                                                           ; MA_490:Core|RIOT:U2|D_O[2]~reg0     ; KeyboardMapper:decoder|ScanCode[0] ; MA_490:Core|cpu_clk ; 0.000        ; 2.273      ; 4.854      ;
; 1.975 ; MA_490:Core|RIOT:U2|COUNTER[18]                                                              ; MA_490:Core|RIOT:U2|PERIOD.TIM1T    ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.281      ;
; 1.979 ; MA_490:Core|T65:U1|P[3]                                                                      ; MA_490:Core|T65:U1|P[3]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.285      ;
; 1.980 ; MA_490:Core|T65:U1|ABC[6]                                                                    ; MA_490:Core|T65:U1|BusA_r[6]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.286      ;
; 1.996 ; MA_490:Core|RIOT:U2|PERIOD.TIM1T                                                             ; MA_490:Core|RIOT:U2|PERIOD.TIM1T    ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.302      ;
; 2.003 ; MA_490:Core|T65:U1|NMIAct                                                                    ; MA_490:Core|T65:U1|NMICycle         ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.008      ; 2.317      ;
; 2.028 ; MA_490:Core|T65:U1|IR[0]                                                                     ; MA_490:Core|T65:U1|Write_Data_r[0]  ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.011      ; 2.345      ;
; 2.039 ; MA_490:Core|T65:U1|IR[2]                                                                     ; MA_490:Core|T65:U1|R_W_n_i          ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.011      ; 2.356      ;
; 2.046 ; MA_490:Core|RIOT:U2|DDRA[7]                                                                  ; MA_490:Core|RIOT:U2|D_O[7]~reg0     ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; -0.500       ; 0.000      ; 1.852      ;
; 2.061 ; MA_490:Core|T65:U1|P[6]                                                                      ; MA_490:Core|T65:U1|P[6]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.367      ;
; 2.131 ; MA_490:Core|RIOT:U2|TIMERFLAG                                                                ; MA_490:Core|RIOT:U2|TIMERFLAG       ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.437      ;
; 2.143 ; MA_490:Core|T65:U1|X[5]                                                                      ; MA_490:Core|T65:U1|BusA_r[5]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.449      ;
; 2.144 ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[2] ; MA_490:Core|T65:U1|DL[2]            ; clk_358                            ; MA_490:Core|cpu_clk ; 0.000        ; -0.125     ; 2.325      ;
; 2.163 ; MA_490:Core|T65:U1|BAH[2]                                                                    ; MA_490:Core|T65:U1|BAH[2]           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.469      ;
; 2.171 ; MA_490:Core|T65:U1|AD[3]                                                                     ; MA_490:Core|T65:U1|AD[3]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.477      ;
; 2.172 ; MA_490:Core|RIOT:U2|TIMERCLEARNEED                                                           ; MA_490:Core|RIOT:U2|TIMERCLEARDONE  ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; -0.500       ; 0.001      ; 1.979      ;
; 2.173 ; KeyboardMapper:decoder|ScanCode[0]                                                           ; MA_490:Core|RIOT:U2|D_O[3]~reg0     ; KeyboardMapper:decoder|ScanCode[0] ; MA_490:Core|cpu_clk ; 0.000        ; 2.260      ; 5.043      ;
; 2.178 ; MA_490:Core|RIOT:U2|COUNTER[15]                                                              ; MA_490:Core|RIOT:U2|COUNTER[15]     ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.484      ;
; 2.186 ; MA_490:Core|T65:U1|RstCycle                                                                  ; MA_490:Core|T65:U1|P[2]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.002      ; 2.494      ;
; 2.194 ; MA_490:Core|RIOT:U2|COUNTER[14]                                                              ; MA_490:Core|RIOT:U2|COUNTER[14]     ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.500      ;
; 2.203 ; MA_490:Core|T65:U1|S[2]                                                                      ; MA_490:Core|T65:U1|S[2]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.509      ;
; 2.203 ; MA_490:Core|T65:U1|S[6]                                                                      ; MA_490:Core|T65:U1|S[6]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.509      ;
; 2.204 ; MA_490:Core|T65:U1|NMIAct                                                                    ; MA_490:Core|T65:U1|IRQCycle         ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.008      ; 2.518      ;
; 2.218 ; MA_490:Core|T65:U1|Write_Data_r[2]                                                           ; MA_490:Core|RIOT:U2|ORA[1]          ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; -0.010     ; 2.514      ;
; 2.219 ; MA_490:Core|T65:U1|AD[0]                                                                     ; MA_490:Core|T65:U1|AD[0]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.525      ;
; 2.221 ; MA_490:Core|T65:U1|BAL[1]                                                                    ; MA_490:Core|T65:U1|BAL[1]           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.527      ;
; 2.223 ; MA_490:Core|T65:U1|S[0]                                                                      ; MA_490:Core|T65:U1|S[0]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.529      ;
; 2.225 ; MA_490:Core|RIOT:U2|COUNTER[2]                                                               ; MA_490:Core|RIOT:U2|COUNTER[2]      ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.531      ;
; 2.227 ; MA_490:Core|T65:U1|PC[12]                                                                    ; MA_490:Core|T65:U1|PC[12]           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.533      ;
; 2.227 ; MA_490:Core|T65:U1|AD[4]                                                                     ; MA_490:Core|T65:U1|AD[4]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.533      ;
; 2.233 ; MA_490:Core|T65:U1|AD[4]                                                                     ; MA_490:Core|T65:U1|AD[5]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.539      ;
; 2.234 ; MA_490:Core|T65:U1|PC[5]                                                                     ; MA_490:Core|T65:U1|PC[5]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.540      ;
; 2.245 ; MA_490:Core|T65:U1|DL[7]                                                                     ; MA_490:Core|T65:U1|PC[7]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.009      ; 2.560      ;
; 2.254 ; MA_490:Core|T65:U1|Write_Data_r[2]                                                           ; MA_490:Core|RIOT:U2|ORA[0]          ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; -0.010     ; 2.550      ;
; 2.272 ; MA_490:Core|T65:U1|ABC[1]                                                                    ; MA_490:Core|T65:U1|BusA_r[1]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.013      ; 2.591      ;
; 2.275 ; MA_490:Core|T65:U1|PC[13]                                                                    ; MA_490:Core|T65:U1|PC[13]           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 2.581      ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------+------------------------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_358'                                                                                                                                                                                                                        ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; 0.499 ; MA_490:Core|clkCount[0]             ; MA_490:Core|clkCount[0]                                                                                                ; clk_358             ; clk_358     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MA_490:Core|clkCount[1]             ; MA_490:Core|clkCount[1]                                                                                                ; clk_358             ; clk_358     ; 0.000        ; 0.000      ; 0.805      ;
; 0.744 ; MA_490:Core|clkCount[1]             ; MA_490:Core|cpu_clk                                                                                                    ; clk_358             ; clk_358     ; 0.000        ; 0.000      ; 1.050      ;
; 0.745 ; MA_490:Core|clkCount[0]             ; MA_490:Core|clkCount[1]                                                                                                ; clk_358             ; clk_358     ; 0.000        ; 0.000      ; 1.051      ;
; 2.054 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.145      ; 2.466      ;
; 2.297 ; MA_490:Core|T65:U1|PC[10]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg10 ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.138      ; 2.702      ;
; 2.407 ; MA_490:Core|T65:U1|BAL[1]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.146      ; 2.820      ;
; 2.444 ; MA_490:Core|T65:U1|AD[7]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.141      ; 2.852      ;
; 2.444 ; MA_490:Core|T65:U1|S[1]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.146      ; 2.857      ;
; 2.445 ; MA_490:Core|T65:U1|S[2]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.158      ; 2.870      ;
; 2.466 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.149      ; 2.882      ;
; 2.507 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.133      ; 2.907      ;
; 2.527 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.149      ; 2.943      ;
; 2.542 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg6  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.145      ; 2.954      ;
; 2.549 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg10 ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.145      ; 2.961      ;
; 2.640 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.145      ; 3.052      ;
; 2.759 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.148      ; 3.174      ;
; 2.774 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg10 ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.148      ; 3.189      ;
; 2.816 ; MA_490:Core|T65:U1|BAL[1]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.142      ; 3.225      ;
; 2.819 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg8  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.149      ; 3.235      ;
; 2.847 ; MA_490:Core|T65:U1|BAL[1]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.146      ; 3.260      ;
; 2.848 ; MA_490:Core|T65:U1|BAL[1]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.130      ; 3.245      ;
; 2.850 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg9  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.149      ; 3.266      ;
; 2.853 ; MA_490:Core|T65:U1|S[1]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.142      ; 3.262      ;
; 2.857 ; MA_490:Core|T65:U1|S[2]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.162      ; 3.286      ;
; 2.865 ; MA_490:Core|T65:U1|AD[7]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.145      ; 3.277      ;
; 2.881 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg8  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.133      ; 3.281      ;
; 2.884 ; MA_490:Core|T65:U1|S[1]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.146      ; 3.297      ;
; 2.885 ; MA_490:Core|T65:U1|S[1]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.130      ; 3.282      ;
; 2.888 ; MA_490:Core|T65:U1|AD[7]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.129      ; 3.284      ;
; 2.888 ; MA_490:Core|T65:U1|BAL[4]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.141      ; 3.296      ;
; 2.898 ; MA_490:Core|T65:U1|S[2]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.146      ; 3.311      ;
; 2.900 ; MA_490:Core|T65:U1|AD[7]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.145      ; 3.312      ;
; 2.913 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg8  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.149      ; 3.329      ;
; 2.916 ; MA_490:Core|T65:U1|BAL[5]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.141      ; 3.324      ;
; 2.918 ; MA_490:Core|T65:U1|S[2]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.162      ; 3.347      ;
; 2.951 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg6  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.149      ; 3.367      ;
; 2.972 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg6  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.133      ; 3.372      ;
; 2.978 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.152      ; 3.397      ;
; 2.982 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.148      ; 3.397      ;
; 2.995 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg6  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.149      ; 3.411      ;
; 3.007 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.145      ; 3.419      ;
; 3.055 ; MA_490:Core|T65:U1|AD[2]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.141      ; 3.463      ;
; 3.064 ; MA_490:Core|T65:U1|PC[8]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg8  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.141      ; 3.472      ;
; 3.084 ; MA_490:Core|T65:U1|PC[9]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg9  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.142      ; 3.493      ;
; 3.090 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.133      ; 3.490      ;
; 3.095 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.149      ; 3.511      ;
; 3.103 ; MA_490:Core|T65:U1|PC[10]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg10 ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.126      ; 3.496      ;
; 3.108 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.145      ; 3.520      ;
; 3.112 ; MA_490:Core|T65:U1|BAL[6]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg6  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.140      ; 3.519      ;
; 3.119 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.148      ; 3.534      ;
; 3.121 ; MA_490:Core|T65:U1|PC[10]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg10 ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.142      ; 3.530      ;
; 3.126 ; MA_490:Core|T65:U1|S[6]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg6  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.158      ; 3.551      ;
; 3.126 ; MA_490:Core|T65:U1|PC[8]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg8  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.125      ; 3.518      ;
; 3.144 ; MA_490:Core|T65:U1|S[4]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.158      ; 3.569      ;
; 3.149 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.149      ; 3.565      ;
; 3.153 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.145      ; 3.565      ;
; 3.154 ; MA_490:Core|T65:U1|BAL[2]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.142      ; 3.563      ;
; 3.156 ; MA_490:Core|T65:U1|AD[5]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.141      ; 3.564      ;
; 3.158 ; MA_490:Core|T65:U1|PC[8]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg8  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.141      ; 3.566      ;
; 3.169 ; MA_490:Core|T65:U1|BAL[7]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.140      ; 3.576      ;
; 3.174 ; MA_490:Core|T65:U1|S[0]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.162      ; 3.603      ;
; 3.178 ; MA_490:Core|T65:U1|S[0]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.158      ; 3.603      ;
; 3.179 ; MA_490:Core|T65:U1|BAH[2]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg10 ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.142      ; 3.588      ;
; 3.180 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.152      ; 3.599      ;
; 3.191 ; MA_490:Core|T65:U1|AD[3]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg3  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.141      ; 3.599      ;
; 3.191 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg3  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.148      ; 3.606      ;
; 3.203 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.136      ; 3.606      ;
; 3.215 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.152      ; 3.634      ;
; 3.231 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg8  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.145      ; 3.643      ;
; 3.239 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.148      ; 3.654      ;
; 3.266 ; MA_490:Core|T65:U1|BAL[3]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg3  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.140      ; 3.673      ;
; 3.285 ; MA_490:Core|T65:U1|AD[6]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg6  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.141      ; 3.693      ;
; 3.301 ; MA_490:Core|T65:U1|BAL[5]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.145      ; 3.713      ;
; 3.301 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg9  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.145      ; 3.713      ;
; 3.302 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg9  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.133      ; 3.702      ;
; 3.302 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg9  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.149      ; 3.718      ;
; 3.308 ; MA_490:Core|T65:U1|BAH[1]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg9  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.144      ; 3.719      ;
; 3.329 ; MA_490:Core|T65:U1|BAL[0]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.146      ; 3.742      ;
; 3.333 ; MA_490:Core|T65:U1|BAL[0]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.142      ; 3.742      ;
; 3.335 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg6  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.148      ; 3.750      ;
; 3.338 ; MA_490:Core|T65:U1|BAL[4]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.129      ; 3.734      ;
; 3.343 ; MA_490:Core|T65:U1|BAL[4]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.145      ; 3.755      ;
; 3.355 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg10 ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.133      ; 3.755      ;
; 3.361 ; MA_490:Core|T65:U1|BAL[5]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.129      ; 3.757      ;
; 3.373 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg10 ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.149      ; 3.789      ;
; 3.374 ; MA_490:Core|T65:U1|BAL[5]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.145      ; 3.786      ;
; 3.392 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.149      ; 3.808      ;
; 3.394 ; MA_490:Core|T65:U1|AD[4]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.141      ; 3.802      ;
; 3.395 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.136      ; 3.798      ;
; 3.400 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.152      ; 3.819      ;
; 3.417 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.148      ; 3.832      ;
; 3.434 ; MA_490:Core|T65:U1|S[5]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.158      ; 3.859      ;
; 3.440 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.149      ; 3.856      ;
; 3.452 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.133      ; 3.852      ;
; 3.455 ; MA_490:Core|T65:U1|PC[10]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg10 ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.142      ; 3.864      ;
; 3.465 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.149      ; 3.881      ;
; 3.467 ; MA_490:Core|T65:U1|AD[2]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.145      ; 3.879      ;
; 3.476 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.152      ; 3.895      ;
; 3.476 ; MA_490:Core|T65:U1|PC[8]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg8  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.137      ; 3.880      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_50'                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; 0.499 ; PS2Controller:keyboard|BitsRead[0]                             ; PS2Controller:keyboard|BitsRead[0]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsRead[1]                             ; PS2Controller:keyboard|BitsRead[1]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsRead[2]                             ; PS2Controller:keyboard|BitsRead[2]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsRead[3]                             ; PS2Controller:keyboard|BitsRead[3]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|DReady                                  ; PS2Controller:keyboard|DReady                                  ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|DataReady                               ; PS2Controller:keyboard|DataReady                               ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2Busy                                 ; PS2Controller:keyboard|PS2Busy                                 ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.ResetAck                          ; KeyboardMapper:decoder|State.ResetAck                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.WaitForBAT                        ; KeyboardMapper:decoder|State.WaitForBAT                        ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.CheckAck                          ; KeyboardMapper:decoder|State.CheckAck                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|CapsLock                                ; KeyboardMapper:decoder|CapsLock                                ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.Start                             ; KeyboardMapper:decoder|State.Start                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|NumLock                                 ; KeyboardMapper:decoder|NumLock                                 ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.ResetKbd                          ; KeyboardMapper:decoder|State.ResetKbd                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|Send                                    ; KeyboardMapper:decoder|Send                                    ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|State.Idle                              ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|State.RequestToSend                     ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[0]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsSent[1]                             ; PS2Controller:keyboard|BitsSent[1]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsSent[2]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|ScrollLock                              ; KeyboardMapper:decoder|ScrollLock                              ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2DataOut                              ; PS2Controller:keyboard|PS2DataOut                              ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2Data_Z                               ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.InhibitComunication               ; PS2Controller:keyboard|State.InhibitComunication               ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2ClockOut                             ; PS2Controller:keyboard|PS2ClockOut                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2Clock_Z                              ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.CheckAck                          ; PS2Controller:keyboard|State.CheckAck                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.WaitRiseClock                     ; PS2Controller:keyboard|State.WaitRiseClock                     ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.SendData                          ; PS2Controller:keyboard|State.SendData                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|CountOnes                               ; PS2Controller:keyboard|CountOnes                               ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2Error                                ; PS2Controller:keyboard|PS2Error                                ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.591 ; KeyboardMapper:decoder|State.ExtendedBreak                     ; KeyboardMapper:decoder|ScanCode[8]                             ; clk_50              ; clk_50      ; 0.000        ; 0.482      ; 1.379      ;
; 0.675 ; PS2Controller:keyboard|DataByte[1]                             ; KeyboardMapper:decoder|ScanCode[1]                             ; clk_50              ; clk_50      ; 0.000        ; 0.447      ; 1.428      ;
; 0.682 ; MA_490:Core|RIOT:U2|ORA[3]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[3]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.482      ; 1.470      ;
; 0.689 ; MA_490:Core|RIOT:U2|ORA[4]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[4]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.482      ; 1.477      ;
; 0.691 ; MA_490:Core|RIOT:U2|ORA[0]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[0]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.482      ; 1.479      ;
; 0.691 ; MA_490:Core|RIOT:U2|ORA[2]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[2]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.482      ; 1.479      ;
; 0.738 ; MA_490:Core|RIOT:U2|ORA[7]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[7]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.482      ; 1.526      ;
; 0.739 ; PS2Controller:keyboard|DReady                                  ; PS2Controller:keyboard|DataReady                               ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.045      ;
; 0.740 ; MA_490:Core|RIOT:U2|ORA[1]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[1]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.482      ; 1.528      ;
; 0.758 ; PS2Controller:keyboard|TimeCounter[12]                         ; PS2Controller:keyboard|TimeCounter[12]                         ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.064      ;
; 0.763 ; PS2Controller:keyboard|State.CheckAck                          ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.069      ;
; 0.767 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[4] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[4] ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.073      ;
; 0.773 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[4]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[4]  ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.079      ;
; 0.777 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|PS2Busy                                 ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.083      ;
; 0.787 ; PS2Controller:keyboard|BitsRead[0]                             ; PS2Controller:keyboard|BitsRead[1]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.093      ;
; 0.966 ; PS2Controller:keyboard|Byte[0]                                 ; PS2Controller:keyboard|DataByte[0]                             ; clk_50              ; clk_50      ; 0.000        ; 0.002      ; 1.274      ;
; 0.976 ; MA_490:Core|RIOT:U2|ORA[5]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[5]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.482      ; 1.764      ;
; 1.002 ; MA_490:Core|RIOT:U2|ORA[6]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[6]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.482      ; 1.790      ;
; 1.051 ; PS2Controller:keyboard|Byte[2]                                 ; PS2Controller:keyboard|DataByte[2]                             ; clk_50              ; clk_50      ; 0.000        ; 0.002      ; 1.359      ;
; 1.055 ; KeyboardMapper:decoder|ScrollLock                              ; KeyboardMapper:decoder|Command[0]                              ; clk_50              ; clk_50      ; 0.000        ; 0.003      ; 1.364      ;
; 1.057 ; PS2Controller:keyboard|Byte[4]                                 ; PS2Controller:keyboard|DataByte[4]                             ; clk_50              ; clk_50      ; 0.000        ; 0.002      ; 1.365      ;
; 1.058 ; PS2Controller:keyboard|Byte[1]                                 ; PS2Controller:keyboard|DataByte[1]                             ; clk_50              ; clk_50      ; 0.000        ; 0.002      ; 1.366      ;
; 1.086 ; MA_490:Core|dac:U3|SigmaLatch_q[9]                             ; MA_490:Core|dac:U3|DACout_q                                    ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.392      ;
; 1.095 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|BitsRead[0]                             ; clk_50              ; clk_50      ; 0.000        ; -0.003     ; 1.398      ;
; 1.109 ; PS2Controller:keyboard|DataByte[5]                             ; KeyboardMapper:decoder|ScanCode[5]                             ; clk_50              ; clk_50      ; 0.000        ; 0.444      ; 1.859      ;
; 1.110 ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; PS2Controller:keyboard|State.ReceiveData                       ; clk_50              ; clk_50      ; 0.000        ; -0.003     ; 1.413      ;
; 1.111 ; PS2Controller:keyboard|DataByte[3]                             ; KeyboardMapper:decoder|ScanCode[3]                             ; clk_50              ; clk_50      ; 0.000        ; 0.444      ; 1.861      ;
; 1.148 ; MA_490:Core|dac:U3|SigmaLatch_q[7]                             ; MA_490:Core|dac:U3|SigmaLatch_q[7]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.454      ;
; 1.160 ; MA_490:Core|dac:U3|SigmaLatch_q[1]                             ; MA_490:Core|dac:U3|SigmaLatch_q[1]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.466      ;
; 1.164 ; PS2Controller:keyboard|Byte[3]                                 ; PS2Controller:keyboard|DataByte[3]                             ; clk_50              ; clk_50      ; 0.000        ; 0.002      ; 1.472      ;
; 1.165 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[0] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[0] ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.471      ;
; 1.167 ; MA_490:Core|RIOT:U2|ORA[4]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[5]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.482      ; 1.955      ;
; 1.169 ; MA_490:Core|RIOT:U2|ORA[2]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[3]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.482      ; 1.957      ;
; 1.169 ; MA_490:Core|RIOT:U2|ORA[3]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[4]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.482      ; 1.957      ;
; 1.169 ; MA_490:Core|RIOT:U2|ORA[0]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[1]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.482      ; 1.957      ;
; 1.173 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[0]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[0]  ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.479      ;
; 1.176 ; MA_490:Core|dac:U3|SigmaLatch_q[9]                             ; MA_490:Core|dac:U3|SigmaLatch_q[8]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; PS2Controller:keyboard|TimeCounter[9]                          ; PS2Controller:keyboard|TimeCounter[9]                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; PS2Controller:keyboard|TimeCounter[11]                         ; PS2Controller:keyboard|TimeCounter[11]                         ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; PS2Controller:keyboard|TimeCounter[7]                          ; PS2Controller:keyboard|TimeCounter[7]                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; PS2Controller:keyboard|Debouncer:DebounceClock|Internal        ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.483      ;
; 1.182 ; KeyboardMapper:decoder|State.ResetAck                          ; KeyboardMapper:decoder|State.WaitForBAT                        ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.488      ;
; 1.183 ; PS2Controller:keyboard|TimeCounter[0]                          ; PS2Controller:keyboard|TimeCounter[0]                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.489      ;
; 1.183 ; PS2Controller:keyboard|TimeCounter[2]                          ; PS2Controller:keyboard|TimeCounter[2]                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.489      ;
; 1.186 ; PS2Controller:keyboard|TimeCounter[5]                          ; PS2Controller:keyboard|TimeCounter[5]                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.492      ;
; 1.188 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[1]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.494      ;
; 1.189 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[2] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[2] ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.495      ;
; 1.191 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.497      ;
; 1.195 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[2]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[2]  ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.501      ;
; 1.196 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[3]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[3]  ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.502      ;
; 1.197 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.503      ;
; 1.202 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|State.ReceiveData                       ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.508      ;
; 1.207 ; KeyboardMapper:decoder|Send                                    ; PS2Controller:keyboard|State.Idle                              ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.513      ;
; 1.215 ; MA_490:Core|dac:U3|SigmaLatch_q[8]                             ; MA_490:Core|dac:U3|SigmaLatch_q[8]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.521      ;
; 1.217 ; MA_490:Core|dac:U3|SigmaLatch_q[3]                             ; MA_490:Core|dac:U3|SigmaLatch_q[3]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.523      ;
; 1.218 ; MA_490:Core|dac:U3|SigmaLatch_q[5]                             ; MA_490:Core|dac:U3|SigmaLatch_q[5]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.524      ;
; 1.220 ; MA_490:Core|RIOT:U2|ORA[1]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[2]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.482      ; 2.008      ;
; 1.221 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[1]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[1]  ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; MA_490:Core|dac:U3|SigmaLatch_q[6]                             ; MA_490:Core|dac:U3|SigmaLatch_q[6]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.527      ;
; 1.225 ; PS2Controller:keyboard|Byte[6]                                 ; PS2Controller:keyboard|DataByte[6]                             ; clk_50              ; clk_50      ; 0.000        ; 0.002      ; 1.533      ;
; 1.228 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[3] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[3] ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.534      ;
; 1.229 ; PS2Controller:keyboard|Byte[5]                                 ; PS2Controller:keyboard|DataByte[5]                             ; clk_50              ; clk_50      ; 0.000        ; 0.002      ; 1.537      ;
; 1.229 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[1] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[1] ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.535      ;
; 1.230 ; PS2Controller:keyboard|TimeCounter[8]                          ; PS2Controller:keyboard|TimeCounter[8]                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.536      ;
; 1.231 ; PS2Controller:keyboard|TimeCounter[10]                         ; PS2Controller:keyboard|TimeCounter[10]                         ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.537      ;
; 1.233 ; PS2Controller:keyboard|TimeCounter[6]                          ; PS2Controller:keyboard|TimeCounter[6]                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; PS2Controller:keyboard|Byte[7]                                 ; PS2Controller:keyboard|DataByte[7]                             ; clk_50              ; clk_50      ; 0.000        ; 0.002      ; 1.542      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'KeyboardMapper:decoder|ScanCode[0]'                                                                                                      ;
+-------+----------------------------+-----------------------+---------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node               ; Launch Clock        ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------+---------------------+------------------------------------+--------------+------------+------------+
; 2.408 ; MA_490:Core|RIOT:U2|ORB[6] ; MA_490:Core|cpu_irq_n ; MA_490:Core|cpu_clk ; KeyboardMapper:decoder|ScanCode[0] ; 1.000        ; 2.997      ; 1.629      ;
; 2.569 ; MA_490:Core|RIOT:U2|ORB[6] ; MA_490:Core|cpu_irq_n ; MA_490:Core|cpu_clk ; KeyboardMapper:decoder|ScanCode[0] ; 0.500        ; 3.658      ; 1.629      ;
+-------+----------------------------+-----------------------+---------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_50'                                                                                                                               ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.762 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[0]         ; clk_50       ; clk_50      ; 20.000       ; 0.014      ; 3.292      ;
; 16.785 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[4]          ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 3.260      ;
; 16.785 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Extended      ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 3.260      ;
; 16.785 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[2]          ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 3.260      ;
; 16.785 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Break         ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 3.260      ;
; 16.785 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[1]          ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 3.260      ;
; 16.785 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[3]          ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 3.260      ;
; 16.785 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[0]          ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 3.260      ;
; 16.789 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|CapsLock            ; clk_50       ; clk_50      ; 20.000       ; 0.002      ; 3.253      ;
; 16.789 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.LEDs          ; clk_50       ; clk_50      ; 20.000       ; 0.002      ; 3.253      ;
; 16.789 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|NumLock             ; clk_50       ; clk_50      ; 20.000       ; 0.002      ; 3.253      ;
; 16.789 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Send                ; clk_50       ; clk_50      ; 20.000       ; 0.002      ; 3.253      ;
; 16.789 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScrollLock          ; clk_50       ; clk_50      ; 20.000       ; 0.002      ; 3.253      ;
; 16.853 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[6]         ; clk_50       ; clk_50      ; 20.000       ; 0.468      ; 3.655      ;
; 17.151 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetAck      ; clk_50       ; clk_50      ; 20.000       ; 0.007      ; 2.896      ;
; 17.151 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.WaitForBAT    ; clk_50       ; clk_50      ; 20.000       ; 0.007      ; 2.896      ;
; 17.151 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.CheckAck      ; clk_50       ; clk_50      ; 20.000       ; 0.007      ; 2.896      ;
; 17.151 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Start         ; clk_50       ; clk_50      ; 20.000       ; 0.007      ; 2.896      ;
; 17.151 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetKbd      ; clk_50       ; clk_50      ; 20.000       ; 0.007      ; 2.896      ;
; 17.156 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ExtendedBreak ; clk_50       ; clk_50      ; 20.000       ; 0.009      ; 2.893      ;
; 17.203 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[4]         ; clk_50       ; clk_50      ; 20.000       ; 0.455      ; 3.292      ;
; 17.203 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[2]         ; clk_50       ; clk_50      ; 20.000       ; 0.455      ; 3.292      ;
; 17.203 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[3]         ; clk_50       ; clk_50      ; 20.000       ; 0.455      ; 3.292      ;
; 17.203 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[5]         ; clk_50       ; clk_50      ; 20.000       ; 0.455      ; 3.292      ;
; 17.212 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[1]         ; clk_50       ; clk_50      ; 20.000       ; 0.458      ; 3.286      ;
; 17.633 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[7]         ; clk_50       ; clk_50      ; 20.000       ; 0.490      ; 2.897      ;
; 17.634 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[8]         ; clk_50       ; clk_50      ; 20.000       ; 0.491      ; 2.897      ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'KeyboardMapper:decoder|ScanCode[0]'                                                                                                        ;
+--------+----------------------------+-----------------------+---------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node               ; Launch Clock        ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------+---------------------+------------------------------------+--------------+------------+------------+
; -5.006 ; MA_490:Core|RIOT:U2|ORB[6] ; MA_490:Core|cpu_irq_n ; MA_490:Core|cpu_clk ; KeyboardMapper:decoder|ScanCode[0] ; 0.000        ; 6.329      ; 1.629      ;
; -3.692 ; MA_490:Core|RIOT:U2|ORB[6] ; MA_490:Core|cpu_irq_n ; MA_490:Core|cpu_clk ; KeyboardMapper:decoder|ScanCode[0] ; -0.500       ; 5.515      ; 1.629      ;
+--------+----------------------------+-----------------------+---------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_50'                                                                                                                               ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.100 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[8]         ; clk_50       ; clk_50      ; 0.000        ; 0.491      ; 2.897      ;
; 2.101 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[7]         ; clk_50       ; clk_50      ; 0.000        ; 0.490      ; 2.897      ;
; 2.522 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[1]         ; clk_50       ; clk_50      ; 0.000        ; 0.458      ; 3.286      ;
; 2.531 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[4]         ; clk_50       ; clk_50      ; 0.000        ; 0.455      ; 3.292      ;
; 2.531 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[2]         ; clk_50       ; clk_50      ; 0.000        ; 0.455      ; 3.292      ;
; 2.531 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[3]         ; clk_50       ; clk_50      ; 0.000        ; 0.455      ; 3.292      ;
; 2.531 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[5]         ; clk_50       ; clk_50      ; 0.000        ; 0.455      ; 3.292      ;
; 2.578 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ExtendedBreak ; clk_50       ; clk_50      ; 0.000        ; 0.009      ; 2.893      ;
; 2.583 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetAck      ; clk_50       ; clk_50      ; 0.000        ; 0.007      ; 2.896      ;
; 2.583 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.WaitForBAT    ; clk_50       ; clk_50      ; 0.000        ; 0.007      ; 2.896      ;
; 2.583 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.CheckAck      ; clk_50       ; clk_50      ; 0.000        ; 0.007      ; 2.896      ;
; 2.583 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Start         ; clk_50       ; clk_50      ; 0.000        ; 0.007      ; 2.896      ;
; 2.583 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetKbd      ; clk_50       ; clk_50      ; 0.000        ; 0.007      ; 2.896      ;
; 2.881 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[6]         ; clk_50       ; clk_50      ; 0.000        ; 0.468      ; 3.655      ;
; 2.945 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|CapsLock            ; clk_50       ; clk_50      ; 0.000        ; 0.002      ; 3.253      ;
; 2.945 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.LEDs          ; clk_50       ; clk_50      ; 0.000        ; 0.002      ; 3.253      ;
; 2.945 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|NumLock             ; clk_50       ; clk_50      ; 0.000        ; 0.002      ; 3.253      ;
; 2.945 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Send                ; clk_50       ; clk_50      ; 0.000        ; 0.002      ; 3.253      ;
; 2.945 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScrollLock          ; clk_50       ; clk_50      ; 0.000        ; 0.002      ; 3.253      ;
; 2.949 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[4]          ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 3.260      ;
; 2.949 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Extended      ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 3.260      ;
; 2.949 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[2]          ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 3.260      ;
; 2.949 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Break         ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 3.260      ;
; 2.949 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[1]          ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 3.260      ;
; 2.949 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[3]          ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 3.260      ;
; 2.949 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[0]          ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 3.260      ;
; 2.972 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[0]         ; clk_50       ; clk_50      ; 0.000        ; 0.014      ; 3.292      ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KeyboardMapper:decoder|ScanCode[0]'                                                                ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------+
; -4.074 ; -2.832       ; 1.242          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; MA_490:Core|cpu_irq_n ;
; -4.074 ; -2.832       ; 1.242          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; MA_490:Core|cpu_irq_n ;
; -2.832 ; -2.832       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|cpu_irq_n|clk    ;
; -2.832 ; -2.832       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|cpu_irq_n|clk    ;
; -2.832 ; -2.832       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q|combout    ;
; -2.832 ; -2.832       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q|combout    ;
; -2.832 ; -2.832       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q|datac      ;
; -2.832 ; -2.832       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q|datac      ;
; -2.832 ; -2.832       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q~5|combout  ;
; -2.832 ; -2.832       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q~5|combout  ;
; -2.599 ; -1.357       ; 1.242          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; MA_490:Core|cpu_irq_n ;
; -2.599 ; -1.357       ; 1.242          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; MA_490:Core|cpu_irq_n ;
; -1.439 ; -1.439       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q~5|datab    ;
; -1.439 ; -1.439       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q~5|datab    ;
; -1.439 ; -1.439       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~14|combout       ;
; -1.439 ; -1.439       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~14|combout       ;
; -1.357 ; -1.357       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|cpu_irq_n|clk    ;
; -1.357 ; -1.357       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|cpu_irq_n|clk    ;
; -1.357 ; -1.357       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q|combout    ;
; -1.357 ; -1.357       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q|combout    ;
; -1.286 ; -1.286       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q|datad      ;
; -1.286 ; -1.286       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q|datad      ;
; -1.286 ; -1.286       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux2~15|combout       ;
; -1.286 ; -1.286       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux2~15|combout       ;
; -1.036 ; -1.036       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q|datac      ;
; -1.036 ; -1.036       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q|datac      ;
; -1.036 ; -1.036       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q~5|combout  ;
; -1.036 ; -1.036       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q~5|combout  ;
; -0.558 ; -0.558       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q~5|dataa    ;
; -0.558 ; -0.558       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q~5|dataa    ;
; -0.558 ; -0.558       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~11|combout       ;
; -0.558 ; -0.558       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~11|combout       ;
; -0.099 ; -0.099       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux3~11|datab         ;
; -0.099 ; -0.099       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux3~11|datab         ;
; -0.099 ; -0.099       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux3~8|combout        ;
; -0.099 ; -0.099       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux3~8|combout        ;
; -0.035 ; -0.035       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~12|combout       ;
; -0.035 ; -0.035       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~12|combout       ;
; -0.035 ; -0.035       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~13|combout       ;
; -0.035 ; -0.035       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~13|combout       ;
; -0.035 ; -0.035       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~13|datad         ;
; -0.035 ; -0.035       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~13|datad         ;
; -0.035 ; -0.035       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~14|datac         ;
; -0.035 ; -0.035       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~14|datac         ;
; 0.098  ; 0.098        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q|datad      ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q|datad      ;
; 0.098  ; 0.098        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux2~15|combout       ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux2~15|combout       ;
; 0.098  ; 0.098        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux2~15|dataa         ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux2~15|dataa         ;
; 0.098  ; 0.098        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux2~16|combout       ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux2~16|combout       ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q~5|datad    ;
; 0.185  ; 0.185        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q~5|datad    ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~13|combout       ;
; 0.185  ; 0.185        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~13|combout       ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~14|combout       ;
; 0.185  ; 0.185        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~14|combout       ;
; 0.185  ; 0.185        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~14|datad         ;
; 0.185  ; 0.185        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~14|datad         ;
; 0.227  ; 0.227        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~10|combout       ;
; 0.227  ; 0.227        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~10|combout       ;
; 0.227  ; 0.227        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~10|datad         ;
; 0.227  ; 0.227        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~10|datad         ;
; 0.227  ; 0.227        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~11|datac         ;
; 0.227  ; 0.227        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~11|datac         ;
; 0.227  ; 0.227        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~9|combout        ;
; 0.227  ; 0.227        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~9|combout        ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux2~12|combout       ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux2~12|combout       ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux2~16|datad         ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux2~16|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q~5|datab    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q~5|datab    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q~5|datad    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q~5|datad    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~12|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~12|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~12|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~12|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~13|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~13|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~13|datac         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~13|datac         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~14|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~14|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~14|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~14|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~15|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~15|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~15|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~15|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~16|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~16|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~16|datac         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~16|datac         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~17|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~17|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~17|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~17|datab         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_358'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------+
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[0]                           ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[0]                           ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[1]                           ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[1]                           ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[2]                           ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[2]                           ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[3]                           ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[3]                           ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[4]                           ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[4]                           ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[5]                           ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[5]                           ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[6]                           ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[6]                           ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[7]                           ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[7]                           ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg7  ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'MA_490:Core|cpu_clk'                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[0]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[0]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[1]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[1]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[2]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[2]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[3]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[3]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[4]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[4]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[5]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[5]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[6]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[6]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[7]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[7]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[0]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[0]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[1]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[1]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[2]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[2]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[3]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[3]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[4]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[4]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[5]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[5]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[6]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[6]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[7]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[7]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[0]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[0]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[1]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[1]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[2]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[2]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[3]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[3]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[4]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[4]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[5]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[5]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[6]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[6]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[7]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[7]~reg0 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[0]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[0]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[1]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[1]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[2]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[2]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[3]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[3]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[4]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[4]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[5]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[5]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[6]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[6]      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_50'                                                                                    ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|CapsLock            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|CapsLock            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[0]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[0]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[1]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[1]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[2]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[2]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[3]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[3]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[4]          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[4]          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|NumLock             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|NumLock             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[0]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[0]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[1]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[1]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[2]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[2]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[3]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[3]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[4]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[4]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[5]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[5]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[6]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[6]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[7]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[7]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[8]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[8]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScrollLock          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScrollLock          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Send                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Send                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Break         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Break         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.CheckAck      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.CheckAck      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Extended      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Extended      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ExtendedBreak ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ExtendedBreak ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.LEDs          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.LEDs          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetAck      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetAck      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetKbd      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetKbd      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Start         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Start         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.WaitForBAT    ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.WaitForBAT    ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|DACout_q                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|DACout_q                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[0]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[0]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[1]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[1]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[2]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[2]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[3]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[3]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[4]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[4]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[5]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[5]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[6]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[6]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[7]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[7]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[8]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[8]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[9]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[9]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[0]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[0]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[1]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[1]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[2]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[2]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[3]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[3]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[0]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[0]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[1]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[1]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[2]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[2]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[3]         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[3]         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[0]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[0]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[1]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[1]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[2]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[2]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[3]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[3]             ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock_gen|altpll_component|pll|clk[0]'                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+
; 33.758 ; 35.000       ; 1.242          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clk_358                                           ;
; 33.758 ; 35.000       ; 1.242          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clk_358                                           ;
; 33.758 ; 35.000       ; 1.242          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[0]                                       ;
; 33.758 ; 35.000       ; 1.242          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[0]                                       ;
; 33.758 ; 35.000       ; 1.242          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[1]                                       ;
; 33.758 ; 35.000       ; 1.242          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[1]                                       ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; Clock_gen|altpll_component|_clk0~clkctrl|inclk[0] ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; Clock_gen|altpll_component|_clk0~clkctrl|inclk[0] ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; Clock_gen|altpll_component|_clk0~clkctrl|outclk   ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; Clock_gen|altpll_component|_clk0~clkctrl|outclk   ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clk_358|clk                                       ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clk_358|clk                                       ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[0]|clk                                   ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[0]|clk                                   ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[1]|clk                                   ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[1]|clk                                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+-----------+---------------------+--------+--------+------------+---------------------+
; Data Port ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+--------+--------+------------+---------------------+
; Reset_l   ; MA_490:Core|cpu_clk ; 15.584 ; 15.584 ; Rise       ; MA_490:Core|cpu_clk ;
; Test      ; MA_490:Core|cpu_clk ; 5.648  ; 5.648  ; Rise       ; MA_490:Core|cpu_clk ;
; Reset_l   ; MA_490:Core|cpu_clk ; 7.545  ; 7.545  ; Fall       ; MA_490:Core|cpu_clk ;
; ps2_clk   ; clk_50              ; 7.515  ; 7.515  ; Rise       ; clk_50              ;
; ps2_dat   ; clk_50              ; 6.837  ; 6.837  ; Rise       ; clk_50              ;
+-----------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------+
; Hold Times                                                                           ;
+-----------+---------------------+--------+--------+------------+---------------------+
; Data Port ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+--------+--------+------------+---------------------+
; Reset_l   ; MA_490:Core|cpu_clk ; -6.243 ; -6.243 ; Rise       ; MA_490:Core|cpu_clk ;
; Test      ; MA_490:Core|cpu_clk ; -5.115 ; -5.115 ; Rise       ; MA_490:Core|cpu_clk ;
; Reset_l   ; MA_490:Core|cpu_clk ; -7.279 ; -7.279 ; Fall       ; MA_490:Core|cpu_clk ;
; ps2_clk   ; clk_50              ; -4.503 ; -4.503 ; Rise       ; clk_50              ;
; ps2_dat   ; clk_50              ; -4.699 ; -4.699 ; Rise       ; clk_50              ;
+-----------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Audio_O   ; clk_50     ; 8.924 ; 8.924 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 8.469 ; 8.469 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 8.931 ; 8.931 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Audio_O   ; clk_50     ; 8.924 ; 8.924 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 8.469 ; 8.469 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 8.931 ; 8.931 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; ps2_clk   ; clk_50     ; 7.719 ;      ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 8.833 ;      ; Rise       ; clk_50          ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; ps2_clk   ; clk_50     ; 7.719 ;      ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 8.833 ;      ; Rise       ; clk_50          ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; ps2_clk   ; clk_50     ; 7.719     ;           ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 8.833     ;           ; Rise       ; clk_50          ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; ps2_clk   ; clk_50     ; 7.719     ;           ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 8.833     ;           ; Rise       ; clk_50          ;
+-----------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; MA_490:Core|cpu_clk                   ; -4.493 ; -2214.637     ;
; clk_358                               ; -1.240 ; -45.036       ;
; clk_50                                ; 0.349  ; 0.000         ;
; Clock_gen|altpll_component|pll|clk[0] ; 69.561 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; clk_50                                ; 0.052 ; 0.000         ;
; MA_490:Core|cpu_clk                   ; 0.121 ; 0.000         ;
; Clock_gen|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; clk_358                               ; 0.215 ; 0.000         ;
+---------------------------------------+-------+---------------+


+-------------------------------------------------------------+
; Fast Model Recovery Summary                                 ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; KeyboardMapper:decoder|ScanCode[0] ; 0.552  ; 0.000         ;
; clk_50                             ; 18.627 ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Removal Summary                                  ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; KeyboardMapper:decoder|ScanCode[0] ; -0.985 ; -0.985        ;
; clk_50                             ; 0.941  ; 0.000         ;
+------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; KeyboardMapper:decoder|ScanCode[0]    ; -1.456 ; -8.964        ;
; clk_358                               ; -1.423 ; -150.992      ;
; MA_490:Core|cpu_clk                   ; -0.500 ; -702.000      ;
; clk_50                                ; 9.000  ; 0.000         ;
; Clock_gen|altpll_component|pll|clk[0] ; 34.000 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'MA_490:Core|cpu_clk'                                                                                                                  ;
+--------+--------------------------------+---------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------+---------------------+---------------------+--------------+------------+------------+
; -4.493 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.529      ;
; -4.482 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 5.529      ;
; -4.479 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.515      ;
; -4.470 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.506      ;
; -4.435 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.471      ;
; -4.435 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.471      ;
; -4.431 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.467      ;
; -4.423 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.459      ;
; -4.414 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 5.461      ;
; -4.334 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.370      ;
; -4.333 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.370      ;
; -4.329 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.365      ;
; -4.323 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 5.370      ;
; -4.322 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 5.370      ;
; -4.320 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.356      ;
; -4.319 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.356      ;
; -4.318 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 5.365      ;
; -4.315 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.351      ;
; -4.313 ; MA_490:Core|T65:U1|P[0]        ; MA_490:Core|T65:U1|P[1]   ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 5.360      ;
; -4.311 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.347      ;
; -4.310 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.347      ;
; -4.307 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.343      ;
; -4.306 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.342      ;
; -4.296 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 5.343      ;
; -4.293 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.330      ;
; -4.293 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.329      ;
; -4.292 ; MA_490:Core|T65:U1|BusB[0]     ; MA_490:Core|T65:U1|P[1]   ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.014      ; 5.338      ;
; -4.284 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.320      ;
; -4.282 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 5.330      ;
; -4.279 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.316      ;
; -4.277 ; MA_490:Core|T65:U1|BusA_r[0]   ; MA_490:Core|T65:U1|P[1]   ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.000      ; 5.309      ;
; -4.276 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.312      ;
; -4.276 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.312      ;
; -4.275 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.312      ;
; -4.275 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.312      ;
; -4.272 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.308      ;
; -4.271 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.308      ;
; -4.271 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.307      ;
; -4.271 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.307      ;
; -4.270 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.307      ;
; -4.267 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.303      ;
; -4.267 ; MA_490:Core|T65:U1|BusA_r[1]   ; MA_490:Core|T65:U1|P[1]   ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.304      ;
; -4.264 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.300      ;
; -4.263 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.300      ;
; -4.259 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.295      ;
; -4.255 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 5.302      ;
; -4.254 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 5.302      ;
; -4.250 ; MA_490:Core|T65:U1|MCycle[1]   ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 5.297      ;
; -4.250 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 5.297      ;
; -4.249 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.285      ;
; -4.249 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.285      ;
; -4.245 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.281      ;
; -4.237 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.273      ;
; -4.235 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.272      ;
; -4.235 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.272      ;
; -4.231 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.268      ;
; -4.230 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.006      ; 5.268      ;
; -4.228 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 5.275      ;
; -4.227 ; MA_490:Core|T65:U1|BusA_r[2]   ; MA_490:Core|T65:U1|P[1]   ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.019      ; 5.278      ;
; -4.223 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.260      ;
; -4.219 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.017      ; 5.268      ;
; -4.216 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.006      ; 5.254      ;
; -4.214 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 5.262      ;
; -4.207 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.006      ; 5.245      ;
; -4.172 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.006      ; 5.210      ;
; -4.172 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.006      ; 5.210      ;
; -4.168 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.006      ; 5.206      ;
; -4.160 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.006      ; 5.198      ;
; -4.151 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.017      ; 5.200      ;
; -4.136 ; MA_490:Core|T65:U1|IR[4]       ; MA_490:Core|T65:U1|BAL[5] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.172      ;
; -4.133 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.170      ;
; -4.122 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 5.170      ;
; -4.119 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.156      ;
; -4.110 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.147      ;
; -4.095 ; MA_490:Core|T65:U1|BusA_r[3]   ; MA_490:Core|T65:U1|P[1]   ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.000      ; 5.127      ;
; -4.091 ; MA_490:Core|T65:U1|MCycle[1]   ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 5.138      ;
; -4.090 ; MA_490:Core|T65:U1|MCycle[1]   ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 5.138      ;
; -4.086 ; MA_490:Core|T65:U1|IR[0]       ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.006      ; 5.124      ;
; -4.086 ; MA_490:Core|T65:U1|MCycle[1]   ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 5.133      ;
; -4.075 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.112      ;
; -4.075 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.112      ;
; -4.075 ; MA_490:Core|T65:U1|MCycle[0]   ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.017      ; 5.124      ;
; -4.072 ; MA_490:Core|T65:U1|IR[5]       ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.006      ; 5.110      ;
; -4.071 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.108      ;
; -4.064 ; MA_490:Core|T65:U1|MCycle[1]   ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.015      ; 5.111      ;
; -4.063 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.100      ;
; -4.063 ; MA_490:Core|T65:U1|IR[7]       ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.006      ; 5.101      ;
; -4.054 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[3] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 5.102      ;
; -4.050 ; MA_490:Core|T65:U1|MCycle[1]   ; MA_490:Core|T65:U1|BAL[6] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.016      ; 5.098      ;
; -4.028 ; MA_490:Core|T65:U1|IR[2]       ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.006      ; 5.066      ;
; -4.028 ; MA_490:Core|T65:U1|IR[6]       ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.006      ; 5.066      ;
; -4.024 ; MA_490:Core|T65:U1|IR[3]       ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.006      ; 5.062      ;
; -4.016 ; MA_490:Core|T65:U1|IR[1]       ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.006      ; 5.054      ;
; -4.007 ; MA_490:Core|T65:U1|MCycle[2]   ; MA_490:Core|T65:U1|BAL[0] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.017      ; 5.056      ;
; -3.987 ; MA_490:Core|T65:U1|MCycle[1]   ; MA_490:Core|T65:U1|BAL[1] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.017      ; 5.036      ;
; -3.983 ; MA_490:Core|T65:U1|ALU_Op_r[0] ; MA_490:Core|T65:U1|P[1]   ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; -0.005     ; 5.010      ;
; -3.977 ; MA_490:Core|T65:U1|IR[4]       ; MA_490:Core|T65:U1|BAL[8] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.013      ;
; -3.976 ; MA_490:Core|T65:U1|IR[4]       ; MA_490:Core|T65:U1|BAL[7] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.005      ; 5.013      ;
; -3.972 ; MA_490:Core|T65:U1|IR[4]       ; MA_490:Core|T65:U1|BAL[4] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 5.008      ;
; -3.950 ; MA_490:Core|T65:U1|IR[4]       ; MA_490:Core|T65:U1|BAL[2] ; MA_490:Core|cpu_clk ; MA_490:Core|cpu_clk ; 1.000        ; 0.004      ; 4.986      ;
+--------+--------------------------------+---------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_358'                                                                                                                                                                                                                ;
+--------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                                               ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; -1.240 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.087      ; 2.326      ;
; -1.238 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.102      ; 2.339      ;
; -1.213 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.100      ; 2.312      ;
; -1.165 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.268      ;
; -1.150 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.102      ; 2.251      ;
; -1.144 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.247      ;
; -1.141 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.089      ; 2.229      ;
; -1.141 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.106      ; 2.246      ;
; -1.139 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.087      ; 2.225      ;
; -1.136 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.102      ; 2.237      ;
; -1.132 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.102      ; 2.233      ;
; -1.131 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.089      ; 2.219      ;
; -1.127 ; MA_490:Core|T65:U1|PC[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.077      ; 2.203      ;
; -1.125 ; MA_490:Core|T65:U1|PC[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.092      ; 2.216      ;
; -1.121 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.224      ;
; -1.120 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.093      ; 2.212      ;
; -1.116 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.087      ; 2.202      ;
; -1.112 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg4 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.106      ; 2.217      ;
; -1.112 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.087      ; 2.198      ;
; -1.112 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.215      ;
; -1.109 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.089      ; 2.197      ;
; -1.107 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.210      ;
; -1.107 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.210      ;
; -1.105 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.102      ; 2.206      ;
; -1.100 ; MA_490:Core|T65:U1|PC[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.090      ; 2.189      ;
; -1.099 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.093      ; 2.191      ;
; -1.098 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.201      ;
; -1.096 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.078      ; 2.173      ;
; -1.096 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.095      ; 2.190      ;
; -1.092 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.087      ; 2.178      ;
; -1.089 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.106      ; 2.194      ;
; -1.086 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.189      ;
; -1.086 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.078      ; 2.163      ;
; -1.083 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.186      ;
; -1.083 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.089      ; 2.171      ;
; -1.083 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.106      ; 2.188      ;
; -1.082 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.102      ; 2.183      ;
; -1.073 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.089      ; 2.161      ;
; -1.071 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg4 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.174      ;
; -1.067 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg4 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.095      ; 2.161      ;
; -1.064 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.078      ; 2.141      ;
; -1.062 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.093      ; 2.154      ;
; -1.054 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg4 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.106      ; 2.159      ;
; -1.052 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.102      ; 2.153      ;
; -1.051 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.089      ; 2.139      ;
; -1.050 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.153      ;
; -1.049 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.152      ;
; -1.044 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.095      ; 2.138      ;
; -1.043 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.146      ;
; -1.041 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.087      ; 2.127      ;
; -1.040 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.143      ;
; -1.039 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.087      ; 2.125      ;
; -1.038 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.102      ; 2.139      ;
; -1.037 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.102      ; 2.138      ;
; -1.037 ; MA_490:Core|T65:U1|PC[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.092      ; 2.128      ;
; -1.037 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.091      ; 2.127      ;
; -1.034 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.102      ; 2.135      ;
; -1.032 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg2 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.135      ;
; -1.031 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.106      ; 2.136      ;
; -1.030 ; MA_490:Core|T65:U1|IR[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.093      ; 2.122      ;
; -1.029 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.089      ; 2.117      ;
; -1.027 ; MA_490:Core|T65:U1|MCycle[2] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.130      ;
; -1.027 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.089      ; 2.115      ;
; -1.026 ; MA_490:Core|T65:U1|PC[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.077      ; 2.102      ;
; -1.024 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg4 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.127      ;
; -1.024 ; MA_490:Core|T65:U1|MCycle[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.102      ; 2.125      ;
; -1.023 ; MA_490:Core|T65:U1|PC[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.092      ; 2.114      ;
; -1.023 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.126      ;
; -1.019 ; MA_490:Core|T65:U1|PC[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.092      ; 2.110      ;
; -1.018 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.102      ; 2.119      ;
; -1.018 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.087      ; 2.104      ;
; -1.014 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.087      ; 2.100      ;
; -1.014 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.117      ;
; -1.013 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg4 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.089      ; 2.101      ;
; -1.012 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg2 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.089      ; 2.100      ;
; -1.012 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.100      ; 2.111      ;
; -1.011 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.106      ; 2.116      ;
; -1.009 ; MA_490:Core|T65:U1|IR[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.093      ; 2.101      ;
; -1.009 ; MA_490:Core|T65:U1|MCycle[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.106      ; 2.114      ;
; -1.008 ; MA_490:Core|T65:U1|PC[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.094      ; 2.101      ;
; -1.007 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.102      ; 2.108      ;
; -1.006 ; MA_490:Core|T65:U1|MCycle[2] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.109      ;
; -1.006 ; MA_490:Core|T65:U1|IR[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.078      ; 2.083      ;
; -1.006 ; MA_490:Core|T65:U1|IR[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.095      ; 2.100      ;
; -1.003 ; MA_490:Core|T65:U1|MCycle[2] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.089      ; 2.091      ;
; -1.003 ; MA_490:Core|T65:U1|MCycle[2] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.106      ; 2.108      ;
; -1.003 ; MA_490:Core|T65:U1|PC[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.077      ; 2.079      ;
; -1.000 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.104      ; 2.103      ;
; -0.999 ; MA_490:Core|T65:U1|PC[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.077      ; 2.075      ;
; -0.999 ; MA_490:Core|T65:U1|PC[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.094      ; 2.092      ;
; -0.998 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg6 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.093      ; 2.090      ;
; -0.996 ; MA_490:Core|T65:U1|IR[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.078      ; 2.073      ;
; -0.995 ; MA_490:Core|T65:U1|DL[2]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.102      ; 2.096      ;
; -0.995 ; MA_490:Core|T65:U1|IR[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.093      ; 2.087      ;
; -0.994 ; MA_490:Core|T65:U1|DL[1]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.087      ; 2.080      ;
; -0.993 ; MA_490:Core|T65:U1|MCycle[2] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.089      ; 2.081      ;
; -0.992 ; MA_490:Core|T65:U1|DL[3]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.102      ; 2.093      ;
; -0.992 ; MA_490:Core|T65:U1|PC[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.092      ; 2.083      ;
; -0.989 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg3 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.100      ; 2.088      ;
; -0.988 ; MA_490:Core|T65:U1|DL[0]     ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg7 ; MA_490:Core|cpu_clk ; clk_358     ; 1.000        ; 0.100      ; 2.087      ;
+--------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_50'                                                                                                                                       ;
+--------+------------------------------------+---------------------------------------+---------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                               ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------+---------------------+-------------+--------------+------------+------------+
; 0.349  ; MA_490:Core|RIOT:U2|ORA[0]         ; MA_490:Core|dac:U3|SigmaLatch_q[9]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.991      ;
; 0.371  ; MA_490:Core|RIOT:U2|ORA[1]         ; MA_490:Core|dac:U3|SigmaLatch_q[9]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.969      ;
; 0.384  ; MA_490:Core|RIOT:U2|ORA[0]         ; MA_490:Core|dac:U3|SigmaLatch_q[8]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.956      ;
; 0.406  ; MA_490:Core|RIOT:U2|ORA[1]         ; MA_490:Core|dac:U3|SigmaLatch_q[8]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.934      ;
; 0.419  ; MA_490:Core|RIOT:U2|ORA[2]         ; MA_490:Core|dac:U3|SigmaLatch_q[9]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.921      ;
; 0.448  ; MA_490:Core|RIOT:U2|ORA[5]         ; MA_490:Core|dac:U3|SigmaLatch_q[9]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.309      ; 0.893      ;
; 0.454  ; MA_490:Core|RIOT:U2|ORA[2]         ; MA_490:Core|dac:U3|SigmaLatch_q[8]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.886      ;
; 0.455  ; MA_490:Core|RIOT:U2|ORA[3]         ; MA_490:Core|dac:U3|SigmaLatch_q[9]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.885      ;
; 0.476  ; MA_490:Core|RIOT:U2|ORA[6]         ; MA_490:Core|dac:U3|SigmaLatch_q[9]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.309      ; 0.865      ;
; 0.478  ; MA_490:Core|RIOT:U2|ORA[0]         ; MA_490:Core|dac:U3|SigmaLatch_q[7]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.862      ;
; 0.483  ; MA_490:Core|RIOT:U2|ORA[5]         ; MA_490:Core|dac:U3|SigmaLatch_q[8]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.309      ; 0.858      ;
; 0.490  ; MA_490:Core|RIOT:U2|ORA[3]         ; MA_490:Core|dac:U3|SigmaLatch_q[8]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.850      ;
; 0.491  ; MA_490:Core|RIOT:U2|ORA[4]         ; MA_490:Core|dac:U3|SigmaLatch_q[9]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.849      ;
; 0.500  ; MA_490:Core|RIOT:U2|ORA[1]         ; MA_490:Core|dac:U3|SigmaLatch_q[7]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.840      ;
; 0.511  ; MA_490:Core|RIOT:U2|ORA[6]         ; MA_490:Core|dac:U3|SigmaLatch_q[8]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.309      ; 0.830      ;
; 0.513  ; MA_490:Core|RIOT:U2|ORA[0]         ; MA_490:Core|dac:U3|SigmaLatch_q[6]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.827      ;
; 0.526  ; MA_490:Core|RIOT:U2|ORA[4]         ; MA_490:Core|dac:U3|SigmaLatch_q[8]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.814      ;
; 0.535  ; MA_490:Core|RIOT:U2|ORA[1]         ; MA_490:Core|dac:U3|SigmaLatch_q[6]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.805      ;
; 0.548  ; MA_490:Core|RIOT:U2|ORA[0]         ; MA_490:Core|dac:U3|SigmaLatch_q[5]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.792      ;
; 0.548  ; MA_490:Core|RIOT:U2|ORA[2]         ; MA_490:Core|dac:U3|SigmaLatch_q[7]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.792      ;
; 0.570  ; MA_490:Core|RIOT:U2|ORA[1]         ; MA_490:Core|dac:U3|SigmaLatch_q[5]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.770      ;
; 0.577  ; MA_490:Core|RIOT:U2|ORA[5]         ; MA_490:Core|dac:U3|SigmaLatch_q[7]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.309      ; 0.764      ;
; 0.583  ; MA_490:Core|RIOT:U2|ORA[0]         ; MA_490:Core|dac:U3|SigmaLatch_q[4]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.757      ;
; 0.583  ; MA_490:Core|RIOT:U2|ORA[2]         ; MA_490:Core|dac:U3|SigmaLatch_q[6]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.757      ;
; 0.584  ; MA_490:Core|RIOT:U2|ORA[3]         ; MA_490:Core|dac:U3|SigmaLatch_q[7]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.756      ;
; 0.588  ; MA_490:Core|RIOT:U2|ORA[7]         ; MA_490:Core|dac:U3|SigmaLatch_q[9]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.752      ;
; 0.605  ; MA_490:Core|RIOT:U2|ORA[6]         ; MA_490:Core|dac:U3|SigmaLatch_q[7]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.309      ; 0.736      ;
; 0.605  ; MA_490:Core|RIOT:U2|ORA[1]         ; MA_490:Core|dac:U3|SigmaLatch_q[4]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.735      ;
; 0.612  ; MA_490:Core|RIOT:U2|ORA[5]         ; MA_490:Core|dac:U3|SigmaLatch_q[6]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.309      ; 0.729      ;
; 0.618  ; MA_490:Core|RIOT:U2|ORA[0]         ; MA_490:Core|dac:U3|SigmaLatch_q[3]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.722      ;
; 0.618  ; MA_490:Core|RIOT:U2|ORA[2]         ; MA_490:Core|dac:U3|SigmaLatch_q[5]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.722      ;
; 0.619  ; MA_490:Core|RIOT:U2|ORA[3]         ; MA_490:Core|dac:U3|SigmaLatch_q[6]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.721      ;
; 0.620  ; MA_490:Core|RIOT:U2|ORA[4]         ; MA_490:Core|dac:U3|SigmaLatch_q[7]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.720      ;
; 0.623  ; MA_490:Core|RIOT:U2|ORA[7]         ; MA_490:Core|dac:U3|SigmaLatch_q[8]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.717      ;
; 0.640  ; MA_490:Core|RIOT:U2|ORA[1]         ; MA_490:Core|dac:U3|SigmaLatch_q[3]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.700      ;
; 0.653  ; MA_490:Core|RIOT:U2|ORA[0]         ; MA_490:Core|dac:U3|SigmaLatch_q[2]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.687      ;
; 0.653  ; MA_490:Core|RIOT:U2|ORA[2]         ; MA_490:Core|dac:U3|SigmaLatch_q[4]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.687      ;
; 0.654  ; MA_490:Core|RIOT:U2|ORA[3]         ; MA_490:Core|dac:U3|SigmaLatch_q[5]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.686      ;
; 0.655  ; MA_490:Core|RIOT:U2|ORA[4]         ; MA_490:Core|dac:U3|SigmaLatch_q[6]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.685      ;
; 0.675  ; MA_490:Core|RIOT:U2|ORA[1]         ; MA_490:Core|dac:U3|SigmaLatch_q[2]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.665      ;
; 0.688  ; MA_490:Core|RIOT:U2|ORA[0]         ; MA_490:Core|dac:U3|SigmaLatch_q[1]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.652      ;
; 0.688  ; MA_490:Core|RIOT:U2|ORA[2]         ; MA_490:Core|dac:U3|SigmaLatch_q[3]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.652      ;
; 0.689  ; MA_490:Core|RIOT:U2|ORA[3]         ; MA_490:Core|dac:U3|SigmaLatch_q[4]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.651      ;
; 0.690  ; MA_490:Core|RIOT:U2|ORA[4]         ; MA_490:Core|dac:U3|SigmaLatch_q[5]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.650      ;
; 0.743  ; MA_490:Core|RIOT:U2|ORA[6]         ; MA_490:Core|dac:U3|SigmaLatch_q[6]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.309      ; 0.598      ;
; 0.750  ; MA_490:Core|RIOT:U2|ORA[5]         ; MA_490:Core|dac:U3|SigmaLatch_q[5]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.309      ; 0.591      ;
; 0.815  ; MA_490:Core|RIOT:U2|ORA[1]         ; MA_490:Core|dac:U3|SigmaLatch_q[1]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.525      ;
; 0.817  ; MA_490:Core|RIOT:U2|ORA[7]         ; MA_490:Core|dac:U3|SigmaLatch_q[7]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.523      ;
; 0.823  ; MA_490:Core|RIOT:U2|ORA[0]         ; MA_490:Core|dac:U3|SigmaLatch_q[0]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.517      ;
; 0.826  ; MA_490:Core|RIOT:U2|ORA[2]         ; MA_490:Core|dac:U3|SigmaLatch_q[2]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.514      ;
; 0.827  ; MA_490:Core|RIOT:U2|ORA[3]         ; MA_490:Core|dac:U3|SigmaLatch_q[3]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.513      ;
; 0.828  ; MA_490:Core|RIOT:U2|ORA[4]         ; MA_490:Core|dac:U3|SigmaLatch_q[4]    ; MA_490:Core|cpu_clk ; clk_50      ; 1.000        ; 0.308      ; 0.512      ;
; 17.327 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|ScanCode[4]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.613      ;
; 17.327 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|ScanCode[2]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.613      ;
; 17.327 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|ScanCode[3]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.613      ;
; 17.327 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|ScanCode[5]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.613      ;
; 17.344 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|ScanCode[6]    ; clk_50              ; clk_50      ; 20.000       ; -0.081     ; 2.607      ;
; 17.368 ; PS2Controller:keyboard|DataByte[4] ; KeyboardMapper:decoder|ScanCode[4]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.572      ;
; 17.368 ; PS2Controller:keyboard|DataByte[4] ; KeyboardMapper:decoder|ScanCode[2]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.572      ;
; 17.368 ; PS2Controller:keyboard|DataByte[4] ; KeyboardMapper:decoder|ScanCode[3]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.572      ;
; 17.368 ; PS2Controller:keyboard|DataByte[4] ; KeyboardMapper:decoder|ScanCode[5]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.572      ;
; 17.385 ; PS2Controller:keyboard|DataByte[4] ; KeyboardMapper:decoder|ScanCode[6]    ; clk_50              ; clk_50      ; 20.000       ; -0.081     ; 2.566      ;
; 17.386 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|ScanCode[7]    ; clk_50              ; clk_50      ; 20.000       ; -0.038     ; 2.608      ;
; 17.401 ; PS2Controller:keyboard|DataByte[3] ; KeyboardMapper:decoder|ScanCode[4]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.539      ;
; 17.401 ; PS2Controller:keyboard|DataByte[3] ; KeyboardMapper:decoder|ScanCode[2]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.539      ;
; 17.401 ; PS2Controller:keyboard|DataByte[3] ; KeyboardMapper:decoder|ScanCode[3]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.539      ;
; 17.401 ; PS2Controller:keyboard|DataByte[3] ; KeyboardMapper:decoder|ScanCode[5]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.539      ;
; 17.416 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|State.LEDs     ; clk_50              ; clk_50      ; 20.000       ; -0.005     ; 2.611      ;
; 17.418 ; PS2Controller:keyboard|DataByte[3] ; KeyboardMapper:decoder|ScanCode[6]    ; clk_50              ; clk_50      ; 20.000       ; -0.081     ; 2.533      ;
; 17.421 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|ScanCode[0]    ; clk_50              ; clk_50      ; 20.000       ; 0.002      ; 2.613      ;
; 17.421 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|State.LEDs     ; clk_50              ; clk_50      ; 20.000       ; -0.005     ; 2.606      ;
; 17.427 ; PS2Controller:keyboard|DataByte[4] ; KeyboardMapper:decoder|ScanCode[7]    ; clk_50              ; clk_50      ; 20.000       ; -0.038     ; 2.567      ;
; 17.460 ; PS2Controller:keyboard|DataByte[3] ; KeyboardMapper:decoder|ScanCode[7]    ; clk_50              ; clk_50      ; 20.000       ; -0.038     ; 2.534      ;
; 17.462 ; PS2Controller:keyboard|DataByte[4] ; KeyboardMapper:decoder|ScanCode[0]    ; clk_50              ; clk_50      ; 20.000       ; 0.002      ; 2.572      ;
; 17.486 ; PS2Controller:keyboard|DataByte[7] ; KeyboardMapper:decoder|State.LEDs     ; clk_50              ; clk_50      ; 20.000       ; -0.005     ; 2.541      ;
; 17.495 ; PS2Controller:keyboard|DataByte[3] ; KeyboardMapper:decoder|ScanCode[0]    ; clk_50              ; clk_50      ; 20.000       ; 0.002      ; 2.539      ;
; 17.497 ; PS2Controller:keyboard|DataByte[6] ; KeyboardMapper:decoder|ScanCode[4]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.443      ;
; 17.497 ; PS2Controller:keyboard|DataByte[6] ; KeyboardMapper:decoder|ScanCode[2]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.443      ;
; 17.497 ; PS2Controller:keyboard|DataByte[6] ; KeyboardMapper:decoder|ScanCode[3]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.443      ;
; 17.497 ; PS2Controller:keyboard|DataByte[6] ; KeyboardMapper:decoder|ScanCode[5]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.443      ;
; 17.511 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|State.Extended ; clk_50              ; clk_50      ; 20.000       ; -0.004     ; 2.517      ;
; 17.511 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|State.Break    ; clk_50              ; clk_50      ; 20.000       ; -0.004     ; 2.517      ;
; 17.514 ; PS2Controller:keyboard|DataByte[6] ; KeyboardMapper:decoder|ScanCode[6]    ; clk_50              ; clk_50      ; 20.000       ; -0.081     ; 2.437      ;
; 17.516 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|Command[4]     ; clk_50              ; clk_50      ; 20.000       ; -0.004     ; 2.512      ;
; 17.516 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|Command[2]     ; clk_50              ; clk_50      ; 20.000       ; -0.004     ; 2.512      ;
; 17.516 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|Command[1]     ; clk_50              ; clk_50      ; 20.000       ; -0.004     ; 2.512      ;
; 17.516 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|Command[3]     ; clk_50              ; clk_50      ; 20.000       ; -0.004     ; 2.512      ;
; 17.516 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|Command[0]     ; clk_50              ; clk_50      ; 20.000       ; -0.004     ; 2.512      ;
; 17.516 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|State.Extended ; clk_50              ; clk_50      ; 20.000       ; -0.004     ; 2.512      ;
; 17.516 ; PS2Controller:keyboard|DataByte[5] ; KeyboardMapper:decoder|State.Break    ; clk_50              ; clk_50      ; 20.000       ; -0.004     ; 2.512      ;
; 17.538 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|ScanCode[4]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.402      ;
; 17.538 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|ScanCode[2]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.402      ;
; 17.538 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|ScanCode[3]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.402      ;
; 17.538 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|ScanCode[5]    ; clk_50              ; clk_50      ; 20.000       ; -0.092     ; 2.402      ;
; 17.548 ; PS2Controller:keyboard|DataByte[0] ; KeyboardMapper:decoder|State.LEDs     ; clk_50              ; clk_50      ; 20.000       ; -0.005     ; 2.479      ;
; 17.555 ; PS2Controller:keyboard|DataByte[2] ; KeyboardMapper:decoder|ScanCode[6]    ; clk_50              ; clk_50      ; 20.000       ; -0.081     ; 2.396      ;
; 17.556 ; PS2Controller:keyboard|DataByte[6] ; KeyboardMapper:decoder|ScanCode[7]    ; clk_50              ; clk_50      ; 20.000       ; -0.038     ; 2.438      ;
; 17.564 ; PS2Controller:keyboard|DataByte[1] ; KeyboardMapper:decoder|ScanCode[8]    ; clk_50              ; clk_50      ; 20.000       ; -0.038     ; 2.430      ;
; 17.581 ; PS2Controller:keyboard|DataByte[7] ; KeyboardMapper:decoder|State.Extended ; clk_50              ; clk_50      ; 20.000       ; -0.004     ; 2.447      ;
; 17.581 ; PS2Controller:keyboard|DataByte[7] ; KeyboardMapper:decoder|State.Break    ; clk_50              ; clk_50      ; 20.000       ; -0.004     ; 2.447      ;
+--------+------------------------------------+---------------------------------------+---------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock_gen|altpll_component|pll|clk[0]'                                                                                                   ;
+--------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node     ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 69.561 ; clkcount[1] ; clk_358     ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.471      ;
; 69.643 ; clkcount[0] ; clkcount[1] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.389      ;
; 69.665 ; clkcount[0] ; clkcount[0] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.367      ;
; 69.665 ; clkcount[1] ; clkcount[1] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.367      ;
+--------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_50'                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; 0.052 ; MA_490:Core|RIOT:U2|ORA[4]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[4]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.512      ;
; 0.053 ; MA_490:Core|RIOT:U2|ORA[3]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[3]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.513      ;
; 0.054 ; MA_490:Core|RIOT:U2|ORA[2]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[2]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.514      ;
; 0.057 ; MA_490:Core|RIOT:U2|ORA[0]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[0]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.517      ;
; 0.063 ; MA_490:Core|RIOT:U2|ORA[7]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[7]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.523      ;
; 0.065 ; MA_490:Core|RIOT:U2|ORA[1]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[1]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.525      ;
; 0.130 ; MA_490:Core|RIOT:U2|ORA[5]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[5]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.309      ; 0.591      ;
; 0.137 ; MA_490:Core|RIOT:U2|ORA[6]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[6]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.309      ; 0.598      ;
; 0.190 ; MA_490:Core|RIOT:U2|ORA[4]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[5]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.650      ;
; 0.191 ; MA_490:Core|RIOT:U2|ORA[3]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[4]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.651      ;
; 0.192 ; MA_490:Core|RIOT:U2|ORA[2]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[3]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.652      ;
; 0.192 ; MA_490:Core|RIOT:U2|ORA[0]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[1]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.652      ;
; 0.205 ; MA_490:Core|RIOT:U2|ORA[1]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[2]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.665      ;
; 0.215 ; PS2Controller:keyboard|BitsRead[0]                             ; PS2Controller:keyboard|BitsRead[0]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsRead[1]                             ; PS2Controller:keyboard|BitsRead[1]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsRead[2]                             ; PS2Controller:keyboard|BitsRead[2]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsRead[3]                             ; PS2Controller:keyboard|BitsRead[3]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|DReady                                  ; PS2Controller:keyboard|DReady                                  ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|DataReady                               ; PS2Controller:keyboard|DataReady                               ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2Busy                                 ; PS2Controller:keyboard|PS2Busy                                 ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.ResetAck                          ; KeyboardMapper:decoder|State.ResetAck                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.WaitForBAT                        ; KeyboardMapper:decoder|State.WaitForBAT                        ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.CheckAck                          ; KeyboardMapper:decoder|State.CheckAck                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|CapsLock                                ; KeyboardMapper:decoder|CapsLock                                ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.Start                             ; KeyboardMapper:decoder|State.Start                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|NumLock                                 ; KeyboardMapper:decoder|NumLock                                 ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.ResetKbd                          ; KeyboardMapper:decoder|State.ResetKbd                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|Send                                    ; KeyboardMapper:decoder|Send                                    ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|State.Idle                              ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|State.RequestToSend                     ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[0]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsSent[1]                             ; PS2Controller:keyboard|BitsSent[1]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsSent[2]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|ScrollLock                              ; KeyboardMapper:decoder|ScrollLock                              ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2DataOut                              ; PS2Controller:keyboard|PS2DataOut                              ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2Data_Z                               ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.InhibitComunication               ; PS2Controller:keyboard|State.InhibitComunication               ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2ClockOut                             ; PS2Controller:keyboard|PS2ClockOut                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2Clock_Z                              ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.CheckAck                          ; PS2Controller:keyboard|State.CheckAck                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.WaitRiseClock                     ; PS2Controller:keyboard|State.WaitRiseClock                     ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.SendData                          ; PS2Controller:keyboard|State.SendData                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|CountOnes                               ; PS2Controller:keyboard|CountOnes                               ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2Error                                ; PS2Controller:keyboard|PS2Error                                ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.225 ; MA_490:Core|RIOT:U2|ORA[4]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[6]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.685      ;
; 0.226 ; MA_490:Core|RIOT:U2|ORA[3]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[5]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.686      ;
; 0.227 ; MA_490:Core|RIOT:U2|ORA[2]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[4]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.687      ;
; 0.227 ; MA_490:Core|RIOT:U2|ORA[0]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[2]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.687      ;
; 0.239 ; PS2Controller:keyboard|DReady                                  ; PS2Controller:keyboard|DataReady                               ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; MA_490:Core|RIOT:U2|ORA[1]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[3]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.700      ;
; 0.245 ; PS2Controller:keyboard|TimeCounter[12]                         ; PS2Controller:keyboard|TimeCounter[12]                         ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.397      ;
; 0.249 ; PS2Controller:keyboard|State.CheckAck                          ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[4] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[4] ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.402      ;
; 0.254 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[4]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[4]  ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|PS2Busy                                 ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.406      ;
; 0.257 ; MA_490:Core|RIOT:U2|ORA[7]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[8]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.717      ;
; 0.260 ; MA_490:Core|RIOT:U2|ORA[4]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[7]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.720      ;
; 0.261 ; PS2Controller:keyboard|BitsRead[0]                             ; PS2Controller:keyboard|BitsRead[1]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.413      ;
; 0.261 ; MA_490:Core|RIOT:U2|ORA[3]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[6]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.721      ;
; 0.262 ; MA_490:Core|RIOT:U2|ORA[2]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[5]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.722      ;
; 0.262 ; MA_490:Core|RIOT:U2|ORA[0]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[3]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.722      ;
; 0.268 ; MA_490:Core|RIOT:U2|ORA[5]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[6]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.309      ; 0.729      ;
; 0.275 ; MA_490:Core|RIOT:U2|ORA[1]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[4]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.735      ;
; 0.275 ; MA_490:Core|RIOT:U2|ORA[6]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[7]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.309      ; 0.736      ;
; 0.292 ; MA_490:Core|RIOT:U2|ORA[7]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[9]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.752      ;
; 0.296 ; MA_490:Core|RIOT:U2|ORA[3]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[7]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.756      ;
; 0.297 ; MA_490:Core|RIOT:U2|ORA[2]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[6]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.757      ;
; 0.297 ; MA_490:Core|RIOT:U2|ORA[0]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[4]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.757      ;
; 0.303 ; MA_490:Core|RIOT:U2|ORA[5]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[7]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.309      ; 0.764      ;
; 0.310 ; MA_490:Core|RIOT:U2|ORA[1]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[5]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.770      ;
; 0.327 ; KeyboardMapper:decoder|ScrollLock                              ; KeyboardMapper:decoder|Command[0]                              ; clk_50              ; clk_50      ; 0.000        ; 0.001      ; 0.480      ;
; 0.332 ; MA_490:Core|RIOT:U2|ORA[2]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[7]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.792      ;
; 0.332 ; MA_490:Core|RIOT:U2|ORA[0]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[5]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.792      ;
; 0.335 ; PS2Controller:keyboard|Byte[0]                                 ; PS2Controller:keyboard|DataByte[0]                             ; clk_50              ; clk_50      ; 0.000        ; 0.001      ; 0.488      ;
; 0.345 ; PS2Controller:keyboard|Byte[2]                                 ; PS2Controller:keyboard|DataByte[2]                             ; clk_50              ; clk_50      ; 0.000        ; 0.001      ; 0.498      ;
; 0.345 ; MA_490:Core|RIOT:U2|ORA[1]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[6]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.805      ;
; 0.346 ; MA_490:Core|dac:U3|SigmaLatch_q[9]                             ; MA_490:Core|dac:U3|DACout_q                                    ; clk_50              ; clk_50      ; 0.000        ; -0.001     ; 0.497      ;
; 0.347 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|BitsRead[0]                             ; clk_50              ; clk_50      ; 0.000        ; -0.004     ; 0.495      ;
; 0.348 ; PS2Controller:keyboard|Byte[1]                                 ; PS2Controller:keyboard|DataByte[1]                             ; clk_50              ; clk_50      ; 0.000        ; 0.001      ; 0.501      ;
; 0.350 ; PS2Controller:keyboard|Byte[4]                                 ; PS2Controller:keyboard|DataByte[4]                             ; clk_50              ; clk_50      ; 0.000        ; 0.001      ; 0.503      ;
; 0.354 ; MA_490:Core|dac:U3|SigmaLatch_q[7]                             ; MA_490:Core|dac:U3|SigmaLatch_q[7]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.506      ;
; 0.354 ; MA_490:Core|RIOT:U2|ORA[4]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[8]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.814      ;
; 0.356 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[0] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[0] ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; PS2Controller:keyboard|State.ReceiveData                       ; clk_50              ; clk_50      ; 0.000        ; -0.002     ; 0.508      ;
; 0.358 ; MA_490:Core|dac:U3|SigmaLatch_q[1]                             ; MA_490:Core|dac:U3|SigmaLatch_q[1]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[0]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[0]  ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; MA_490:Core|dac:U3|SigmaLatch_q[9]                             ; MA_490:Core|dac:U3|SigmaLatch_q[8]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; PS2Controller:keyboard|TimeCounter[11]                         ; PS2Controller:keyboard|TimeCounter[11]                         ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; PS2Controller:keyboard|TimeCounter[7]                          ; PS2Controller:keyboard|TimeCounter[7]                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; PS2Controller:keyboard|TimeCounter[9]                          ; PS2Controller:keyboard|TimeCounter[9]                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; PS2Controller:keyboard|Debouncer:DebounceClock|Internal        ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; PS2Controller:keyboard|TimeCounter[0]                          ; PS2Controller:keyboard|TimeCounter[0]                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; PS2Controller:keyboard|TimeCounter[5]                          ; PS2Controller:keyboard|TimeCounter[5]                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; PS2Controller:keyboard|TimeCounter[2]                          ; PS2Controller:keyboard|TimeCounter[2]                          ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[2] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[2] ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; MA_490:Core|RIOT:U2|ORA[0]                                     ; MA_490:Core|dac:U3|SigmaLatch_q[6]                             ; MA_490:Core|cpu_clk ; clk_50      ; 0.000        ; 0.308      ; 0.827      ;
; 0.368 ; MA_490:Core|dac:U3|SigmaLatch_q[8]                             ; MA_490:Core|dac:U3|SigmaLatch_q[8]                             ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[3]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[3]  ; clk_50              ; clk_50      ; 0.000        ; 0.000      ; 0.521      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'MA_490:Core|cpu_clk'                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------+------------------------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                             ; Launch Clock                       ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------+------------------------------------+---------------------+--------------+------------+------------+
; 0.121 ; KeyboardMapper:decoder|ScanCode[0]                                                           ; MA_490:Core|RIOT:U2|D_O[2]~reg0     ; KeyboardMapper:decoder|ScanCode[0] ; MA_490:Core|cpu_clk ; 0.000        ; 1.131      ; 1.545      ;
; 0.178 ; KeyboardMapper:decoder|ScanCode[0]                                                           ; MA_490:Core|RIOT:U2|D_O[3]~reg0     ; KeyboardMapper:decoder|ScanCode[0] ; MA_490:Core|cpu_clk ; 0.000        ; 1.118      ; 1.589      ;
; 0.215 ; MA_490:Core|T65:U1|NMIAct                                                                    ; MA_490:Core|T65:U1|NMIAct           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MA_490:Core|RIOT:U2|ORB[6]                                                                   ; MA_490:Core|RIOT:U2|ORB[6]          ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MA_490:Core|T65:U1|MCycle[0]                                                                 ; MA_490:Core|T65:U1|MCycle[0]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MA_490:Core|T65:U1|MCycle[2]                                                                 ; MA_490:Core|T65:U1|MCycle[2]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MA_490:Core|T65:U1|MCycle[1]                                                                 ; MA_490:Core|T65:U1|MCycle[1]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MA_490:Core|RIOT:U2|PA7CLEARNEED                                                             ; MA_490:Core|RIOT:U2|PA7CLEARNEED    ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MA_490:Core|RIOT:U2|TIMERCLEARNEED                                                           ; MA_490:Core|RIOT:U2|TIMERCLEARNEED  ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.271 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|IR[3]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.423      ;
; 0.275 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|IR[0]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.427      ;
; 0.279 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|IR[2]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.431      ;
; 0.281 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|IR[4]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.433      ;
; 0.283 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|IR[6]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.435      ;
; 0.325 ; MA_490:Core|T65:U1|IRQCycle                                                                  ; MA_490:Core|T65:U1|IR[6]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.477      ;
; 0.329 ; MA_490:Core|T65:U1|IRQCycle                                                                  ; MA_490:Core|T65:U1|IR[1]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.481      ;
; 0.331 ; MA_490:Core|T65:U1|P[4]                                                                      ; MA_490:Core|T65:U1|B_o              ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.483      ;
; 0.336 ; MA_490:Core|T65:U1|IRQCycle                                                                  ; MA_490:Core|T65:U1|IR[5]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.488      ;
; 0.337 ; MA_490:Core|T65:U1|IRQCycle                                                                  ; MA_490:Core|T65:U1|IR[7]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.489      ;
; 0.337 ; MA_490:Core|T65:U1|IRQCycle                                                                  ; MA_490:Core|T65:U1|IR[2]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.489      ;
; 0.362 ; MA_490:Core|RIOT:U2|PA7CLEARDONE                                                             ; MA_490:Core|RIOT:U2|PA7FLAG         ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.514      ;
; 0.379 ; MA_490:Core|T65:U1|NMI_n_o                                                                   ; MA_490:Core|T65:U1|NMIAct           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; MA_490:Core|T65:U1|IR[4]                                                                     ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.001      ; 0.533      ;
; 0.393 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|IR[7]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.545      ;
; 0.395 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|IR[5]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.547      ;
; 0.399 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|IR[1]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.551      ;
; 0.418 ; MA_490:Core|T65:U1|IRQCycle                                                                  ; MA_490:Core|T65:U1|IR[4]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.570      ;
; 0.423 ; MA_490:Core|T65:U1|IRQCycle                                                                  ; MA_490:Core|T65:U1|IR[0]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.575      ;
; 0.424 ; MA_490:Core|T65:U1|IRQCycle                                                                  ; MA_490:Core|T65:U1|IR[3]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.576      ;
; 0.450 ; MA_490:Core|T65:U1|B_o                                                                       ; MA_490:Core|T65:U1|P[4]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.602      ;
; 0.456 ; MA_490:Core|T65:U1|P[4]                                                                      ; MA_490:Core|T65:U1|P[4]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.608      ;
; 0.459 ; MA_490:Core|T65:U1|Y[7]                                                                      ; MA_490:Core|T65:U1|BusA_r[7]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.611      ;
; 0.462 ; MA_490:Core|T65:U1|MCycle[2]                                                                 ; MA_490:Core|T65:U1|Write_Data_r[2]  ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.020      ; 0.634      ;
; 0.473 ; MA_490:Core|T65:U1|MCycle[1]                                                                 ; MA_490:Core|T65:U1|MCycle[2]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.625      ;
; 0.480 ; MA_490:Core|T65:U1|X[6]                                                                      ; MA_490:Core|T65:U1|BusA_r[6]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.632      ;
; 0.485 ; MA_490:Core|T65:U1|NMICycle                                                                  ; MA_490:Core|T65:U1|NMIAct           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; -0.011     ; 0.626      ;
; 0.502 ; MA_490:Core|RIOT:U2|TIMERCLEARDONE                                                           ; MA_490:Core|RIOT:U2|TIMERFLAG       ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.654      ;
; 0.527 ; MA_490:Core|T65:U1|PC[0]                                                                     ; MA_490:Core|T65:U1|PC[0]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.679      ;
; 0.529 ; MA_490:Core|T65:U1|S[7]                                                                      ; MA_490:Core|T65:U1|S[7]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; MA_490:Core|T65:U1|AD[5]                                                                     ; MA_490:Core|T65:U1|AD[5]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; MA_490:Core|T65:U1|PC[10]                                                                    ; MA_490:Core|T65:U1|PC[10]           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.681      ;
; 0.531 ; MA_490:Core|T65:U1|PC[4]                                                                     ; MA_490:Core|T65:U1|PC[4]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.683      ;
; 0.533 ; MA_490:Core|T65:U1|Y[5]                                                                      ; MA_490:Core|T65:U1|BusA_r[5]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.685      ;
; 0.539 ; MA_490:Core|T65:U1|AD[6]                                                                     ; MA_490:Core|T65:U1|AD[6]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.691      ;
; 0.545 ; MA_490:Core|T65:U1|PC[15]                                                                    ; MA_490:Core|T65:U1|PC[15]           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.697      ;
; 0.547 ; MA_490:Core|T65:U1|Y[1]                                                                      ; MA_490:Core|T65:U1|BusA_r[1]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.014      ; 0.713      ;
; 0.552 ; MA_490:Core|T65:U1|RstCycle                                                                  ; MA_490:Core|T65:U1|R_W_n_i          ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.019      ; 0.723      ;
; 0.558 ; MA_490:Core|RIOT:U2|COUNTER[18]                                                              ; MA_490:Core|RIOT:U2|TIMERFLAG       ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.710      ;
; 0.568 ; MA_490:Core|T65:U1|P[2]                                                                      ; MA_490:Core|T65:U1|IRQCycle         ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.010      ; 0.730      ;
; 0.577 ; MA_490:Core|T65:U1|S[4]                                                                      ; MA_490:Core|T65:U1|S[4]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.729      ;
; 0.582 ; MA_490:Core|T65:U1|PC[11]                                                                    ; MA_490:Core|T65:U1|PC[11]           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.734      ;
; 0.583 ; MA_490:Core|RIOT:U2|COUNTER[11]                                                              ; MA_490:Core|RIOT:U2|COUNTER[11]     ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; MA_490:Core|RIOT:U2|COUNTER[13]                                                              ; MA_490:Core|RIOT:U2|COUNTER[13]     ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.735      ;
; 0.586 ; MA_490:Core|T65:U1|PC[8]                                                                     ; MA_490:Core|T65:U1|PC[8]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.738      ;
; 0.588 ; MA_490:Core|RIOT:U2|COUNTER[0]                                                               ; MA_490:Core|RIOT:U2|COUNTER[0]      ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.740      ;
; 0.588 ; MA_490:Core|RIOT:U2|COUNTER[1]                                                               ; MA_490:Core|RIOT:U2|COUNTER[1]      ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.740      ;
; 0.592 ; MA_490:Core|T65:U1|AD[2]                                                                     ; MA_490:Core|T65:U1|AD[2]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.744      ;
; 0.594 ; MA_490:Core|T65:U1|X[4]                                                                      ; MA_490:Core|T65:U1|BusA_r[4]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; -0.005     ; 0.741      ;
; 0.594 ; MA_490:Core|T65:U1|P[5]                                                                      ; MA_490:Core|T65:U1|BusA_r[5]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.746      ;
; 0.602 ; MA_490:Core|RIOT:U2|PERIOD.TIM1T                                                             ; MA_490:Core|RIOT:U2|PERIOD.TIM1T    ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.754      ;
; 0.602 ; MA_490:Core|RIOT:U2|COUNTER[18]                                                              ; MA_490:Core|RIOT:U2|PERIOD.TIM1T    ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.754      ;
; 0.603 ; MA_490:Core|T65:U1|P[3]                                                                      ; MA_490:Core|T65:U1|P[3]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.755      ;
; 0.620 ; MA_490:Core|T65:U1|P[6]                                                                      ; MA_490:Core|T65:U1|P[6]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.772      ;
; 0.621 ; KeyboardMapper:decoder|ScanCode[0]                                                           ; MA_490:Core|RIOT:U2|D_O[2]~reg0     ; KeyboardMapper:decoder|ScanCode[0] ; MA_490:Core|cpu_clk ; -0.500       ; 1.131      ; 1.545      ;
; 0.624 ; MA_490:Core|RIOT:U2|COUNTER[17]                                                              ; MA_490:Core|RIOT:U2|COUNTER[17]     ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.776      ;
; 0.625 ; MA_490:Core|T65:U1|Y[3]                                                                      ; MA_490:Core|T65:U1|BusA_r[3]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.777      ;
; 0.627 ; MA_490:Core|RIOT:U2|COUNTER[16]                                                              ; MA_490:Core|RIOT:U2|COUNTER[16]     ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.779      ;
; 0.638 ; KeyboardMapper:decoder|ScanCode[0]                                                           ; MA_490:Core|RIOT:U2|D_O[1]~reg0     ; KeyboardMapper:decoder|ScanCode[0] ; MA_490:Core|cpu_clk ; 0.000        ; 1.131      ; 2.062      ;
; 0.640 ; MA_490:Core|T65:U1|BAH[2]                                                                    ; MA_490:Core|T65:U1|BAH[2]           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.792      ;
; 0.645 ; MA_490:Core|T65:U1|X[5]                                                                      ; MA_490:Core|T65:U1|BusA_r[5]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.797      ;
; 0.646 ; MA_490:Core|T65:U1|AD[3]                                                                     ; MA_490:Core|T65:U1|AD[3]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.798      ;
; 0.647 ; MA_490:Core|RIOT:U2|TIMERFLAG                                                                ; MA_490:Core|RIOT:U2|TIMERFLAG       ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.799      ;
; 0.648 ; MA_490:Core|T65:U1|ABC[6]                                                                    ; MA_490:Core|T65:U1|BusA_r[6]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.800      ;
; 0.656 ; MA_490:Core|T65:U1|AD[0]                                                                     ; MA_490:Core|T65:U1|AD[0]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.808      ;
; 0.656 ; MA_490:Core|T65:U1|BAL[1]                                                                    ; MA_490:Core|T65:U1|BAL[1]           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.808      ;
; 0.658 ; MA_490:Core|T65:U1|PC[12]                                                                    ; MA_490:Core|T65:U1|PC[12]           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.810      ;
; 0.660 ; MA_490:Core|T65:U1|AD[4]                                                                     ; MA_490:Core|T65:U1|AD[4]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.812      ;
; 0.663 ; MA_490:Core|T65:U1|S[0]                                                                      ; MA_490:Core|T65:U1|S[0]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.815      ;
; 0.664 ; MA_490:Core|T65:U1|NMIAct                                                                    ; MA_490:Core|T65:U1|NMICycle         ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.011      ; 0.827      ;
; 0.665 ; MA_490:Core|RIOT:U2|COUNTER[2]                                                               ; MA_490:Core|RIOT:U2|COUNTER[2]      ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.817      ;
; 0.668 ; MA_490:Core|T65:U1|PC[13]                                                                    ; MA_490:Core|T65:U1|PC[13]           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.820      ;
; 0.671 ; MA_490:Core|T65:U1|PC[5]                                                                     ; MA_490:Core|T65:U1|PC[5]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.823      ;
; 0.671 ; MA_490:Core|T65:U1|AD[4]                                                                     ; MA_490:Core|T65:U1|AD[5]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.823      ;
; 0.671 ; MA_490:Core|T65:U1|IR[2]                                                                     ; MA_490:Core|T65:U1|R_W_n_i          ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.008      ; 0.831      ;
; 0.676 ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[2] ; MA_490:Core|T65:U1|DL[2]            ; clk_358                            ; MA_490:Core|cpu_clk ; 0.000        ; -0.069     ; 0.759      ;
; 0.678 ; MA_490:Core|T65:U1|DL[7]                                                                     ; MA_490:Core|T65:U1|PC[7]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.010      ; 0.840      ;
; 0.678 ; KeyboardMapper:decoder|ScanCode[0]                                                           ; MA_490:Core|RIOT:U2|D_O[3]~reg0     ; KeyboardMapper:decoder|ScanCode[0] ; MA_490:Core|cpu_clk ; -0.500       ; 1.118      ; 1.589      ;
; 0.680 ; MA_490:Core|T65:U1|DL[1]                                                                     ; MA_490:Core|T65:U1|PC[1]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.011      ; 0.843      ;
; 0.686 ; MA_490:Core|T65:U1|RstCycle                                                                  ; MA_490:Core|T65:U1|P[2]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.001      ; 0.839      ;
; 0.688 ; MA_490:Core|T65:U1|Write_Data_r[2]                                                           ; MA_490:Core|RIOT:U2|ORA[0]          ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; -0.002     ; 0.838      ;
; 0.689 ; MA_490:Core|T65:U1|BAL[7]                                                                    ; MA_490:Core|T65:U1|BAL[7]           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.841      ;
; 0.689 ; MA_490:Core|T65:U1|Write_Data_r[2]                                                           ; MA_490:Core|RIOT:U2|ORA[1]          ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; -0.002     ; 0.839      ;
; 0.690 ; MA_490:Core|RIOT:U2|COUNTER[14]                                                              ; MA_490:Core|RIOT:U2|COUNTER[14]     ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.842      ;
; 0.694 ; MA_490:Core|T65:U1|S[6]                                                                      ; MA_490:Core|T65:U1|S[6]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.846      ;
; 0.697 ; MA_490:Core|T65:U1|S[2]                                                                      ; MA_490:Core|T65:U1|S[2]             ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.849      ;
; 0.697 ; MA_490:Core|RIOT:U2|COUNTER[15]                                                              ; MA_490:Core|RIOT:U2|COUNTER[15]     ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.849      ;
; 0.702 ; MA_490:Core|T65:U1|BAL[8]                                                                    ; MA_490:Core|T65:U1|BAL[8]           ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.854      ;
; 0.703 ; MA_490:Core|T65:U1|AD[3]                                                                     ; MA_490:Core|T65:U1|AD[5]            ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.855      ;
; 0.704 ; MA_490:Core|T65:U1|X[2]                                                                      ; MA_490:Core|T65:U1|BusA_r[2]        ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.000      ; 0.856      ;
; 0.710 ; MA_490:Core|T65:U1|NMIAct                                                                    ; MA_490:Core|T65:U1|IRQCycle         ; MA_490:Core|cpu_clk                ; MA_490:Core|cpu_clk ; 0.000        ; 0.011      ; 0.873      ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------+------------------------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock_gen|altpll_component|pll|clk[0]'                                                                                                   ;
+-------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node     ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.215 ; clkcount[0] ; clkcount[0] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clkcount[1] ; clkcount[1] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; clkcount[0] ; clkcount[1] ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.319 ; clkcount[1] ; clk_358     ; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.471      ;
+-------+-------------+-------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_358'                                                                                                                                                                                                                        ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+
; 0.215 ; MA_490:Core|clkCount[0]             ; MA_490:Core|clkCount[0]                                                                                                ; clk_358             ; clk_358     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MA_490:Core|clkCount[1]             ; MA_490:Core|clkCount[1]                                                                                                ; clk_358             ; clk_358     ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; MA_490:Core|clkCount[1]             ; MA_490:Core|cpu_clk                                                                                                    ; clk_358             ; clk_358     ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; MA_490:Core|clkCount[0]             ; MA_490:Core|clkCount[1]                                                                                                ; clk_358             ; clk_358     ; 0.000        ; 0.000      ; 0.394      ;
; 0.589 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.089      ; 0.816      ;
; 0.662 ; MA_490:Core|T65:U1|PC[10]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg10 ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.080      ; 0.880      ;
; 0.691 ; MA_490:Core|T65:U1|S[2]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.101      ; 0.930      ;
; 0.693 ; MA_490:Core|T65:U1|BAL[1]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.089      ; 0.920      ;
; 0.696 ; MA_490:Core|T65:U1|S[1]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.089      ; 0.923      ;
; 0.717 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.093      ; 0.948      ;
; 0.736 ; MA_490:Core|T65:U1|AD[7]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.085      ; 0.959      ;
; 0.744 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.076      ; 0.958      ;
; 0.758 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg6  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.089      ; 0.985      ;
; 0.762 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg10 ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.089      ; 0.989      ;
; 0.764 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.091      ; 0.993      ;
; 0.767 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.089      ; 0.994      ;
; 0.803 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.090      ; 1.031      ;
; 0.811 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg10 ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.090      ; 1.039      ;
; 0.819 ; MA_490:Core|T65:U1|S[2]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.105      ; 1.062      ;
; 0.820 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg8  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.093      ; 1.051      ;
; 0.823 ; MA_490:Core|T65:U1|BAL[1]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.085      ; 1.046      ;
; 0.826 ; MA_490:Core|T65:U1|S[1]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.085      ; 1.049      ;
; 0.846 ; MA_490:Core|T65:U1|S[2]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.088      ; 1.072      ;
; 0.847 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg9  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.091      ; 1.076      ;
; 0.848 ; MA_490:Core|T65:U1|BAL[1]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.087      ; 1.073      ;
; 0.850 ; MA_490:Core|T65:U1|BAL[1]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.072      ; 1.060      ;
; 0.851 ; MA_490:Core|T65:U1|S[1]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.087      ; 1.076      ;
; 0.853 ; MA_490:Core|T65:U1|S[1]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.072      ; 1.063      ;
; 0.856 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg8  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.076      ; 1.070      ;
; 0.857 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.094      ; 1.089      ;
; 0.857 ; MA_490:Core|T65:U1|BAL[4]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.087      ; 1.082      ;
; 0.860 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.090      ; 1.088      ;
; 0.866 ; MA_490:Core|T65:U1|S[2]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.103      ; 1.107      ;
; 0.869 ; MA_490:Core|T65:U1|AD[7]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.089      ; 1.096      ;
; 0.871 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.089      ; 1.098      ;
; 0.874 ; MA_490:Core|T65:U1|BAL[5]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.087      ; 1.099      ;
; 0.881 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg8  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.091      ; 1.110      ;
; 0.885 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg6  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.093      ; 1.116      ;
; 0.887 ; MA_490:Core|T65:U1|AD[7]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.072      ; 1.097      ;
; 0.887 ; MA_490:Core|T65:U1|AD[2]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.085      ; 1.110      ;
; 0.891 ; MA_490:Core|T65:U1|S[6]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg6  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.101      ; 1.130      ;
; 0.896 ; MA_490:Core|T65:U1|S[4]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.101      ; 1.135      ;
; 0.898 ; MA_490:Core|T65:U1|AD[7]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.087      ; 1.123      ;
; 0.903 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg6  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.076      ; 1.117      ;
; 0.905 ; MA_490:Core|T65:U1|PC[8]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg8  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.084      ; 1.127      ;
; 0.905 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.090      ; 1.133      ;
; 0.912 ; MA_490:Core|T65:U1|BAL[6]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg6  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.086      ; 1.136      ;
; 0.912 ; MA_490:Core|T65:U1|S[0]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.105      ; 1.155      ;
; 0.915 ; MA_490:Core|T65:U1|S[0]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.101      ; 1.154      ;
; 0.916 ; MA_490:Core|T65:U1|PC[10]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg10 ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.067      ; 1.121      ;
; 0.918 ; MA_490:Core|T65:U1|AD[5]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.085      ; 1.141      ;
; 0.919 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg6  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.091      ; 1.148      ;
; 0.921 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.093      ; 1.152      ;
; 0.922 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.076      ; 1.136      ;
; 0.924 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.089      ; 1.151      ;
; 0.924 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.089      ; 1.151      ;
; 0.926 ; MA_490:Core|T65:U1|AD[6]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg6  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.085      ; 1.149      ;
; 0.927 ; MA_490:Core|T65:U1|BAL[7]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.086      ; 1.151      ;
; 0.930 ; MA_490:Core|T65:U1|PC[10]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg10 ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.082      ; 1.150      ;
; 0.930 ; MA_490:Core|T65:U1|AD[3]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg3  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.085      ; 1.153      ;
; 0.930 ; MA_490:Core|T65:U1|PC[9]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg9  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.082      ; 1.150      ;
; 0.932 ; MA_490:Core|T65:U1|BAH[2]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg10 ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.087      ; 1.157      ;
; 0.933 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.091      ; 1.162      ;
; 0.934 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.090      ; 1.162      ;
; 0.936 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.094      ; 1.168      ;
; 0.941 ; MA_490:Core|T65:U1|PC[8]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg8  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.067      ; 1.146      ;
; 0.949 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg3  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.090      ; 1.177      ;
; 0.950 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg8  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.089      ; 1.177      ;
; 0.951 ; MA_490:Core|T65:U1|BAL[2]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.087      ; 1.176      ;
; 0.954 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.077      ; 1.169      ;
; 0.965 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.092      ; 1.195      ;
; 0.966 ; MA_490:Core|T65:U1|PC[8]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg8  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.082      ; 1.186      ;
; 0.972 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg6  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.090      ; 1.200      ;
; 0.979 ; MA_490:Core|T65:U1|BAL[3]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg3  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.086      ; 1.203      ;
; 0.980 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.093      ; 1.211      ;
; 0.983 ; MA_490:Core|T65:U1|BAL[5]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.091      ; 1.212      ;
; 0.986 ; MA_490:Core|T65:U1|AD[4]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.085      ; 1.209      ;
; 0.992 ; MA_490:Core|T65:U1|PC[2]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.089      ; 1.219      ;
; 0.994 ; MA_490:Core|T65:U1|S[5]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.101      ; 1.233      ;
; 1.000 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.077      ; 1.215      ;
; 1.002 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.092      ; 1.232      ;
; 1.002 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.090      ; 1.230      ;
; 1.005 ; MA_490:Core|T65:U1|BAH[1]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg9  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.088      ; 1.231      ;
; 1.008 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg9  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.089      ; 1.235      ;
; 1.008 ; MA_490:Core|T65:U1|PC[4]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.089      ; 1.235      ;
; 1.009 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg9  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.093      ; 1.240      ;
; 1.012 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg9  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.076      ; 1.226      ;
; 1.012 ; MA_490:Core|T65:U1|BAL[4]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.074      ; 1.224      ;
; 1.014 ; MA_490:Core|T65:U1|BAL[0]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.089      ; 1.241      ;
; 1.014 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.094      ; 1.246      ;
; 1.015 ; MA_490:Core|T65:U1|AD[2]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg2  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.089      ; 1.242      ;
; 1.016 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg10 ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.076      ; 1.230      ;
; 1.017 ; MA_490:Core|T65:U1|Set_Addr_To_r[1] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg1  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.094      ; 1.249      ;
; 1.017 ; MA_490:Core|T65:U1|BAL[0]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.085      ; 1.240      ;
; 1.018 ; MA_490:Core|T65:U1|PC[0]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.094      ; 1.250      ;
; 1.018 ; MA_490:Core|T65:U1|S[6]             ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg6  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.105      ; 1.261      ;
; 1.019 ; MA_490:Core|T65:U1|PC[10]           ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg10 ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.084      ; 1.241      ;
; 1.021 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg4  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.093      ; 1.252      ;
; 1.021 ; MA_490:Core|T65:U1|PC[0]            ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg0  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.090      ; 1.249      ;
; 1.022 ; MA_490:Core|T65:U1|Set_Addr_To_r[0] ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5  ; MA_490:Core|cpu_clk ; clk_358     ; 0.000        ; 0.076      ; 1.236      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'KeyboardMapper:decoder|ScanCode[0]'                                                                                                      ;
+-------+----------------------------+-----------------------+---------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node               ; Launch Clock        ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+-----------------------+---------------------+------------------------------------+--------------+------------+------------+
; 0.552 ; MA_490:Core|RIOT:U2|ORB[6] ; MA_490:Core|cpu_irq_n ; MA_490:Core|cpu_clk ; KeyboardMapper:decoder|ScanCode[0] ; 0.500        ; 0.750      ; 0.730      ;
; 0.909 ; MA_490:Core|RIOT:U2|ORB[6] ; MA_490:Core|cpu_irq_n ; MA_490:Core|cpu_clk ; KeyboardMapper:decoder|ScanCode[0] ; 1.000        ; 0.607      ; 0.730      ;
+-------+----------------------------+-----------------------+---------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_50'                                                                                                                               ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.627 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[6]         ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 1.331      ;
; 18.721 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[4]         ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 1.226      ;
; 18.721 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[2]         ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 1.226      ;
; 18.721 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[3]         ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 1.226      ;
; 18.721 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[5]         ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 1.226      ;
; 18.733 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[1]         ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 1.219      ;
; 18.815 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[0]         ; clk_50       ; clk_50      ; 20.000       ; 0.009      ; 1.226      ;
; 18.832 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[4]          ; clk_50       ; clk_50      ; 20.000       ; 0.003      ; 1.203      ;
; 18.832 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Extended      ; clk_50       ; clk_50      ; 20.000       ; 0.003      ; 1.203      ;
; 18.832 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[2]          ; clk_50       ; clk_50      ; 20.000       ; 0.003      ; 1.203      ;
; 18.832 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Break         ; clk_50       ; clk_50      ; 20.000       ; 0.003      ; 1.203      ;
; 18.832 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[1]          ; clk_50       ; clk_50      ; 20.000       ; 0.003      ; 1.203      ;
; 18.832 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[3]          ; clk_50       ; clk_50      ; 20.000       ; 0.003      ; 1.203      ;
; 18.832 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[0]          ; clk_50       ; clk_50      ; 20.000       ; 0.003      ; 1.203      ;
; 18.833 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|CapsLock            ; clk_50       ; clk_50      ; 20.000       ; 0.002      ; 1.201      ;
; 18.833 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.LEDs          ; clk_50       ; clk_50      ; 20.000       ; 0.002      ; 1.201      ;
; 18.833 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|NumLock             ; clk_50       ; clk_50      ; 20.000       ; 0.002      ; 1.201      ;
; 18.833 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Send                ; clk_50       ; clk_50      ; 20.000       ; 0.002      ; 1.201      ;
; 18.833 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScrollLock          ; clk_50       ; clk_50      ; 20.000       ; 0.002      ; 1.201      ;
; 18.899 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[7]         ; clk_50       ; clk_50      ; 20.000       ; -0.031     ; 1.102      ;
; 18.899 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[8]         ; clk_50       ; clk_50      ; 20.000       ; -0.031     ; 1.102      ;
; 18.938 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetAck      ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 1.099      ;
; 18.938 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.WaitForBAT    ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 1.099      ;
; 18.938 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.CheckAck      ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 1.099      ;
; 18.938 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Start         ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 1.099      ;
; 18.938 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetKbd      ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 1.099      ;
; 18.939 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ExtendedBreak ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.099      ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'KeyboardMapper:decoder|ScanCode[0]'                                                                                                        ;
+--------+----------------------------+-----------------------+---------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node               ; Launch Clock        ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-----------------------+---------------------+------------------------------------+--------------+------------+------------+
; -0.985 ; MA_490:Core|RIOT:U2|ORB[6] ; MA_490:Core|cpu_irq_n ; MA_490:Core|cpu_clk ; KeyboardMapper:decoder|ScanCode[0] ; 0.000        ; 1.563      ; 0.730      ;
; -0.216 ; MA_490:Core|RIOT:U2|ORB[6] ; MA_490:Core|cpu_irq_n ; MA_490:Core|cpu_clk ; KeyboardMapper:decoder|ScanCode[0] ; -0.500       ; 1.294      ; 0.730      ;
+--------+----------------------------+-----------------------+---------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_50'                                                                                                                               ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.941 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ExtendedBreak ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.099      ;
; 0.942 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetAck      ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 1.099      ;
; 0.942 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.WaitForBAT    ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 1.099      ;
; 0.942 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.CheckAck      ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 1.099      ;
; 0.942 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Start         ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 1.099      ;
; 0.942 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetKbd      ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 1.099      ;
; 0.981 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[7]         ; clk_50       ; clk_50      ; 0.000        ; -0.031     ; 1.102      ;
; 0.981 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[8]         ; clk_50       ; clk_50      ; 0.000        ; -0.031     ; 1.102      ;
; 1.047 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|CapsLock            ; clk_50       ; clk_50      ; 0.000        ; 0.002      ; 1.201      ;
; 1.047 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.LEDs          ; clk_50       ; clk_50      ; 0.000        ; 0.002      ; 1.201      ;
; 1.047 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|NumLock             ; clk_50       ; clk_50      ; 0.000        ; 0.002      ; 1.201      ;
; 1.047 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Send                ; clk_50       ; clk_50      ; 0.000        ; 0.002      ; 1.201      ;
; 1.047 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScrollLock          ; clk_50       ; clk_50      ; 0.000        ; 0.002      ; 1.201      ;
; 1.048 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[4]          ; clk_50       ; clk_50      ; 0.000        ; 0.003      ; 1.203      ;
; 1.048 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Extended      ; clk_50       ; clk_50      ; 0.000        ; 0.003      ; 1.203      ;
; 1.048 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[2]          ; clk_50       ; clk_50      ; 0.000        ; 0.003      ; 1.203      ;
; 1.048 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Break         ; clk_50       ; clk_50      ; 0.000        ; 0.003      ; 1.203      ;
; 1.048 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[1]          ; clk_50       ; clk_50      ; 0.000        ; 0.003      ; 1.203      ;
; 1.048 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[3]          ; clk_50       ; clk_50      ; 0.000        ; 0.003      ; 1.203      ;
; 1.048 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[0]          ; clk_50       ; clk_50      ; 0.000        ; 0.003      ; 1.203      ;
; 1.065 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[0]         ; clk_50       ; clk_50      ; 0.000        ; 0.009      ; 1.226      ;
; 1.147 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[1]         ; clk_50       ; clk_50      ; 0.000        ; -0.080     ; 1.219      ;
; 1.159 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[4]         ; clk_50       ; clk_50      ; 0.000        ; -0.085     ; 1.226      ;
; 1.159 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[2]         ; clk_50       ; clk_50      ; 0.000        ; -0.085     ; 1.226      ;
; 1.159 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[3]         ; clk_50       ; clk_50      ; 0.000        ; -0.085     ; 1.226      ;
; 1.159 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[5]         ; clk_50       ; clk_50      ; 0.000        ; -0.085     ; 1.226      ;
; 1.253 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[6]         ; clk_50       ; clk_50      ; 0.000        ; -0.074     ; 1.331      ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KeyboardMapper:decoder|ScanCode[0]'                                                                ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------+
; -1.456 ; -0.456       ; 1.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; MA_490:Core|cpu_irq_n ;
; -1.456 ; -0.456       ; 1.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; MA_490:Core|cpu_irq_n ;
; -1.044 ; -0.044       ; 1.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; MA_490:Core|cpu_irq_n ;
; -1.044 ; -0.044       ; 1.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; MA_490:Core|cpu_irq_n ;
; -0.456 ; -0.456       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|cpu_irq_n|clk    ;
; -0.456 ; -0.456       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|cpu_irq_n|clk    ;
; -0.456 ; -0.456       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q|combout    ;
; -0.456 ; -0.456       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q|combout    ;
; -0.456 ; -0.456       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q|datac      ;
; -0.456 ; -0.456       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q|datac      ;
; -0.456 ; -0.456       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q~5|combout  ;
; -0.456 ; -0.456       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q~5|combout  ;
; -0.044 ; -0.044       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|cpu_irq_n|clk    ;
; -0.044 ; -0.044       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|cpu_irq_n|clk    ;
; -0.044 ; -0.044       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q|combout    ;
; -0.044 ; -0.044       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q|combout    ;
; -0.022 ; -0.022       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q~5|datab    ;
; -0.022 ; -0.022       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q~5|datab    ;
; -0.022 ; -0.022       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~14|combout       ;
; -0.022 ; -0.022       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~14|combout       ;
; -0.013 ; -0.013       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q|datad      ;
; -0.013 ; -0.013       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q|datad      ;
; -0.013 ; -0.013       ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux2~15|combout       ;
; -0.013 ; -0.013       ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux2~15|combout       ;
; 0.080  ; 0.080        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q|datac      ;
; 0.080  ; 0.080        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q|datac      ;
; 0.080  ; 0.080        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q~5|combout  ;
; 0.080  ; 0.080        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q~5|combout  ;
; 0.182  ; 0.182        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q~5|dataa    ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q~5|dataa    ;
; 0.182  ; 0.182        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~11|combout       ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~11|combout       ;
; 0.306  ; 0.306        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux3~11|datab         ;
; 0.306  ; 0.306        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux3~11|datab         ;
; 0.306  ; 0.306        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux3~8|combout        ;
; 0.306  ; 0.306        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux3~8|combout        ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~12|combout       ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~12|combout       ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~13|combout       ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~13|combout       ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~13|datad         ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~13|datad         ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~14|datac         ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux1~14|datac         ;
; 0.371  ; 0.371        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q|datad      ;
; 0.371  ; 0.371        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q|datad      ;
; 0.371  ; 0.371        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux2~15|combout       ;
; 0.371  ; 0.371        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux2~15|combout       ;
; 0.371  ; 0.371        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux2~15|dataa         ;
; 0.371  ; 0.371        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux2~15|dataa         ;
; 0.371  ; 0.371        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux2~16|combout       ;
; 0.371  ; 0.371        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux2~16|combout       ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q~5|datad    ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q~5|datad    ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~13|combout       ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~13|combout       ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~14|combout       ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~14|combout       ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~14|datad         ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~14|datad         ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~10|combout       ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~10|combout       ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~10|datad         ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~10|datad         ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~11|datac         ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~11|datac         ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~9|combout        ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux3~9|combout        ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux2~12|combout       ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux2~12|combout       ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux2~16|datad         ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux2~16|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q~5|datab    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Core|u11_q~5|datab    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q~5|datad    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Core|u11_q~5|datad    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~12|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~12|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~12|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~12|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~13|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~13|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~13|datac         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~13|datac         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~14|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~14|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~14|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~14|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~15|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~15|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~15|datad         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~15|datad         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~16|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~16|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~16|datac         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~16|datac         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~17|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Fall       ; Mux0~17|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~17|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KeyboardMapper:decoder|ScanCode[0] ; Rise       ; Mux0~17|datab         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_358'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[0]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[0]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[1]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[1]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[2]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[2]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[3]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[3]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[4]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[4]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[5]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[5]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[6]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[6]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[7]                           ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|q_a[7]                           ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a3~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_358 ; Rise       ; MA_490:Core|SND_ROM:U9|altsyncram:altsyncram_component|altsyncram_j781:auto_generated|ram_block1a5~porta_address_reg7  ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'MA_490:Core|cpu_clk'                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|COUNTER[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRA[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|DDRB[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[0]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[0]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[1]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[1]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[2]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[2]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[3]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[3]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[4]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[4]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[5]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[5]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[6]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[6]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[7]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Fall       ; MA_490:Core|RIOT:U2|D_O[7]~reg0 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MA_490:Core|cpu_clk ; Rise       ; MA_490:Core|RIOT:U2|ORA[6]      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_50'                                                                                    ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|CapsLock            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|CapsLock            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[0]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[0]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[1]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[1]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[2]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[2]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[3]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[3]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[4]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[4]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|NumLock             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|NumLock             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[0]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[0]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[1]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[1]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[2]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[2]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[3]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[3]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[4]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[4]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[5]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[5]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[6]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[6]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[7]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[7]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[8]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[8]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScrollLock          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScrollLock          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Send                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Send                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Break         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Break         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.CheckAck      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.CheckAck      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Extended      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Extended      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ExtendedBreak ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ExtendedBreak ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.LEDs          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.LEDs          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetAck      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetAck      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetKbd      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetKbd      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Start         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Start         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.WaitForBAT    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.WaitForBAT    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|DACout_q                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|DACout_q                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[0]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[0]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[1]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[1]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[2]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[2]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[3]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[3]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[4]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[4]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[5]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[5]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[6]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[6]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[7]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[7]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[8]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[8]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[9]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; MA_490:Core|dac:U3|SigmaLatch_q[9]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[0]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[0]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[1]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[1]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[2]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[2]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[3]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[3]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[0]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[0]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[1]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[1]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[2]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[2]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[3]         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[3]         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[0]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[0]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[1]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[1]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[2]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[2]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[3]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[3]             ;
+-------+--------------+----------------+------------------+--------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock_gen|altpll_component|pll|clk[0]'                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+
; 34.000 ; 35.000       ; 1.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clk_358                                           ;
; 34.000 ; 35.000       ; 1.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clk_358                                           ;
; 34.000 ; 35.000       ; 1.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[0]                                       ;
; 34.000 ; 35.000       ; 1.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[0]                                       ;
; 34.000 ; 35.000       ; 1.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[1]                                       ;
; 34.000 ; 35.000       ; 1.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[1]                                       ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; Clock_gen|altpll_component|_clk0~clkctrl|inclk[0] ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; Clock_gen|altpll_component|_clk0~clkctrl|inclk[0] ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; Clock_gen|altpll_component|_clk0~clkctrl|outclk   ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; Clock_gen|altpll_component|_clk0~clkctrl|outclk   ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clk_358|clk                                       ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clk_358|clk                                       ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[0]|clk                                   ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[0]|clk                                   ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[1]|clk                                   ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; Clock_gen|altpll_component|pll|clk[0] ; Rise       ; clkcount[1]|clk                                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------+
; Setup Times                                                                        ;
+-----------+---------------------+-------+-------+------------+---------------------+
; Data Port ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+-------+-------+------------+---------------------+
; Reset_l   ; MA_490:Core|cpu_clk ; 5.989 ; 5.989 ; Rise       ; MA_490:Core|cpu_clk ;
; Test      ; MA_490:Core|cpu_clk ; 2.656 ; 2.656 ; Rise       ; MA_490:Core|cpu_clk ;
; Reset_l   ; MA_490:Core|cpu_clk ; 3.309 ; 3.309 ; Fall       ; MA_490:Core|cpu_clk ;
; ps2_clk   ; clk_50              ; 3.117 ; 3.117 ; Rise       ; clk_50              ;
; ps2_dat   ; clk_50              ; 2.966 ; 2.966 ; Rise       ; clk_50              ;
+-----------+---------------------+-------+-------+------------+---------------------+


+--------------------------------------------------------------------------------------+
; Hold Times                                                                           ;
+-----------+---------------------+--------+--------+------------+---------------------+
; Data Port ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+--------+--------+------------+---------------------+
; Reset_l   ; MA_490:Core|cpu_clk ; -2.874 ; -2.874 ; Rise       ; MA_490:Core|cpu_clk ;
; Test      ; MA_490:Core|cpu_clk ; -2.502 ; -2.502 ; Rise       ; MA_490:Core|cpu_clk ;
; Reset_l   ; MA_490:Core|cpu_clk ; -3.189 ; -3.189 ; Fall       ; MA_490:Core|cpu_clk ;
; ps2_clk   ; clk_50              ; -2.097 ; -2.097 ; Rise       ; clk_50              ;
; ps2_dat   ; clk_50              ; -2.216 ; -2.216 ; Rise       ; clk_50              ;
+-----------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Audio_O   ; clk_50     ; 3.995 ; 3.995 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 3.773 ; 3.773 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.941 ; 3.941 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Audio_O   ; clk_50     ; 3.995 ; 3.995 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 3.773 ; 3.773 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.941 ; 3.941 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; ps2_clk   ; clk_50     ; 3.546 ;      ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.817 ;      ; Rise       ; clk_50          ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; ps2_clk   ; clk_50     ; 3.546 ;      ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.817 ;      ; Rise       ; clk_50          ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; ps2_clk   ; clk_50     ; 3.546     ;           ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.817     ;           ; Rise       ; clk_50          ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; ps2_clk   ; clk_50     ; 3.546     ;           ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.817     ;           ; Rise       ; clk_50          ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+----------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                  ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                       ; -16.630   ; 0.052 ; 0.552    ; -5.006  ; -4.074              ;
;  Clock_gen|altpll_component|pll|clk[0] ; 68.698    ; 0.215 ; N/A      ; N/A     ; 33.758              ;
;  KeyboardMapper:decoder|ScanCode[0]    ; N/A       ; N/A   ; 0.552    ; -5.006  ; -4.074              ;
;  MA_490:Core|cpu_clk                   ; -16.630   ; 0.121 ; N/A      ; N/A     ; -0.742              ;
;  clk_358                               ; -6.379    ; 0.215 ; N/A      ; N/A     ; -2.277              ;
;  clk_50                                ; -1.227    ; 0.052 ; 16.762   ; 0.941   ; 8.758               ;
; Design-wide TNS                        ; -8683.9   ; 0.0   ; 0.0      ; -5.006  ; -1342.41            ;
;  Clock_gen|altpll_component|pll|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  KeyboardMapper:decoder|ScanCode[0]    ; N/A       ; N/A   ; 0.000    ; -5.006  ; -59.382             ;
;  MA_490:Core|cpu_clk                   ; -8431.229 ; 0.000 ; N/A      ; N/A     ; -1041.768           ;
;  clk_358                               ; -245.452  ; 0.000 ; N/A      ; N/A     ; -241.260            ;
;  clk_50                                ; -7.219    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+-----------+---------------------+--------+--------+------------+---------------------+
; Data Port ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+--------+--------+------------+---------------------+
; Reset_l   ; MA_490:Core|cpu_clk ; 15.584 ; 15.584 ; Rise       ; MA_490:Core|cpu_clk ;
; Test      ; MA_490:Core|cpu_clk ; 5.648  ; 5.648  ; Rise       ; MA_490:Core|cpu_clk ;
; Reset_l   ; MA_490:Core|cpu_clk ; 7.545  ; 7.545  ; Fall       ; MA_490:Core|cpu_clk ;
; ps2_clk   ; clk_50              ; 7.515  ; 7.515  ; Rise       ; clk_50              ;
; ps2_dat   ; clk_50              ; 6.837  ; 6.837  ; Rise       ; clk_50              ;
+-----------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------+
; Hold Times                                                                           ;
+-----------+---------------------+--------+--------+------------+---------------------+
; Data Port ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+--------+--------+------------+---------------------+
; Reset_l   ; MA_490:Core|cpu_clk ; -2.874 ; -2.874 ; Rise       ; MA_490:Core|cpu_clk ;
; Test      ; MA_490:Core|cpu_clk ; -2.502 ; -2.502 ; Rise       ; MA_490:Core|cpu_clk ;
; Reset_l   ; MA_490:Core|cpu_clk ; -3.189 ; -3.189 ; Fall       ; MA_490:Core|cpu_clk ;
; ps2_clk   ; clk_50              ; -2.097 ; -2.097 ; Rise       ; clk_50              ;
; ps2_dat   ; clk_50              ; -2.216 ; -2.216 ; Rise       ; clk_50              ;
+-----------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Audio_O   ; clk_50     ; 8.924 ; 8.924 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 8.469 ; 8.469 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 8.931 ; 8.931 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Audio_O   ; clk_50     ; 3.995 ; 3.995 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 3.773 ; 3.773 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.941 ; 3.941 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; clk_50                                ; clk_50                                ; 2289     ; 0        ; 0        ; 0        ;
; MA_490:Core|cpu_clk                   ; clk_50                                ; 52       ; 0        ; 0        ; 0        ;
; clk_358                               ; clk_358                               ; 92       ; 0        ; 0        ; 0        ;
; MA_490:Core|cpu_clk                   ; clk_358                               ; 816      ; 0        ; 0        ; 0        ;
; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; clk_50                                ; MA_490:Core|cpu_clk                   ; 0        ; 0        ; 76       ; 0        ;
; clk_358                               ; MA_490:Core|cpu_clk                   ; 104      ; 0        ; 0        ; 0        ;
; KeyboardMapper:decoder|ScanCode[0]    ; MA_490:Core|cpu_clk                   ; 1        ; 1        ; 16       ; 16       ;
; MA_490:Core|cpu_clk                   ; MA_490:Core|cpu_clk                   ; 172255   ; 108      ; 13196    ; 2        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; clk_50                                ; clk_50                                ; 2289     ; 0        ; 0        ; 0        ;
; MA_490:Core|cpu_clk                   ; clk_50                                ; 52       ; 0        ; 0        ; 0        ;
; clk_358                               ; clk_358                               ; 92       ; 0        ; 0        ; 0        ;
; MA_490:Core|cpu_clk                   ; clk_358                               ; 816      ; 0        ; 0        ; 0        ;
; Clock_gen|altpll_component|pll|clk[0] ; Clock_gen|altpll_component|pll|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; clk_50                                ; MA_490:Core|cpu_clk                   ; 0        ; 0        ; 76       ; 0        ;
; clk_358                               ; MA_490:Core|cpu_clk                   ; 104      ; 0        ; 0        ; 0        ;
; KeyboardMapper:decoder|ScanCode[0]    ; MA_490:Core|cpu_clk                   ; 1        ; 1        ; 16       ; 16       ;
; MA_490:Core|cpu_clk                   ; MA_490:Core|cpu_clk                   ; 172255   ; 108      ; 13196    ; 2        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                   ;
+---------------------+------------------------------------+----------+----------+----------+----------+
; From Clock          ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+------------------------------------+----------+----------+----------+----------+
; clk_50              ; clk_50                             ; 27       ; 0        ; 0        ; 0        ;
; MA_490:Core|cpu_clk ; KeyboardMapper:decoder|ScanCode[0] ; 2        ; 0        ; 2        ; 0        ;
+---------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                    ;
+---------------------+------------------------------------+----------+----------+----------+----------+
; From Clock          ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+------------------------------------+----------+----------+----------+----------+
; clk_50              ; clk_50                             ; 27       ; 0        ; 0        ; 0        ;
; MA_490:Core|cpu_clk ; KeyboardMapper:decoder|ScanCode[0] ; 2        ; 0        ; 2        ; 0        ;
+---------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 779   ; 779  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 13 22:02:40 2015
Info: Command: quartus_sta MA-490 -c MA-490
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50 clk_50
    Info (332110): create_generated_clock -source {Clock_gen|altpll_component|pll|inclk[0]} -divide_by 7 -multiply_by 2 -duty_cycle 50.00 -name {Clock_gen|altpll_component|pll|clk[0]} {Clock_gen|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name MA_490:Core|cpu_clk MA_490:Core|cpu_clk
    Info (332105): create_clock -period 1.000 -name clk_358 clk_358
    Info (332105): create_clock -period 1.000 -name KeyboardMapper:decoder|ScanCode[0] KeyboardMapper:decoder|ScanCode[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Mux1~17  from: datad  to: combout
    Info (332098): Cell: Mux2~18  from: datac  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -16.630
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.630     -8431.229 MA_490:Core|cpu_clk 
    Info (332119):    -6.379      -245.452 clk_358 
    Info (332119):    -1.227        -7.219 clk_50 
    Info (332119):    68.698         0.000 Clock_gen|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 Clock_gen|altpll_component|pll|clk[0] 
    Info (332119):     0.499         0.000 MA_490:Core|cpu_clk 
    Info (332119):     0.499         0.000 clk_358 
    Info (332119):     0.499         0.000 clk_50 
Info (332146): Worst-case recovery slack is 2.408
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.408         0.000 KeyboardMapper:decoder|ScanCode[0] 
    Info (332119):    16.762         0.000 clk_50 
Info (332146): Worst-case removal slack is -5.006
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.006        -5.006 KeyboardMapper:decoder|ScanCode[0] 
    Info (332119):     2.100         0.000 clk_50 
Info (332146): Worst-case minimum pulse width slack is -4.074
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.074       -59.382 KeyboardMapper:decoder|ScanCode[0] 
    Info (332119):    -2.277      -241.260 clk_358 
    Info (332119):    -0.742     -1041.768 MA_490:Core|cpu_clk 
    Info (332119):     8.758         0.000 clk_50 
    Info (332119):    33.758         0.000 Clock_gen|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Mux1~17  from: datad  to: combout
    Info (332098): Cell: Mux2~18  from: datac  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.493
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.493     -2214.637 MA_490:Core|cpu_clk 
    Info (332119):    -1.240       -45.036 clk_358 
    Info (332119):     0.349         0.000 clk_50 
    Info (332119):    69.561         0.000 Clock_gen|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.052
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.052         0.000 clk_50 
    Info (332119):     0.121         0.000 MA_490:Core|cpu_clk 
    Info (332119):     0.215         0.000 Clock_gen|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 clk_358 
Info (332146): Worst-case recovery slack is 0.552
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.552         0.000 KeyboardMapper:decoder|ScanCode[0] 
    Info (332119):    18.627         0.000 clk_50 
Info (332146): Worst-case removal slack is -0.985
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.985        -0.985 KeyboardMapper:decoder|ScanCode[0] 
    Info (332119):     0.941         0.000 clk_50 
Info (332146): Worst-case minimum pulse width slack is -1.456
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.456        -8.964 KeyboardMapper:decoder|ScanCode[0] 
    Info (332119):    -1.423      -150.992 clk_358 
    Info (332119):    -0.500      -702.000 MA_490:Core|cpu_clk 
    Info (332119):     9.000         0.000 clk_50 
    Info (332119):    34.000         0.000 Clock_gen|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (144001): Generated suppressed messages file C:/altera/Projects/Gottlieb/MA-490/output_files/MA-490.sta.smsg
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 437 megabytes
    Info: Processing ended: Sun Dec 13 22:02:42 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+-----------------------------------------------+
; TimeQuest Timing Analyzer Suppressed Messages ;
+-----------------------------------------------+
The suppressed messages can be found in C:/altera/Projects/Gottlieb/MA-490/output_files/MA-490.sta.smsg.


