-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity demodulationFM is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    y_I_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    y_I_V_ce0 : OUT STD_LOGIC;
    y_I_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    y_Q_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    y_Q_V_ce0 : OUT STD_LOGIC;
    y_Q_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    y_demod_d_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    y_demod_d_V_ce0 : OUT STD_LOGIC;
    y_demod_d_V_we0 : OUT STD_LOGIC;
    y_demod_d_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of demodulationFM is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "demodulationFM,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k70t-fbv676-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.566000,HLS_SYN_LAT=21306586,HLS_SYN_TPT=none,HLS_SYN_MEM=1120,HLS_SYN_DSP=26,HLS_SYN_FF=2010,HLS_SYN_LUT=3373,HLS_VERSION=2019_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state99 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state100 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state101 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state102 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state103 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state104 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state105 : STD_LOGIC_VECTOR (114 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state106 : STD_LOGIC_VECTOR (114 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state107 : STD_LOGIC_VECTOR (114 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state108 : STD_LOGIC_VECTOR (114 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state109 : STD_LOGIC_VECTOR (114 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state110 : STD_LOGIC_VECTOR (114 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state111 : STD_LOGIC_VECTOR (114 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state112 : STD_LOGIC_VECTOR (114 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state113 : STD_LOGIC_VECTOR (114 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state114 : STD_LOGIC_VECTOR (114 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state115 : STD_LOGIC_VECTOR (114 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_71 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110001";
    constant ap_const_lv32_72 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110010";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv14_30D4 : STD_LOGIC_VECTOR (13 downto 0) := "11000011010100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv29_6667 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000110011001100111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv14_A : STD_LOGIC_VECTOR (13 downto 0) := "00000000001010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (114 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal y_I_d_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal y_Q_d_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln255_fu_276_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln255_reg_474 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal icmp_ln252_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal q_fu_282_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal q_reg_489 : STD_LOGIC_VECTOR (13 downto 0);
    signal ary_r_value_1_V_reg_494 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ary_i_value_1_V_reg_500 : STD_LOGIC_VECTOR (31 downto 0);
    signal dii_V_fu_288_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dii_V_reg_506 : STD_LOGIC_VECTOR (31 downto 0);
    signal dqq_V_fu_294_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dqq_V_reg_511 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_fu_324_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ret_V_reg_516 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ret_V_6_fu_350_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal ret_V_6_reg_521 : STD_LOGIC_VECTOR (64 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal n_fu_389_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal n_reg_539 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state114 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state114 : signal is "none";
    signal icmp_ln230_fu_383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln233_fu_410_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_CS_fsm_state115 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state115 : signal is "none";
    signal select_ln230_fu_443_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal y_I_s_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal y_I_s_V_ce0 : STD_LOGIC;
    signal y_I_s_V_we0 : STD_LOGIC;
    signal y_I_s_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_Q_s_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal y_Q_s_V_ce0 : STD_LOGIC;
    signal y_Q_s_V_we0 : STD_LOGIC;
    signal y_Q_s_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_I_fpb_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal y_I_fpb_V_ce0 : STD_LOGIC;
    signal y_I_fpb_V_we0 : STD_LOGIC;
    signal y_I_fpb_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_Q_fpb_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal y_Q_fpb_V_ce0 : STD_LOGIC;
    signal y_Q_fpb_V_we0 : STD_LOGIC;
    signal y_Q_fpb_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_I_d_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal y_I_d_V_ce0 : STD_LOGIC;
    signal y_I_d_V_we0 : STD_LOGIC;
    signal y_Q_d_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal y_Q_d_V_ce0 : STD_LOGIC;
    signal y_Q_d_V_we0 : STD_LOGIC;
    signal y_demod_nd_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal y_demod_nd_V_ce0 : STD_LOGIC;
    signal y_demod_nd_V_we0 : STD_LOGIC;
    signal y_demod_nd_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_demod_nd_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_shift_fu_240_ap_start : STD_LOGIC;
    signal grp_shift_fu_240_ap_done : STD_LOGIC;
    signal grp_shift_fu_240_ap_idle : STD_LOGIC;
    signal grp_shift_fu_240_ap_ready : STD_LOGIC;
    signal grp_shift_fu_240_ary_r_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_shift_fu_240_ary_r_V_ce0 : STD_LOGIC;
    signal grp_shift_fu_240_ary_i_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_shift_fu_240_ary_i_V_ce0 : STD_LOGIC;
    signal grp_shift_fu_240_ary_r_s_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_shift_fu_240_ary_r_s_V_ce0 : STD_LOGIC;
    signal grp_shift_fu_240_ary_r_s_V_we0 : STD_LOGIC;
    signal grp_shift_fu_240_ary_r_s_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_shift_fu_240_ary_i_s_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_shift_fu_240_ary_i_s_V_ce0 : STD_LOGIC;
    signal grp_shift_fu_240_ary_i_s_V_we0 : STD_LOGIC;
    signal grp_shift_fu_240_ary_i_s_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fir_fu_256_ap_start : STD_LOGIC;
    signal grp_fir_fu_256_ap_done : STD_LOGIC;
    signal grp_fir_fu_256_ap_idle : STD_LOGIC;
    signal grp_fir_fu_256_ap_ready : STD_LOGIC;
    signal grp_fir_fu_256_x_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fir_fu_256_x_V_ce0 : STD_LOGIC;
    signal grp_fir_fu_256_x_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fir_fu_256_y_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fir_fu_256_y_V_ce0 : STD_LOGIC;
    signal grp_fir_fu_256_y_V_we0 : STD_LOGIC;
    signal grp_fir_fu_256_y_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decimation1_fu_264_ap_start : STD_LOGIC;
    signal grp_decimation1_fu_264_ap_done : STD_LOGIC;
    signal grp_decimation1_fu_264_ap_idle : STD_LOGIC;
    signal grp_decimation1_fu_264_ap_ready : STD_LOGIC;
    signal grp_decimation1_fu_264_ary_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_decimation1_fu_264_ary_V_ce0 : STD_LOGIC;
    signal grp_decimation1_fu_264_ary_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_decimation1_fu_264_new_ary_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_decimation1_fu_264_new_ary_V_ce0 : STD_LOGIC;
    signal grp_decimation1_fu_264_new_ary_V_we0 : STD_LOGIC;
    signal grp_decimation1_fu_264_new_ary_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_13_reg_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state113 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state113 : signal is "none";
    signal p_Val2_15_reg_184 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_0_i_reg_194 : STD_LOGIC_VECTOR (13 downto 0);
    signal n_0_i_reg_205 : STD_LOGIC_VECTOR (13 downto 0);
    signal phi_mul_reg_216 : STD_LOGIC_VECTOR (28 downto 0);
    signal phi_urem_reg_228 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_shift_fu_240_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fir_fu_256_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_decimation1_fu_264_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal zext_ln232_fu_395_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln236_fu_426_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln233_fu_404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal dii_V_fu_288_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dqq_V_fu_294_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_fu_306_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_fu_306_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_fu_300_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_7_fu_318_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_fu_312_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_7_fu_318_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_fu_306_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_7_fu_318_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_8_fu_330_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_fu_330_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_fu_336_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_fu_336_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_fu_330_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal r_V_9_fu_336_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal rhs_V_fu_346_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal lhs_V_fu_342_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal grp_fu_366_p0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_fu_366_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal trunc_ln233_fu_400_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_416_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln230_1_fu_431_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln230_1_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_366_ap_start : STD_LOGIC;
    signal grp_fu_366_ap_done : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (114 downto 0);
    signal ap_block_state6_on_subcall_done : BOOLEAN;

    component shift IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ary_r_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        ary_r_V_ce0 : OUT STD_LOGIC;
        ary_r_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ary_i_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        ary_i_V_ce0 : OUT STD_LOGIC;
        ary_i_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ary_r_s_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        ary_r_s_V_ce0 : OUT STD_LOGIC;
        ary_r_s_V_we0 : OUT STD_LOGIC;
        ary_r_s_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ary_i_s_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        ary_i_s_V_ce0 : OUT STD_LOGIC;
        ary_i_s_V_we0 : OUT STD_LOGIC;
        ary_i_s_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fir IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        x_V_ce0 : OUT STD_LOGIC;
        x_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        y_V_ce0 : OUT STD_LOGIC;
        y_V_we0 : OUT STD_LOGIC;
        y_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component decimation1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ary_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        ary_V_ce0 : OUT STD_LOGIC;
        ary_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        new_ary_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        new_ary_V_ce0 : OUT STD_LOGIC;
        new_ary_V_we0 : OUT STD_LOGIC;
        new_ary_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component demodulationFM_sdibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (95 downto 0);
        din1 : IN STD_LOGIC_VECTOR (64 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (95 downto 0) );
    end component;


    component demodulationFM_y_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component demodulationFM_y_fYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    y_I_s_V_U : component demodulationFM_y_bkb
    generic map (
        DataWidth => 32,
        AddressRange => 100000,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => y_I_s_V_address0,
        ce0 => y_I_s_V_ce0,
        we0 => y_I_s_V_we0,
        d0 => grp_shift_fu_240_ary_r_s_V_d0,
        q0 => y_I_s_V_q0);

    y_Q_s_V_U : component demodulationFM_y_bkb
    generic map (
        DataWidth => 32,
        AddressRange => 100000,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => y_Q_s_V_address0,
        ce0 => y_Q_s_V_ce0,
        we0 => y_Q_s_V_we0,
        d0 => grp_shift_fu_240_ary_i_s_V_d0,
        q0 => y_Q_s_V_q0);

    y_I_fpb_V_U : component demodulationFM_y_bkb
    generic map (
        DataWidth => 32,
        AddressRange => 100000,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => y_I_fpb_V_address0,
        ce0 => y_I_fpb_V_ce0,
        we0 => y_I_fpb_V_we0,
        d0 => grp_fir_fu_256_y_V_d0,
        q0 => y_I_fpb_V_q0);

    y_Q_fpb_V_U : component demodulationFM_y_bkb
    generic map (
        DataWidth => 32,
        AddressRange => 100000,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => y_Q_fpb_V_address0,
        ce0 => y_Q_fpb_V_ce0,
        we0 => y_Q_fpb_V_we0,
        d0 => grp_fir_fu_256_y_V_d0,
        q0 => y_Q_fpb_V_q0);

    y_I_d_V_U : component demodulationFM_y_fYi
    generic map (
        DataWidth => 32,
        AddressRange => 12500,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => y_I_d_V_address0,
        ce0 => y_I_d_V_ce0,
        we0 => y_I_d_V_we0,
        d0 => grp_decimation1_fu_264_new_ary_V_d0,
        q0 => y_I_d_V_q0);

    y_Q_d_V_U : component demodulationFM_y_fYi
    generic map (
        DataWidth => 32,
        AddressRange => 12500,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => y_Q_d_V_address0,
        ce0 => y_Q_d_V_ce0,
        we0 => y_Q_d_V_we0,
        d0 => grp_decimation1_fu_264_new_ary_V_d0,
        q0 => y_Q_d_V_q0);

    y_demod_nd_V_U : component demodulationFM_y_fYi
    generic map (
        DataWidth => 32,
        AddressRange => 12500,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => y_demod_nd_V_address0,
        ce0 => y_demod_nd_V_ce0,
        we0 => y_demod_nd_V_we0,
        d0 => y_demod_nd_V_d0,
        q0 => y_demod_nd_V_q0);

    grp_shift_fu_240 : component shift
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_shift_fu_240_ap_start,
        ap_done => grp_shift_fu_240_ap_done,
        ap_idle => grp_shift_fu_240_ap_idle,
        ap_ready => grp_shift_fu_240_ap_ready,
        ary_r_V_address0 => grp_shift_fu_240_ary_r_V_address0,
        ary_r_V_ce0 => grp_shift_fu_240_ary_r_V_ce0,
        ary_r_V_q0 => y_I_V_q0,
        ary_i_V_address0 => grp_shift_fu_240_ary_i_V_address0,
        ary_i_V_ce0 => grp_shift_fu_240_ary_i_V_ce0,
        ary_i_V_q0 => y_Q_V_q0,
        ary_r_s_V_address0 => grp_shift_fu_240_ary_r_s_V_address0,
        ary_r_s_V_ce0 => grp_shift_fu_240_ary_r_s_V_ce0,
        ary_r_s_V_we0 => grp_shift_fu_240_ary_r_s_V_we0,
        ary_r_s_V_d0 => grp_shift_fu_240_ary_r_s_V_d0,
        ary_i_s_V_address0 => grp_shift_fu_240_ary_i_s_V_address0,
        ary_i_s_V_ce0 => grp_shift_fu_240_ary_i_s_V_ce0,
        ary_i_s_V_we0 => grp_shift_fu_240_ary_i_s_V_we0,
        ary_i_s_V_d0 => grp_shift_fu_240_ary_i_s_V_d0);

    grp_fir_fu_256 : component fir
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fir_fu_256_ap_start,
        ap_done => grp_fir_fu_256_ap_done,
        ap_idle => grp_fir_fu_256_ap_idle,
        ap_ready => grp_fir_fu_256_ap_ready,
        x_V_address0 => grp_fir_fu_256_x_V_address0,
        x_V_ce0 => grp_fir_fu_256_x_V_ce0,
        x_V_q0 => grp_fir_fu_256_x_V_q0,
        y_V_address0 => grp_fir_fu_256_y_V_address0,
        y_V_ce0 => grp_fir_fu_256_y_V_ce0,
        y_V_we0 => grp_fir_fu_256_y_V_we0,
        y_V_d0 => grp_fir_fu_256_y_V_d0);

    grp_decimation1_fu_264 : component decimation1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_decimation1_fu_264_ap_start,
        ap_done => grp_decimation1_fu_264_ap_done,
        ap_idle => grp_decimation1_fu_264_ap_idle,
        ap_ready => grp_decimation1_fu_264_ap_ready,
        ary_V_address0 => grp_decimation1_fu_264_ary_V_address0,
        ary_V_ce0 => grp_decimation1_fu_264_ary_V_ce0,
        ary_V_q0 => grp_decimation1_fu_264_ary_V_q0,
        new_ary_V_address0 => grp_decimation1_fu_264_new_ary_V_address0,
        new_ary_V_ce0 => grp_decimation1_fu_264_new_ary_V_ce0,
        new_ary_V_we0 => grp_decimation1_fu_264_new_ary_V_we0,
        new_ary_V_d0 => grp_decimation1_fu_264_new_ary_V_d0);

    demodulationFM_sdibs_U13 : component demodulationFM_sdibs
    generic map (
        ID => 1,
        NUM_STAGE => 100,
        din0_WIDTH => 96,
        din1_WIDTH => 65,
        dout_WIDTH => 96)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_366_ap_start,
        done => grp_fu_366_ap_done,
        din0 => grp_fu_366_p0,
        din1 => ret_V_6_reg_521,
        ce => ap_const_logic_1,
        dout => grp_fu_366_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_decimation1_fu_264_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_decimation1_fu_264_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_decimation1_fu_264_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decimation1_fu_264_ap_ready = ap_const_logic_1)) then 
                    grp_decimation1_fu_264_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fir_fu_256_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fir_fu_256_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_fir_fu_256_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fir_fu_256_ap_ready = ap_const_logic_1)) then 
                    grp_fir_fu_256_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_shift_fu_240_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_shift_fu_240_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_shift_fu_240_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_shift_fu_240_ap_ready = ap_const_logic_1)) then 
                    grp_shift_fu_240_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    n_0_i_reg_205_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln252_fu_270_p2 = ap_const_lv1_1))) then 
                n_0_i_reg_205 <= ap_const_lv14_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state115)) then 
                n_0_i_reg_205 <= n_reg_539;
            end if; 
        end if;
    end process;

    p_Val2_13_reg_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state113)) then 
                p_Val2_13_reg_174 <= ary_r_value_1_V_reg_494;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                p_Val2_13_reg_174 <= y_I_d_V_q0;
            end if; 
        end if;
    end process;

    p_Val2_15_reg_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state113)) then 
                p_Val2_15_reg_184 <= ary_i_value_1_V_reg_500;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                p_Val2_15_reg_184 <= y_Q_d_V_q0;
            end if; 
        end if;
    end process;

    phi_mul_reg_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln252_fu_270_p2 = ap_const_lv1_1))) then 
                phi_mul_reg_216 <= ap_const_lv29_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state115)) then 
                phi_mul_reg_216 <= add_ln233_fu_410_p2;
            end if; 
        end if;
    end process;

    phi_urem_reg_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln252_fu_270_p2 = ap_const_lv1_1))) then 
                phi_urem_reg_228 <= ap_const_lv14_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state115)) then 
                phi_urem_reg_228 <= select_ln230_fu_443_p3;
            end if; 
        end if;
    end process;

    q_0_i_reg_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state113)) then 
                q_0_i_reg_194 <= q_reg_489;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                q_0_i_reg_194 <= ap_const_lv14_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                ary_i_value_1_V_reg_500 <= y_Q_d_V_q0;
                ary_r_value_1_V_reg_494 <= y_I_d_V_q0;
                dii_V_reg_506 <= dii_V_fu_288_p2;
                dqq_V_reg_511 <= dqq_V_fu_294_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state114)) then
                n_reg_539 <= n_fu_389_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln252_fu_270_p2 = ap_const_lv1_0))) then
                q_reg_489 <= q_fu_282_p2;
                    zext_ln255_reg_474(13 downto 0) <= zext_ln255_fu_276_p1(13 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                ret_V_6_reg_521 <= ret_V_6_fu_350_p2;
                ret_V_reg_516 <= ret_V_fu_324_p2;
            end if;
        end if;
    end process;
    zext_ln255_reg_474(63 downto 14) <= "00000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state11, icmp_ln252_fu_270_p2, ap_CS_fsm_state114, icmp_ln230_fu_383_p2, grp_shift_fu_240_ap_done, grp_fir_fu_256_ap_done, grp_decimation1_fu_264_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_block_state6_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_shift_fu_240_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_fir_fu_256_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_decimation1_fu_264_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln252_fu_270_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state114;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_state90;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                ap_NS_fsm <= ap_ST_fsm_state92;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state94 => 
                ap_NS_fsm <= ap_ST_fsm_state95;
            when ap_ST_fsm_state95 => 
                ap_NS_fsm <= ap_ST_fsm_state96;
            when ap_ST_fsm_state96 => 
                ap_NS_fsm <= ap_ST_fsm_state97;
            when ap_ST_fsm_state97 => 
                ap_NS_fsm <= ap_ST_fsm_state98;
            when ap_ST_fsm_state98 => 
                ap_NS_fsm <= ap_ST_fsm_state99;
            when ap_ST_fsm_state99 => 
                ap_NS_fsm <= ap_ST_fsm_state100;
            when ap_ST_fsm_state100 => 
                ap_NS_fsm <= ap_ST_fsm_state101;
            when ap_ST_fsm_state101 => 
                ap_NS_fsm <= ap_ST_fsm_state102;
            when ap_ST_fsm_state102 => 
                ap_NS_fsm <= ap_ST_fsm_state103;
            when ap_ST_fsm_state103 => 
                ap_NS_fsm <= ap_ST_fsm_state104;
            when ap_ST_fsm_state104 => 
                ap_NS_fsm <= ap_ST_fsm_state105;
            when ap_ST_fsm_state105 => 
                ap_NS_fsm <= ap_ST_fsm_state106;
            when ap_ST_fsm_state106 => 
                ap_NS_fsm <= ap_ST_fsm_state107;
            when ap_ST_fsm_state107 => 
                ap_NS_fsm <= ap_ST_fsm_state108;
            when ap_ST_fsm_state108 => 
                ap_NS_fsm <= ap_ST_fsm_state109;
            when ap_ST_fsm_state109 => 
                ap_NS_fsm <= ap_ST_fsm_state110;
            when ap_ST_fsm_state110 => 
                ap_NS_fsm <= ap_ST_fsm_state111;
            when ap_ST_fsm_state111 => 
                ap_NS_fsm <= ap_ST_fsm_state112;
            when ap_ST_fsm_state112 => 
                ap_NS_fsm <= ap_ST_fsm_state113;
            when ap_ST_fsm_state113 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state114 => 
                if (((icmp_ln230_fu_383_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state114))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state115;
                end if;
            when ap_ST_fsm_state115 => 
                ap_NS_fsm <= ap_ST_fsm_state114;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln230_1_fu_431_p2 <= std_logic_vector(unsigned(phi_urem_reg_228) + unsigned(ap_const_lv14_1));
    add_ln233_fu_410_p2 <= std_logic_vector(unsigned(ap_const_lv29_6667) + unsigned(phi_mul_reg_216));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state113 <= ap_CS_fsm(112);
    ap_CS_fsm_state114 <= ap_CS_fsm(113);
    ap_CS_fsm_state115 <= ap_CS_fsm(114);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state6_on_subcall_done_assign_proc : process(grp_fir_fu_256_ap_done, grp_decimation1_fu_264_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((grp_decimation1_fu_264_ap_done = ap_const_logic_0) or (grp_fir_fu_256_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state114, icmp_ln230_fu_383_p2)
    begin
        if (((icmp_ln230_fu_383_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state114))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state114, icmp_ln230_fu_383_p2)
    begin
        if (((icmp_ln230_fu_383_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state114))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_const_lv32_0;
    dii_V_fu_288_p0 <= y_I_d_V_q0;
    dii_V_fu_288_p2 <= std_logic_vector(signed(dii_V_fu_288_p0) - signed(p_Val2_13_reg_174));
    dqq_V_fu_294_p0 <= y_Q_d_V_q0;
    dqq_V_fu_294_p2 <= std_logic_vector(signed(dqq_V_fu_294_p0) - signed(p_Val2_15_reg_184));
    grp_decimation1_fu_264_ap_start <= grp_decimation1_fu_264_ap_start_reg;

    grp_decimation1_fu_264_ary_V_q0_assign_proc : process(y_I_fpb_V_q0, y_Q_fpb_V_q0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_decimation1_fu_264_ary_V_q0 <= y_Q_fpb_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_decimation1_fu_264_ary_V_q0 <= y_I_fpb_V_q0;
        else 
            grp_decimation1_fu_264_ary_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fir_fu_256_ap_start <= grp_fir_fu_256_ap_start_reg;

    grp_fir_fu_256_x_V_q0_assign_proc : process(y_I_s_V_q0, y_Q_s_V_q0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fir_fu_256_x_V_q0 <= y_Q_s_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fir_fu_256_x_V_q0 <= y_I_s_V_q0;
        else 
            grp_fir_fu_256_x_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_366_ap_start_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_366_ap_start <= ap_const_logic_1;
        else 
            grp_fu_366_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_366_p0 <= (ret_V_reg_516 & ap_const_lv32_0);
    grp_shift_fu_240_ap_start <= grp_shift_fu_240_ap_start_reg;
    icmp_ln230_1_fu_437_p2 <= "1" when (unsigned(add_ln230_1_fu_431_p2) < unsigned(ap_const_lv14_A)) else "0";
    icmp_ln230_fu_383_p2 <= "1" when (n_0_i_reg_205 = ap_const_lv14_30D4) else "0";
    icmp_ln233_fu_404_p2 <= "1" when (trunc_ln233_fu_400_p1 = ap_const_lv4_0) else "0";
    icmp_ln252_fu_270_p2 <= "1" when (q_0_i_reg_194 = ap_const_lv14_30D4) else "0";
        lhs_V_fu_342_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_8_fu_330_p2),65));

    n_fu_389_p2 <= std_logic_vector(unsigned(n_0_i_reg_205) + unsigned(ap_const_lv14_1));
    q_fu_282_p2 <= std_logic_vector(unsigned(q_0_i_reg_194) + unsigned(ap_const_lv14_1));
        r_V_2_fu_312_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ary_i_value_1_V_reg_500),64));

    r_V_6_fu_306_p0 <= dqq_V_reg_511;
    r_V_6_fu_306_p1 <= r_V_fu_300_p1(32 - 1 downto 0);
    r_V_6_fu_306_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_6_fu_306_p0) * signed(r_V_6_fu_306_p1))), 64));
    r_V_7_fu_318_p0 <= r_V_2_fu_312_p1(32 - 1 downto 0);
    r_V_7_fu_318_p1 <= dii_V_reg_506;
    r_V_7_fu_318_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_7_fu_318_p0) * signed(r_V_7_fu_318_p1))), 64));
    r_V_8_fu_330_p0 <= r_V_fu_300_p1(32 - 1 downto 0);
    r_V_8_fu_330_p1 <= r_V_fu_300_p1(32 - 1 downto 0);
    r_V_8_fu_330_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_8_fu_330_p0) * signed(r_V_8_fu_330_p1))), 64));
    r_V_9_fu_336_p0 <= r_V_2_fu_312_p1(32 - 1 downto 0);
    r_V_9_fu_336_p1 <= r_V_2_fu_312_p1(32 - 1 downto 0);
    r_V_9_fu_336_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_9_fu_336_p0) * signed(r_V_9_fu_336_p1))), 64));
        r_V_fu_300_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ary_r_value_1_V_reg_494),64));

    ret_V_6_fu_350_p2 <= std_logic_vector(signed(rhs_V_fu_346_p1) + signed(lhs_V_fu_342_p1));
    ret_V_fu_324_p2 <= std_logic_vector(unsigned(r_V_6_fu_306_p2) - unsigned(r_V_7_fu_318_p2));
        rhs_V_fu_346_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_9_fu_336_p2),65));

    select_ln230_fu_443_p3 <= 
        add_ln230_1_fu_431_p2 when (icmp_ln230_1_fu_437_p2(0) = '1') else 
        ap_const_lv14_0;
    tmp_14_fu_416_p4 <= phi_mul_reg_216(28 downto 18);
    trunc_ln233_fu_400_p1 <= phi_urem_reg_228(4 - 1 downto 0);
    y_I_V_address0 <= grp_shift_fu_240_ary_r_V_address0;
    y_I_V_ce0 <= grp_shift_fu_240_ary_r_V_ce0;

    y_I_d_V_address0_assign_proc : process(ap_CS_fsm_state9, zext_ln255_fu_276_p1, ap_CS_fsm_state11, grp_decimation1_fu_264_new_ary_V_address0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            y_I_d_V_address0 <= zext_ln255_fu_276_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            y_I_d_V_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            y_I_d_V_address0 <= grp_decimation1_fu_264_new_ary_V_address0;
        else 
            y_I_d_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    y_I_d_V_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, grp_decimation1_fu_264_new_ary_V_ce0, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            y_I_d_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            y_I_d_V_ce0 <= grp_decimation1_fu_264_new_ary_V_ce0;
        else 
            y_I_d_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    y_I_d_V_we0_assign_proc : process(grp_decimation1_fu_264_new_ary_V_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            y_I_d_V_we0 <= grp_decimation1_fu_264_new_ary_V_we0;
        else 
            y_I_d_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    y_I_fpb_V_address0_assign_proc : process(grp_fir_fu_256_y_V_address0, grp_decimation1_fu_264_ary_V_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            y_I_fpb_V_address0 <= grp_decimation1_fu_264_ary_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            y_I_fpb_V_address0 <= grp_fir_fu_256_y_V_address0;
        else 
            y_I_fpb_V_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    y_I_fpb_V_ce0_assign_proc : process(grp_fir_fu_256_y_V_ce0, grp_decimation1_fu_264_ary_V_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            y_I_fpb_V_ce0 <= grp_decimation1_fu_264_ary_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            y_I_fpb_V_ce0 <= grp_fir_fu_256_y_V_ce0;
        else 
            y_I_fpb_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    y_I_fpb_V_we0_assign_proc : process(grp_fir_fu_256_y_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            y_I_fpb_V_we0 <= grp_fir_fu_256_y_V_we0;
        else 
            y_I_fpb_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    y_I_s_V_address0_assign_proc : process(grp_shift_fu_240_ary_r_s_V_address0, grp_fir_fu_256_x_V_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            y_I_s_V_address0 <= grp_fir_fu_256_x_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            y_I_s_V_address0 <= grp_shift_fu_240_ary_r_s_V_address0;
        else 
            y_I_s_V_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    y_I_s_V_ce0_assign_proc : process(grp_shift_fu_240_ary_r_s_V_ce0, grp_fir_fu_256_x_V_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            y_I_s_V_ce0 <= grp_fir_fu_256_x_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            y_I_s_V_ce0 <= grp_shift_fu_240_ary_r_s_V_ce0;
        else 
            y_I_s_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    y_I_s_V_we0_assign_proc : process(grp_shift_fu_240_ary_r_s_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            y_I_s_V_we0 <= grp_shift_fu_240_ary_r_s_V_we0;
        else 
            y_I_s_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    y_Q_V_address0 <= grp_shift_fu_240_ary_i_V_address0;
    y_Q_V_ce0 <= grp_shift_fu_240_ary_i_V_ce0;

    y_Q_d_V_address0_assign_proc : process(ap_CS_fsm_state9, zext_ln255_fu_276_p1, ap_CS_fsm_state11, grp_decimation1_fu_264_new_ary_V_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            y_Q_d_V_address0 <= zext_ln255_fu_276_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            y_Q_d_V_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            y_Q_d_V_address0 <= grp_decimation1_fu_264_new_ary_V_address0;
        else 
            y_Q_d_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    y_Q_d_V_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, grp_decimation1_fu_264_new_ary_V_ce0, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            y_Q_d_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            y_Q_d_V_ce0 <= grp_decimation1_fu_264_new_ary_V_ce0;
        else 
            y_Q_d_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    y_Q_d_V_we0_assign_proc : process(grp_decimation1_fu_264_new_ary_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            y_Q_d_V_we0 <= grp_decimation1_fu_264_new_ary_V_we0;
        else 
            y_Q_d_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    y_Q_fpb_V_address0_assign_proc : process(grp_fir_fu_256_y_V_address0, grp_decimation1_fu_264_ary_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            y_Q_fpb_V_address0 <= grp_decimation1_fu_264_ary_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            y_Q_fpb_V_address0 <= grp_fir_fu_256_y_V_address0;
        else 
            y_Q_fpb_V_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    y_Q_fpb_V_ce0_assign_proc : process(grp_fir_fu_256_y_V_ce0, grp_decimation1_fu_264_ary_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            y_Q_fpb_V_ce0 <= grp_decimation1_fu_264_ary_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            y_Q_fpb_V_ce0 <= grp_fir_fu_256_y_V_ce0;
        else 
            y_Q_fpb_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    y_Q_fpb_V_we0_assign_proc : process(grp_fir_fu_256_y_V_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            y_Q_fpb_V_we0 <= grp_fir_fu_256_y_V_we0;
        else 
            y_Q_fpb_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    y_Q_s_V_address0_assign_proc : process(grp_shift_fu_240_ary_i_s_V_address0, grp_fir_fu_256_x_V_address0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            y_Q_s_V_address0 <= grp_fir_fu_256_x_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            y_Q_s_V_address0 <= grp_shift_fu_240_ary_i_s_V_address0;
        else 
            y_Q_s_V_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    y_Q_s_V_ce0_assign_proc : process(grp_shift_fu_240_ary_i_s_V_ce0, grp_fir_fu_256_x_V_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            y_Q_s_V_ce0 <= grp_fir_fu_256_x_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            y_Q_s_V_ce0 <= grp_shift_fu_240_ary_i_s_V_ce0;
        else 
            y_Q_s_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    y_Q_s_V_we0_assign_proc : process(grp_shift_fu_240_ary_i_s_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            y_Q_s_V_we0 <= grp_shift_fu_240_ary_i_s_V_we0;
        else 
            y_Q_s_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    y_demod_d_V_address0 <= zext_ln236_fu_426_p1(11 - 1 downto 0);

    y_demod_d_V_ce0_assign_proc : process(ap_CS_fsm_state115)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state115)) then 
            y_demod_d_V_ce0 <= ap_const_logic_1;
        else 
            y_demod_d_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    y_demod_d_V_d0 <= y_demod_nd_V_q0;

    y_demod_d_V_we0_assign_proc : process(ap_CS_fsm_state115, icmp_ln233_fu_404_p2)
    begin
        if (((icmp_ln233_fu_404_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state115))) then 
            y_demod_d_V_we0 <= ap_const_logic_1;
        else 
            y_demod_d_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    y_demod_nd_V_address0_assign_proc : process(ap_CS_fsm_state10, zext_ln255_reg_474, ap_CS_fsm_state114, ap_CS_fsm_state113, zext_ln232_fu_395_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state114)) then 
            y_demod_nd_V_address0 <= zext_ln232_fu_395_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state113)) then 
            y_demod_nd_V_address0 <= zext_ln255_reg_474(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            y_demod_nd_V_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        else 
            y_demod_nd_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    y_demod_nd_V_ce0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state114, ap_CS_fsm_state113)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state113) or (ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            y_demod_nd_V_ce0 <= ap_const_logic_1;
        else 
            y_demod_nd_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    y_demod_nd_V_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state113, grp_fu_366_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state113)) then 
            y_demod_nd_V_d0 <= grp_fu_366_p2(47 downto 16);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            y_demod_nd_V_d0 <= ap_const_lv32_0;
        else 
            y_demod_nd_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    y_demod_nd_V_we0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state113)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state113) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            y_demod_nd_V_we0 <= ap_const_logic_1;
        else 
            y_demod_nd_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln232_fu_395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_0_i_reg_205),64));
    zext_ln236_fu_426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_416_p4),64));
    zext_ln255_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(q_0_i_reg_194),64));
end behav;
