Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Dec 13 16:30:10 2024
| Host         : rur1k-TP410UAR running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_methodology -file imp_UART_loop_methodology_drc_routed.rpt -pb imp_UART_loop_methodology_drc_routed.pb -rpx imp_UART_loop_methodology_drc_routed.rpx
| Design       : imp_UART_loop
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 100
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 46         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 6          |
| TIMING-18 | Warning          | Missing input or output delay | 32         |
| TIMING-20 | Warning          | Non-clocked latch             | 16         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/datapath/D__0/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/datapath/delay_counter/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/datapath/delay_counter/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/datapath/delay_counter/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/datapath/delay_counter/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/datapath/shift/q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/datapath/shift/q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/datapath/shift/q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/datapath/shift/q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/datapath/shift/q_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/datapath/shift/q_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/datapath/shift/q_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/datapath/shift/q_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/datapath/size_counter/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/datapath/size_counter/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/datapath/size_counter/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/fsm/p_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/fsm/p_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Rx_mod/fsm/p_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Tx_module/Datapath/counter_tx/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Tx_module/Datapath/counter_tx/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Tx_module/Datapath/counter_tx/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Tx_module/Datapath/reg_tx/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Tx_module/Datapath/reg_tx/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Tx_module/Datapath/reg_tx/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Tx_module/Datapath/reg_tx/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Tx_module/Datapath/reg_tx/Q_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Tx_module/Datapath/reg_tx/Q_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Tx_module/Datapath/reg_tx/Q_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Tx_module/Datapath/reg_tx/Q_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Tx_module/fsm/FSM_sequential_p_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Tx_module/fsm/FSM_sequential_p_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/Tx_module/fsm/FSM_sequential_p_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/clks/tx_clk/clk_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/clks/tx_clk/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/clks/tx_clk/count_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/clks/tx_clk/count_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/clks/tx_clk/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/clks/tx_clk/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/clks/tx_clk/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/clks/tx_clk/count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/clks/tx_clk/count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/clks/tx_clk/count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/clks/tx_clk/count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/clks/tx_clk/count_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin UART_mod/clks/tx_clk/count_reg[9]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell UART_mod/Rx_mod/fsm/choose_equality_reg_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) UART_mod/Rx_mod/datapath/size_counter/Q_reg[0]/CLR, UART_mod/Rx_mod/datapath/size_counter/Q_reg[1]/CLR, UART_mod/Rx_mod/datapath/size_counter/Q_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell UART_mod/Tx_module/Datapath/counter_tx/FSM_sequential_n_state_reg[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) UART_mod/Rx_mod/datapath/D__0/q_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell UART_mod/Tx_module/Datapath/counter_tx/FSM_sequential_n_state_reg[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) UART_mod/Rx_mod/datapath/shift/q_reg[0]/CLR, UART_mod/Rx_mod/datapath/shift/q_reg[1]/CLR, UART_mod/Rx_mod/datapath/shift/q_reg[2]/CLR, UART_mod/Rx_mod/datapath/shift/q_reg[3]/CLR, UART_mod/Rx_mod/datapath/shift/q_reg[4]/CLR, UART_mod/Rx_mod/datapath/shift/q_reg[5]/CLR, UART_mod/Rx_mod/datapath/shift/q_reg[6]/CLR, UART_mod/Rx_mod/datapath/shift/q_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell UART_mod/Tx_module/Datapath/reg_tx/Q[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) UART_mod/Rx_mod/datapath/delay_counter/Q_reg[0]/CLR, UART_mod/Rx_mod/datapath/delay_counter/Q_reg[1]/CLR, UART_mod/Rx_mod/datapath/delay_counter/Q_reg[2]/CLR, UART_mod/Rx_mod/datapath/delay_counter/Q_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell UART_mod/Tx_module/fsm/Q[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) UART_mod/Tx_module/Datapath/counter_tx/Q_reg[0]/CLR, UART_mod/Tx_module/Datapath/counter_tx/Q_reg[1]/CLR, UART_mod/Tx_module/Datapath/counter_tx/Q_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell UART_mod/clks/tx_clk/clk0_carry_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) UART_mod/Tx_module/fsm/FSM_sequential_p_state_reg[0]/CLR, UART_mod/Tx_module/fsm/FSM_sequential_p_state_reg[1]/CLR, UART_mod/Tx_module/fsm/FSM_sequential_p_state_reg[2]/CLR, UART_mod/Tx_module/Datapath/reg_tx/Q_reg[0]/CLR, UART_mod/Tx_module/Datapath/reg_tx/Q_reg[1]/CLR, UART_mod/Tx_module/Datapath/reg_tx/Q_reg[2]/CLR, UART_mod/Tx_module/Datapath/reg_tx/Q_reg[3]/CLR, UART_mod/Tx_module/Datapath/reg_tx/Q_reg[4]/CLR, UART_mod/Tx_module/Datapath/reg_tx/Q_reg[5]/CLR, UART_mod/Tx_module/Datapath/reg_tx/Q_reg[6]/CLR, UART_mod/Tx_module/Datapath/reg_tx/Q_reg[7]/CLR, UART_mod/Rx_mod/fsm/p_state_reg[0]/CLR, UART_mod/Rx_mod/fsm/p_state_reg[1]/CLR, UART_mod/Rx_mod/fsm/p_state_reg[2]/CLR, UART_mod/clks/tx_clk/clk_reg/CLR (the first 15 of 40 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on CPU_RESETN relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on SW[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on SW[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on SW[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on SW[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on SW[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on SW[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on AN[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on AN[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on AN[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on AN[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on AN[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on AN[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on AN[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on AN[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on CA relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on CB relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on CC relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on CD relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on CE relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on CF relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on CG relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch UART_mod/Rx_mod/fsm/choose_equality_reg cannot be properly analyzed as its control pin UART_mod/Rx_mod/fsm/choose_equality_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch UART_mod/Rx_mod/fsm/count_delay_en_reg cannot be properly analyzed as its control pin UART_mod/Rx_mod/fsm/count_delay_en_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch UART_mod/Rx_mod/fsm/count_size_en_reg cannot be properly analyzed as its control pin UART_mod/Rx_mod/fsm/count_size_en_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch UART_mod/Rx_mod/fsm/en_with_nTx_reg cannot be properly analyzed as its control pin UART_mod/Rx_mod/fsm/en_with_nTx_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch UART_mod/Rx_mod/fsm/n_state_reg[0] cannot be properly analyzed as its control pin UART_mod/Rx_mod/fsm/n_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch UART_mod/Rx_mod/fsm/n_state_reg[1] cannot be properly analyzed as its control pin UART_mod/Rx_mod/fsm/n_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch UART_mod/Rx_mod/fsm/n_state_reg[2] cannot be properly analyzed as its control pin UART_mod/Rx_mod/fsm/n_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch UART_mod/Rx_mod/fsm/parity_FF_en_reg cannot be properly analyzed as its control pin UART_mod/Rx_mod/fsm/parity_FF_en_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch UART_mod/Rx_mod/fsm/parity_FF_rst_n_reg cannot be properly analyzed as its control pin UART_mod/Rx_mod/fsm/parity_FF_rst_n_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch UART_mod/Tx_module/fsm/FSM_sequential_n_state_reg[0] cannot be properly analyzed as its control pin UART_mod/Tx_module/fsm/FSM_sequential_n_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch UART_mod/Tx_module/fsm/FSM_sequential_n_state_reg[1] cannot be properly analyzed as its control pin UART_mod/Tx_module/fsm/FSM_sequential_n_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch UART_mod/Tx_module/fsm/FSM_sequential_n_state_reg[2] cannot be properly analyzed as its control pin UART_mod/Tx_module/fsm/FSM_sequential_n_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch UART_mod/Tx_module/fsm/buffer_en_reg cannot be properly analyzed as its control pin UART_mod/Tx_module/fsm/buffer_en_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch UART_mod/Tx_module/fsm/counter_en_reg cannot be properly analyzed as its control pin UART_mod/Tx_module/fsm/counter_en_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch UART_mod/Tx_module/fsm/mux_s_reg[0] cannot be properly analyzed as its control pin UART_mod/Tx_module/fsm/mux_s_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch UART_mod/Tx_module/fsm/mux_s_reg[1] cannot be properly analyzed as its control pin UART_mod/Tx_module/fsm/mux_s_reg[1]/G is not reached by a timing clock
Related violations: <none>


