$date
   Mon Oct 13 18:53:41 2025
$end
$version
  2018.3
$end
$timescale
  1ps
$end
$scope module or_gate_sim $end
$var reg 32 ! a [31:0] $end
$var reg 32 " b [31:0] $end
$var wire 32 # c [31:0] $end
$scope module uut $end
$var wire 32 $ a [31:0] $end
$var wire 32 % b [31:0] $end
$var wire 32 # c [31:0] $end
$var parameter 32 & WIDTH [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
b0 #
b0 $
b0 %
b100000 &
$end
#100000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 #
b11111111111111111111111111111111 $
#150000
b10101010101110111000100111111111 !
b11111111111111110000000000000000 "
b11111111111111111000100111111111 #
b10101010101110111000100111111111 $
b11111111111111110000000000000000 %
#250000
b11111111111111111111111111111111 "
b11111111111111111111111111111111 #
b11111111111111111111111111111111 %
