Model {
  Name			  "milstd_TestEncoderFigure4"
  Version		  6.0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.15"
    NumTestPointedSignals   0
  }
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Mon Jun 23 17:33:39 2003"
  Creator		  "arodrigu"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "arodrigu"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Jan 23 14:08:43 2004"
  ModelVersionFormat	  "1.%<AutoIncrement:15>"
  ConfigurationManager	  "None"
  SimParamPage		  "Optimization"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ProdHWDeviceType	  "32-bit Generic"
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.0.2"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.0.2"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.0.2"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "sigsOut"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.2"
	  BlockReduction	  on
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  ConditionalExecOptimization "on_for_testing"
	  InlineParams		  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  OptimizeModelRefInitCode off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.0.2"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg on
	  CheckExecutionContextRuntimeOutputMsg	on
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.0.2"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.0"
	  UpdateModelReferenceTargets "IfOutOfDate"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.2"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		8
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		PropName		"DisabledProps"
	      }
	      Version		      "1.0.2"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"LifeSpan"
		Cell			"NoFixptDivByZeroProtection"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.0.2"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      LifeSpan		      "inf"
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	Simulink.SFSimCC {
	  $ObjectID		  11
	  Version		  "1.0.2"
	  SFSimApplyToAllLibs	  on
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SFSimBuildMode	  "Incremental"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      FrameConversion
      OutFrame		      "Frame based"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Advanced Sim. Parameters)"
      LogicDataType	      "uint(8)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Advanced Sim. Parameters)"
      LogicDataType	      "uint(8)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      SystemSampleTime	      "-1"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "milstd_TestEncoderFigure4"
    Location		    [2, 74, 1014, 683]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      "Bernoulli Binary\nGenerator"
      Ports		      [0, 1]
      Position		      [15, 273, 95, 317]
      FontName		      "Arial"
      SourceBlock	      "commrandsrc2/Bernoulli Binary\nGenerator"
      SourceType	      "Bernoulli Binary Generator"
      ShowPortLabels	      on
      P			      "0"
      seed		      "61"
      Ts		      "1/100"
      frameBased	      on
      sampPerFrame	      "100"
      orient		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Buffer"
      Ports		      [1, 1]
      Position		      [730, 400, 780, 450]
      NamePlacement	      "alternate"
      SourceBlock	      "dspbuff3/Buffer"
      SourceType	      "Buffer"
      N			      "100*2"
      V			      "0"
      ic		      "0"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Convolutional\nEncoder"
      Ports		      [1, 1]
      Position		      [365, 85, 485, 145]
      SourceBlock	      "commcnvcod2/Convolutional\nEncoder"
      SourceType	      "Convolutional Encoder"
      trellis		      "poly2trellis(7, [133 171])"
      reset		      "None"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Display
      Name		      "Display"
      Ports		      [1]
      Position		      [910, 215, 1000, 285]
      ShowName		      off
      Decimation	      "1"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Display
      Name		      "Display1"
      Ports		      [1]
      Position		      [920, 70, 1010, 140]
      ShowName		      off
      Decimation	      "1"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Error Rate\nCalculation"
      Ports		      [2, 1]
      Position		      [810, 220, 885, 275]
      ShowName		      off
      SourceBlock	      "commsink2/Error Rate\nCalculation"
      SourceType	      "Error Rate Calculation"
      N			      "200"
      st_delay		      "0"
      cp_mode		      "Entire frame"
      subframe		      "[]"
      PMode		      "Port"
      WsName		      "ErrorVec"
      RsMode2		      off
      stop		      off
      numErr		      "100"
      maxBits		      "1e6"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Error Rate\nCalculation1"
      Ports		      [2, 1]
      Position		      [810, 75, 885, 130]
      ShowName		      off
      SourceBlock	      "commsink2/Error Rate\nCalculation"
      SourceType	      "Error Rate Calculation"
      N			      "34"
      st_delay		      "0"
      cp_mode		      "Entire frame"
      subframe		      "[]"
      PMode		      "Port"
      WsName		      "ErrorVec"
      RsMode2		      off
      stop		      off
      numErr		      "100"
      maxBits		      "1e6"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Frame Status\nConversion"
      Ports		      [1, 1]
      Position		      [170, 397, 205, 433]
      ShowName		      off
      SourceBlock	      "dspsigattribs/Frame Status\nConversion"
      SourceType	      "Frame Status Conversion"
      ShowPortLabels	      off
      growRefPort	      off
      outframe		      "Frame-based"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      From
      Name		      "From"
      Position		      [745, 76, 785, 104]
      ShowName		      off
      DialogController	      "Simulink.DDGSource"
      CloseFcn		      "tagdialog Close"
      GotoTag		      "in"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      Position		      [165, 238, 210, 262]
      DialogController	      "Simulink.DDGSource"
      GotoTag		      "in"
      TagVisibility	      "local"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Interlacer"
      Ports		      [2, 1]
      Position		      [650, 399, 715, 446]
      SourceBlock	      "commsequence2/Interlacer"
      SourceType	      "Interlacer"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Logic
      Name		      "Logical\nOperator"
      Ports		      [5, 1]
      Position		      [331, 285, 489, 320]
      Orientation	      "up"
      ShowName		      off
      Operator		      "XOR"
      Inputs		      "5"
      AllPortsSameDT	      off
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		3
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		4
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		5
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Logic
      Name		      "Logical\nOperator1"
      Ports		      [5, 1]
      Position		      [300, 515, 460, 555]
      Orientation	      "down"
      NamePlacement	      "alternate"
      ShowName		      off
      Operator		      "XOR"
      Inputs		      "5"
      AllPortsSameDT	      off
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		2
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		3
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		4
	ShowSigGenPortName	on
      }
      Port {
	PortType		0
	PortNumber		5
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Unbuffer"
      Ports		      [1, 1]
      Position		      [120, 391, 155, 439]
      SourceBlock	      "dspbuff3/Unbuffer"
      SourceType	      "Unbuffer"
      ic		      "0"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Viterbi Decoder"
      Ports		      [1, 1]
      Position		      [580, 85, 700, 145]
      SourceBlock	      "commcnvcod2/Viterbi Decoder"
      SourceType	      "Viterbi Decoder"
      trellis		      "poly2trellis(7, [133 171])"
      dectype		      "Hard Decision"
      nsdecb		      "4"
      tbdepth		      "34"
      opmode		      "Continuous"
      reset		      off
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Reference
      Name		      "x0"
      Ports		      [1, 1]
      Position		      [560, 396, 600, 434]
      SourceBlock	      "dspobslib/Integer Delay"
      SourceType	      "Integer Delay"
      delay		      "1"
      ic		      "0"
      reset_popup	      "None"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Reference
      Name		      "x1"
      Ports		      [1, 1]
      Position		      [490, 396, 530, 434]
      SourceBlock	      "dspobslib/Integer Delay"
      SourceType	      "Integer Delay"
      delay		      "1"
      ic		      "0"
      reset_popup	      "None"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Reference
      Name		      "x2"
      Ports		      [1, 1]
      Position		      [430, 396, 470, 434]
      SourceBlock	      "dspobslib/Integer Delay"
      SourceType	      "Integer Delay"
      delay		      "1"
      ic		      "0"
      reset_popup	      "None"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Reference
      Name		      "x3"
      Ports		      [1, 1]
      Position		      [355, 396, 395, 434]
      SourceBlock	      "dspobslib/Integer Delay"
      SourceType	      "Integer Delay"
      delay		      "1"
      ic		      "0"
      reset_popup	      "None"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Reference
      Name		      "x4"
      Ports		      [1, 1]
      Position		      [285, 396, 325, 434]
      SourceBlock	      "dspobslib/Integer Delay"
      SourceType	      "Integer Delay"
      delay		      "1"
      ic		      "0"
      reset_popup	      "None"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Block {
      BlockType		      Reference
      Name		      "x5"
      Ports		      [1, 1]
      Position		      [225, 396, 265, 434]
      SourceBlock	      "dspobslib/Integer Delay"
      SourceType	      "Integer Delay"
      delay		      "1"
      ic		      "0"
      reset_popup	      "None"
      Port {
	PortType		0
	PortNumber		1
	ShowSigGenPortName	on
      }
    }
    Line {
      SrcBlock		      "x5"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	DstBlock		"x4"
	DstPort			1
      }
      Branch {
	Points			[0, 65; 80, 0]
	DstBlock		"Logical\nOperator1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "x4"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	Points			[0, -40; 45, 0]
	DstBlock		"Logical\nOperator"
	DstPort			2
      }
      Branch {
	Points			[0, 0]
	Branch {
	  DstBlock		  "x3"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 50; 45, 0]
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  3
	}
      }
    }
    Line {
      SrcBlock		      "x3"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	DstBlock		"x2"
	DstPort			1
      }
      Branch {
	Points			[0, 0]
	Branch {
	  DstBlock		  "Logical\nOperator"
	  DstPort		  3
	}
	Branch {
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  4
	}
      }
    }
    Line {
      SrcBlock		      "x2"
      SrcPort		      1
      DstBlock		      "x1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "x1"
      SrcPort		      1
      Points		      [0, 0; 5, 0]
      Branch {
	DstBlock		"x0"
	DstPort			1
      }
      Branch {
	Points			[0, -55; -100, 0]
	DstBlock		"Logical\nOperator"
	DstPort			4
      }
    }
    Line {
      SrcBlock		      "x0"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	Points			[0, -75; -145, 0]
	DstBlock		"Logical\nOperator"
	DstPort			5
      }
      Branch {
	Points			[0, 85]
	DstBlock		"Logical\nOperator1"
	DstPort			5
      }
    }
    Line {
      SrcBlock		      "Logical\nOperator"
      SrcPort		      1
      Points		      [0, -25; 225, 0]
      DstBlock		      "Interlacer"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical\nOperator1"
      SrcPort		      1
      Points		      [0, 35; 255, 0]
      DstBlock		      "Interlacer"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Bernoulli Binary\nGenerator"
      SrcPort		      1
      Points		      [0, 0; 5, 0]
      Branch {
	DstBlock		"Unbuffer"
	DstPort			1
      }
      Branch {
	Points			[0, -45]
	Branch {
	  Points		  [0, -135]
	  DstBlock		  "Convolutional\nEncoder"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "Goto"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Unbuffer"
      SrcPort		      1
      DstBlock		      "Frame Status\nConversion"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Frame Status\nConversion"
      SrcPort		      1
      Points		      [-10, 0; 10, 0]
      Branch {
	DstBlock		"x5"
	DstPort			1
      }
      Branch {
	Points			[0, -80]
	DstBlock		"Logical\nOperator"
	DstPort			1
      }
      Branch {
	Points			[0, 85]
	DstBlock		"Logical\nOperator1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Error Rate\nCalculation"
      SrcPort		      1
      DstBlock		      "Display"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Convolutional\nEncoder"
      SrcPort		      1
      Points		      [0, 0; 50, 0]
      Branch {
	Points			[0, 120]
	DstBlock		"Error Rate\nCalculation"
	DstPort			1
      }
      Branch {
	DstBlock		"Viterbi Decoder"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Interlacer"
      SrcPort		      1
      DstBlock		      "Buffer"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Buffer"
      SrcPort		      1
      Points		      [10, 0]
      DstBlock		      "Error Rate\nCalculation"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Error Rate\nCalculation1"
      SrcPort		      1
      DstBlock		      "Display1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Viterbi Decoder"
      SrcPort		      1
      DstBlock		      "Error Rate\nCalculation1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From"
      SrcPort		      1
      DstBlock		      "Error Rate\nCalculation1"
      DstPort		      1
    }
    Annotation {
      Name		      "FEC Convolutional Encoder Comparison"
      Position		      [28, 26]
      HorizontalAlignment     "left"
      FontName		      "Arial"
      FontSize		      14
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "This model compares the Convolutional encoder a"
"nd decoder\nin the Communications blockset with the block diagram representat"
"ion\nthat is shown in Figure 4 (page 36) - MIL-STD-188-110B - 5.3.2.3.3"
      Position		      [23, 65]
      HorizontalAlignment     "left"
      ForegroundColor	      "blue"
    }
    Annotation {
      Name		      "dec2base(bin2dec('1011011'),8)  for the first g"
"enerator polynomial\ndec2base(bin2dec('1111001'),8)  for the second generator"
" polynomial"
      Position		      [142, 199]
      HorizontalAlignment     "left"
      ForegroundColor	      "blue"
    }
    Annotation {
      Name		      "This Error Rate Calculation block compares the "
"input and output\nof the Convolutional encoder and decoder belonging to the "
"\nCommunications blockset."
      Position		      [833, 35]
      ForegroundColor	      "blue"
    }
    Annotation {
      Name		      "This Error Rate Calculation block compares two "
"different\nimplementations of the FEC encoder specified in MIL-STD-188-110B"
      Position		      [843, 185]
      ForegroundColor	      "blue"
    }
  }
}
