-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mod3 is
port (
    ap_ready : OUT STD_LOGIC;
    a : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of mod3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_23_fu_38_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_52_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_163_cast_fu_56_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_162_cast_fu_48_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_fu_66_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_25_fu_72_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_38_fu_90_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_82_fu_86_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal fold1_cast_fu_100_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_165_cast_fu_106_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_164_cast_fu_82_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_1_fu_110_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_26_fu_116_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_fu_60_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_39_fu_130_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal fold2_cast_fu_140_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_167_cast_fu_146_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_166_cast_fu_126_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_2_fu_150_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal t_fu_156_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_83_fu_162_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_cast_fu_170_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_178_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_tmp_9_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_169_cast_cast_fu_194_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_79_fu_202_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_168_cast_fu_184_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_170_cast_fu_208_p1 : STD_LOGIC_VECTOR (15 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= (tmp_170_cast_fu_208_p1 xor tmp_168_cast_fu_184_p1);
    c_cast_fu_170_p3 <= 
        ap_const_lv3_7 when (tmp_83_fu_162_p3(0) = '1') else 
        ap_const_lv3_0;
    fold1_cast_fu_100_p2 <= std_logic_vector(unsigned(tmp_38_fu_90_p4) + unsigned(tmp_82_fu_86_p1));
    fold2_cast_fu_140_p2 <= std_logic_vector(unsigned(fold1_cast_fu_100_p2) + unsigned(tmp_39_fu_130_p4));
    not_tmp_9_fu_188_p2 <= (tmp_83_fu_162_p3 xor ap_const_lv1_1);
    r_1_fu_110_p2 <= std_logic_vector(unsigned(tmp_165_cast_fu_106_p1) + unsigned(tmp_164_cast_fu_82_p1));
    r_2_fu_150_p2 <= std_logic_vector(unsigned(tmp_167_cast_fu_146_p1) + unsigned(tmp_166_cast_fu_126_p1));
    r_fu_66_p2 <= std_logic_vector(unsigned(tmp_163_cast_fu_56_p1) + unsigned(tmp_162_cast_fu_48_p1));
    t_fu_156_p2 <= std_logic_vector(signed(ap_const_lv3_5) + signed(r_2_fu_150_p2));
    tmp_162_cast_fu_48_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_38_p4),5));
    tmp_163_cast_fu_56_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_52_p1),5));
    tmp_164_cast_fu_82_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_72_p4),4));
    tmp_165_cast_fu_106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(fold1_cast_fu_100_p2),4));
    tmp_166_cast_fu_126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_116_p4),3));
    tmp_167_cast_fu_146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(fold2_cast_fu_140_p2),3));
    tmp_168_cast_fu_184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_178_p2),16));
    tmp_169_cast_cast_fu_194_p3 <= 
        ap_const_lv3_7 when (not_tmp_9_fu_188_p2(0) = '1') else 
        ap_const_lv3_0;
        tmp_170_cast_fu_208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_79_fu_202_p2),16));

    tmp_23_fu_38_p4 <= a(7 downto 4);
    tmp_24_fu_60_p2 <= std_logic_vector(unsigned(tmp_23_fu_38_p4) + unsigned(tmp_fu_52_p1));
    tmp_25_fu_72_p4 <= r_fu_66_p2(4 downto 2);
    tmp_26_fu_116_p4 <= r_1_fu_110_p2(3 downto 2);
    tmp_38_fu_90_p4 <= a(5 downto 4);
    tmp_39_fu_130_p4 <= tmp_24_fu_60_p2(3 downto 2);
    tmp_79_fu_202_p2 <= (tmp_169_cast_cast_fu_194_p3 and t_fu_156_p2);
    tmp_82_fu_86_p1 <= a(2 - 1 downto 0);
    tmp_83_fu_162_p3 <= t_fu_156_p2(2 downto 2);
    tmp_fu_52_p1 <= a(4 - 1 downto 0);
    tmp_s_fu_178_p2 <= (r_2_fu_150_p2 and c_cast_fu_170_p3);
end behav;
