// Seed: 1918239111
module module_0 (
    input wor id_0,
    output uwire id_1,
    output uwire id_2,
    output wor id_3,
    input tri id_4,
    output tri id_5,
    input supply0 id_6,
    input uwire id_7,
    output uwire id_8,
    input tri id_9,
    input supply1 id_10
    , id_15,
    input tri id_11,
    input tri1 id_12,
    input tri id_13
);
  wire id_16;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  tri   id_2,
    input  tri1  id_3,
    output tri0  id_4,
    input  wire  id_5,
    input  wire  id_6,
    input  wand  id_7,
    output uwire id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_4,
      id_8,
      id_5,
      id_8,
      id_6,
      id_1,
      id_8,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1
  );
endmodule
