

================================================================
== Vitis HLS Report for 'vadd'
================================================================
* Date:           Tue Oct 13 17:59:35 2020

* Version:        2020.2 (Build 3017112 on Tue Sep 29 20:16:41 MDT 2020)
* Project:        vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |      289|   278689|  0.963 us|  0.929 ms|  290|  278690|     none|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_95_1   |      288|   278688|  18 ~ 17418|          -|          -|    16|        no|
        | + VITIS_LOOP_99_2  |       16|    17416|    4 ~ 4354|          -|          -|     4|        no|
        |  ++ read1          |     1025|     1025|           3|          1|          1|  1024|       stp|
        |  ++ read2          |     1025|     1025|           3|          1|          1|  1024|       stp|
        |  ++ vadd           |     1025|     1025|           3|          1|          1|  1024|       stp|
        |  ++ write          |     1025|     1025|           3|          1|          1|  1024|       stp|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 264
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 111 112 113 }
  Pipeline-1 : II = 1, D = 3, States = { 185 186 187 }
  Pipeline-2 : II = 1, D = 3, States = { 189 190 191 }
  Pipeline-3 : II = 1, D = 3, States = { 194 195 196 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 39 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 264 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 114 112 
112 --> 113 
113 --> 111 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 188 186 
186 --> 187 
187 --> 185 
188 --> 189 
189 --> 192 190 
190 --> 191 
191 --> 189 
192 --> 193 
193 --> 194 
194 --> 197 195 
195 --> 196 
196 --> 194 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 265 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13"   --->   Operation 266 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_2, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 269 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_3, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11"   --->   Operation 270 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 271 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_5, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11"   --->   Operation 272 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 273 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_14, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_19, void @empty_8, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_18"   --->   Operation 274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_9, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_18"   --->   Operation 275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_14, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_19, void @empty_20, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_18"   --->   Operation 276 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_9, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_18"   --->   Operation 277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_14, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_19, void @empty_21, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_18"   --->   Operation 278 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_9, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_18"   --->   Operation 279 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 280 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_14, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_19, void @empty_0, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_9, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 282 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_times"   --->   Operation 283 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_times, void @empty_14, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_19, void @empty_1, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 284 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_times, void @empty_9, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %addRandom"   --->   Operation 286 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %addRandom, void @empty_14, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_19, void @empty_12, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 287 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %addRandom, void @empty_9, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 288 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_19, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 289 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (1.00ns)   --->   "%addRandom_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %addRandom"   --->   Operation 290 'read' 'addRandom_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 291 [1/1] (1.00ns)   --->   "%num_times_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %num_times"   --->   Operation 291 'read' 'num_times_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 292 [1/1] (1.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %size"   --->   Operation 292 'read' 'size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 293 [1/1] (1.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %out_r"   --->   Operation 293 'read' 'out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 294 [1/1] (1.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %in2"   --->   Operation 294 'read' 'in2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 295 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %in1"   --->   Operation 295 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 296 [1/1] (1.20ns)   --->   "%v1_buffer = alloca i64 1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:87]   --->   Operation 296 'alloca' 'v1_buffer' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 297 [1/1] (1.20ns)   --->   "%v2_buffer = alloca i64 1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:88]   --->   Operation 297 'alloca' 'v2_buffer' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 298 [1/1] (1.20ns)   --->   "%vout_buffer = alloca i64 1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:89]   --->   Operation 298 'alloca' 'vout_buffer' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 299 [1/1] (0.21ns)   --->   "%xor_ln95 = xor i32 %size_read, i32 4294967295" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:95]   --->   Operation 299 'xor' 'xor_ln95' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.38ns)   --->   "%store_ln95 = store i32 2147492051, i32 %p_Val2_s" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:95]   --->   Operation 300 'store' 'store_ln95' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 301 [1/1] (0.38ns)   --->   "%br_ln95 = br void %VITIS_LOOP_99_2" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:95]   --->   Operation 301 'br' 'br_ln95' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%count = phi i32 0, void %entry, i32 %count_1, void %for.inc53.loopexit"   --->   Operation 302 'phi' 'count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.88ns)   --->   "%count_1 = add i32 %count, i32 1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:95]   --->   Operation 303 'add' 'count_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.85ns)   --->   "%icmp_ln95 = icmp_eq  i32 %count, i32 %num_times_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:95]   --->   Operation 304 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %VITIS_LOOP_99_2.split, void %for.end55.loopexit" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:95]   --->   Operation 305 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%speclooptripcount_ln95 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:95]   --->   Operation 306 'speclooptripcount' 'speclooptripcount_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:95]   --->   Operation 307 'specloopname' 'specloopname_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %size_read, i32 31" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 308 'bitselect' 'tmp' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.88ns)   --->   "%add_ln99 = add i32 %size_read, i32 1023" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 309 'add' 'add_ln99' <Predicate = (!icmp_ln95)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln99, i32 31" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 310 'bitselect' 'tmp_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.88ns)   --->   "%sub_ln99 = sub i32 4294966273, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 311 'sub' 'sub_ln99' <Predicate = (!icmp_ln95)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%p_lshr = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %sub_ln99, i32 10, i32 31" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 312 'partselect' 'p_lshr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.82ns)   --->   "%sub_ln99_1 = sub i22 0, i22 %p_lshr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 313 'sub' 'sub_ln99_1' <Predicate = (!icmp_ln95)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_1)   --->   "%tmp_2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %add_ln99, i32 10, i32 31" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 314 'partselect' 'tmp_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln99_1)   --->   "%select_ln99 = select i1 %tmp_1, i22 %sub_ln99_1, i22 %tmp_2" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 315 'select' 'select_ln99' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln99_1 = select i1 %tmp, i22 0, i22 %select_ln99" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 316 'select' 'select_ln99_1' <Predicate = (!icmp_ln95)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %select_ln99_1, i10 0" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 317 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.38ns)   --->   "%br_ln99 = br void %for.body3" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 318 'br' 'br_ln99' <Predicate = (!icmp_ln95)> <Delay = 0.38>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%ret_ln136 = ret" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:136]   --->   Operation 319 'ret' 'ret_ln136' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%i = phi i32 0, void %VITIS_LOOP_99_2.split, i32 %i_1, void %for.inc50"   --->   Operation 320 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.85ns)   --->   "%icmp_ln99 = icmp_eq  i32 %i, i32 %tmp_3" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 321 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %for.body3.split, void %for.inc53.loopexit" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 322 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:61]   --->   Operation 323 'load' 'p_Val2_load' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%trunc_ln99 = trunc i32 %p_Val2_load" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 324 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:91]   --->   Operation 325 'speclooptripcount' 'speclooptripcount_ln91' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:91]   --->   Operation 326 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_load, i32 10" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:61]   --->   Operation 327 'bitselect' 'tmp_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_load, i32 30" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:61]   --->   Operation 328 'bitselect' 'tmp_5' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%xor_ln61 = xor i1 %trunc_ln99, i1 %tmp_5" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:61]   --->   Operation 329 'xor' 'xor_ln61' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%xor_ln61_1 = xor i1 %xor_ln61, i1 %tmp_4" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:61]   --->   Operation 330 'xor' 'xor_ln61_1' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_load, i32 31" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:61]   --->   Operation 331 'bitselect' 'tmp_6' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.12ns) (out node of the LUT)   --->   "%new_bit = xor i1 %xor_ln61_1, i1 %tmp_6" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:61]   --->   Operation 332 'xor' 'new_bit' <Predicate = (!icmp_ln99)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%r = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_Val2_load, i32 1, i32 31"   --->   Operation 333 'partselect' 'r' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %new_bit, i31 %r"   --->   Operation 334 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.38ns)   --->   "%br_ln103 = br i1 %addRandom_read, void %cond.end, void %cond.true" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 335 'br' 'br_ln103' <Predicate = (!icmp_ln99)> <Delay = 0.38>
ST_3 : Operation 336 [36/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 336 'urem' 'urem_ln103' <Predicate = (!icmp_ln99 & addRandom_read)> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_99_2"   --->   Operation 337 'br' 'br_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.17>
ST_4 : Operation 338 [35/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 338 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.17>
ST_5 : Operation 339 [34/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 339 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.17>
ST_6 : Operation 340 [33/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 340 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.17>
ST_7 : Operation 341 [32/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 341 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.17>
ST_8 : Operation 342 [31/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 342 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.17>
ST_9 : Operation 343 [30/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 343 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.17>
ST_10 : Operation 344 [29/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 344 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.17>
ST_11 : Operation 345 [28/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 345 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.17>
ST_12 : Operation 346 [27/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 346 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.17>
ST_13 : Operation 347 [26/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 347 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.17>
ST_14 : Operation 348 [25/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 348 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.17>
ST_15 : Operation 349 [24/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 349 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.17>
ST_16 : Operation 350 [23/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 350 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.17>
ST_17 : Operation 351 [22/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 351 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.17>
ST_18 : Operation 352 [21/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 352 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.17>
ST_19 : Operation 353 [20/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 353 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.17>
ST_20 : Operation 354 [19/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 354 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.17>
ST_21 : Operation 355 [18/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 355 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.17>
ST_22 : Operation 356 [17/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 356 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.17>
ST_23 : Operation 357 [16/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 357 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.17>
ST_24 : Operation 358 [15/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 358 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.17>
ST_25 : Operation 359 [14/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 359 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.17>
ST_26 : Operation 360 [13/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 360 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.17>
ST_27 : Operation 361 [12/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 361 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.17>
ST_28 : Operation 362 [11/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 362 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.17>
ST_29 : Operation 363 [10/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 363 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.17>
ST_30 : Operation 364 [9/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 364 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.17>
ST_31 : Operation 365 [8/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 365 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.17>
ST_32 : Operation 366 [7/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 366 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.17>
ST_33 : Operation 367 [6/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 367 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.17>
ST_34 : Operation 368 [5/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 368 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.17>
ST_35 : Operation 369 [4/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 369 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.17>
ST_36 : Operation 370 [3/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 370 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.17>
ST_37 : Operation 371 [2/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 371 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.17>
ST_38 : Operation 372 [1/36] (1.17ns)   --->   "%urem_ln103 = urem i32 %p_Result_s, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 372 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.17> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 373 [1/1] (0.38ns)   --->   "%br_ln103 = br void %cond.end" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:103]   --->   Operation 373 'br' 'br_ln103' <Predicate = true> <Delay = 0.38>

State 39 <SV = 38> <Delay = 1.96>
ST_39 : Operation 374 [1/1] (0.00ns)   --->   "%in_index = phi i32 %urem_ln103, void %cond.true, i32 %i, void %for.body3.split"   --->   Operation 374 'phi' 'in_index' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 375 [1/1] (0.88ns)   --->   "%add_ln106 = add i32 %in_index, i32 1024" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:106]   --->   Operation 375 'add' 'add_ln106' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 376 [1/1] (0.85ns)   --->   "%icmp_ln106 = icmp_sgt  i32 %add_ln106, i32 %size_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:106]   --->   Operation 376 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 377 [1/1] (0.88ns)   --->   "%sub_ln106 = sub i32 %size_read, i32 %in_index" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:106]   --->   Operation 377 'sub' 'sub_ln106' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 378 [1/1] (0.22ns)   --->   "%chunk_size = select i1 %icmp_ln106, i32 %sub_ln106, i32 1024" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:106]   --->   Operation 378 'select' 'chunk_size' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.14>
ST_40 : Operation 379 [1/1] (0.85ns)   --->   "%icmp_ln109 = icmp_sgt  i32 %chunk_size, i32 0" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 379 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc50, void %for.body8.lr.ph" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 380 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 381 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %in_index, i2 0" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 381 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_40 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i34 %shl_ln" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 382 'sext' 'sext_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_40 : Operation 383 [1/1] (1.14ns)   --->   "%add_ln109 = add i64 %sext_ln109, i64 %in1_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 383 'add' 'add_ln109' <Predicate = (icmp_ln109)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln109, i32 2, i32 63" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 384 'partselect' 'trunc_ln2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_40 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i62 %trunc_ln2" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 385 'sext' 'sext_ln109_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_40 : Operation 386 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln109_1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 386 'getelementptr' 'gmem0_addr' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_40 : Operation 387 [1/1] (0.88ns)   --->   "%sub_ln109 = sub i32 4294966271, i32 %in_index" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 387 'sub' 'sub_ln109' <Predicate = (icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 388 [70/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 388 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node sub_ln109_1)   --->   "%xor_ln109 = xor i32 %in_index, i32 4294967295" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 389 'xor' 'xor_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 390 [1/1] (0.85ns)   --->   "%empty_29 = icmp_slt  i32 %sub_ln109, i32 %xor_ln95" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 390 'icmp' 'empty_29' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node sub_ln109_1)   --->   "%smax7 = select i1 %empty_29, i32 %xor_ln95, i32 %sub_ln109" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 391 'select' 'smax7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 392 [1/1] (0.88ns) (out node of the LUT)   --->   "%sub_ln109_1 = sub i32 %xor_ln109, i32 %smax7" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 392 'sub' 'sub_ln109_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 393 [69/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 393 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 394 [68/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 394 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 395 [67/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 395 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 396 [66/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 396 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 397 [65/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 397 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 398 [64/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 398 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 399 [63/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 399 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 400 [62/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 400 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 401 [61/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 401 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 402 [60/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 402 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 403 [59/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 403 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 404 [58/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 404 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 405 [57/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 405 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 406 [56/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 406 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 407 [55/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 407 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 408 [54/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 408 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 409 [53/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 409 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 410 [52/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 410 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 411 [51/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 411 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 412 [50/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 412 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 413 [49/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 413 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 414 [48/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 414 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 415 [47/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 415 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 416 [46/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 416 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 417 [45/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 417 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 418 [44/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 418 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 419 [43/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 419 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 420 [42/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 420 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 421 [41/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 421 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 422 [40/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 422 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 423 [39/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 423 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 424 [38/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 424 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 425 [37/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 425 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 2.43>
ST_75 : Operation 426 [36/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 426 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 2.43>
ST_76 : Operation 427 [35/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 427 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 2.43>
ST_77 : Operation 428 [34/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 428 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 2.43>
ST_78 : Operation 429 [33/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 429 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 2.43>
ST_79 : Operation 430 [32/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 430 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 2.43>
ST_80 : Operation 431 [31/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 431 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 2.43>
ST_81 : Operation 432 [30/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 432 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 2.43>
ST_82 : Operation 433 [29/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 433 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 2.43>
ST_83 : Operation 434 [28/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 434 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 2.43>
ST_84 : Operation 435 [27/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 435 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 2.43>
ST_85 : Operation 436 [26/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 436 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 2.43>
ST_86 : Operation 437 [25/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 437 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 2.43>
ST_87 : Operation 438 [24/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 438 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 2.43>
ST_88 : Operation 439 [23/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 439 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 2.43>
ST_89 : Operation 440 [22/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 440 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 2.43>
ST_90 : Operation 441 [21/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 441 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 2.43>
ST_91 : Operation 442 [20/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 442 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 2.43>
ST_92 : Operation 443 [19/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 443 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 2.43>
ST_93 : Operation 444 [18/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 444 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 2.43>
ST_94 : Operation 445 [17/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 445 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 2.43>
ST_95 : Operation 446 [16/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 446 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 2.43>
ST_96 : Operation 447 [15/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 447 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 2.43>
ST_97 : Operation 448 [14/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 448 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 2.43>
ST_98 : Operation 449 [13/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 449 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 2.43>
ST_99 : Operation 450 [12/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 450 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 2.43>
ST_100 : Operation 451 [11/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 451 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 2.43>
ST_101 : Operation 452 [10/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 452 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 2.43>
ST_102 : Operation 453 [9/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 453 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 2.43>
ST_103 : Operation 454 [8/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 454 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 2.43>
ST_104 : Operation 455 [7/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 455 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 2.43>
ST_105 : Operation 456 [6/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 456 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 2.43>
ST_106 : Operation 457 [5/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 457 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 2.43>
ST_107 : Operation 458 [4/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 458 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 2.43>
ST_108 : Operation 459 [3/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 459 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 2.43>
ST_109 : Operation 460 [2/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 460 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 2.43>
ST_110 : Operation 461 [1/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 461 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 462 [1/1] (0.38ns)   --->   "%br_ln109 = br void %for.inc" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 462 'br' 'br_ln109' <Predicate = true> <Delay = 0.38>

State 111 <SV = 110> <Delay = 0.85>
ST_111 : Operation 463 [1/1] (0.00ns)   --->   "%j = phi i11 %add_ln109_1, void %for.inc.split, i11 0, void %for.body8.lr.ph" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 463 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 464 [1/1] (0.73ns)   --->   "%add_ln109_1 = add i11 %j, i11 1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 464 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i11 %j" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 465 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 466 [1/1] (0.85ns)   --->   "%icmp_ln109_1 = icmp_eq  i32 %zext_ln109, i32 %sub_ln109_1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 466 'icmp' 'icmp_ln109_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109_1, void %for.inc.split, void %for.body15.lr.ph" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 467 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>

State 112 <SV = 111> <Delay = 2.43>
ST_112 : Operation 468 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:112]   --->   Operation 468 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln109_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 1.20>
ST_113 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i11 %j" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 469 'zext' 'zext_ln109_1' <Predicate = (!icmp_ln109_1)> <Delay = 0.00>
ST_113 : Operation 470 [1/1] (0.00ns)   --->   "%specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 1, i32 0, i32 0, void @empty_11" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 470 'specpipeline' 'specpipeline_ln109' <Predicate = (!icmp_ln109_1)> <Delay = 0.00>
ST_113 : Operation 471 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 471 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = (!icmp_ln109_1)> <Delay = 0.00>
ST_113 : Operation 472 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:109]   --->   Operation 472 'specloopname' 'specloopname_ln109' <Predicate = (!icmp_ln109_1)> <Delay = 0.00>
ST_113 : Operation 473 [1/1] (0.00ns)   --->   "%v1_buffer_addr = getelementptr i32 %v1_buffer, i64 0, i64 %zext_ln109_1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:112]   --->   Operation 473 'getelementptr' 'v1_buffer_addr' <Predicate = (!icmp_ln109_1)> <Delay = 0.00>
ST_113 : Operation 474 [1/1] (1.20ns)   --->   "%store_ln112 = store i32 %gmem0_addr_read, i10 %v1_buffer_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:112]   --->   Operation 474 'store' 'store_ln112' <Predicate = (!icmp_ln109_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 475 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 475 'br' 'br_ln0' <Predicate = (!icmp_ln109_1)> <Delay = 0.00>

State 114 <SV = 111> <Delay = 1.14>
ST_114 : Operation 476 [1/1] (1.14ns)   --->   "%add_ln114 = add i64 %sext_ln109, i64 %in2_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 476 'add' 'add_ln114' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln114, i32 2, i32 63" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 477 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i62 %trunc_ln3" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 478 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 479 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln114" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 479 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>

State 115 <SV = 112> <Delay = 2.43>
ST_115 : Operation 480 [70/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 480 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 113> <Delay = 2.43>
ST_116 : Operation 481 [69/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 481 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 114> <Delay = 2.43>
ST_117 : Operation 482 [68/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 482 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 115> <Delay = 2.43>
ST_118 : Operation 483 [67/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 483 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 116> <Delay = 2.43>
ST_119 : Operation 484 [66/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 484 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 117> <Delay = 2.43>
ST_120 : Operation 485 [65/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 485 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 118> <Delay = 2.43>
ST_121 : Operation 486 [64/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 486 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 119> <Delay = 2.43>
ST_122 : Operation 487 [63/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 487 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 120> <Delay = 2.43>
ST_123 : Operation 488 [62/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 488 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 121> <Delay = 2.43>
ST_124 : Operation 489 [61/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 489 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 122> <Delay = 2.43>
ST_125 : Operation 490 [60/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 490 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 123> <Delay = 2.43>
ST_126 : Operation 491 [59/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 491 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 124> <Delay = 2.43>
ST_127 : Operation 492 [58/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 492 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 125> <Delay = 2.43>
ST_128 : Operation 493 [57/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 493 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 126> <Delay = 2.43>
ST_129 : Operation 494 [56/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 494 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 127> <Delay = 2.43>
ST_130 : Operation 495 [55/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 495 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 128> <Delay = 2.43>
ST_131 : Operation 496 [54/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 496 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 129> <Delay = 2.43>
ST_132 : Operation 497 [53/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 497 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 130> <Delay = 2.43>
ST_133 : Operation 498 [52/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 498 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 131> <Delay = 2.43>
ST_134 : Operation 499 [51/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 499 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 132> <Delay = 2.43>
ST_135 : Operation 500 [50/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 500 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 133> <Delay = 2.43>
ST_136 : Operation 501 [49/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 501 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 134> <Delay = 2.43>
ST_137 : Operation 502 [48/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 502 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 135> <Delay = 2.43>
ST_138 : Operation 503 [47/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 503 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 136> <Delay = 2.43>
ST_139 : Operation 504 [46/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 504 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 137> <Delay = 2.43>
ST_140 : Operation 505 [45/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 505 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 138> <Delay = 2.43>
ST_141 : Operation 506 [44/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 506 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 139> <Delay = 2.43>
ST_142 : Operation 507 [43/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 507 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 140> <Delay = 2.43>
ST_143 : Operation 508 [42/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 508 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 141> <Delay = 2.43>
ST_144 : Operation 509 [41/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 509 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 142> <Delay = 2.43>
ST_145 : Operation 510 [40/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 510 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 143> <Delay = 2.43>
ST_146 : Operation 511 [39/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 511 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 144> <Delay = 2.43>
ST_147 : Operation 512 [38/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 512 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 145> <Delay = 2.43>
ST_148 : Operation 513 [37/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 513 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 146> <Delay = 2.43>
ST_149 : Operation 514 [36/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 514 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 147> <Delay = 2.43>
ST_150 : Operation 515 [35/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 515 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 148> <Delay = 2.43>
ST_151 : Operation 516 [34/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 516 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 149> <Delay = 2.43>
ST_152 : Operation 517 [33/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 517 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 150> <Delay = 2.43>
ST_153 : Operation 518 [32/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 518 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 151> <Delay = 2.43>
ST_154 : Operation 519 [31/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 519 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 152> <Delay = 2.43>
ST_155 : Operation 520 [30/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 520 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 153> <Delay = 2.43>
ST_156 : Operation 521 [29/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 521 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 154> <Delay = 2.43>
ST_157 : Operation 522 [28/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 522 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 155> <Delay = 2.43>
ST_158 : Operation 523 [27/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 523 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 156> <Delay = 2.43>
ST_159 : Operation 524 [26/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 524 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 157> <Delay = 2.43>
ST_160 : Operation 525 [25/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 525 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 158> <Delay = 2.43>
ST_161 : Operation 526 [24/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 526 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 159> <Delay = 2.43>
ST_162 : Operation 527 [23/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 527 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 160> <Delay = 2.43>
ST_163 : Operation 528 [22/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 528 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 161> <Delay = 2.43>
ST_164 : Operation 529 [21/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 529 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 162> <Delay = 2.43>
ST_165 : Operation 530 [20/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 530 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 163> <Delay = 2.43>
ST_166 : Operation 531 [19/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 531 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 164> <Delay = 2.43>
ST_167 : Operation 532 [18/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 532 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 165> <Delay = 2.43>
ST_168 : Operation 533 [17/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 533 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 166> <Delay = 2.43>
ST_169 : Operation 534 [16/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 534 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 167> <Delay = 2.43>
ST_170 : Operation 535 [15/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 535 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 168> <Delay = 2.43>
ST_171 : Operation 536 [14/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 536 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 169> <Delay = 2.43>
ST_172 : Operation 537 [13/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 537 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 170> <Delay = 2.43>
ST_173 : Operation 538 [12/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 538 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 171> <Delay = 2.43>
ST_174 : Operation 539 [11/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 539 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 172> <Delay = 2.43>
ST_175 : Operation 540 [10/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 540 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 173> <Delay = 2.43>
ST_176 : Operation 541 [9/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 541 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 174> <Delay = 2.43>
ST_177 : Operation 542 [8/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 542 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 175> <Delay = 2.43>
ST_178 : Operation 543 [7/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 543 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 176> <Delay = 2.43>
ST_179 : Operation 544 [6/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 544 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 177> <Delay = 2.43>
ST_180 : Operation 545 [5/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 545 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 178> <Delay = 2.43>
ST_181 : Operation 546 [4/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 546 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 179> <Delay = 2.43>
ST_182 : Operation 547 [3/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 547 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 180> <Delay = 2.43>
ST_183 : Operation 548 [2/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 548 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 181> <Delay = 2.43>
ST_184 : Operation 549 [1/70] (2.43ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 549 'readreq' 'empty_30' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 550 [1/1] (0.38ns)   --->   "%br_ln114 = br void %for.inc21" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 550 'br' 'br_ln114' <Predicate = true> <Delay = 0.38>

State 185 <SV = 182> <Delay = 0.85>
ST_185 : Operation 551 [1/1] (0.00ns)   --->   "%j_1 = phi i11 %add_ln114_1, void %for.inc21.split, i11 0, void %for.body15.lr.ph" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 551 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 552 [1/1] (0.73ns)   --->   "%add_ln114_1 = add i11 %j_1, i11 1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 552 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i11 %j_1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 553 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 554 [1/1] (0.85ns)   --->   "%icmp_ln114 = icmp_eq  i32 %zext_ln114_1, i32 %sub_ln109_1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 554 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.inc21.split, void %for.inc35.preheader" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 555 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>

State 186 <SV = 183> <Delay = 2.43>
ST_186 : Operation 556 [1/1] (2.43ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:117]   --->   Operation 556 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln114)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 184> <Delay = 1.20>
ST_187 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i11 %j_1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 557 'zext' 'zext_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_187 : Operation 558 [1/1] (0.00ns)   --->   "%specpipeline_ln114 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 1, i32 0, i32 0, void @empty_11" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 558 'specpipeline' 'specpipeline_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_187 : Operation 559 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 559 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_187 : Operation 560 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:114]   --->   Operation 560 'specloopname' 'specloopname_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_187 : Operation 561 [1/1] (0.00ns)   --->   "%v2_buffer_addr = getelementptr i32 %v2_buffer, i64 0, i64 %zext_ln114" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:117]   --->   Operation 561 'getelementptr' 'v2_buffer_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_187 : Operation 562 [1/1] (1.20ns)   --->   "%store_ln117 = store i32 %gmem1_addr_read, i10 %v2_buffer_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:117]   --->   Operation 562 'store' 'store_ln117' <Predicate = (!icmp_ln114)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_187 : Operation 563 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc21"   --->   Operation 563 'br' 'br_ln0' <Predicate = (!icmp_ln114)> <Delay = 0.00>

State 188 <SV = 183> <Delay = 0.38>
ST_188 : Operation 564 [1/1] (0.38ns)   --->   "%br_ln122 = br void %for.inc35" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 564 'br' 'br_ln122' <Predicate = true> <Delay = 0.38>

State 189 <SV = 184> <Delay = 1.20>
ST_189 : Operation 565 [1/1] (0.00ns)   --->   "%j_2 = phi i11 %add_ln122, void %for.inc35.split, i11 0, void %for.inc35.preheader" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 565 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 566 [1/1] (0.73ns)   --->   "%add_ln122 = add i11 %j_2, i11 1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 566 'add' 'add_ln122' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i11 %j_2" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 567 'zext' 'zext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 568 [1/1] (0.85ns)   --->   "%icmp_ln122 = icmp_eq  i32 %zext_ln122_1, i32 %sub_ln109_1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 568 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 569 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.inc35.split, void %for.body41.lr.ph" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 569 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i11 %j_2" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 570 'zext' 'zext_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_189 : Operation 571 [1/1] (0.00ns)   --->   "%v1_buffer_addr_1 = getelementptr i32 %v1_buffer, i64 0, i64 %zext_ln122" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 571 'getelementptr' 'v1_buffer_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_189 : Operation 572 [2/2] (1.20ns)   --->   "%v1_buffer_load = load i10 %v1_buffer_addr_1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 572 'load' 'v1_buffer_load' <Predicate = (!icmp_ln122)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_189 : Operation 573 [1/1] (0.00ns)   --->   "%v2_buffer_addr_1 = getelementptr i32 %v2_buffer, i64 0, i64 %zext_ln122" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 573 'getelementptr' 'v2_buffer_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_189 : Operation 574 [2/2] (1.20ns)   --->   "%v2_buffer_load = load i10 %v2_buffer_addr_1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 574 'load' 'v2_buffer_load' <Predicate = (!icmp_ln122)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 190 <SV = 185> <Delay = 2.08>
ST_190 : Operation 575 [1/2] (1.20ns)   --->   "%v1_buffer_load = load i10 %v1_buffer_addr_1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 575 'load' 'v1_buffer_load' <Predicate = (!icmp_ln122)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_190 : Operation 576 [1/2] (1.20ns)   --->   "%v2_buffer_load = load i10 %v2_buffer_addr_1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 576 'load' 'v2_buffer_load' <Predicate = (!icmp_ln122)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_190 : Operation 577 [1/1] (0.88ns)   --->   "%add_ln126 = add i32 %v2_buffer_load, i32 %v1_buffer_load" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 577 'add' 'add_ln126' <Predicate = (!icmp_ln122)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 186> <Delay = 1.20>
ST_191 : Operation 578 [1/1] (0.00ns)   --->   "%specpipeline_ln122 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 1, i32 0, i32 0, void @empty_11" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 578 'specpipeline' 'specpipeline_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_191 : Operation 579 [1/1] (0.00ns)   --->   "%speclooptripcount_ln122 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 579 'speclooptripcount' 'speclooptripcount_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_191 : Operation 580 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:122]   --->   Operation 580 'specloopname' 'specloopname_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_191 : Operation 581 [1/1] (0.00ns)   --->   "%vout_buffer_addr = getelementptr i32 %vout_buffer, i64 0, i64 %zext_ln122" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 581 'getelementptr' 'vout_buffer_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_191 : Operation 582 [1/1] (1.20ns)   --->   "%store_ln126 = store i32 %add_ln126, i10 %vout_buffer_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:126]   --->   Operation 582 'store' 'store_ln126' <Predicate = (!icmp_ln122)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_191 : Operation 583 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35"   --->   Operation 583 'br' 'br_ln0' <Predicate = (!icmp_ln122)> <Delay = 0.00>

State 192 <SV = 185> <Delay = 1.14>
ST_192 : Operation 584 [1/1] (1.14ns)   --->   "%add_ln129 = add i64 %sext_ln109, i64 %out_read" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 584 'add' 'add_ln129' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln129, i32 2, i32 63" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 585 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i62 %trunc_ln4" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 586 'sext' 'sext_ln129' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 587 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln129" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 587 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>

State 193 <SV = 186> <Delay = 2.43>
ST_193 : Operation 588 [1/1] (2.43ns)   --->   "%empty_31 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem2_addr, i32 %chunk_size" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 588 'writereq' 'empty_31' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 589 [1/1] (0.38ns)   --->   "%br_ln129 = br void %for.inc47" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 589 'br' 'br_ln129' <Predicate = true> <Delay = 0.38>

State 194 <SV = 187> <Delay = 1.20>
ST_194 : Operation 590 [1/1] (0.00ns)   --->   "%j_3 = phi i11 %add_ln129_1, void %for.inc47.split, i11 0, void %for.body41.lr.ph" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 590 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 591 [1/1] (0.73ns)   --->   "%add_ln129_1 = add i11 %j_3, i11 1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 591 'add' 'add_ln129_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i11 %j_3" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 592 'zext' 'zext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 593 [1/1] (0.85ns)   --->   "%icmp_ln129 = icmp_eq  i32 %zext_ln129_1, i32 %sub_ln109_1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 593 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 594 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %for.inc47.split, void %for.inc50.loopexit" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 594 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i11 %j_3" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 595 'zext' 'zext_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_194 : Operation 596 [1/1] (0.00ns)   --->   "%vout_buffer_addr_1 = getelementptr i32 %vout_buffer, i64 0, i64 %zext_ln129" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:132]   --->   Operation 596 'getelementptr' 'vout_buffer_addr_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_194 : Operation 597 [2/2] (1.20ns)   --->   "%vout_buffer_load = load i10 %vout_buffer_addr_1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:132]   --->   Operation 597 'load' 'vout_buffer_load' <Predicate = (!icmp_ln129)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 195 <SV = 188> <Delay = 1.20>
ST_195 : Operation 598 [1/2] (1.20ns)   --->   "%vout_buffer_load = load i10 %vout_buffer_addr_1" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:132]   --->   Operation 598 'load' 'vout_buffer_load' <Predicate = (!icmp_ln129)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 196 <SV = 189> <Delay = 2.43>
ST_196 : Operation 599 [1/1] (0.00ns)   --->   "%specpipeline_ln129 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 1, i32 0, i32 0, void @empty_11" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 599 'specpipeline' 'specpipeline_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_196 : Operation 600 [1/1] (0.00ns)   --->   "%speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 600 'speclooptripcount' 'speclooptripcount_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_196 : Operation 601 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:129]   --->   Operation 601 'specloopname' 'specloopname_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_196 : Operation 602 [1/1] (2.43ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem2_addr, i32 %vout_buffer_load, i4 15" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:132]   --->   Operation 602 'write' 'write_ln132' <Predicate = (!icmp_ln129)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 603 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc47"   --->   Operation 603 'br' 'br_ln0' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 197 <SV = 188> <Delay = 2.43>
ST_197 : Operation 604 [68/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 604 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 189> <Delay = 2.43>
ST_198 : Operation 605 [67/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 605 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 190> <Delay = 2.43>
ST_199 : Operation 606 [66/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 606 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 191> <Delay = 2.43>
ST_200 : Operation 607 [65/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 607 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 192> <Delay = 2.43>
ST_201 : Operation 608 [64/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 608 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 193> <Delay = 2.43>
ST_202 : Operation 609 [63/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 609 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 194> <Delay = 2.43>
ST_203 : Operation 610 [62/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 610 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 195> <Delay = 2.43>
ST_204 : Operation 611 [61/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 611 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 196> <Delay = 2.43>
ST_205 : Operation 612 [60/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 612 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 197> <Delay = 2.43>
ST_206 : Operation 613 [59/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 613 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 198> <Delay = 2.43>
ST_207 : Operation 614 [58/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 614 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 199> <Delay = 2.43>
ST_208 : Operation 615 [57/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 615 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 200> <Delay = 2.43>
ST_209 : Operation 616 [56/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 616 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 201> <Delay = 2.43>
ST_210 : Operation 617 [55/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 617 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 202> <Delay = 2.43>
ST_211 : Operation 618 [54/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 618 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 203> <Delay = 2.43>
ST_212 : Operation 619 [53/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 619 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 204> <Delay = 2.43>
ST_213 : Operation 620 [52/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 620 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 214 <SV = 205> <Delay = 2.43>
ST_214 : Operation 621 [51/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 621 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 206> <Delay = 2.43>
ST_215 : Operation 622 [50/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 622 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 207> <Delay = 2.43>
ST_216 : Operation 623 [49/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 623 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 208> <Delay = 2.43>
ST_217 : Operation 624 [48/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 624 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 209> <Delay = 2.43>
ST_218 : Operation 625 [47/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 625 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 210> <Delay = 2.43>
ST_219 : Operation 626 [46/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 626 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 220 <SV = 211> <Delay = 2.43>
ST_220 : Operation 627 [45/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 627 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 212> <Delay = 2.43>
ST_221 : Operation 628 [44/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 628 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 213> <Delay = 2.43>
ST_222 : Operation 629 [43/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 629 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 214> <Delay = 2.43>
ST_223 : Operation 630 [42/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 630 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 215> <Delay = 2.43>
ST_224 : Operation 631 [41/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 631 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 216> <Delay = 2.43>
ST_225 : Operation 632 [40/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 632 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 226 <SV = 217> <Delay = 2.43>
ST_226 : Operation 633 [39/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 633 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 218> <Delay = 2.43>
ST_227 : Operation 634 [38/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 634 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 219> <Delay = 2.43>
ST_228 : Operation 635 [37/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 635 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 220> <Delay = 2.43>
ST_229 : Operation 636 [36/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 636 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 221> <Delay = 2.43>
ST_230 : Operation 637 [35/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 637 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 231 <SV = 222> <Delay = 2.43>
ST_231 : Operation 638 [34/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 638 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 232 <SV = 223> <Delay = 2.43>
ST_232 : Operation 639 [33/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 639 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 224> <Delay = 2.43>
ST_233 : Operation 640 [32/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 640 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 225> <Delay = 2.43>
ST_234 : Operation 641 [31/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 641 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 226> <Delay = 2.43>
ST_235 : Operation 642 [30/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 642 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 227> <Delay = 2.43>
ST_236 : Operation 643 [29/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 643 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 228> <Delay = 2.43>
ST_237 : Operation 644 [28/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 644 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 238 <SV = 229> <Delay = 2.43>
ST_238 : Operation 645 [27/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 645 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 230> <Delay = 2.43>
ST_239 : Operation 646 [26/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 646 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 231> <Delay = 2.43>
ST_240 : Operation 647 [25/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 647 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 232> <Delay = 2.43>
ST_241 : Operation 648 [24/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 648 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 233> <Delay = 2.43>
ST_242 : Operation 649 [23/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 649 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 234> <Delay = 2.43>
ST_243 : Operation 650 [22/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 650 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 244 <SV = 235> <Delay = 2.43>
ST_244 : Operation 651 [21/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 651 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 236> <Delay = 2.43>
ST_245 : Operation 652 [20/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 652 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 237> <Delay = 2.43>
ST_246 : Operation 653 [19/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 653 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 238> <Delay = 2.43>
ST_247 : Operation 654 [18/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 654 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 239> <Delay = 2.43>
ST_248 : Operation 655 [17/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 655 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 249 <SV = 240> <Delay = 2.43>
ST_249 : Operation 656 [16/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 656 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 250 <SV = 241> <Delay = 2.43>
ST_250 : Operation 657 [15/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 657 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 251 <SV = 242> <Delay = 2.43>
ST_251 : Operation 658 [14/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 658 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 252 <SV = 243> <Delay = 2.43>
ST_252 : Operation 659 [13/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 659 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 253 <SV = 244> <Delay = 2.43>
ST_253 : Operation 660 [12/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 660 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 254 <SV = 245> <Delay = 2.43>
ST_254 : Operation 661 [11/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 661 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 255 <SV = 246> <Delay = 2.43>
ST_255 : Operation 662 [10/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 662 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 256 <SV = 247> <Delay = 2.43>
ST_256 : Operation 663 [9/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 663 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 257 <SV = 248> <Delay = 2.43>
ST_257 : Operation 664 [8/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 664 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 258 <SV = 249> <Delay = 2.43>
ST_258 : Operation 665 [7/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 665 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 259 <SV = 250> <Delay = 2.43>
ST_259 : Operation 666 [6/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 666 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 260 <SV = 251> <Delay = 2.43>
ST_260 : Operation 667 [5/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 667 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 261 <SV = 252> <Delay = 2.43>
ST_261 : Operation 668 [4/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 668 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 262 <SV = 253> <Delay = 2.43>
ST_262 : Operation 669 [3/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 669 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 263 <SV = 254> <Delay = 2.43>
ST_263 : Operation 670 [2/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 670 'writeresp' 'empty_32' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 264 <SV = 255> <Delay = 2.43>
ST_264 : Operation 671 [1/68] (2.43ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 671 'writeresp' 'empty_32' <Predicate = (icmp_ln109)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_264 : Operation 672 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.inc50" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 672 'br' 'br_ln99' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_264 : Operation 673 [1/1] (0.88ns)   --->   "%i_1 = add i32 %i, i32 1024" [/scratch/ravic/Port_DDR_to_HBM/reference_files/kernel.cpp:99]   --->   Operation 673 'add' 'i_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 674 [1/1] (0.38ns)   --->   "%store_ln669 = store i32 %p_Result_s, i32 %p_Val2_s"   --->   Operation 674 'store' 'store_ln669' <Predicate = true> <Delay = 0.38>
ST_264 : Operation 675 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body3"   --->   Operation 675 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_times]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ addRandom]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s                (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln0       (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
addRandom_read          (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
num_times_read          (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
size_read               (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
out_read                (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
in2_read                (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
in1_read                (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
v1_buffer               (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
v2_buffer               (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
vout_buffer             (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
xor_ln95                (xor              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln95              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln95                 (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
count                   (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
count_1                 (add              ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln95               (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln95                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln95  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln95       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                     (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln99                (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                   (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln99                (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_lshr                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln99_1              (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln99             (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln99_1           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                   (bitconcatenate   ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln99                 (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
ret_ln136               (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                       (phi              ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln99               (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln99                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_load             (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln99              (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln91  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln91       (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                   (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                   (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln61                (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln61_1              (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                   (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
new_bit                 (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r                       (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s              (bitconcatenate   ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln103                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                  (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
urem_ln103              (urem             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln103                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
in_index                (phi              ) [ 0000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln106               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln106              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln106               (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
chunk_size              (select           ) [ 0000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln109              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln109                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln109              (sext             ) [ 0000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln109               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln109_1            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem0_addr              (getelementptr    ) [ 0000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln109               (sub              ) [ 0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln109               (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_29                (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
smax7                   (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln109_1             (sub              ) [ 0000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000]
empty                   (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln109                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j                       (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln109_1             (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln109              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln109_1            (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln109                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem0_addr_read         (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln109_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln109      (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln109 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln109      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v1_buffer_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln112             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln114               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln114              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr              (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_30                (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln114                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j_1                     (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln114_1             (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln114_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln114              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln114                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr_read         (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln114      (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln114 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln114      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v2_buffer_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln117             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln122                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j_2                     (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln122               (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln122_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln122              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln122                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln122              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000]
v1_buffer_addr_1        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000]
v2_buffer_addr_1        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000]
v1_buffer_load          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v2_buffer_load          (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln126               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln122      (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln122 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln122      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vout_buffer_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln126             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln129               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln129              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr              (getelementptr    ) [ 0011111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111]
empty_31                (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln129                (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j_3                     (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
add_ln129_1             (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln129_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln129              (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln129                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln129              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vout_buffer_addr_1      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000]
vout_buffer_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln129      (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln129 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln129      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln132             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_32                (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln99                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                     (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln669             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="size">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="num_times">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_times"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="addRandom">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addRandom"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i22.i10"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="p_Val2_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="v1_buffer_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v1_buffer/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="v2_buffer_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v2_buffer/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="vout_buffer_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vout_buffer/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="addRandom_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addRandom_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="num_times_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_times_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="size_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="out_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="185"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="in2_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="111"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="in1_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="39"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_readreq_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="0" index="2" bw="32" slack="2"/>
<pin id="214" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/41 "/>
</bind>
</comp>

<comp id="216" class="1004" name="gmem0_addr_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="72"/>
<pin id="219" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/112 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_readreq_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="0" index="2" bw="32" slack="74"/>
<pin id="225" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_30/115 "/>
</bind>
</comp>

<comp id="227" class="1004" name="gmem1_addr_read_read_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="72"/>
<pin id="230" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/186 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_writeresp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="0" index="2" bw="32" slack="148"/>
<pin id="236" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_31/193 empty_32/197 "/>
</bind>
</comp>

<comp id="238" class="1004" name="write_ln132_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="4"/>
<pin id="241" dir="0" index="2" bw="32" slack="1"/>
<pin id="242" dir="0" index="3" bw="1" slack="0"/>
<pin id="243" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln132/196 "/>
</bind>
</comp>

<comp id="247" class="1004" name="v1_buffer_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="11" slack="0"/>
<pin id="251" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_buffer_addr/113 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="1"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln112/113 v1_buffer_load/189 "/>
</bind>
</comp>

<comp id="259" class="1004" name="v2_buffer_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="11" slack="0"/>
<pin id="263" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_buffer_addr/187 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="1"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln117/187 v2_buffer_load/189 "/>
</bind>
</comp>

<comp id="271" class="1004" name="v1_buffer_addr_1_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="11" slack="0"/>
<pin id="275" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_buffer_addr_1/189 "/>
</bind>
</comp>

<comp id="278" class="1004" name="v2_buffer_addr_1_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="11" slack="0"/>
<pin id="282" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_buffer_addr_1/189 "/>
</bind>
</comp>

<comp id="285" class="1004" name="vout_buffer_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="11" slack="2"/>
<pin id="289" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vout_buffer_addr/191 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="1"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln126/191 vout_buffer_load/194 "/>
</bind>
</comp>

<comp id="297" class="1004" name="vout_buffer_addr_1_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="11" slack="0"/>
<pin id="301" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vout_buffer_addr_1/194 "/>
</bind>
</comp>

<comp id="304" class="1005" name="count_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="count_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count/2 "/>
</bind>
</comp>

<comp id="315" class="1005" name="i_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="i_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="32" slack="1"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="327" class="1005" name="in_index_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="in_index_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="32" slack="36"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index/39 "/>
</bind>
</comp>

<comp id="338" class="1005" name="j_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="1"/>
<pin id="340" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="j_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="1" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/111 "/>
</bind>
</comp>

<comp id="350" class="1005" name="j_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="1"/>
<pin id="352" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="j_1_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="0"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="1" slack="1"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/185 "/>
</bind>
</comp>

<comp id="362" class="1005" name="j_2_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="11" slack="1"/>
<pin id="364" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="j_2_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="1" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/189 "/>
</bind>
</comp>

<comp id="373" class="1005" name="j_3_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="1"/>
<pin id="375" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="j_3_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="11" slack="0"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="1" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/194 "/>
</bind>
</comp>

<comp id="384" class="1004" name="xor_ln95_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="40"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln95_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="count_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_1/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln95_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="1"/>
<pin id="404" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="1"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln99_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="0" index="1" bw="11" slack="0"/>
<pin id="416" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="6" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sub_ln99_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="1"/>
<pin id="429" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln99/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_lshr_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="22" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="5" slack="0"/>
<pin id="435" dir="0" index="3" bw="6" slack="0"/>
<pin id="436" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sub_ln99_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="22" slack="0"/>
<pin id="444" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln99_1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="22" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="5" slack="0"/>
<pin id="451" dir="0" index="3" bw="6" slack="0"/>
<pin id="452" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="select_ln99_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="22" slack="0"/>
<pin id="460" dir="0" index="2" bw="22" slack="0"/>
<pin id="461" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln99/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="select_ln99_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="22" slack="0"/>
<pin id="469" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln99_1/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_3_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="22" slack="0"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln99_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="1"/>
<pin id="484" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_Val2_load_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="2"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln99_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_4_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="0" index="2" bw="5" slack="0"/>
<pin id="497" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_5_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="0" index="2" bw="6" slack="0"/>
<pin id="505" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="xor_ln61_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln61/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="xor_ln61_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln61_1/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_6_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="0" index="2" bw="6" slack="0"/>
<pin id="525" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="new_bit_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="new_bit/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="r_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="31" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="0" index="3" bw="6" slack="0"/>
<pin id="540" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="p_Result_s_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="0" index="2" bw="31" slack="0"/>
<pin id="549" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="grp_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="2"/>
<pin id="556" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln103/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln106_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="12" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/39 "/>
</bind>
</comp>

<comp id="564" class="1004" name="icmp_ln106_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="38"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/39 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sub_ln106_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="38"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln106/39 "/>
</bind>
</comp>

<comp id="574" class="1004" name="chunk_size_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="0" index="2" bw="12" slack="0"/>
<pin id="578" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="chunk_size/39 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln109_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="216"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/40 "/>
</bind>
</comp>

<comp id="587" class="1004" name="shl_ln_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="34" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="1"/>
<pin id="590" dir="0" index="2" bw="1" slack="0"/>
<pin id="591" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/40 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sext_ln109_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="34" slack="0"/>
<pin id="597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109/40 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln109_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="34" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="39"/>
<pin id="602" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/40 "/>
</bind>
</comp>

<comp id="604" class="1004" name="trunc_ln2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="62" slack="0"/>
<pin id="606" dir="0" index="1" bw="64" slack="0"/>
<pin id="607" dir="0" index="2" bw="3" slack="0"/>
<pin id="608" dir="0" index="3" bw="7" slack="0"/>
<pin id="609" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/40 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sext_ln109_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="62" slack="0"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109_1/40 "/>
</bind>
</comp>

<comp id="618" class="1004" name="gmem0_addr_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="62" slack="0"/>
<pin id="621" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/40 "/>
</bind>
</comp>

<comp id="624" class="1004" name="sub_ln109_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="12" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="1"/>
<pin id="627" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln109/40 "/>
</bind>
</comp>

<comp id="630" class="1004" name="xor_ln109_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="2"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln109/41 "/>
</bind>
</comp>

<comp id="636" class="1004" name="empty_29_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="0" index="1" bw="32" slack="40"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_29/41 "/>
</bind>
</comp>

<comp id="640" class="1004" name="smax7_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="32" slack="40"/>
<pin id="643" dir="0" index="2" bw="32" slack="1"/>
<pin id="644" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax7/41 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sub_ln109_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="1" index="2" bw="32" slack="70"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln109_1/41 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln109_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="11" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_1/111 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln109_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="11" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/111 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln109_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="70"/>
<pin id="665" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109_1/111 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln109_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="11" slack="2"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_1/113 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln114_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="34" slack="72"/>
<pin id="674" dir="0" index="1" bw="64" slack="111"/>
<pin id="675" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/114 "/>
</bind>
</comp>

<comp id="676" class="1004" name="trunc_ln3_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="62" slack="0"/>
<pin id="678" dir="0" index="1" bw="64" slack="0"/>
<pin id="679" dir="0" index="2" bw="3" slack="0"/>
<pin id="680" dir="0" index="3" bw="7" slack="0"/>
<pin id="681" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/114 "/>
</bind>
</comp>

<comp id="686" class="1004" name="sext_ln114_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="62" slack="0"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114/114 "/>
</bind>
</comp>

<comp id="690" class="1004" name="gmem1_addr_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="62" slack="0"/>
<pin id="693" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/114 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln114_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="11" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/185 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln114_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="11" slack="0"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_1/185 "/>
</bind>
</comp>

<comp id="706" class="1004" name="icmp_ln114_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="11" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="142"/>
<pin id="709" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/185 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln114_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="11" slack="2"/>
<pin id="713" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/187 "/>
</bind>
</comp>

<comp id="716" class="1004" name="add_ln122_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="11" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/189 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln122_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="11" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122_1/189 "/>
</bind>
</comp>

<comp id="726" class="1004" name="icmp_ln122_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="11" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="144"/>
<pin id="729" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/189 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln122_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="11" slack="0"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/189 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add_ln126_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/190 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln129_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="34" slack="146"/>
<pin id="745" dir="0" index="1" bw="64" slack="185"/>
<pin id="746" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/192 "/>
</bind>
</comp>

<comp id="747" class="1004" name="trunc_ln4_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="62" slack="0"/>
<pin id="749" dir="0" index="1" bw="64" slack="0"/>
<pin id="750" dir="0" index="2" bw="3" slack="0"/>
<pin id="751" dir="0" index="3" bw="7" slack="0"/>
<pin id="752" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/192 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sext_ln129_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="62" slack="0"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln129/192 "/>
</bind>
</comp>

<comp id="761" class="1004" name="gmem2_addr_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="0" index="1" bw="62" slack="0"/>
<pin id="764" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/192 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln129_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="11" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129_1/194 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln129_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="11" slack="0"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129_1/194 "/>
</bind>
</comp>

<comp id="777" class="1004" name="icmp_ln129_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="11" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="147"/>
<pin id="780" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/194 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln129_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="11" slack="0"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/194 "/>
</bind>
</comp>

<comp id="787" class="1004" name="i_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="253"/>
<pin id="789" dir="0" index="1" bw="12" slack="0"/>
<pin id="790" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/264 "/>
</bind>
</comp>

<comp id="793" class="1004" name="store_ln669_store_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="253"/>
<pin id="795" dir="0" index="1" bw="32" slack="255"/>
<pin id="796" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln669/264 "/>
</bind>
</comp>

<comp id="797" class="1005" name="p_Val2_s_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="804" class="1005" name="addRandom_read_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="2"/>
<pin id="806" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="addRandom_read "/>
</bind>
</comp>

<comp id="808" class="1005" name="num_times_read_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_times_read "/>
</bind>
</comp>

<comp id="813" class="1005" name="size_read_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="823" class="1005" name="out_read_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="64" slack="185"/>
<pin id="825" dir="1" index="1" bw="64" slack="185"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

<comp id="828" class="1005" name="in2_read_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="64" slack="111"/>
<pin id="830" dir="1" index="1" bw="64" slack="111"/>
</pin_list>
<bind>
<opset="in2_read "/>
</bind>
</comp>

<comp id="833" class="1005" name="in1_read_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="64" slack="39"/>
<pin id="835" dir="1" index="1" bw="64" slack="39"/>
</pin_list>
<bind>
<opset="in1_read "/>
</bind>
</comp>

<comp id="838" class="1005" name="xor_ln95_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="40"/>
<pin id="840" dir="1" index="1" bw="32" slack="40"/>
</pin_list>
<bind>
<opset="xor_ln95 "/>
</bind>
</comp>

<comp id="844" class="1005" name="count_1_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="0"/>
<pin id="846" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count_1 "/>
</bind>
</comp>

<comp id="852" class="1005" name="tmp_3_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="860" class="1005" name="p_Result_s_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="1"/>
<pin id="862" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="866" class="1005" name="urem_ln103_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln103 "/>
</bind>
</comp>

<comp id="871" class="1005" name="chunk_size_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="chunk_size "/>
</bind>
</comp>

<comp id="879" class="1005" name="icmp_ln109_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="216"/>
<pin id="881" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="883" class="1005" name="sext_ln109_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="64" slack="72"/>
<pin id="885" dir="1" index="1" bw="64" slack="72"/>
</pin_list>
<bind>
<opset="sext_ln109 "/>
</bind>
</comp>

<comp id="889" class="1005" name="gmem0_addr_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="895" class="1005" name="sub_ln109_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="1"/>
<pin id="897" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln109 "/>
</bind>
</comp>

<comp id="901" class="1005" name="sub_ln109_1_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="70"/>
<pin id="903" dir="1" index="1" bw="32" slack="70"/>
</pin_list>
<bind>
<opset="sub_ln109_1 "/>
</bind>
</comp>

<comp id="909" class="1005" name="add_ln109_1_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="11" slack="0"/>
<pin id="911" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln109_1 "/>
</bind>
</comp>

<comp id="914" class="1005" name="icmp_ln109_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="1"/>
<pin id="916" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109_1 "/>
</bind>
</comp>

<comp id="918" class="1005" name="gmem0_addr_read_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="923" class="1005" name="gmem1_addr_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="929" class="1005" name="add_ln114_1_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="11" slack="0"/>
<pin id="931" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln114_1 "/>
</bind>
</comp>

<comp id="934" class="1005" name="icmp_ln114_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="1"/>
<pin id="936" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="938" class="1005" name="gmem1_addr_read_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="1"/>
<pin id="940" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

<comp id="943" class="1005" name="add_ln122_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="11" slack="0"/>
<pin id="945" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln122 "/>
</bind>
</comp>

<comp id="948" class="1005" name="icmp_ln122_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="1"/>
<pin id="950" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="952" class="1005" name="zext_ln122_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="64" slack="2"/>
<pin id="954" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln122 "/>
</bind>
</comp>

<comp id="957" class="1005" name="v1_buffer_addr_1_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="10" slack="1"/>
<pin id="959" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v1_buffer_addr_1 "/>
</bind>
</comp>

<comp id="962" class="1005" name="v2_buffer_addr_1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="10" slack="1"/>
<pin id="964" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v2_buffer_addr_1 "/>
</bind>
</comp>

<comp id="967" class="1005" name="add_ln126_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="1"/>
<pin id="969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln126 "/>
</bind>
</comp>

<comp id="972" class="1005" name="gmem2_addr_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="1"/>
<pin id="974" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="978" class="1005" name="add_ln129_1_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="11" slack="0"/>
<pin id="980" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln129_1 "/>
</bind>
</comp>

<comp id="983" class="1005" name="icmp_ln129_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="1"/>
<pin id="985" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln129 "/>
</bind>
</comp>

<comp id="987" class="1005" name="vout_buffer_addr_1_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="10" slack="1"/>
<pin id="989" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="vout_buffer_addr_1 "/>
</bind>
</comp>

<comp id="992" class="1005" name="vout_buffer_load_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vout_buffer_load "/>
</bind>
</comp>

<comp id="997" class="1005" name="i_1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="1"/>
<pin id="999" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="74" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="74" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="74" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="68" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="70" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="70" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="72" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="72" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="72" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="130" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="136" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="130" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="136" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="148" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="244"><net_src comp="152" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="154" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="246"><net_src comp="156" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="252"><net_src comp="144" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="144" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="144" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="271" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="283"><net_src comp="144" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="278" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="290"><net_src comp="144" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="144" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="297" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="307"><net_src comp="26" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="26" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="319" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="336"><net_src comp="315" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="337"><net_src comp="330" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="341"><net_src comp="132" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="349"><net_src comp="342" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="353"><net_src comp="132" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="361"><net_src comp="354" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="365"><net_src comp="132" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="376"><net_src comp="132" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="186" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="76" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="78" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="308" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="18" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="308" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="88" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="90" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="92" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="88" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="413" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="90" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="94" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="96" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="426" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="98" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="90" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="445"><net_src comp="100" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="431" pin="4"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="96" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="413" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="98" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="90" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="462"><net_src comp="418" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="441" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="447" pin="4"/><net_sink comp="457" pin=2"/></net>

<net id="470"><net_src comp="406" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="100" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="457" pin="3"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="102" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="465" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="104" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="319" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="88" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="486" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="98" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="506"><net_src comp="88" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="486" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="110" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="489" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="501" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="493" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="526"><net_src comp="88" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="486" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="90" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="533"><net_src comp="515" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="521" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="541"><net_src comp="112" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="486" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="543"><net_src comp="18" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="544"><net_src comp="90" pin="0"/><net_sink comp="535" pin=3"/></net>

<net id="550"><net_src comp="114" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="529" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="535" pin="4"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="545" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="330" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="116" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="330" pin="4"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="564" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="569" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="116" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="26" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="118" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="327" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="120" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="598"><net_src comp="587" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="595" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="610"><net_src comp="122" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="599" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="124" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="126" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="617"><net_src comp="604" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="0" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="614" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="128" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="327" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="327" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="76" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="645"><net_src comp="636" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="650"><net_src comp="630" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="640" pin="3"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="342" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="134" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="342" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="658" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="338" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="682"><net_src comp="122" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="672" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="684"><net_src comp="124" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="685"><net_src comp="126" pin="0"/><net_sink comp="676" pin=3"/></net>

<net id="689"><net_src comp="676" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="2" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="686" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="354" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="134" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="705"><net_src comp="354" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="702" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="350" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="720"><net_src comp="366" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="134" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="366" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="722" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="366" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="741"><net_src comp="265" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="253" pin="3"/><net_sink comp="737" pin=1"/></net>

<net id="753"><net_src comp="122" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="743" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="124" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="756"><net_src comp="126" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="760"><net_src comp="747" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="4" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="757" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="377" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="134" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="377" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="377" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="791"><net_src comp="315" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="116" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="800"><net_src comp="158" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="803"><net_src comp="797" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="807"><net_src comp="174" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="180" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="816"><net_src comp="186" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="820"><net_src comp="813" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="821"><net_src comp="813" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="822"><net_src comp="813" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="826"><net_src comp="192" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="831"><net_src comp="198" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="836"><net_src comp="204" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="841"><net_src comp="384" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="847"><net_src comp="395" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="855"><net_src comp="473" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="863"><net_src comp="545" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="869"><net_src comp="553" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="874"><net_src comp="574" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="878"><net_src comp="871" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="882"><net_src comp="582" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="886"><net_src comp="595" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="892"><net_src comp="618" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="898"><net_src comp="624" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="904"><net_src comp="646" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="907"><net_src comp="901" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="908"><net_src comp="901" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="912"><net_src comp="652" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="917"><net_src comp="662" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="216" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="926"><net_src comp="690" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="932"><net_src comp="696" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="937"><net_src comp="706" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="227" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="946"><net_src comp="716" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="951"><net_src comp="726" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="731" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="960"><net_src comp="271" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="965"><net_src comp="278" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="970"><net_src comp="737" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="975"><net_src comp="761" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="981"><net_src comp="767" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="986"><net_src comp="777" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="297" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="995"><net_src comp="291" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1000"><net_src comp="787" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="319" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {193 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 }
 - Input state : 
	Port: vadd : gmem0 | {41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 112 }
	Port: vadd : gmem1 | {115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 186 }
	Port: vadd : in1 | {1 }
	Port: vadd : in2 | {1 }
	Port: vadd : out_r | {1 }
	Port: vadd : size | {1 }
	Port: vadd : num_times | {1 }
	Port: vadd : addRandom | {1 }
  - Chain level:
	State 1
		store_ln95 : 1
	State 2
		count_1 : 1
		icmp_ln95 : 1
		br_ln95 : 2
		tmp_1 : 1
		p_lshr : 1
		sub_ln99_1 : 2
		tmp_2 : 1
		select_ln99 : 3
		select_ln99_1 : 4
		tmp_3 : 5
	State 3
		icmp_ln99 : 1
		br_ln99 : 2
		trunc_ln99 : 1
		tmp_4 : 1
		tmp_5 : 1
		xor_ln61 : 2
		xor_ln61_1 : 2
		tmp_6 : 1
		new_bit : 2
		r : 1
		p_Result_s : 2
		urem_ln103 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		add_ln106 : 1
		icmp_ln106 : 2
		sub_ln106 : 1
		chunk_size : 3
	State 40
		br_ln109 : 1
		sext_ln109 : 1
		add_ln109 : 2
		trunc_ln2 : 3
		sext_ln109_1 : 4
		gmem0_addr : 5
	State 41
		smax7 : 1
		sub_ln109_1 : 2
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
		add_ln109_1 : 1
		zext_ln109 : 1
		icmp_ln109_1 : 2
		br_ln109 : 3
	State 112
	State 113
		v1_buffer_addr : 1
		store_ln112 : 2
	State 114
		trunc_ln3 : 1
		sext_ln114 : 2
		gmem1_addr : 3
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
		add_ln114_1 : 1
		zext_ln114_1 : 1
		icmp_ln114 : 2
		br_ln114 : 3
	State 186
	State 187
		v2_buffer_addr : 1
		store_ln117 : 2
	State 188
	State 189
		add_ln122 : 1
		zext_ln122_1 : 1
		icmp_ln122 : 2
		br_ln122 : 3
		zext_ln122 : 1
		v1_buffer_addr_1 : 2
		v1_buffer_load : 3
		v2_buffer_addr_1 : 2
		v2_buffer_load : 3
	State 190
		add_ln126 : 1
	State 191
		store_ln126 : 1
	State 192
		trunc_ln4 : 1
		sext_ln129 : 2
		gmem2_addr : 3
	State 193
	State 194
		add_ln129_1 : 1
		zext_ln129_1 : 1
		icmp_ln129 : 2
		br_ln129 : 3
		zext_ln129 : 1
		vout_buffer_addr_1 : 2
		vout_buffer_load : 3
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   urem   |          grp_fu_553         |   394   |   238   |
|----------|-----------------------------|---------|---------|
|          |        count_1_fu_395       |    0    |    39   |
|          |       add_ln99_fu_413       |    0    |    39   |
|          |       add_ln106_fu_558      |    0    |    39   |
|          |       add_ln109_fu_599      |    0    |    71   |
|          |      add_ln109_1_fu_652     |    0    |    18   |
|    add   |       add_ln114_fu_672      |    0    |    71   |
|          |      add_ln114_1_fu_696     |    0    |    18   |
|          |       add_ln122_fu_716      |    0    |    18   |
|          |       add_ln126_fu_737      |    0    |    39   |
|          |       add_ln129_fu_743      |    0    |    71   |
|          |      add_ln129_1_fu_767     |    0    |    18   |
|          |          i_1_fu_787         |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |       sub_ln99_fu_426       |    0    |    39   |
|          |      sub_ln99_1_fu_441      |    0    |    29   |
|    sub   |       sub_ln106_fu_569      |    0    |    39   |
|          |       sub_ln109_fu_624      |    0    |    39   |
|          |      sub_ln109_1_fu_646     |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln95_fu_401      |    0    |    20   |
|          |       icmp_ln99_fu_481      |    0    |    20   |
|          |      icmp_ln106_fu_564      |    0    |    20   |
|          |      icmp_ln109_fu_582      |    0    |    20   |
|   icmp   |       empty_29_fu_636       |    0    |    20   |
|          |     icmp_ln109_1_fu_662     |    0    |    20   |
|          |      icmp_ln114_fu_706      |    0    |    20   |
|          |      icmp_ln122_fu_726      |    0    |    20   |
|          |      icmp_ln129_fu_777      |    0    |    20   |
|----------|-----------------------------|---------|---------|
|          |      select_ln99_fu_457     |    0    |    22   |
|  select  |     select_ln99_1_fu_465    |    0    |    22   |
|          |      chunk_size_fu_574      |    0    |    32   |
|          |         smax7_fu_640        |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |       xor_ln95_fu_384       |    0    |    32   |
|          |       xor_ln61_fu_509       |    0    |    2    |
|    xor   |      xor_ln61_1_fu_515      |    0    |    2    |
|          |        new_bit_fu_529       |    0    |    2    |
|          |       xor_ln109_fu_630      |    0    |    32   |
|----------|-----------------------------|---------|---------|
|          |  addRandom_read_read_fu_174 |    0    |    0    |
|          |  num_times_read_read_fu_180 |    0    |    0    |
|          |    size_read_read_fu_186    |    0    |    0    |
|   read   |     out_read_read_fu_192    |    0    |    0    |
|          |     in2_read_read_fu_198    |    0    |    0    |
|          |     in1_read_read_fu_204    |    0    |    0    |
|          | gmem0_addr_read_read_fu_216 |    0    |    0    |
|          | gmem1_addr_read_read_fu_227 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_210     |    0    |    0    |
|          |      grp_readreq_fu_221     |    0    |    0    |
|----------|-----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_232    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln132_write_fu_238  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_406         |    0    |    0    |
|          |         tmp_1_fu_418        |    0    |    0    |
| bitselect|         tmp_4_fu_493        |    0    |    0    |
|          |         tmp_5_fu_501        |    0    |    0    |
|          |         tmp_6_fu_521        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        p_lshr_fu_431        |    0    |    0    |
|          |         tmp_2_fu_447        |    0    |    0    |
|partselect|           r_fu_535          |    0    |    0    |
|          |       trunc_ln2_fu_604      |    0    |    0    |
|          |       trunc_ln3_fu_676      |    0    |    0    |
|          |       trunc_ln4_fu_747      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_3_fu_473        |    0    |    0    |
|bitconcatenate|      p_Result_s_fu_545      |    0    |    0    |
|          |        shl_ln_fu_587        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln99_fu_489      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      sext_ln109_fu_595      |    0    |    0    |
|   sext   |     sext_ln109_1_fu_614     |    0    |    0    |
|          |      sext_ln114_fu_686      |    0    |    0    |
|          |      sext_ln129_fu_757      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln109_fu_658      |    0    |    0    |
|          |     zext_ln109_1_fu_667     |    0    |    0    |
|          |     zext_ln114_1_fu_702     |    0    |    0    |
|   zext   |      zext_ln114_fu_711      |    0    |    0    |
|          |     zext_ln122_1_fu_722     |    0    |    0    |
|          |      zext_ln122_fu_731      |    0    |    0    |
|          |     zext_ln129_1_fu_773     |    0    |    0    |
|          |      zext_ln129_fu_782      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |   394   |   1261  |
|----------|-----------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
| v1_buffer |    2   |    0   |    0   |
| v2_buffer |    2   |    0   |    0   |
|vout_buffer|    2   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    6   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  addRandom_read_reg_804  |    1   |
|    add_ln109_1_reg_909   |   11   |
|    add_ln114_1_reg_929   |   11   |
|     add_ln122_reg_943    |   11   |
|     add_ln126_reg_967    |   32   |
|    add_ln129_1_reg_978   |   11   |
|    chunk_size_reg_871    |   32   |
|      count_1_reg_844     |   32   |
|       count_reg_304      |   32   |
|  gmem0_addr_read_reg_918 |   32   |
|    gmem0_addr_reg_889    |   32   |
|  gmem1_addr_read_reg_938 |   32   |
|    gmem1_addr_reg_923    |   32   |
|    gmem2_addr_reg_972    |   32   |
|        i_1_reg_997       |   32   |
|         i_reg_315        |   32   |
|   icmp_ln109_1_reg_914   |    1   |
|    icmp_ln109_reg_879    |    1   |
|    icmp_ln114_reg_934    |    1   |
|    icmp_ln122_reg_948    |    1   |
|    icmp_ln129_reg_983    |    1   |
|     in1_read_reg_833     |   64   |
|     in2_read_reg_828     |   64   |
|     in_index_reg_327     |   32   |
|        j_1_reg_350       |   11   |
|        j_2_reg_362       |   11   |
|        j_3_reg_373       |   11   |
|         j_reg_338        |   11   |
|  num_times_read_reg_808  |   32   |
|     out_read_reg_823     |   64   |
|    p_Result_s_reg_860    |   32   |
|     p_Val2_s_reg_797     |   32   |
|    sext_ln109_reg_883    |   64   |
|     size_read_reg_813    |   32   |
|    sub_ln109_1_reg_901   |   32   |
|     sub_ln109_reg_895    |   32   |
|       tmp_3_reg_852      |   32   |
|    urem_ln103_reg_866    |   32   |
| v1_buffer_addr_1_reg_957 |   10   |
| v2_buffer_addr_1_reg_962 |   10   |
|vout_buffer_addr_1_reg_987|   10   |
| vout_buffer_load_reg_992 |   32   |
|     xor_ln95_reg_838     |   32   |
|    zext_ln122_reg_952    |   64   |
+--------------------------+--------+
|           Total          |  1148  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_232 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_253  |  p0  |   3  |  10  |   30   ||    14   |
|   grp_access_fu_265  |  p0  |   3  |  10  |   30   ||    14   |
|   grp_access_fu_291  |  p0  |   3  |  10  |   30   ||    14   |
|       i_reg_315      |  p0  |   2  |  32  |   64   ||    9    |
|       j_reg_338      |  p0  |   2  |  11  |   22   ||    9    |
|      j_1_reg_350     |  p0  |   2  |  11  |   22   ||    9    |
|      grp_fu_553      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   264  || 3.19457 ||    78   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   394  |  1261  |
|   Memory  |    6   |    -   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   78   |
|  Register |    -   |    -   |  1148  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    3   |  1542  |  1339  |
+-----------+--------+--------+--------+--------+
