Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto f0b4d6e9596e4123a79aaf3596b5f721 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Egg_timer_func_synth xil_defaultlib.Egg_timer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.clk_1_sec
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.debounce
Compiling module unisims_ver.OBUFT
Compiling module xil_defaultlib.digit_display_3
Compiling module xil_defaultlib.count_down
Compiling module xil_defaultlib.debounce_0
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.dynamic_display
Compiling module xil_defaultlib.debounce_1
Compiling module xil_defaultlib.debounce_2
Compiling module xil_defaultlib.digit_display
Compiling module xil_defaultlib.Up_pulse
Compiling module xil_defaultlib.Egg_timer
Compiling module xil_defaultlib.glbl
Built simulation snapshot Egg_timer_func_synth
