{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 14:17:31 2023 " "Info: Processing started: Sat Nov 11 14:17:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Status_reg -c Status_reg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Status_reg -c Status_reg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 8 -1 0 } } { "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_in register register reg_data\[2\] reg_data\[2\] 420.17 MHz Internal " "Info: Clock \"clk_in\" Internal fmax is restricted to 420.17 MHz between source register \"reg_data\[2\]\" and destination register \"reg_data\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.031 ns + Longest register register " "Info: + Longest register to register delay is 1.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_data\[2\] 1 REG LCFF_X8_Y35_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y35_N23; Fanout = 3; REG Node = 'reg_data\[2\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_data[2] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.150 ns) 0.458 ns reg_data~1 2 COMB LCCOMB_X8_Y35_N24 1 " "Info: 2: + IC(0.308 ns) + CELL(0.150 ns) = 0.458 ns; Loc. = LCCOMB_X8_Y35_N24; Fanout = 1; COMB Node = 'reg_data~1'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { reg_data[2] reg_data~1 } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.245 ns) 0.947 ns reg_data~2 3 COMB LCCOMB_X8_Y35_N22 1 " "Info: 3: + IC(0.244 ns) + CELL(0.245 ns) = 0.947 ns; Loc. = LCCOMB_X8_Y35_N22; Fanout = 1; COMB Node = 'reg_data~2'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { reg_data~1 reg_data~2 } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.031 ns reg_data\[2\] 4 REG LCFF_X8_Y35_N23 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.031 ns; Loc. = LCFF_X8_Y35_N23; Fanout = 3; REG Node = 'reg_data\[2\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reg_data~2 reg_data[2] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.479 ns ( 46.46 % ) " "Info: Total cell delay = 0.479 ns ( 46.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.552 ns ( 53.54 % ) " "Info: Total interconnect delay = 0.552 ns ( 53.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { reg_data[2] reg_data~1 reg_data~2 reg_data[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.031 ns" { reg_data[2] {} reg_data~1 {} reg_data~2 {} reg_data[2] {} } { 0.000ns 0.308ns 0.244ns 0.000ns } { 0.000ns 0.150ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.690 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns reg_data\[2\] 3 REG LCFF_X8_Y35_N23 3 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X8_Y35_N23; Fanout = 3; REG Node = 'reg_data\[2\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_in~clkctrl reg_data[2] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl reg_data[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} reg_data[2] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.690 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns reg_data\[2\] 3 REG LCFF_X8_Y35_N23 3 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X8_Y35_N23; Fanout = 3; REG Node = 'reg_data\[2\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_in~clkctrl reg_data[2] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl reg_data[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} reg_data[2] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl reg_data[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} reg_data[2] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { reg_data[2] reg_data~1 reg_data~2 reg_data[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.031 ns" { reg_data[2] {} reg_data~1 {} reg_data~2 {} reg_data[2] {} } { 0.000ns 0.308ns 0.244ns 0.000ns } { 0.000ns 0.150ns 0.245ns 0.084ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl reg_data[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} reg_data[2] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_data[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { reg_data[2] {} } {  } {  } "" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_data\[2\] abus_in\[2\] clk_in 6.127 ns register " "Info: tsu for register \"reg_data\[2\]\" (data pin = \"abus_in\[2\]\", clock pin = \"clk_in\") is 6.127 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.853 ns + Longest pin register " "Info: + Longest pin to register delay is 8.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns abus_in\[2\] 1 PIN PIN_W10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W10; Fanout = 1; PIN Node = 'abus_in\[2\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[2] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.088 ns) + CELL(0.371 ns) 7.279 ns Equal0~2 2 COMB LCCOMB_X8_Y35_N28 3 " "Info: 2: + IC(6.088 ns) + CELL(0.371 ns) = 7.279 ns; Loc. = LCCOMB_X8_Y35_N28; Fanout = 3; COMB Node = 'Equal0~2'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.459 ns" { abus_in[2] Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/files/software/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.416 ns) 7.958 ns Equal0~4 3 COMB LCCOMB_X8_Y35_N30 3 " "Info: 3: + IC(0.263 ns) + CELL(0.416 ns) = 7.958 ns; Loc. = LCCOMB_X8_Y35_N30; Fanout = 3; COMB Node = 'Equal0~4'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Equal0~2 Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/files/software/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.660 ns) 8.853 ns reg_data\[2\] 4 REG LCFF_X8_Y35_N23 3 " "Info: 4: + IC(0.235 ns) + CELL(0.660 ns) = 8.853 ns; Loc. = LCFF_X8_Y35_N23; Fanout = 3; REG Node = 'reg_data\[2\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { Equal0~4 reg_data[2] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.267 ns ( 25.61 % ) " "Info: Total cell delay = 2.267 ns ( 25.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.586 ns ( 74.39 % ) " "Info: Total interconnect delay = 6.586 ns ( 74.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.853 ns" { abus_in[2] Equal0~2 Equal0~4 reg_data[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.853 ns" { abus_in[2] {} abus_in[2]~combout {} Equal0~2 {} Equal0~4 {} reg_data[2] {} } { 0.000ns 0.000ns 6.088ns 0.263ns 0.235ns } { 0.000ns 0.820ns 0.371ns 0.416ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.690 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns reg_data\[2\] 3 REG LCFF_X8_Y35_N23 3 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X8_Y35_N23; Fanout = 3; REG Node = 'reg_data\[2\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_in~clkctrl reg_data[2] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl reg_data[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} reg_data[2] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.853 ns" { abus_in[2] Equal0~2 Equal0~4 reg_data[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.853 ns" { abus_in[2] {} abus_in[2]~combout {} Equal0~2 {} Equal0~4 {} reg_data[2] {} } { 0.000ns 0.000ns 6.088ns 0.263ns 0.235ns } { 0.000ns 0.820ns 0.371ns 0.416ns 0.660ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl reg_data[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} reg_data[2] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in z_out reg_data\[2\] 7.574 ns register " "Info: tco from clock \"clk_in\" to destination pin \"z_out\" through register \"reg_data\[2\]\" is 7.574 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.690 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns reg_data\[2\] 3 REG LCFF_X8_Y35_N23 3 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X8_Y35_N23; Fanout = 3; REG Node = 'reg_data\[2\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_in~clkctrl reg_data[2] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl reg_data[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} reg_data[2] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.634 ns + Longest register pin " "Info: + Longest register to pin delay is 4.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_data\[2\] 1 REG LCFF_X8_Y35_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y35_N23; Fanout = 3; REG Node = 'reg_data\[2\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_data[2] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(2.818 ns) 4.634 ns z_out 2 PIN PIN_J11 0 " "Info: 2: + IC(1.816 ns) + CELL(2.818 ns) = 4.634 ns; Loc. = PIN_J11; Fanout = 0; PIN Node = 'z_out'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.634 ns" { reg_data[2] z_out } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 60.81 % ) " "Info: Total cell delay = 2.818 ns ( 60.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.816 ns ( 39.19 % ) " "Info: Total interconnect delay = 1.816 ns ( 39.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.634 ns" { reg_data[2] z_out } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.634 ns" { reg_data[2] {} z_out {} } { 0.000ns 1.816ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl reg_data[2] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} reg_data[2] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.634 ns" { reg_data[2] z_out } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.634 ns" { reg_data[2] {} z_out {} } { 0.000ns 1.816ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus_in\[2\] dbus_out\[4\] 11.784 ns Longest " "Info: Longest tpd from source pin \"abus_in\[2\]\" to destination pin \"dbus_out\[4\]\" is 11.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns abus_in\[2\] 1 PIN PIN_W10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W10; Fanout = 1; PIN Node = 'abus_in\[2\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[2] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.088 ns) + CELL(0.371 ns) 7.279 ns Equal0~2 2 COMB LCCOMB_X8_Y35_N28 3 " "Info: 2: + IC(6.088 ns) + CELL(0.371 ns) = 7.279 ns; Loc. = LCCOMB_X8_Y35_N28; Fanout = 3; COMB Node = 'Equal0~2'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.459 ns" { abus_in[2] Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/files/software/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 7.689 ns dbus_out\[0\]~8 3 COMB LCCOMB_X8_Y35_N8 8 " "Info: 3: + IC(0.260 ns) + CELL(0.150 ns) = 7.689 ns; Loc. = LCCOMB_X8_Y35_N8; Fanout = 8; COMB Node = 'dbus_out\[0\]~8'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Equal0~2 dbus_out[0]~8 } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(2.662 ns) 11.784 ns dbus_out\[4\] 4 PIN PIN_K5 0 " "Info: 4: + IC(1.433 ns) + CELL(2.662 ns) = 11.784 ns; Loc. = PIN_K5; Fanout = 0; PIN Node = 'dbus_out\[4\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.095 ns" { dbus_out[0]~8 dbus_out[4] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.003 ns ( 33.97 % ) " "Info: Total cell delay = 4.003 ns ( 33.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.781 ns ( 66.03 % ) " "Info: Total interconnect delay = 7.781 ns ( 66.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.784 ns" { abus_in[2] Equal0~2 dbus_out[0]~8 dbus_out[4] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.784 ns" { abus_in[2] {} abus_in[2]~combout {} Equal0~2 {} dbus_out[0]~8 {} dbus_out[4] {} } { 0.000ns 0.000ns 6.088ns 0.260ns 1.433ns } { 0.000ns 0.820ns 0.371ns 0.150ns 2.662ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_data\[3\] dbus_in\[3\] clk_in -2.916 ns register " "Info: th for register \"reg_data\[3\]\" (data pin = \"dbus_in\[3\]\", clock pin = \"clk_in\") is -2.916 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.690 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns reg_data\[3\] 3 REG LCFF_X8_Y35_N3 1 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X8_Y35_N3; Fanout = 1; REG Node = 'reg_data\[3\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_in~clkctrl reg_data[3] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl reg_data[3] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} reg_data[3] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.872 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns dbus_in\[3\] 1 PIN PIN_F9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F9; Fanout = 1; PIN Node = 'dbus_in\[3\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[3] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.819 ns) + CELL(0.149 ns) 5.788 ns reg_data\[3\]~feeder 2 COMB LCCOMB_X8_Y35_N2 1 " "Info: 2: + IC(4.819 ns) + CELL(0.149 ns) = 5.788 ns; Loc. = LCCOMB_X8_Y35_N2; Fanout = 1; COMB Node = 'reg_data\[3\]~feeder'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.968 ns" { dbus_in[3] reg_data[3]~feeder } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.872 ns reg_data\[3\] 3 REG LCFF_X8_Y35_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.872 ns; Loc. = LCFF_X8_Y35_N3; Fanout = 1; REG Node = 'reg_data\[3\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reg_data[3]~feeder reg_data[3] } "NODE_NAME" } } { "Status_reg.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Segundo Trabalho/Status_reg/Status_reg.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.053 ns ( 17.93 % ) " "Info: Total cell delay = 1.053 ns ( 17.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.819 ns ( 82.07 % ) " "Info: Total interconnect delay = 4.819 ns ( 82.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.872 ns" { dbus_in[3] reg_data[3]~feeder reg_data[3] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.872 ns" { dbus_in[3] {} dbus_in[3]~combout {} reg_data[3]~feeder {} reg_data[3] {} } { 0.000ns 0.000ns 4.819ns 0.000ns } { 0.000ns 0.820ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { clk_in clk_in~clkctrl reg_data[3] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} reg_data[3] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.872 ns" { dbus_in[3] reg_data[3]~feeder reg_data[3] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.872 ns" { dbus_in[3] {} dbus_in[3]~combout {} reg_data[3]~feeder {} reg_data[3] {} } { 0.000ns 0.000ns 4.819ns 0.000ns } { 0.000ns 0.820ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 14:17:31 2023 " "Info: Processing ended: Sat Nov 11 14:17:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
