// Seed: 779652290
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5, id_6, id_7, id_8;
  assign module_1.id_2 = 0;
  wire id_9;
  wire id_10, id_11 = id_2, id_12;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    output wand  id_2,
    input  wor   id_3,
    input  wor   id_4,
    input  uwire id_5,
    output uwire id_6,
    input  uwire id_7,
    output uwire id_8,
    output wire  id_9
);
  wire id_11, id_12, id_13, id_14;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_13,
      id_13
  );
endmodule
