;buildInfoPackage: chisel3, version: 3.4.1, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Memory : 
  module Memory : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip rddA : UInt<8>, flip wrdA : UInt<8>, flip wrdData : SInt<32>, rddData : SInt<32>, flip wrd : UInt<1>, flip testSel : UInt<3>, flip rdiA : UInt<8>, rdiData : UInt<32>}
    
    smem dataMem : SInt<32>[256], undefined @[Memory.scala 16:30]
    wire instMem : UInt<32>[100] @[Memory.scala 17:23]
    instMem[0] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[1] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[2] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[3] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[4] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[5] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[6] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[7] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[8] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[9] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[10] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[11] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[12] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[13] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[14] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[15] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[16] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[17] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[18] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[19] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[20] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[21] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[22] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[23] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[24] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[25] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[26] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[27] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[28] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[29] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[30] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[31] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[32] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[33] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[34] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[35] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[36] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[37] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[38] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[39] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[40] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[41] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[42] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[43] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[44] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[45] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[46] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[47] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[48] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[49] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[50] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[51] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[52] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[53] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[54] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[55] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[56] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[57] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[58] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[59] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[60] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[61] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[62] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[63] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[64] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[65] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[66] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[67] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[68] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[69] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[70] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[71] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[72] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[73] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[74] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[75] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[76] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[77] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[78] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[79] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[80] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[81] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[82] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[83] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[84] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[85] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[86] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[87] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[88] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[89] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[90] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[91] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[92] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[93] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[94] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[95] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[96] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[97] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[98] <= UInt<32>("h00") @[Memory.scala 19:20]
    instMem[99] <= UInt<32>("h00") @[Memory.scala 19:20]
    read mport MPORT = dataMem[io.rddA], clock @[Memory.scala 23:31]
    io.rddData <= MPORT @[Memory.scala 23:16]
    node _T = bits(io.rdiA, 6, 0)
    io.rdiData <= instMem[_T] @[Memory.scala 24:16]
    node _T_1 = eq(io.wrd, UInt<1>("h01")) @[Memory.scala 26:17]
    when _T_1 : @[Memory.scala 26:28]
      write mport MPORT_1 = dataMem[io.wrdA], clock
      MPORT_1 <= io.wrdData
      skip @[Memory.scala 26:28]
    node _T_2 = eq(UInt<1>("h00"), io.testSel) @[Conditional.scala 37:30]
    when _T_2 : @[Conditional.scala 40:58]
      instMem[0] <= UInt<22>("h02041d0") @[Memory.scala 32:29]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_3 = eq(UInt<1>("h01"), io.testSel) @[Conditional.scala 37:30]
      when _T_3 : @[Conditional.scala 39:67]
        instMem[0] <= UInt<22>("h02041d0") @[Memory.scala 35:29]
        instMem[1] <= UInt<20>("h083811") @[Memory.scala 36:29]
        instMem[2] <= UInt<22>("h02ab810") @[Memory.scala 37:29]
        instMem[3] <= UInt<20>("h0fb010") @[Memory.scala 38:29]
        instMem[4] <= UInt<22>("h02031c2") @[Memory.scala 39:29]
        instMem[5] <= UInt<22>("h0375204") @[Memory.scala 40:29]
        instMem[6] <= UInt<22>("h037d205") @[Memory.scala 41:29]
        instMem[7] <= UInt<22>("h0377206") @[Memory.scala 42:29]
        instMem[8] <= UInt<22>("h0279a07") @[Memory.scala 43:29]
        instMem[9] <= UInt<22>("h0360dc8") @[Memory.scala 44:29]
        instMem[10] <= UInt<19>("h07f21a") @[Memory.scala 45:29]
        instMem[11] <= UInt<19>("h07fa1b") @[Memory.scala 46:29]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_4 = eq(UInt<2>("h02"), io.testSel) @[Conditional.scala 37:30]
        when _T_4 : @[Conditional.scala 39:67]
          instMem[0] <= UInt<22>("h02041d0") @[Memory.scala 49:29]
          instMem[1] <= UInt<20>("h083811") @[Memory.scala 50:29]
          instMem[2] <= UInt<22>("h02031c2") @[Memory.scala 51:29]
          instMem[3] <= UInt<22>("h0265204") @[Memory.scala 52:29]
          instMem[4] <= UInt<22>("h0265204") @[Memory.scala 53:29]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_5 = eq(UInt<2>("h03"), io.testSel) @[Conditional.scala 37:30]
          when _T_5 : @[Conditional.scala 39:67]
            instMem[0] <= UInt<9>("h01f8") @[Memory.scala 56:29]
            instMem[7] <= UInt<19>("h074010") @[Memory.scala 57:29]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_6 = eq(UInt<3>("h04"), io.testSel) @[Conditional.scala 37:30]
            when _T_6 : @[Conditional.scala 39:67]
              instMem[0] <= UInt<9>("h0138") @[Memory.scala 60:29]
              instMem[1] <= UInt<17>("h014010") @[Memory.scala 61:29]
              instMem[2] <= UInt<18>("h024010") @[Memory.scala 62:29]
              instMem[3] <= UInt<18>("h034010") @[Memory.scala 63:29]
              instMem[4] <= UInt<19>("h044010") @[Memory.scala 64:29]
              instMem[5] <= UInt<19>("h054010") @[Memory.scala 65:29]
              instMem[6] <= UInt<19>("h064010") @[Memory.scala 66:29]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_7 = eq(UInt<3>("h05"), io.testSel) @[Conditional.scala 37:30]
              when _T_7 : @[Conditional.scala 39:67]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_8 = eq(UInt<3>("h06"), io.testSel) @[Conditional.scala 37:30]
                when _T_8 : @[Conditional.scala 39:67]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_9 = eq(UInt<3>("h07"), io.testSel) @[Conditional.scala 37:30]
                  when _T_9 : @[Conditional.scala 39:67]
                    skip @[Conditional.scala 39:67]
    
