<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Mahesh Kaushik Srihasam - Graduate Electrical Engineer</title>
    <link rel="stylesheet" href="styles.css">
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css" rel="stylesheet">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700;800&display=swap" rel="stylesheet">
</head>
<body>
    <nav class="navbar">
        <div class="nav-container">
            <h1 class="nav-logo">Mahesh Kaushik Srihasam</h1>
            <ul class="nav-menu">
                <li><a href="#home" class="nav-link">Home</a></li>
                <li><a href="#about" class="nav-link">About</a></li>
                <li><a href="projects.html" class="nav-link">Projects</a></li>
                <li><a href="experience.html" class="nav-link">Experience</a></li>
                <li><a href="education.html" class="nav-link">Education</a></li>
                <li><a href="#contact" class="nav-link">Contact</a></li>
            </ul>
            <div class="hamburger">
                <span></span>
                <span></span>
                <span></span>
            </div>
        </div>
    </nav>

    <section id="home" class="hero">
        <div class="hero-background">
            <img src="assets/images/hero/hero-bg.jpg" alt="VLSI Engineering Background" class="hero-bg-image">
            <div class="hero-overlay"></div>
        </div>
        <div class="hero-content">
            <div class="hero-text">
                <div class="profile-section">
                    <img src="assets/images/hero/profile-photo.jpg" alt="Mahesh Kaushik Srihasam" class="profile-photo">
                    <div class="profile-info">
                        <h1 class="hero-title">Graduate Electrical Engineer</h1>
                        <p class="hero-subtitle">Specializing in RTL Design & Digital Verification</p>
                    </div>
                </div>
                <p class="hero-description">Passionate about VLSI engineering with expertise in SystemVerilog, UVM, FPGA, and ASIC design. Currently working at Western Semiconductor.</p>
                <div class="hero-buttons">
                    <a href="projects.html" class="cta-button primary">View Projects</a>
                    <a href="experience.html" class="cta-button secondary">View Experience</a>
                </div>
            </div>
            <div class="hero-visual">
                <div class="floating-cards">
                    <div class="floating-card card-1">
                        <i class="fas fa-microchip"></i>
                        <span>RTL Design</span>
                    </div>
                    <div class="floating-card card-2">
                        <i class="fas fa-check-circle"></i>
                        <span>Verification</span>
                    </div>
                    <div class="floating-card card-3">
                        <i class="fas fa-brain"></i>
                        <span>VLSI</span>
                    </div>
                </div>
            </div>
        </div>
        <div class="scroll-indicator">
            <div class="scroll-arrow"></div>
            <span>Scroll to explore</span>
        </div>
    </section>

    <section id="about" class="about">
        <div class="floating-elements">
            <div class="floating-element element-1"></div>
            <div class="floating-element element-2"></div>
            <div class="floating-element element-3"></div>
        </div>
        <div class="container">
            <h2 class="section-title">About Me</h2>
            <div class="about-grid">
                <div class="about-text">
                    <div class="about-visual">
                        <div class="tech-icons">
                            <div class="tech-icon">
                                <i class="fas fa-microchip"></i>
                                <span>VLSI</span>
                            </div>
                            <div class="tech-icon">
                                <i class="fas fa-code"></i>
                                <span>RTL</span>
                            </div>
                            <div class="tech-icon">
                                <i class="fas fa-check-circle"></i>
                                <span>Verification</span>
                            </div>
                            <div class="tech-icon">
                                <i class="fas fa-cogs"></i>
                                <span>FPGA</span>
                            </div>
                        </div>
                    </div>
                    <p>I am a highly motivated and results-oriented Graduate Electrical Engineer with extensive hands-on experience in RTL design and Digital Verification for VLSI. With a Master's degree from Arizona State University, I possess a diverse skill set in simulation, verification methodologies, and hardware description languages.</p>
                    <p>Currently working at Western Semiconductor, I am actively seeking new opportunities to expand my skills and contribute to the VLSI digital verification domain. I am excited to bring my technical expertise and innovative problem-solving abilities to challenging projects in the semiconductor industry.</p>
                </div>
                <div class="skills-showcase">
                    <h3>Core Expertise</h3>
                    <div class="skill-categories">
                        <div class="skill-category">
                            <h4><i class="fas fa-code"></i> Languages</h4>
                            <div class="skill-tags">
                                <span class="skill-tag">SystemVerilog</span>
                                <span class="skill-tag">Verilog</span>
                                <span class="skill-tag">C/C++</span>
                                <span class="skill-tag">Python</span>
                            </div>
                        </div>
                        <div class="skill-category">
                            <h4><i class="fas fa-tools"></i> Tools</h4>
                            <div class="skill-tags">
                                <span class="skill-tag">Xilinx Vivado</span>
                                <span class="skill-tag">Cadence Virtuoso</span>
                                <span class="skill-tag">Synopsys DC</span>
                                <span class="skill-tag">UVM</span>
                            </div>
                        </div>
                        <div class="skill-category">
                            <h4><i class="fas fa-brain"></i> Domains</h4>
                            <div class="skill-tags">
                                <span class="skill-tag">RTL Design</span>
                                <span class="skill-tag">Design Verification</span>
                                <span class="skill-tag">VLSI</span>
                                <span class="skill-tag">FPGA</span>
                                <span class="skill-tag">ASIC</span>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <section id="contact" class="contact">
        <div class="container">
            <h2 class="section-title">Get In Touch</h2>
            <div class="contact-content">
                <p>I'm always interested in new opportunities and collaborations in the VLSI and semiconductor industry!</p>
                <div class="contact-links">
                    <a href="mailto:msrihasa@asu.edu" class="contact-link">
                        <i class="fas fa-envelope"></i>
                        <span>Email</span>
                        <small>msrihasa@asu.edu</small>
                    </a>
                    <a href="https://github.com/maheshk2001" class="contact-link">
                        <i class="fab fa-github"></i>
                        <span>GitHub</span>
                        <small>maheshk2001</small>
                    </a>
                    <a href="https://www.linkedin.com/in/srihasammaheshkaushik/" class="contact-link">
                        <i class="fab fa-linkedin"></i>
                        <span>LinkedIn</span>
                        <small>Connect with me</small>
                    </a>
                </div>
            </div>
        </div>
    </section>

    <footer>
        <div class="container">
            <div class="footer-content">
                <div class="footer-left">
                    <h3>Mahesh Kaushik Srihasam</h3>
                    <p>Graduate Electrical Engineer | RTL Design & Digital Verification</p>
                </div>
                <div class="footer-right">
                    <p>&copy; 2024 Mahesh Kaushik Srihasam. All rights reserved.</p>
                </div>
            </div>
        </div>
    </footer>

    <script src="script.js"></script>
</body>
</html>