// Seed: 1403509037
module module_0;
  reg id_1 = 1;
  assign id_1 = id_1;
  reg  id_2;
  wire id_3;
  always @(*) begin : LABEL_0
    id_1 = id_2;
  end
  always @(posedge 1 or posedge 1 - id_2)
    if (1)
      if (1)
        if (1) #1;
        else assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_6(
      .id_0(id_3), .id_1(1)
  );
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
