Analysis & Synthesis report for WashingMachine
Mon Jun 20 16:27:56 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |WashingMachine|MDVA:MDVA|s_currentState
  9. State Machine - |WashingMachine|FSM:FSM|s_currentState
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: DebounceUnit:debouncer0
 16. Parameter Settings for User Entity Instance: DebounceUnit:debouncer1
 17. Parameter Settings for User Entity Instance: DebounceUnit:debouncer2
 18. Parameter Settings for User Entity Instance: DebounceUnit:debouncer3
 19. Parameter Settings for User Entity Instance: ClkDividerN:bin7enable
 20. Port Connectivity Checks: "Timer2:timer_2"
 21. Port Connectivity Checks: "ClkDividerN:bin7enable"
 22. Port Connectivity Checks: "MDVA:MDVA"
 23. Port Connectivity Checks: "FSM:FSM"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 20 16:27:56 2022       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; WashingMachine                              ;
; Top-level Entity Name              ; WashingMachine                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 300                                         ;
;     Total combinational functions  ; 296                                         ;
;     Dedicated logic registers      ; 110                                         ;
; Total registers                    ; 110                                         ;
; Total pins                         ; 91                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; WashingMachine     ; WashingMachine     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                              ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                       ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+---------+
; Timer2.vhd                       ; yes             ; User VHDL File  ; D:/LSD/PROJETOS/Washing Machine/Timer2.vhd         ;         ;
; MDVA.vhd                         ; yes             ; User VHDL File  ; D:/LSD/PROJETOS/Washing Machine/MDVA.vhd           ;         ;
; FSM.vhd                          ; yes             ; User VHDL File  ; D:/LSD/PROJETOS/Washing Machine/FSM.vhd            ;         ;
; Bin7Seg.vhd                      ; yes             ; User VHDL File  ; D:/LSD/PROJETOS/Washing Machine/Bin7Seg.vhd        ;         ;
; WashingMachine.vhd               ; yes             ; User VHDL File  ; D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd ;         ;
; ClkDividerN.vhd                  ; yes             ; User VHDL File  ; D:/LSD/PROJETOS/Washing Machine/ClkDividerN.vhd    ;         ;
; Timer1.vhd                       ; yes             ; User VHDL File  ; D:/LSD/PROJETOS/Washing Machine/Timer1.vhd         ;         ;
; DebounceUnit.vhd                 ; yes             ; User VHDL File  ; D:/LSD/PROJETOS/Washing Machine/DebounceUnit.vhd   ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 300            ;
;                                             ;                ;
; Total combinational functions               ; 296            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 93             ;
;     -- 3 input functions                    ; 53             ;
;     -- <=2 input functions                  ; 150            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 208            ;
;     -- arithmetic mode                      ; 88             ;
;                                             ;                ;
; Total registers                             ; 110            ;
;     -- Dedicated logic registers            ; 110            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 91             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 110            ;
; Total fan-out                               ; 1230           ;
; Average fan-out                             ; 2.09           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                               ;
+------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------+----------------+--------------+
; Compilation Hierarchy Node   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                     ; Entity Name    ; Library Name ;
+------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------+----------------+--------------+
; |WashingMachine              ; 296 (0)             ; 110 (0)                   ; 0           ; 0            ; 0       ; 0         ; 91   ; 0            ; |WashingMachine                         ; WashingMachine ; work         ;
;    |Bin7Seg:hexdisplay0|     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine|Bin7Seg:hexdisplay0     ; Bin7Seg        ; work         ;
;    |Bin7Seg:hexdisplay2|     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine|Bin7Seg:hexdisplay2     ; Bin7Seg        ; work         ;
;    |DebounceUnit:debouncer0| ; 68 (68)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine|DebounceUnit:debouncer0 ; DebounceUnit   ; work         ;
;    |DebounceUnit:debouncer1| ; 68 (68)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine|DebounceUnit:debouncer1 ; DebounceUnit   ; work         ;
;    |DebounceUnit:debouncer2| ; 68 (68)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine|DebounceUnit:debouncer2 ; DebounceUnit   ; work         ;
;    |DebounceUnit:debouncer3| ; 68 (68)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine|DebounceUnit:debouncer3 ; DebounceUnit   ; work         ;
;    |FSM:FSM|                 ; 17 (17)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine|FSM:FSM                 ; FSM            ; work         ;
;    |MDVA:MDVA|               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WashingMachine|MDVA:MDVA               ; MDVA           ; work         ;
+------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |WashingMachine|MDVA:MDVA|s_currentState                                                                                                                                                                                                             ;
+--------------------------+-------------------------+----------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------------+
; Name                     ; s_currentState.WATERIN1 ; s_currentState.SPIN1 ; s_currentState.WATEROUT3 ; s_currentState.WATEROUT2 ; s_currentState.WATEROUT1 ; s_currentState.ENXAGUAR2 ; s_currentState.ENXAGUAR1 ; s_currentState.WATERIN2 ; s_currentState.RESETMOD ;
+--------------------------+-------------------------+----------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------------+
; s_currentState.RESETMOD  ; 0                       ; 0                    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ;
; s_currentState.WATERIN2  ; 0                       ; 0                    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                       ; 1                       ;
; s_currentState.ENXAGUAR1 ; 0                       ; 0                    ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                       ; 1                       ;
; s_currentState.ENXAGUAR2 ; 0                       ; 0                    ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                       ; 1                       ;
; s_currentState.WATEROUT1 ; 0                       ; 0                    ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                       ; 1                       ;
; s_currentState.WATEROUT2 ; 0                       ; 0                    ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                       ; 1                       ;
; s_currentState.WATEROUT3 ; 0                       ; 0                    ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 1                       ;
; s_currentState.SPIN1     ; 0                       ; 1                    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 1                       ;
; s_currentState.WATERIN1  ; 1                       ; 0                    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 1                       ;
+--------------------------+-------------------------+----------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |WashingMachine|FSM:FSM|s_currentState                                                                               ;
+-------------------------+-------------------+--------------------+--------------------+--------------------+-------------------------+
; Name                    ; s_currentState.PG ; s_currentState.PG3 ; s_currentState.PG2 ; s_currentState.PG1 ; s_currentState.RESETMOD ;
+-------------------------+-------------------+--------------------+--------------------+--------------------+-------------------------+
; s_currentState.RESETMOD ; 0                 ; 0                  ; 0                  ; 0                  ; 0                       ;
; s_currentState.PG1      ; 0                 ; 0                  ; 0                  ; 1                  ; 1                       ;
; s_currentState.PG2      ; 0                 ; 0                  ; 1                  ; 0                  ; 1                       ;
; s_currentState.PG3      ; 0                 ; 1                  ; 0                  ; 0                  ; 1                       ;
; s_currentState.PG       ; 1                 ; 0                  ; 0                  ; 0                  ; 1                       ;
+-------------------------+-------------------+--------------------+--------------------+--------------------+-------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; FSM:FSM|s_nextState.PG_334                         ; FSM:FSM|Selector0   ; yes                    ;
; FSM:FSM|s_nextState.PG2_290                        ; FSM:FSM|Selector0   ; yes                    ;
; FSM:FSM|s_nextState.PG3_268                        ; FSM:FSM|Selector0   ; yes                    ;
; FSM:FSM|s_nextState.PG1_312                        ; FSM:FSM|Selector0   ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; Timer1:timer_1|s_cntZero               ; Lost fanout        ;
; Timer2:timer_2|s_cntZero               ; Lost fanout        ;
; Timer1:timer_1|s_counter[0..7]         ; Lost fanout        ;
; MDVA:MDVA|s_stateChanged               ; Lost fanout        ;
; Timer2:timer_2|s_counter[0..7]         ; Lost fanout        ;
; FSM:FSM|s_stateChanged                 ; Lost fanout        ;
; MDVA:MDVA|s_currentState.WATERIN2      ; Lost fanout        ;
; MDVA:MDVA|s_currentState.ENXAGUAR1     ; Lost fanout        ;
; MDVA:MDVA|s_currentState.ENXAGUAR2     ; Lost fanout        ;
; MDVA:MDVA|s_currentState.WATEROUT1     ; Lost fanout        ;
; MDVA:MDVA|s_currentState.WATEROUT2     ; Lost fanout        ;
; MDVA:MDVA|s_currentState.WATEROUT3     ; Lost fanout        ;
; MDVA:MDVA|s_currentState.SPIN1         ; Lost fanout        ;
; MDVA:MDVA|s_currentState.WATERIN1      ; Lost fanout        ;
; Total Number of Removed Registers = 28 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                        ;
+--------------------------+--------------------+------------------------------------------------------------------------------------+
; Register name            ; Reason for Removal ; Registers Removed due to This Register                                             ;
+--------------------------+--------------------+------------------------------------------------------------------------------------+
; Timer1:timer_1|s_cntZero ; Lost Fanouts       ; Timer1:timer_1|s_counter[0], Timer1:timer_1|s_counter[1],                          ;
;                          ;                    ; Timer1:timer_1|s_counter[2], Timer1:timer_1|s_counter[3],                          ;
;                          ;                    ; Timer1:timer_1|s_counter[4], Timer1:timer_1|s_counter[5],                          ;
;                          ;                    ; Timer1:timer_1|s_counter[6], Timer1:timer_1|s_counter[7], MDVA:MDVA|s_stateChanged ;
; Timer2:timer_2|s_cntZero ; Lost Fanouts       ; Timer2:timer_2|s_counter[0], Timer2:timer_2|s_counter[1],                          ;
;                          ;                    ; Timer2:timer_2|s_counter[2], Timer2:timer_2|s_counter[3],                          ;
;                          ;                    ; Timer2:timer_2|s_counter[4], Timer2:timer_2|s_counter[5],                          ;
;                          ;                    ; Timer2:timer_2|s_counter[6], Timer2:timer_2|s_counter[7], FSM:FSM|s_stateChanged   ;
+--------------------------+--------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 110   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 72    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |WashingMachine|DebounceUnit:debouncer1|s_debounceCnt[19] ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |WashingMachine|DebounceUnit:debouncer0|s_debounceCnt[20] ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |WashingMachine|DebounceUnit:debouncer2|s_debounceCnt[11] ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |WashingMachine|DebounceUnit:debouncer3|s_debounceCnt[8]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |WashingMachine|Timer1:timer_1|s_counter[7]               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |WashingMachine|Timer2:timer_2|s_counter[0]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |WashingMachine|FSM:FSM|s_nextState.PG                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:debouncer0 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                              ;
; msecmininwidth ; 100   ; Signed Integer                              ;
; inpolarity     ; '0'   ; Enumerated                                  ;
; outpolarity    ; '1'   ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:debouncer1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                              ;
; msecmininwidth ; 100   ; Signed Integer                              ;
; inpolarity     ; '0'   ; Enumerated                                  ;
; outpolarity    ; '1'   ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:debouncer2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                              ;
; msecmininwidth ; 100   ; Signed Integer                              ;
; inpolarity     ; '0'   ; Enumerated                                  ;
; outpolarity    ; '1'   ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DebounceUnit:debouncer3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; khzclkfreq     ; 50000 ; Signed Integer                              ;
; msecmininwidth ; 100   ; Signed Integer                              ;
; inpolarity     ; '0'   ; Enumerated                                  ;
; outpolarity    ; '1'   ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClkDividerN:bin7enable ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; k              ; 10000000 ; Signed Integer                          ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Timer2:timer_2"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; timereal ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClkDividerN:bin7enable"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; clkout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MDVA:MDVA"                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; wash_on  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; finishog ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM:FSM"                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; pgout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 91                          ;
; cycloneiii_ff         ; 110                         ;
;     ENA               ; 72                          ;
;     plain             ; 38                          ;
; cycloneiii_lcell_comb ; 308                         ;
;     arith             ; 88                          ;
;         2 data inputs ; 88                          ;
;     normal            ; 220                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 53                          ;
;         4 data inputs ; 93                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 4.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Jun 20 16:27:46 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off WashingMachine -c WashingMachine
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file timer2.vhd
    Info (12022): Found design unit 1: Timer2-Behavioral File: D:/LSD/PROJETOS/Washing Machine/Timer2.vhd Line: 15
    Info (12023): Found entity 1: Timer2 File: D:/LSD/PROJETOS/Washing Machine/Timer2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mdva.vhd
    Info (12022): Found design unit 1: MDVA-Behavioral File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 24
    Info (12023): Found entity 1: MDVA File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: FSM-Behavioral File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 26
    Info (12023): Found entity 1: FSM File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bin7seg.vhd
    Info (12022): Found design unit 1: Bin7Seg-Behavioral File: D:/LSD/PROJETOS/Washing Machine/Bin7Seg.vhd Line: 10
    Info (12023): Found entity 1: Bin7Seg File: D:/LSD/PROJETOS/Washing Machine/Bin7Seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file washingmachine.vhd
    Info (12022): Found design unit 1: WashingMachine-behavioral File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 19
    Info (12023): Found entity 1: WashingMachine File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clkdividern.vhd
    Info (12022): Found design unit 1: ClkDividerN-RTL File: D:/LSD/PROJETOS/Washing Machine/ClkDividerN.vhd Line: 11
    Info (12023): Found entity 1: ClkDividerN File: D:/LSD/PROJETOS/Washing Machine/ClkDividerN.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file timer1.vhd
    Info (12022): Found design unit 1: Timer1-Behavioral File: D:/LSD/PROJETOS/Washing Machine/Timer1.vhd Line: 14
    Info (12023): Found entity 1: Timer1 File: D:/LSD/PROJETOS/Washing Machine/Timer1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file debounceunit.vhd
    Info (12022): Found design unit 1: DebounceUnit-Behavioral File: D:/LSD/PROJETOS/Washing Machine/DebounceUnit.vhd Line: 15
    Info (12023): Found entity 1: DebounceUnit File: D:/LSD/PROJETOS/Washing Machine/DebounceUnit.vhd Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file bin2bcddecoder.vhd
Info (12127): Elaborating entity "WashingMachine" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at WashingMachine.vhd(15): used implicit default value for signal "HEX4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at WashingMachine.vhd(16): used implicit default value for signal "HEX5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 16
Warning (10541): VHDL Signal Declaration warning at WashingMachine.vhd(25): used implicit default value for signal "s_done" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 25
Warning (10036): Verilog HDL or VHDL warning at WashingMachine.vhd(25): object "s_doneOG" assigned a value but never read File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 25
Warning (10036): Verilog HDL or VHDL warning at WashingMachine.vhd(26): object "s_piscar" assigned a value but never read File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 26
Warning (10036): Verilog HDL or VHDL warning at WashingMachine.vhd(33): object "s_stop" assigned a value but never read File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at WashingMachine.vhd(37): object "s_PGout" assigned a value but never read File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at WashingMachine.vhd(38): used implicit default value for signal "s_PGin" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at WashingMachine.vhd(40): object "s_timeReal" assigned a value but never read File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 40
Warning (10873): Using initial value X (don't care) for net "LEDG[7..4]" at WashingMachine.vhd(9) File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 9
Warning (10873): Using initial value X (don't care) for net "LEDR[17..1]" at WashingMachine.vhd(10) File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
Info (12129): Elaborating entity "FSM" using architecture "A:behavioral" for hierarchy "FSM:FSM" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 47
Warning (10492): VHDL Process Statement warning at FSM.vhd(83): signal "s_stopSig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 83
Warning (10492): VHDL Process Statement warning at FSM.vhd(85): signal "s_stopSig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 85
Warning (10492): VHDL Process Statement warning at FSM.vhd(86): signal "s_stopSig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 86
Warning (10492): VHDL Process Statement warning at FSM.vhd(88): signal "s_stopSig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 88
Warning (10492): VHDL Process Statement warning at FSM.vhd(104): signal "finishS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 104
Warning (10492): VHDL Process Statement warning at FSM.vhd(104): signal "timeExp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 104
Warning (10492): VHDL Process Statement warning at FSM.vhd(117): signal "finishS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 117
Warning (10492): VHDL Process Statement warning at FSM.vhd(117): signal "timeExp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 117
Warning (10492): VHDL Process Statement warning at FSM.vhd(128): signal "finishS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 128
Warning (10492): VHDL Process Statement warning at FSM.vhd(128): signal "timeExp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 128
Warning (10631): VHDL Process Statement warning at FSM.vhd(59): inferring latch(es) for signal or variable "PGout", which holds its previous value in one or more paths through the process File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Warning (10631): VHDL Process Statement warning at FSM.vhd(59): inferring latch(es) for signal or variable "timeEnable2", which holds its previous value in one or more paths through the process File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Warning (10631): VHDL Process Statement warning at FSM.vhd(59): inferring latch(es) for signal or variable "stop", which holds its previous value in one or more paths through the process File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Warning (10631): VHDL Process Statement warning at FSM.vhd(59): inferring latch(es) for signal or variable "timeValue2", which holds its previous value in one or more paths through the process File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Warning (10631): VHDL Process Statement warning at FSM.vhd(59): inferring latch(es) for signal or variable "s_nextState", which holds its previous value in one or more paths through the process File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Warning (10631): VHDL Process Statement warning at FSM.vhd(59): inferring latch(es) for signal or variable "s_stopSig", which holds its previous value in one or more paths through the process File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "s_stopSig" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "s_nextState.RESETMOD" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "s_nextState.PG3" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "s_nextState.PG2" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "s_nextState.PG1" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "s_nextState.PG" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "timeValue2[0]" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "timeValue2[1]" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "timeValue2[2]" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "timeValue2[3]" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "timeValue2[4]" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "timeValue2[5]" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "timeValue2[6]" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "timeValue2[7]" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "stop" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "timeEnable2" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "PGout[0]" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "PGout[1]" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (10041): Inferred latch for "PGout[2]" at FSM.vhd(59) File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
Info (12129): Elaborating entity "Bin7Seg" using architecture "A:behavioral" for hierarchy "Bin7Seg:hexdisplay3" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 80
Info (12129): Elaborating entity "MDVA" using architecture "A:behavioral" for hierarchy "MDVA:MDVA" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 103
Warning (10492): VHDL Process Statement warning at MDVA.vhd(69): signal "stopf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 69
Warning (10492): VHDL Process Statement warning at MDVA.vhd(91): signal "stopf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 91
Warning (10492): VHDL Process Statement warning at MDVA.vhd(96): signal "timeExp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 96
Warning (10492): VHDL Process Statement warning at MDVA.vhd(98): signal "timeExp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 98
Warning (10492): VHDL Process Statement warning at MDVA.vhd(113): signal "stopf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 113
Warning (10492): VHDL Process Statement warning at MDVA.vhd(119): signal "timeExp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 119
Warning (10492): VHDL Process Statement warning at MDVA.vhd(121): signal "timeExp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 121
Warning (10492): VHDL Process Statement warning at MDVA.vhd(135): signal "stopf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 135
Warning (10492): VHDL Process Statement warning at MDVA.vhd(140): signal "timeExp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 140
Warning (10492): VHDL Process Statement warning at MDVA.vhd(142): signal "timeExp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 142
Warning (10492): VHDL Process Statement warning at MDVA.vhd(144): signal "timeExp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 144
Warning (10492): VHDL Process Statement warning at MDVA.vhd(157): signal "stopf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 157
Warning (10492): VHDL Process Statement warning at MDVA.vhd(162): signal "timeExp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 162
Warning (10492): VHDL Process Statement warning at MDVA.vhd(175): signal "stopf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 175
Warning (10492): VHDL Process Statement warning at MDVA.vhd(180): signal "timeExp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 180
Warning (10492): VHDL Process Statement warning at MDVA.vhd(193): signal "stopf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 193
Warning (10492): VHDL Process Statement warning at MDVA.vhd(198): signal "timeExp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 198
Warning (10492): VHDL Process Statement warning at MDVA.vhd(200): signal "timeExp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 200
Warning (10492): VHDL Process Statement warning at MDVA.vhd(214): signal "stopf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 214
Warning (10492): VHDL Process Statement warning at MDVA.vhd(219): signal "timeExp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 219
Warning (10492): VHDL Process Statement warning at MDVA.vhd(221): signal "timeExp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 221
Warning (10492): VHDL Process Statement warning at MDVA.vhd(234): signal "stopf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 234
Warning (10492): VHDL Process Statement warning at MDVA.vhd(239): signal "timeExp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 239
Warning (10631): VHDL Process Statement warning at MDVA.vhd(55): inferring latch(es) for signal or variable "finishOG", which holds its previous value in one or more paths through the process File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Warning (10631): VHDL Process Statement warning at MDVA.vhd(55): inferring latch(es) for signal or variable "s_nextState", which holds its previous value in one or more paths through the process File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Info (10041): Inferred latch for "s_nextState.RESETMOD" at MDVA.vhd(55) File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Info (10041): Inferred latch for "s_nextState.SPIN1" at MDVA.vhd(55) File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Info (10041): Inferred latch for "s_nextState.WATEROUT3" at MDVA.vhd(55) File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Info (10041): Inferred latch for "s_nextState.WATEROUT2" at MDVA.vhd(55) File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Info (10041): Inferred latch for "s_nextState.WATEROUT1" at MDVA.vhd(55) File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Info (10041): Inferred latch for "s_nextState.ENXAGUAR2" at MDVA.vhd(55) File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Info (10041): Inferred latch for "s_nextState.ENXAGUAR1" at MDVA.vhd(55) File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Info (10041): Inferred latch for "s_nextState.WATERIN2" at MDVA.vhd(55) File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Info (10041): Inferred latch for "s_nextState.WATERIN1" at MDVA.vhd(55) File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Info (10041): Inferred latch for "finishOG" at MDVA.vhd(55) File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Info (12129): Elaborating entity "DebounceUnit" using architecture "A:behavioral" for hierarchy "DebounceUnit:debouncer0" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 129
Info (12129): Elaborating entity "ClkDividerN" using architecture "A:rtl" for hierarchy "ClkDividerN:bin7enable" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 167
Info (12129): Elaborating entity "Timer1" using architecture "A:behavioral" for hierarchy "Timer1:timer_1" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 172
Info (12129): Elaborating entity "Timer2" using architecture "A:behavioral" for hierarchy "Timer2:timer_2" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 181
Warning (12161): Node "MDVA:MDVA|stopf" is stuck at GND because node is in wire loop and does not have a source File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 15
Warning (14025): LATCH primitive "MDVA:MDVA|s_nextState.SPIN1_393" is permanently disabled File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Warning (14025): LATCH primitive "MDVA:MDVA|s_nextState.WATEROUT2_449" is permanently disabled File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Warning (14025): LATCH primitive "MDVA:MDVA|s_nextState.WATEROUT1_477" is permanently disabled File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Warning (14025): LATCH primitive "MDVA:MDVA|s_nextState.ENXAGUAR2_505" is permanently disabled File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Warning (14025): LATCH primitive "MDVA:MDVA|s_nextState.ENXAGUAR1_533" is permanently disabled File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Warning (14025): LATCH primitive "MDVA:MDVA|s_nextState.ENXAGUAR1_533" is permanently disabled File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Warning (14025): LATCH primitive "MDVA:MDVA|s_nextState.ENXAGUAR2_505" is permanently disabled File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Warning (14025): LATCH primitive "MDVA:MDVA|s_nextState.WATEROUT1_477" is permanently disabled File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Warning (14025): LATCH primitive "MDVA:MDVA|s_nextState.WATEROUT2_449" is permanently disabled File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Warning (14025): LATCH primitive "MDVA:MDVA|s_nextState.SPIN1_393" is permanently disabled File: D:/LSD/PROJETOS/Washing Machine/MDVA.vhd Line: 55
Warning (13012): Latch FSM:FSM|s_nextState.PG_334 has unsafe behavior File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM|s_currentState.PG File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 34
Warning (13012): Latch FSM:FSM|s_nextState.PG2_290 has unsafe behavior File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DebounceUnit:debouncer1|s_pulsedOut File: D:/LSD/PROJETOS/Washing Machine/DebounceUnit.vhd Line: 38
Warning (13012): Latch FSM:FSM|s_nextState.PG3_268 has unsafe behavior File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DebounceUnit:debouncer3|s_pulsedOut File: D:/LSD/PROJETOS/Washing Machine/DebounceUnit.vhd Line: 38
Warning (13012): Latch FSM:FSM|s_nextState.PG1_312 has unsafe behavior File: D:/LSD/PROJETOS/Washing Machine/FSM.vhd Line: 59
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DebounceUnit:debouncer1|s_pulsedOut File: D:/LSD/PROJETOS/Washing Machine/DebounceUnit.vhd Line: 38
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 9
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 9
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 9
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 9
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 9
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 9
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 9
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 10
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 11
    Warning (13410): Pin "HEX1[2]" is stuck at VCC File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 12
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 12
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 14
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 15
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 15
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 15
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 15
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 15
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 15
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 15
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 16
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 16
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 16
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 16
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 16
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 16
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[10]" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[11]" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[12]" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[13]" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[14]" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[15]" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 8
    Warning (15610): No output dependent on input pin "SW[16]" File: D:/LSD/PROJETOS/Washing Machine/WashingMachine.vhd Line: 8
Info (21057): Implemented 391 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 68 output pins
    Info (21061): Implemented 300 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings
    Info: Peak virtual memory: 4833 megabytes
    Info: Processing ended: Mon Jun 20 16:27:56 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:20


