$date
	Fri Jun  3 22:19:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_notgate $end
$var wire 1 ! y $end
$var reg 1 " a $end
$scope module DUT $end
$var wire 1 " a $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
x!
$end
#5
1!
0"
#10
0!
1"
#15
