A novel low power, variable resolution pipelined ADC.	Mahesh Kumar Adimulam,Sreehari Veeramachaneni,M. B. Srinivas	10.1109/SOCCON.2009.5398061
Accurate power estimation of hardware co-processors using system level simulation.	Sumit Ahuja,Deepak Mathaikutty,Avinash Lakshminarayana,Sandeep K. Shukla	10.1109/SOCCON.2009.5398009
JavaFlow - A Java dataflow machine.	Robert J. Ascott,Earl E. Swartzlander Jr.	10.1109/SOCCON.2009.5398055
Clocked semi-floating-gate ultra low-voltage inverting current mirror.	Yngvar Berg,Omid Mirmotahari	10.1109/SOCCON.2009.5398036
Clocked semi-floating-gate ultra low-voltage symmetric and bidirectional current mirror.	Yngvar Berg,Omid Mirmotahari	10.1109/SOCCON.2009.5398034
Hardware implementation on PCB in tandem with FPGA and experimental validation of a novel true random binary generator.	Marta Blaszczyk,Richard A. Guinee	10.1109/SOCCON.2009.5398100
A 2.1-mW 0.3V-1.0V wide locking range multiphase DLL using self-estimated SAR algorithm.	Yi-Ming Chang,Ming-Hung Chang,Wei Hwang	10.1109/SOCCON.2009.5398082
High-performance architecture of H.264 integer-pixel motion estimation IP for real-time 1080HD video CODEC.	Hoyoung Chang,Soojin Kim,Seonyoung Lee,Kyeongsoon Cho	10.1109/SOCCON.2009.5398003
Plenary presentation B.	Liang-Gee Chen	10.1109/SOCCON.2009.5398110
OAL: An obstacle-aware legalization in standard cell placement with displacement minimization.	Sheng Chou,Tsung-Yi Ho	10.1109/SOCCON.2009.5398030
A configurable length, Fused Multiply-Add floating point unit for a VLIW processor.	Vassilios A. Chouliaras,Konstantinos Manolopoulos,Dionysios I. Reisis	10.1109/SOCCON.2009.5398088
SoC framework for FPGA: A case study of LTE PUSCH receiver.	Süleyman Sirri Demirsoy,Kellie Marks	10.1109/SOCCON.2009.5398103
Microwave IC design for broadband receivers.	Liam M. Devlin	10.1109/SOCCON.2009.5397995
A holistic design approach for systems on chip.	Franz Dielacher,Christian Vogel 0001,Peter Singerl,Stefan Mendel,Andreas Wiesbauer	10.1109/SOCCON.2009.5398035
Introduction to the SystemC AMS DRAFT standard.	Karsten Einwich,Christoph Grimm 0001,Martin Barnasconi,Alain Vachoux	10.1109/SOCCON.2009.5397994
High throughput architecture for CLICHÉ Network on Chip.	Mohamed A. Abd El-Ghany,Magdy A. El-Moursy,Mohammed Ismail 0001	10.1109/SOCCON.2009.5398069
Low power RS codec using cell-based reconfigurable processor.	Ahmed O. El-Rayis,Xin Zhao,Tughrul Arslan,Ahmet T. Erdogan	10.1109/SOCCON.2009.5398042
A low-power pairing-based cryptographic accelerator for embedded security applications.	Tom English,Maurice Keller,Ka Lok Man,Emanuel M. Popovici,Michel P. Schellekens,William P. Marnane	10.1109/SOCCON.2009.5398017
Keynote speaker.	Hermann Eul	10.1109/SOCCON.2009.5398112
A versatile fading simulator for on-chip verification of MIMO communication systems.	Saeed Fouladi Fard,Amirhossein Alimohammad,Bruce F. Cockburn,Christian Schlegel	10.1109/SOCCON.2009.5398041
High path-count multirate Rayleigh fading channel simulator with time-multiplexed datapath.	Saeed Fouladi Fard,Amirhossein Alimohammad,Bruce F. Cockburn,Christian Schlegel	10.1109/SOCCON.2009.5398008
Generic routing rules and a scalable access enhancement for the Network-on-Chip RECONNECT.	Alexander Fell,Prasenjit Biswas,Jugantor Chetia,S. K. Nandy 0001,Ranjani Narayan	10.1109/SOCCON.2009.5398048
54-65 GHz six port demodulator.	Vincent F. Fusco,Chuang Wang	10.1109/SOCCON.2009.5398077
Ultra wideband 32-67GHz phase shift keyed modulator.	Vincent F. Fusco,Chuang Wang	10.1109/SOCCON.2009.5398078
A speech recognition SoC based on ARM7-TDMI core and a MSAC co-processor.	Hui Geng,Weiqian Liang,Ming Dong	10.1109/SOCCON.2009.5398052
Neuro inspired reconfigurable architecture for hardware/software co-design.	Arfan Ghani,Liam McDaid,Ammar Belatreche,Waqar Ahmed	10.1109/SOCCON.2009.5398039
A fully digital power supply noise thermometer.	Mariagrazia Graziano,Marco Diego Vittori	10.1109/SOCCON.2009.5398066
FPGA-based SoC for transcoding H264/AVC-SVC with low latency and high bitrate entropy coding.	Michael Guarisco,Hassan Rabah,Yves Berviller,Serge Weber,Said Belkouch	10.1109/SOCCON.2009.5398004
Non-overlapping transition encoding for global on-chip interconnect.	Xiaofei Guo,Shunting Lin,Wael Refai,Garrett S. Rose	10.1109/SOCCON.2009.5398045
Heterogeneous multi-core architectures with dynamically reconfigurable processors for WiMAX transmitter.	Wei Han 0001,Ying Yi,Xin Zhao,Mark Muir,Tughrul Arslan,Ahmet T. Erdogan	10.1109/SOCCON.2009.5398085
Modelling control systems in SystemC AMS - Benefits and limitations.	Philipp A. Hartmann,Philipp Reinkemeier,Achim Rettberg,Wolfgang Nebel	10.1109/SOCCON.2009.5398043
Designing multi-processor Systems-on-Chip.	Christian Haubelt	10.1109/SOCCON.2009.5397998
Capacitance change estimation for an immunosensor chip.	Ryoko Hayashi,Vijay K. Jain	10.1109/SOCCON.2009.5398040
Tuning instruction customisation for reconfigurable system-on-chip.	Chun Hok Ho,Wayne Luk,Jakub Szefer,Ruby B. Lee	10.1109/SOCCON.2009.5398096
High-speed, energy-efficient 2-cycle Multiply-Accumulate architecture.	Tung Thanh Hoang,Magnus Själander,Per Larsson-Edefors	10.1109/SOCCON.2009.5398079
When does Network-on-Chip bypassing make sense?	Simon J. Hollis,Chris Jackson	10.1109/SOCCON.2009.5398074
Support vector machine FPGA implementation for video shot boundary detection application.	Chun F. Hsu,Mong-Kai Ku,Li-Yen Liu	10.1109/SOCCON.2009.5398049
An adaptive congestion-aware routing algorithm for mesh network-on-chip platform.	Po-Tsang Huang,Wei Hwang	10.1109/SOCCON.2009.5398015
Dual-band CDR using a half-rate linear phase detector.	Chorng-Sii Hwang,Chun-Yung Cho,Chung-Chun Chen,Hen-Wai Tsao	10.1109/SOCCON.2009.5398097
Generic integer linear programming formulation for 3D IC partitioning.	Iris Hui-Ru Jiang	10.1109/SOCCON.2009.5398032
Pixel-Parallel SPIHT for frame memory compression.	Yongseok Jin,Hyuk-Jae Lee	10.1109/SOCCON.2009.5398002
A floorplan-aware interactive tool flow for NoC design and synthesis.	Mohammad Reza Kakoee,Federico Angiolini,Srinivasan Murali,Antonio Pullini,Ciprian Seiculescu,Luca Benini	10.1109/SOCCON.2009.5398016
Tuning SoCs using the global dynamic critical path.	Hari Kannan,Mihai Budiu,John D. Davis,Girish Venkataramani	10.1109/SOCCON.2009.5398007
FPGA-based verification methodology of SoC-type CMOS image signal processor.	Younsun Kim,Hong-Sik Kim,R. Lee,Sungho Kang	10.1109/SOCCON.2009.5398051
A high resolution capacitance deviation-to-digital converter utilizing time stretching.	Manho Kim,Nan Xing,Dong-Yong Shin,Hyunjoong Lee,Suhwan Kim	10.1109/SOCCON.2009.5398089
A linearized low-voltage oscillator-mixer.	Tero Koivisto,Esa Tiiliharju	10.1109/SOCCON.2009.5398075
Improving Operational transconductance Amplifier (OTA) gain-bandwidth tradeoff using gate-underlap MOSFETs.	Abhinav Kranti,G. Alastair Armstrong	10.1109/SOCCON.2009.5398084
Efficient runtime performance monitoring of FPGA-based applications.	Joseph M. Lancaster,Jeremy D. Buhler,Roger D. Chamberlain	10.1109/SOCCON.2009.5398106
Design of a 1.8V 8-bit 1GSPS cascaded-folding CMOS A/D converter based on a folder averaging technique.	Dongheon Lee,Seunghun Kim,Jooho Hwang,Junho Moon,Minkyu Song	10.1109/SOCCON.2009.5398092
A 2.7Gbps &amp; 1.62Gbps dual-mode clock and data recovery for DisplayPort in 0.18μm CMOS.	Seungwon Lee,Tae-Ho Kim,Jae-Wook Yoo,Jin-Ku Kang	10.1109/SOCCON.2009.5398064
A low-cost SOC debug platform based on on-chip test architectures.	Kuen-Jong Lee,Si-Yuan Liang,Alan P. Su	10.1109/SOCCON.2009.5398067
System-on-System (SoS) architecture for 3-D secure imaging.	Sang-Jin Lee,Kyung-Chang Park,Yeon-Ho Kim,Yun-ki Hong,Younggap You,Kyoung-Rok Cho,Tae Won Cho,Kamran Eshraghian	10.1109/SOCCON.2009.5397999
A Radix 22 based parallel pipeline FFT processor for MB-OFDM UWB system.	Nuo Li,Nick van der Meijs	10.1109/SOCCON.2009.5398013
An instruction set architecture independent design method for embedded OFDM-based software defined transmitter.	Jui-Chieh Lin,Minja Hsieh,Ming-Jung Fan-Chiang,Chu Yu,Sao-Jie Chen,Yu Hen Hu	10.1109/SOCCON.2009.5398058
Asymmetrical Write-assist for single-ended SRAM operation.	Jihi-Yu Lin,Ming-Hsien Tu,Ming-Chien Tsai,Shyh-Jye Jou,Ching-Te Chuang	10.1109/SOCCON.2009.5398086
Design of a complementary folded-cascode operational amplifier.	Björn Lipka,Ulrich Kleine,Christoph Scheytt,Klaus Schmalz	10.1109/SOCCON.2009.5398081
NFA decomposition and multiprocessing architecture for parallel regular expression processing.	Yongping Liu,Sakir Sezer,John V. McCanny	10.1109/SOCCON.2009.5398023
A flow regulator for On-Chip Communication.	Zhonghai Lu,Dimitris Brachos,Axel Jantsch	10.1109/SOCCON.2009.5398072
A 5.4GHz wide tuning range CMOS PLL using an auto-calibration multiple-pass ring oscillator.	Ping Lu,Danfeng Chen,Fan Ye 0001,Junyan Ren	10.1109/SOCCON.2009.5398102
ASIC evaluation of ECHO hash function.	Liang Lu,Máire O&apos;Neill,Earl E. Swartzlander Jr.	10.1109/SOCCON.2009.5398014
A high-level compilation toolchain for heterogeneous systems.	Wayne Luk,José Gabriel de Figueiredo Coutinho,Timothy John Todman,Yuet Ming Lam,William George Osborne,Kong Woei Susanto,Qiang Liu 0011,W. S. Wong	10.1109/SOCCON.2009.5398108
Removal-Cost Method: An efficient voltage selection algorithm for multi-core platforms under PVT.	Sohaib Majzoub,Resve A. Saleh,Steven J. E. Wilton,Rabab Kreidieh Ward	10.1109/SOCCON.2009.5398022
Temperature behavior of combination selection based mismatch calibration with 65 nm CMOS technology.	Joona Marku,Jonne Poikonen,Ari Paasio	10.1109/SOCCON.2009.5398033
Experimental analysis of substrate isolation techniques for RF-SOC integration.	Marc Molina,Xavier Aragonès,José Luis González 0001	10.1109/SOCCON.2009.5398059
Improved write margin 6T-SRAM for low supply voltage applications.	Farshad Moradi,Dag T. Wisland,Hamid Mahmoodi,Tuan Vu Cao	10.1109/SOCCON.2009.5398053
SPICE versus STA tools: Challenges and tips for better correlation.	Tariq E. L. Motassadeq,Vijay Sarathi,Syed Thameem,Mohamed Nijam	10.1109/SOCCON.2009.5398029
A prototype platform for system-on-chip ADC test and measurement.	Brendan Mullane,Vincent O&apos;Brien,Ciaran MacNamee,Thomas Fleischmann	10.1109/SOCCON.2009.5398065
Variation aware low power buffered interconnect design.	Ashok Narasimhan,Ramalingam Sridhar	10.1109/SOCCON.2009.5398020
A DSL for the SegBus platform.	Moazzam Fareed Niazi,Khalid Latif 0002,Hannu Tenhunen,Tiberiu Seceleanu	10.1109/SOCCON.2009.5398012
Method for improving performance in online routing of reconfigurable nano architectures.	Mahtab Niknahad,Michael Hübner 0001,Jürgen Becker 0001	10.1109/SOCCON.2009.5398093
Enhancement of grid-based spatially-correlated variability modeling for improving SSTA accuracy.	Shinyu Ninomiya,Masanori Hashimoto	10.1109/SOCCON.2009.5398028
Memory efficient programmable processor for bitstream processing and entropy decoding of multiple-standard high-bitrate HDTV video bitstreams.	Norman Nolte,Sören Moch,Markus Kock,Peter Pirsch	10.1109/SOCCON.2009.5398001
Plenary presentation A.	James O&apos;Riordan	10.1109/SOCCON.2009.5398109
Comparator testing in a flash A/D converter.	Cristian E. Onete	10.1109/SOCCON.2009.5398068
Adaptive energy-aware latency-constrained DVFS policy for MPSoC.	Diego Puschini,Fabien Clermidy,Pascal Benoit,Gilles Sassatelli,Lionel Torres	10.1109/SOCCON.2009.5398087
Performance comparison of two low power wide tuning range VCOs in 90 nm CMOS.	Saiyu Ren,Ray Siferd	10.1109/SOCCON.2009.5398101
Automatic debugging of System-on-a-Chip designs.	Frank Rogin,Rolf Drechsler,Steffen Rülke	10.1109/SOCCON.2009.5398027
Design in the nano-scale Era: Low-power, reliability, and error resiliency.	Kaushik Roy 0001	10.1109/SOCCON.2009.5397996
RF-MEMS resonator design for parameter characterization.	Ambarish Roy,Bradley P. Barber,Kanti Prasad	10.1109/SOCCON.2009.5398037
Smart-flooding: A novel scheme for fault-tolerant NoCs.	Azeez Sanusi,Magdy A. Bayoumi	10.1109/SOCCON.2009.5398046
Correlating op-amp circuit noise with device flicker (1/f) noise for analog design applications.	P. Srinivasan 0002,Andrew Marshall	10.1109/SOCCON.2009.5398062
Performance analysis of compressed instruction sets on workloads targeted at mobile internet devices.	Chander Sudanthi,Mrinmoy Ghosh,Kevin Welton,Nigel C. Paver	10.1109/SOCCON.2009.5398056
Scalable and low power LDPC decoder design using high level algorithmic synthesis.	Yang Sun 0001,Joseph R. Cavallaro,Tai Ly	10.1109/SOCCON.2009.5398044
A multi-level simulation approach in a Simulink-based design tool for FPGAs.	Maurizio Tranchero,Leonardo Maria Reyneri	10.1109/SOCCON.2009.5398105
Generating interacting synchronous and asynchronous designs from simulink descriptions.	Maurizio Tranchero,Leonardo Maria Reyneri	10.1109/SOCCON.2009.5398010
Power optimal Network-on-Chip interconnect design.	G. Vikas,Joy Kuri,Kuruvilla Varghese	10.1109/SOCCON.2009.5398071
High-purity 56-66GHz quadrupler for V-band radio homodyne and heterodyne transceiver applications.	Chuang Wang,Vincent F. Fusco	10.1109/SOCCON.2009.5398060
A reconfigurable co-processor for GMM-based classifier.	Wei Wang,Weiqian Liang	10.1109/SOCCON.2009.5398026
Fast dynamic power estimation considering glitch filtering.	Lei Wang,Markus Olbrich,Erich Barke,Thomas Büchner,Markus Bühler	10.1109/SOCCON.2009.5398019
Low-distortion double-sampling ΔΣ ADC using a direct-charge-transfer adder.	Yan Wang,Gabor C. Temes	10.1109/SOCCON.2009.5398091
A PVT-insensitive time-to-digital converter using fractional difference Vernier delay lines.	Nan Xing,Heesoo Song,Deog-Kyoon Jeong,Suhwan Kim	10.1109/SOCCON.2009.5398099
A current bleeding mixer based on Gilbert-cell featuring LO amplification.	Kai Xuan,Kim Fung Tsang,Shu Chuen Lee,Wah Ching Lee	10.1109/SOCCON.2009.5398076
Low-power multiplier design with row and column bypassing.	Jin-Tai Yan,Zhi-Wei Chen	10.1109/SOCCON.2009.5398054
Adaptive admission control on the SpiNNaker MPSoC.	Shufan Yang,Stephen B. Furber,Luis A. Plana	10.1109/SOCCON.2009.5398050
DDR3 based lookup circuit for high-performance network processing.	Xin Yang 0010,Sakir Sezer,John V. McCanny,Dwayne Burns	10.1109/SOCCON.2009.5398024
A novel high-efficiency partial-parallel context modeling architecture for EBCOT in JPEG2000.	Xin Zhao,Ahmet T. Erdogan,Tughrul Arslan	10.1109/SOCCON.2009.5398095
Annual IEEE International SoC Conference, SoCC 2009, September 9-11, 2009, Belfast, Northern Ireland, UK, Proceedings		
