# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project lab2_wc
# Compile of seg_disp_testbench.sv failed with 4 errors.
# Compile of seg_disp.sv failed with 100 errors.
# 2 compiles, 2 failed with 104 errors.
# Compile of seg_disp_testbench.sv was successful.
# Compile of seg_disp.sv failed with 100 errors.
# 2 compiles, 1 failed with 100 errors.
# Compile of seg_disp.sv failed with 100 errors.
# Compile of seg_disp_testbench.sv was successful.
# Compile of seg_disp.sv failed with 100 errors.
# 2 compiles, 1 failed with 100 errors.
# Compile of seg_disp_testbench.sv was successful.
# Compile of seg_disp.sv failed with 100 errors.
# 2 compiles, 1 failed with 100 errors.
# Compile of seg_disp_testbench.sv was successful.
# Compile of seg_disp.sv failed with 49 errors.
# 2 compiles, 1 failed with 49 errors.
# Compile of seg_disp_testbench.sv was successful.
# Compile of seg_disp.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.seg_disp_testbench -L iCE40UP -voptargs=+acc
# vsim -gui work.seg_disp_testbench -L iCE40UP -voptargs="+acc" 
# Start time: 16:43:55 on Sep 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_disp_testbench(fast)
# Loading work.seg_disp(fast)
add wave -position insertpoint  \
sim:/seg_disp_testbench/s \
sim:/seg_disp_testbench/seg \
sim:/seg_disp_testbench/expected
run 1000
# error! inputs = 0000
# outputs = 0000000 (0111111 expected
# error! inputs = 0001
# outputs = 1000000 (0000110 expected
# error! inputs = 0010
# outputs = 1111001 (1011011 expected
# error! inputs = 0011
# outputs = 0100100 (1001111 expected
# error! inputs = 0100
# outputs = 0110000 (1100110 expected
# error! inputs = 0101
# outputs = 0011001 (1101101 expected
# error! inputs = 0110
# outputs = 0010010 (1111101 expected
# error! inputs = 0111
# outputs = 0000010 (0000111 expected
# error! inputs = 1000
# outputs = 1111000 (1111111 expected
# error! inputs = 1001
# outputs = 0000000 (1101111 expected
# error! inputs = 1010
# outputs = 0010000 (1110111 expected
# error! inputs = 1011
# outputs = 0001000 (1111100 expected
# error! inputs = 1100
# outputs = 0000011 (1011000 expected
# error! inputs = 1101
# outputs = 0100111 (1011110 expected
# error! inputs = 1110
# outputs = 0100001 (1111001 expected
# error! inputs = 1111
# outputs = 0000110 (1110001 expected
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.seg_disp_testbench(fast)
# Loading work.seg_disp(fast)
run 500
# error! inputs = 0000
# outputs = 0000000 (1000000 expected
# error! inputs = 0001
# outputs = 1000000 (1111001 expected
# error! inputs = 0010
# outputs = 1111001 (0100100 expected
# error! inputs = 0011
# outputs = 0100100 (0110000 expected
# error! inputs = 0100
# outputs = 0110000 (0011001 expected
# error! inputs = 0101
# outputs = 0011001 (0010010 expected
# error! inputs = 0110
# outputs = 0010010 (0000010 expected
# error! inputs = 0111
# outputs = 0000010 (1111000 expected
# error! inputs = 1000
# outputs = 1111000 (0000000 expected
# error! inputs = 1001
# outputs = 0000000 (0010000 expected
# error! inputs = 1010
# outputs = 0010000 (0001000 expected
# error! inputs = 1011
# outputs = 0001000 (0000011 expected
# error! inputs = 1100
# outputs = 0000011 (0100111 expected
# error! inputs = 1101
# outputs = 0100111 (0100001 expected
# error! inputs = 1110
# outputs = 0100001 (0000110 expected
# error! inputs = 1111
# outputs = 0000110 (0001110 expected
# Compile of seg_disp_testbench.sv was successful.
# Compile of seg_disp.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_disp_testbench(fast)
# Loading work.seg_disp(fast)
run 1000
# error! inputs = 0000
# outputs = 0000000 (1000000 expected
# error! inputs = 0001
# outputs = 1000000 (1111001 expected
# error! inputs = 0010
# outputs = 1111001 (0100100 expected
# error! inputs = 0011
# outputs = 0100100 (0110000 expected
# error! inputs = 0100
# outputs = 0110000 (0011001 expected
# error! inputs = 0101
# outputs = 0011001 (0010010 expected
# error! inputs = 0110
# outputs = 0010010 (0000010 expected
# error! inputs = 0111
# outputs = 0000010 (1111000 expected
# error! inputs = 1000
# outputs = 1111000 (0000000 expected
# error! inputs = 1001
# outputs = 0000000 (0010000 expected
# error! inputs = 1010
# outputs = 0010000 (0001000 expected
# error! inputs = 1011
# outputs = 0001000 (0000011 expected
# error! inputs = 1100
# outputs = 0000011 (0100111 expected
# error! inputs = 1101
# outputs = 0100111 (0100001 expected
# error! inputs = 1110
# outputs = 0100001 (0000110 expected
# error! inputs = 1111
# outputs = 0000110 (0001110 expected
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.seg_disp_testbench(fast)
# Loading work.seg_disp(fast)
run 200
# error! inputs = 0000
# outputs = 0000000 (1000000 expected
# error! inputs = 0001
# outputs = 1000000 (1111001 expected
# error! inputs = 0010
# outputs = 1111001 (0100100 expected
# error! inputs = 0011
# outputs = 0100100 (0110000 expected
# error! inputs = 0100
# outputs = 0110000 (0011001 expected
# error! inputs = 0101
# outputs = 0011001 (0010010 expected
# error! inputs = 0110
# outputs = 0010010 (0000010 expected
# error! inputs = 0111
# outputs = 0000010 (1111000 expected
# error! inputs = 1000
# outputs = 1111000 (0000000 expected
# error! inputs = 1001
# outputs = 0000000 (0010000 expected
# error! inputs = 1010
# outputs = 0010000 (0001000 expected
# error! inputs = 1011
# outputs = 0001000 (0000011 expected
# error! inputs = 1100
# outputs = 0000011 (0100111 expected
# error! inputs = 1101
# outputs = 0100111 (0100001 expected
# error! inputs = 1110
# outputs = 0100001 (0000110 expected
# error! inputs = 1111
# outputs = 0000110 (0001110 expected
# Causality operation skipped due to absence of debug database file
# Compile of seg_disp_testbench.sv was successful.
# Compile of seg_disp.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.seg_disp_testbench(fast)
# Loading work.seg_disp(fast)
run 200
# error! inputs = 0000
# outputs = 0000000 (1000000 expected
# error! inputs = 0001
# outputs = 1000000 (1111001 expected
# error! inputs = 0010
# outputs = 1111001 (0100100 expected
# error! inputs = 0011
# outputs = 0100100 (0110000 expected
# error! inputs = 0100
# outputs = 0110000 (0011001 expected
# error! inputs = 0101
# outputs = 0011001 (0010010 expected
# error! inputs = 0110
# outputs = 0010010 (0000010 expected
# error! inputs = 0111
# outputs = 0000010 (1111000 expected
# error! inputs = 1000
# outputs = 1111000 (0000000 expected
# error! inputs = 1001
# outputs = 0000000 (0010000 expected
# error! inputs = 1010
# outputs = 0010000 (0001000 expected
# error! inputs = 1011
# outputs = 0001000 (0000011 expected
# error! inputs = 1100
# outputs = 0000011 (0100111 expected
# error! inputs = 1101
# outputs = 0100111 (0100001 expected
# error! inputs = 1110
# outputs = 0100001 (0000110 expected
# error! inputs = 1111
# outputs = 0000110 (0001110 expected
# End time: 16:54:45 on Sep 05,2025, Elapsed time: 0:10:50
# Errors: 0, Warnings: 2
