Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 15:01:24 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/square18/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  324         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (324)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (324)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (324)
--------------------------
 There are 324 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[16]/C
src0_reg[17]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[16]/C
src10_reg[17]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[16]/C
src11_reg[17]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[16]/C
src12_reg[17]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[16]/C
src13_reg[17]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[16]/C
src14_reg[17]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[16]/C
src15_reg[17]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[17]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[16]/C
src1_reg[17]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[16]/C
src2_reg[17]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[16]/C
src3_reg[17]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[16]/C
src4_reg[17]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[16]/C
src5_reg[17]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[16]/C
src6_reg[17]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[16]/C
src7_reg[17]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[16]/C
src8_reg[17]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[16]/C
src9_reg[17]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (324)
--------------------------------------------------
 There are 324 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[16]/D
src0_reg[17]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[16]/D
src10_reg[17]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[16]/D
src11_reg[17]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[16]/D
src12_reg[17]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[16]/D
src13_reg[17]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[16]/D
src14_reg[17]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[16]/D
src15_reg[17]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[17]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[16]/D
src1_reg[17]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[16]/D
src2_reg[17]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[16]/D
src3_reg[17]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[16]/D
src4_reg[17]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[16]/D
src5_reg[17]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[16]/D
src6_reg[17]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[16]/D
src7_reg[17]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[16]/D
src8_reg[17]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[16]/D
src9_reg[17]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  347          inf        0.000                      0                  347           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           347 Endpoints
Min Delay           347 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src11_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.534ns  (logic 4.621ns (48.473%)  route 4.912ns (51.527%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  src11_reg[5]/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src11_reg[5]/Q
                         net (fo=5, routed)           1.606     1.947    compressor/chain0_1/src11[5]
    SLICE_X1Y68                                                       r  compressor/chain0_1/lut5_prop12/I4
    SLICE_X1Y68          LUT5 (Prop_lut5_I4_O)        0.097     2.044 r  compressor/chain0_1/lut5_prop12/O
                         net (fo=1, routed)           0.000     2.044    compressor/chain0_1/prop[12]
    SLICE_X1Y68                                                       r  compressor/chain0_1/carry4_inst3/S[0]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.439 r  compressor/chain0_1/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     2.439    compressor/chain0_1/carryout[15]
    SLICE_X1Y69                                                       r  compressor/chain0_1/carry4_inst4/CI
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.669 r  compressor/chain0_1/carry4_inst4/O[1]
                         net (fo=4, routed)           0.904     3.573    compressor/chain1_1/lut6_2_inst14/I0
    SLICE_X7Y69                                                       r  compressor/chain1_1/lut6_2_inst14/LUT6/I0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.225     3.798 r  compressor/chain1_1/lut6_2_inst14/LUT6/O
                         net (fo=1, routed)           0.000     3.798    compressor/chain1_1/prop[14]
    SLICE_X7Y69                                                       r  compressor/chain1_1/carry4_inst3/S[2]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.099 r  compressor/chain1_1/carry4_inst3/CO[3]
                         net (fo=6, routed)           1.060     5.159    compressor/chain2_0/lut6_2_inst18/I1
    SLICE_X4Y69                                                       r  compressor/chain2_0/lut6_2_inst18/LUT6/I1
    SLICE_X4Y69          LUT6 (Prop_lut6_I1_O)        0.097     5.256 r  compressor/chain2_0/lut6_2_inst18/LUT6/O
                         net (fo=1, routed)           0.000     5.256    compressor/chain2_0/prop[18]
    SLICE_X4Y69                                                       r  compressor/chain2_0/carry4_inst4/S[2]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.557 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.557    compressor/chain2_0/carryout[19]
    SLICE_X4Y70                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     5.744 r  compressor/chain2_0/carry4_inst5/CO[0]
                         net (fo=1, routed)           1.343     7.086    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.447     9.534 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.534    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.481ns  (logic 4.545ns (47.937%)  route 4.936ns (52.063%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  src11_reg[5]/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src11_reg[5]/Q
                         net (fo=5, routed)           1.606     1.947    compressor/chain0_1/src11[5]
    SLICE_X1Y68                                                       r  compressor/chain0_1/lut5_prop12/I4
    SLICE_X1Y68          LUT5 (Prop_lut5_I4_O)        0.097     2.044 r  compressor/chain0_1/lut5_prop12/O
                         net (fo=1, routed)           0.000     2.044    compressor/chain0_1/prop[12]
    SLICE_X1Y68                                                       r  compressor/chain0_1/carry4_inst3/S[0]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.439 r  compressor/chain0_1/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     2.439    compressor/chain0_1/carryout[15]
    SLICE_X1Y69                                                       r  compressor/chain0_1/carry4_inst4/CI
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.669 r  compressor/chain0_1/carry4_inst4/O[1]
                         net (fo=4, routed)           0.904     3.573    compressor/chain1_1/lut6_2_inst14/I0
    SLICE_X7Y69                                                       r  compressor/chain1_1/lut6_2_inst14/LUT6/I0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.225     3.798 r  compressor/chain1_1/lut6_2_inst14/LUT6/O
                         net (fo=1, routed)           0.000     3.798    compressor/chain1_1/prop[14]
    SLICE_X7Y69                                                       r  compressor/chain1_1/carry4_inst3/S[2]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.099 r  compressor/chain1_1/carry4_inst3/CO[3]
                         net (fo=6, routed)           1.060     5.159    compressor/chain2_0/lut6_2_inst18/I1
    SLICE_X4Y69                                                       r  compressor/chain2_0/lut6_2_inst18/LUT6/I1
    SLICE_X4Y69          LUT6 (Prop_lut6_I1_O)        0.097     5.256 r  compressor/chain2_0/lut6_2_inst18/LUT6/O
                         net (fo=1, routed)           0.000     5.256    compressor/chain2_0/prop[18]
    SLICE_X4Y69                                                       r  compressor/chain2_0/carry4_inst4/S[2]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.557 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.557    compressor/chain2_0/carryout[19]
    SLICE_X4Y70                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.716 r  compressor/chain2_0/carry4_inst5/O[0]
                         net (fo=1, routed)           1.366     7.082    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.399     9.481 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.481    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.366ns  (logic 5.202ns (55.535%)  route 4.165ns (44.465%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE                         0.000     0.000 r  src1_reg[8]/C
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[8]/Q
                         net (fo=5, routed)           1.029     1.370    compressor/chain0_2/lut6_2_inst1/I1
    SLICE_X2Y63                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I1
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.097     1.467 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.467    compressor/chain0_2/prop[1]
    SLICE_X2Y63                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.869 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.869    compressor/chain0_2/carryout[3]
    SLICE_X2Y64                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.092 r  compressor/chain0_2/carry4_inst1/O[1]
                         net (fo=4, routed)           1.064     3.157    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X7Y66                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X7Y66          LUT6 (Prop_lut6_I1_O)        0.216     3.373 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.373    compressor/chain1_1/prop[2]
    SLICE_X7Y66                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.674 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.674    compressor/chain1_1/carryout[3]
    SLICE_X7Y67                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.763 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.763    compressor/chain1_1/carryout[7]
    SLICE_X7Y68                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.997 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=2, routed)           0.588     4.585    compressor/chain2_0/lut6_2_inst18_0[11]
    SLICE_X4Y68                                                       r  compressor/chain2_0/lut2_prop13/I1
    SLICE_X4Y68          LUT2 (Prop_lut2_I1_O)        0.234     4.819 r  compressor/chain2_0/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.819    compressor/chain2_0/prop[13]
    SLICE_X4Y68                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.231 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.231    compressor/chain2_0/carryout[15]
    SLICE_X4Y69                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.461 r  compressor/chain2_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.483     6.944    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.423     9.366 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.366    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.362ns  (logic 4.656ns (49.733%)  route 4.706ns (50.267%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  src11_reg[5]/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src11_reg[5]/Q
                         net (fo=5, routed)           1.606     1.947    compressor/chain0_1/src11[5]
    SLICE_X1Y68                                                       r  compressor/chain0_1/lut5_prop12/I4
    SLICE_X1Y68          LUT5 (Prop_lut5_I4_O)        0.097     2.044 r  compressor/chain0_1/lut5_prop12/O
                         net (fo=1, routed)           0.000     2.044    compressor/chain0_1/prop[12]
    SLICE_X1Y68                                                       r  compressor/chain0_1/carry4_inst3/S[0]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     2.496 r  compressor/chain0_1/carry4_inst3/O[3]
                         net (fo=4, routed)           0.949     3.444    compressor/chain1_1/lut6_2_inst12/I0
    SLICE_X7Y69                                                       r  compressor/chain1_1/lut6_2_inst12/LUT6/I0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.234     3.678 r  compressor/chain1_1/lut6_2_inst12/LUT6/O
                         net (fo=1, routed)           0.000     3.678    compressor/chain1_1/prop[12]
    SLICE_X7Y69                                                       r  compressor/chain1_1/carry4_inst3/S[0]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     4.130 r  compressor/chain1_1/carry4_inst3/O[3]
                         net (fo=2, routed)           0.697     4.827    compressor/chain2_0/lut6_2_inst18_0[15]
    SLICE_X4Y69                                                       r  compressor/chain2_0/lut2_prop17/I1
    SLICE_X4Y69          LUT2 (Prop_lut2_I1_O)        0.234     5.061 r  compressor/chain2_0/lut2_prop17/O
                         net (fo=1, routed)           0.000     5.061    compressor/chain2_0/prop[17]
    SLICE_X4Y69                                                       r  compressor/chain2_0/carry4_inst4/S[1]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.493 r  compressor/chain2_0/carry4_inst4/O[2]
                         net (fo=1, routed)           1.455     6.948    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.414     9.362 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.362    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.310ns  (logic 4.384ns (47.091%)  route 4.926ns (52.909%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  src11_reg[5]/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src11_reg[5]/Q
                         net (fo=5, routed)           1.606     1.947    compressor/chain0_1/src11[5]
    SLICE_X1Y68                                                       r  compressor/chain0_1/lut5_prop12/I4
    SLICE_X1Y68          LUT5 (Prop_lut5_I4_O)        0.097     2.044 r  compressor/chain0_1/lut5_prop12/O
                         net (fo=1, routed)           0.000     2.044    compressor/chain0_1/prop[12]
    SLICE_X1Y68                                                       r  compressor/chain0_1/carry4_inst3/S[0]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.439 r  compressor/chain0_1/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     2.439    compressor/chain0_1/carryout[15]
    SLICE_X1Y69                                                       r  compressor/chain0_1/carry4_inst4/CI
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.669 r  compressor/chain0_1/carry4_inst4/O[1]
                         net (fo=4, routed)           0.904     3.573    compressor/chain1_1/lut6_2_inst14/I0
    SLICE_X7Y69                                                       r  compressor/chain1_1/lut6_2_inst14/LUT6/I0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.225     3.798 r  compressor/chain1_1/lut6_2_inst14/LUT6/O
                         net (fo=1, routed)           0.000     3.798    compressor/chain1_1/prop[14]
    SLICE_X7Y69                                                       r  compressor/chain1_1/carry4_inst3/S[2]
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.099 r  compressor/chain1_1/carry4_inst3/CO[3]
                         net (fo=6, routed)           1.060     5.159    compressor/chain2_0/lut6_2_inst18/I1
    SLICE_X4Y69                                                       r  compressor/chain2_0/lut6_2_inst18/LUT5/I1
    SLICE_X4Y69          LUT5 (Prop_lut5_I1_O)        0.099     5.258 r  compressor/chain2_0/lut6_2_inst18/LUT5/O
                         net (fo=1, routed)           0.000     5.258    compressor/chain2_0/gene[18]
    SLICE_X4Y69                                                       r  compressor/chain2_0/carry4_inst4/DI[2]
    SLICE_X4Y69          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.549 r  compressor/chain2_0/carry4_inst4/O[3]
                         net (fo=1, routed)           1.356     6.905    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.405     9.310 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.310    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.304ns  (logic 5.122ns (55.046%)  route 4.183ns (44.954%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE                         0.000     0.000 r  src1_reg[8]/C
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[8]/Q
                         net (fo=5, routed)           1.029     1.370    compressor/chain0_2/lut6_2_inst1/I1
    SLICE_X2Y63                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I1
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.097     1.467 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.467    compressor/chain0_2/prop[1]
    SLICE_X2Y63                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.869 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.869    compressor/chain0_2/carryout[3]
    SLICE_X2Y64                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.092 r  compressor/chain0_2/carry4_inst1/O[1]
                         net (fo=4, routed)           1.064     3.157    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X7Y66                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X7Y66          LUT6 (Prop_lut6_I1_O)        0.216     3.373 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.373    compressor/chain1_1/prop[2]
    SLICE_X7Y66                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.674 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.674    compressor/chain1_1/carryout[3]
    SLICE_X7Y67                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.763 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.763    compressor/chain1_1/carryout[7]
    SLICE_X7Y68                                                       r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.997 r  compressor/chain1_1/carry4_inst2/O[3]
                         net (fo=2, routed)           0.588     4.585    compressor/chain2_0/lut6_2_inst18_0[11]
    SLICE_X4Y68                                                       r  compressor/chain2_0/lut2_prop13/I1
    SLICE_X4Y68          LUT2 (Prop_lut2_I1_O)        0.234     4.819 r  compressor/chain2_0/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.819    compressor/chain2_0/prop[13]
    SLICE_X4Y68                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.231 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.231    compressor/chain2_0/carryout[15]
    SLICE_X4Y69                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.390 r  compressor/chain2_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.501     6.891    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.414     9.304 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.304    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.291ns  (logic 5.087ns (54.750%)  route 4.204ns (45.250%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE                         0.000     0.000 r  src1_reg[8]/C
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[8]/Q
                         net (fo=5, routed)           1.029     1.370    compressor/chain0_2/lut6_2_inst1/I1
    SLICE_X2Y63                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I1
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.097     1.467 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.467    compressor/chain0_2/prop[1]
    SLICE_X2Y63                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.869 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.869    compressor/chain0_2/carryout[3]
    SLICE_X2Y64                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.092 r  compressor/chain0_2/carry4_inst1/O[1]
                         net (fo=4, routed)           1.064     3.157    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X7Y66                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X7Y66          LUT6 (Prop_lut6_I1_O)        0.216     3.373 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.373    compressor/chain1_1/prop[2]
    SLICE_X7Y66                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.674 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.674    compressor/chain1_1/carryout[3]
    SLICE_X7Y67                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.908 r  compressor/chain1_1/carry4_inst1/O[3]
                         net (fo=2, routed)           0.588     4.496    compressor/chain2_0/lut6_2_inst18_0[7]
    SLICE_X4Y67                                                       r  compressor/chain2_0/lut2_prop9/I1
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.234     4.730 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     4.730    compressor/chain2_0/prop[9]
    SLICE_X4Y67                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.142 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.142    compressor/chain2_0/carryout[11]
    SLICE_X4Y68                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.372 r  compressor/chain2_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.522     6.894    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.397     9.291 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.291    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.237ns  (logic 5.059ns (54.775%)  route 4.177ns (45.225%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE                         0.000     0.000 r  src1_reg[8]/C
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[8]/Q
                         net (fo=5, routed)           1.029     1.370    compressor/chain0_2/lut6_2_inst1/I1
    SLICE_X2Y63                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I1
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.097     1.467 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.467    compressor/chain0_2/prop[1]
    SLICE_X2Y63                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.869 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.869    compressor/chain0_2/carryout[3]
    SLICE_X2Y64                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.092 r  compressor/chain0_2/carry4_inst1/O[1]
                         net (fo=4, routed)           1.064     3.157    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X7Y66                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X7Y66          LUT6 (Prop_lut6_I1_O)        0.216     3.373 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.373    compressor/chain1_1/prop[2]
    SLICE_X7Y66                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.674 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.674    compressor/chain1_1/carryout[3]
    SLICE_X7Y67                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.908 r  compressor/chain1_1/carry4_inst1/O[3]
                         net (fo=2, routed)           0.588     4.496    compressor/chain2_0/lut6_2_inst18_0[7]
    SLICE_X4Y67                                                       r  compressor/chain2_0/lut2_prop9/I1
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.234     4.730 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     4.730    compressor/chain2_0/prop[9]
    SLICE_X4Y67                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.142 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.142    compressor/chain2_0/carryout[11]
    SLICE_X4Y68                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.323 r  compressor/chain2_0/carry4_inst3/O[2]
                         net (fo=1, routed)           1.496     6.818    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.418     9.237 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.237    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.209ns  (logic 5.017ns (54.472%)  route 4.193ns (45.528%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE                         0.000     0.000 r  src1_reg[8]/C
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[8]/Q
                         net (fo=5, routed)           1.029     1.370    compressor/chain0_2/lut6_2_inst1/I1
    SLICE_X2Y63                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I1
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.097     1.467 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.467    compressor/chain0_2/prop[1]
    SLICE_X2Y63                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.869 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.869    compressor/chain0_2/carryout[3]
    SLICE_X2Y64                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.092 r  compressor/chain0_2/carry4_inst1/O[1]
                         net (fo=4, routed)           1.064     3.157    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X7Y66                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X7Y66          LUT6 (Prop_lut6_I1_O)        0.216     3.373 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.373    compressor/chain1_1/prop[2]
    SLICE_X7Y66                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.674 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.674    compressor/chain1_1/carryout[3]
    SLICE_X7Y67                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.908 r  compressor/chain1_1/carry4_inst1/O[3]
                         net (fo=2, routed)           0.588     4.496    compressor/chain2_0/lut6_2_inst18_0[7]
    SLICE_X4Y67                                                       r  compressor/chain2_0/lut2_prop9/I1
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.234     4.730 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     4.730    compressor/chain2_0/prop[9]
    SLICE_X4Y67                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.142 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.142    compressor/chain2_0/carryout[11]
    SLICE_X4Y68                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.301 r  compressor/chain2_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.511     6.812    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.398     9.209 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.209    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.200ns  (logic 5.126ns (55.719%)  route 4.074ns (44.281%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE                         0.000     0.000 r  src1_reg[8]/C
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[8]/Q
                         net (fo=5, routed)           1.029     1.370    compressor/chain0_2/lut6_2_inst1/I1
    SLICE_X2Y63                                                       r  compressor/chain0_2/lut6_2_inst1/LUT6/I1
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.097     1.467 r  compressor/chain0_2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.467    compressor/chain0_2/prop[1]
    SLICE_X2Y63                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.869 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.869    compressor/chain0_2/carryout[3]
    SLICE_X2Y64                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     2.092 r  compressor/chain0_2/carry4_inst1/O[1]
                         net (fo=4, routed)           1.064     3.157    compressor/chain1_1/lut6_2_inst2/I1
    SLICE_X7Y66                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I1
    SLICE_X7Y66          LUT6 (Prop_lut6_I1_O)        0.216     3.373 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.373    compressor/chain1_1/prop[2]
    SLICE_X7Y66                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.674 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.674    compressor/chain1_1/carryout[3]
    SLICE_X7Y67                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.908 r  compressor/chain1_1/carry4_inst1/O[3]
                         net (fo=2, routed)           0.588     4.496    compressor/chain2_0/lut6_2_inst18_0[7]
    SLICE_X4Y67                                                       r  compressor/chain2_0/lut2_prop9/I1
    SLICE_X4Y67          LUT2 (Prop_lut2_I1_O)        0.234     4.730 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     4.730    compressor/chain2_0/prop[9]
    SLICE_X4Y67                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.142 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.142    compressor/chain2_0/carryout[11]
    SLICE_X4Y68                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.376 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=1, routed)           1.392     6.768    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.432     9.200 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.200    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src14_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.148ns (69.716%)  route 0.064ns (30.284%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE                         0.000     0.000 r  src14_reg[9]/C
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src14_reg[9]/Q
                         net (fo=5, routed)           0.064     0.212    src14[9]
    SLICE_X8Y69          FDRE                                         r  src14_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.148ns (68.684%)  route 0.067ns (31.316%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE                         0.000     0.000 r  src12_reg[9]/C
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src12_reg[9]/Q
                         net (fo=5, routed)           0.067     0.215    src12[9]
    SLICE_X8Y67          FDRE                                         r  src12_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.148ns (68.652%)  route 0.068ns (31.348%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE                         0.000     0.000 r  src8_reg[9]/C
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src8_reg[9]/Q
                         net (fo=5, routed)           0.068     0.216    src8[9]
    SLICE_X11Y67         FDRE                                         r  src8_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.148ns (68.619%)  route 0.068ns (31.381%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE                         0.000     0.000 r  src8_reg[12]/C
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src8_reg[12]/Q
                         net (fo=2, routed)           0.068     0.216    src8[12]
    SLICE_X11Y66         FDRE                                         r  src8_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.389%)  route 0.121ns (48.611%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src0_reg[8]/Q
                         net (fo=3, routed)           0.121     0.249    src0[8]
    SLICE_X0Y65          FDRE                                         r  src0_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.431%)  route 0.109ns (43.569%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE                         0.000     0.000 r  src1_reg[12]/C
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src1_reg[12]/Q
                         net (fo=2, routed)           0.109     0.250    src1[12]
    SLICE_X6Y64          FDRE                                         r  src1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.212%)  route 0.122ns (48.788%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE                         0.000     0.000 r  src3_reg[6]/C
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[6]/Q
                         net (fo=2, routed)           0.122     0.250    src3[6]
    SLICE_X3Y63          FDRE                                         r  src3_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.274%)  route 0.110ns (43.726%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE                         0.000     0.000 r  src11_reg[15]/C
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[15]/Q
                         net (fo=5, routed)           0.110     0.251    src11[15]
    SLICE_X6Y67          FDRE                                         r  src11_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.255%)  route 0.110ns (43.745%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  src11_reg[4]/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[4]/Q
                         net (fo=5, routed)           0.110     0.251    src11[4]
    SLICE_X3Y65          FDRE                                         r  src11_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.255%)  route 0.110ns (43.745%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE                         0.000     0.000 r  src3_reg[12]/C
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[12]/Q
                         net (fo=2, routed)           0.110     0.251    src3[12]
    SLICE_X7Y64          FDRE                                         r  src3_reg[13]/D
  -------------------------------------------------------------------    -------------------





