// Seed: 2954556947
module module_0 (
    input tri0 void id_0,
    input wire id_1,
    id_7,
    input wire id_2,
    input tri id_3,
    input tri id_4,
    output uwire id_5
);
  wire id_8, id_9, id_10, id_11;
  assign module_1.type_1 = 0;
endmodule
macromodule module_1 (
    input tri0 id_0,
    output uwire id_1,
    input wand id_2,
    input wire id_3,
    output tri id_4,
    output supply1 id_5
);
  final @(posedge 1 or posedge 1'b0) id_5 = (id_3 == id_3);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_1
  );
  tri id_7 = -1;
endmodule
