{
    "code": "module TopModule (\n    input logic [2:0] vec,   // 3-bit input vector\n    output logic [2:0] outv, // 3-bit output, same as input vec\n    output logic o0,         // 1-bit output, corresponds to vec[0]\n    output logic o1,         // 1-bit output, corresponds to vec[1]\n    output logic o2          // 1-bit output, corresponds to vec[2]\n);\n\nassign outv = vec; // Directly assign vec to outv\nassign o0 = vec[0]; // Assign least significant bit to o0\nassign o1 = vec[1]; // Assign middle bit to o1\nassign o2 = vec[2]; // Assign most significant bit to o2\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}