{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 20 22:38:04 2017 " "Info: Processing started: Wed Sep 20 22:38:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mux_4_to_1 -c Mux_4_to_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mux_4_to_1 -c Mux_4_to_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s\[1\] f 12.059 ns Longest " "Info: Longest tpd from source pin \"s\[1\]\" to destination pin \"f\" is 12.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns s\[1\] 1 PIN PIN_V2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; PIN Node = 's\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/QuartusII/Csc21100_Mux_4_to_1/Block1.bdf" { { 136 184 352 152 "s\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.033 ns) + CELL(0.419 ns) 7.304 ns Mux_4_to_1:inst\|Mux_2_to_1:mux_2_1_2\|f~0 2 COMB LCCOMB_X61_Y12_N0 1 " "Info: 2: + IC(6.033 ns) + CELL(0.419 ns) = 7.304 ns; Loc. = LCCOMB_X61_Y12_N0; Fanout = 1; COMB Node = 'Mux_4_to_1:inst\|Mux_2_to_1:mux_2_1_2\|f~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.452 ns" { s[1] Mux_4_to_1:inst|Mux_2_to_1:mux_2_1_2|f~0 } "NODE_NAME" } } { "Mux_4_to_1.vhd" "" { Text "D:/QuartusII/Csc21100_Mux_4_to_1/Mux_4_to_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 7.980 ns Mux_4_to_1:inst\|Mux_2_to_1:mux_2_1_2\|f~1 3 COMB LCCOMB_X61_Y12_N18 1 " "Info: 3: + IC(0.256 ns) + CELL(0.420 ns) = 7.980 ns; Loc. = LCCOMB_X61_Y12_N18; Fanout = 1; COMB Node = 'Mux_4_to_1:inst\|Mux_2_to_1:mux_2_1_2\|f~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Mux_4_to_1:inst|Mux_2_to_1:mux_2_1_2|f~0 Mux_4_to_1:inst|Mux_2_to_1:mux_2_1_2|f~1 } "NODE_NAME" } } { "Mux_4_to_1.vhd" "" { Text "D:/QuartusII/Csc21100_Mux_4_to_1/Mux_4_to_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(2.808 ns) 12.059 ns f 4 PIN PIN_AE22 0 " "Info: 4: + IC(1.271 ns) + CELL(2.808 ns) = 12.059 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'f'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.079 ns" { Mux_4_to_1:inst|Mux_2_to_1:mux_2_1_2|f~1 f } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/QuartusII/Csc21100_Mux_4_to_1/Block1.bdf" { { 104 504 680 120 "f" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.499 ns ( 37.31 % ) " "Info: Total cell delay = 4.499 ns ( 37.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.560 ns ( 62.69 % ) " "Info: Total interconnect delay = 7.560 ns ( 62.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "12.059 ns" { s[1] Mux_4_to_1:inst|Mux_2_to_1:mux_2_1_2|f~0 Mux_4_to_1:inst|Mux_2_to_1:mux_2_1_2|f~1 f } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "12.059 ns" { s[1] {} s[1]~combout {} Mux_4_to_1:inst|Mux_2_to_1:mux_2_1_2|f~0 {} Mux_4_to_1:inst|Mux_2_to_1:mux_2_1_2|f~1 {} f {} } { 0.000ns 0.000ns 6.033ns 0.256ns 1.271ns } { 0.000ns 0.852ns 0.419ns 0.420ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 20 22:38:05 2017 " "Info: Processing ended: Wed Sep 20 22:38:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
