#include "../cmucal.h"
#include "cmucal-sfr.h"
#include "cmucal-qch.h"

unsigned int cmucal_qch_size = 315;
struct cmucal_qch cmucal_qch_list[] = {
	CLK_QCH(APBIF_GPIO_ALIVE_QCH, QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE, QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL, QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_PMU_ALIVE_QCH, QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE, QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ, QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL, QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_RTC_QCH, QCH_CON_APBIF_RTC_QCH_ENABLE, QCH_CON_APBIF_RTC_QCH_CLOCK_REQ, QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL, QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APBIF_TOP_RTC_QCH, QCH_CON_APBIF_TOP_RTC_QCH_ENABLE, QCH_CON_APBIF_TOP_RTC_QCH_CLOCK_REQ, QCH_CON_APBIF_TOP_RTC_QCH_EXPIRE_VAL, QCH_CON_APBIF_TOP_RTC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(APM_CMU_APM_QCH, QCH_CON_APM_CMU_APM_QCH_ENABLE, QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ, QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL, QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_APM_QCH, QCH_CON_D_TZPC_APM_QCH_ENABLE, QCH_CON_D_TZPC_APM_QCH_CLOCK_REQ, QCH_CON_D_TZPC_APM_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION_QCH_GREBE, QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE, QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ, QCH_CON_GREBEINTEGRATION_QCH_GREBE_EXPIRE_VAL, QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN),
	CLK_QCH(GREBEINTEGRATION_QCH_DBG, QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE, QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ, QCH_CON_GREBEINTEGRATION_QCH_DBG_EXPIRE_VAL, QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C_APM_PMIC_QCH_S_I3C, QCH_CON_I3C_APM_PMIC_QCH_S_I3C_ENABLE, QCH_CON_I3C_APM_PMIC_QCH_S_I3C_CLOCK_REQ, QCH_CON_I3C_APM_PMIC_QCH_S_I3C_EXPIRE_VAL, QCH_CON_I3C_APM_PMIC_QCH_S_I3C_IGNORE_FORCE_PM_EN),
	CLK_QCH(I3C_APM_PMIC_QCH, DMYQCH_CON_I3C_APM_PMIC_QCH_ENABLE, DMYQCH_CON_I3C_APM_PMIC_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_I3C_APM_PMIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(INTMEM_QCH, QCH_CON_INTMEM_QCH_ENABLE, QCH_CON_INTMEM_QCH_CLOCK_REQ, QCH_CON_INTMEM_QCH_EXPIRE_VAL, QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_C_CHUB_QCH, QCH_CON_LHM_AXI_C_CHUB_QCH_ENABLE, QCH_CON_LHM_AXI_C_CHUB_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_C_CHUB_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_C_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_C_GNSS_QCH, QCH_CON_LHM_AXI_C_GNSS_QCH_ENABLE, QCH_CON_LHM_AXI_C_GNSS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_C_GNSS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_C_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_C_MODEM_QCH, QCH_CON_LHM_AXI_C_MODEM_QCH_ENABLE, QCH_CON_LHM_AXI_C_MODEM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_C_MODEM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_C_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_C_WLBT_QCH, QCH_CON_LHM_AXI_C_WLBT_QCH_ENABLE, QCH_CON_LHM_AXI_C_WLBT_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_C_WLBT_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_C_WLBT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_APM_QCH, QCH_CON_LHM_AXI_P_APM_QCH_ENABLE, QCH_CON_LHM_AXI_P_APM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_APM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_APM_QCH, QCH_CON_LHS_AXI_D_APM_QCH_ENABLE, QCH_CON_LHS_AXI_D_APM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_APM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_LP_CHUB_QCH, QCH_CON_LHS_AXI_LP_CHUB_QCH_ENABLE, QCH_CON_LHS_AXI_LP_CHUB_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_LP_CHUB_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_LP_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_AP_QCH, QCH_CON_MAILBOX_APM_AP_QCH_ENABLE, QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_CHUB_QCH, QCH_CON_MAILBOX_APM_CHUB_QCH_ENABLE, QCH_CON_MAILBOX_APM_CHUB_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_CHUB_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_CP_QCH, QCH_CON_MAILBOX_APM_CP_QCH_ENABLE, QCH_CON_MAILBOX_APM_CP_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_CP_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_CP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_GNSS_QCH, QCH_CON_MAILBOX_APM_GNSS_QCH_ENABLE, QCH_CON_MAILBOX_APM_GNSS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_GNSS_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_APM_WLBT_QCH, QCH_CON_MAILBOX_APM_WLBT_QCH_ENABLE, QCH_CON_MAILBOX_APM_WLBT_QCH_CLOCK_REQ, QCH_CON_MAILBOX_APM_WLBT_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_APM_WLBT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_CHUB_QCH, QCH_CON_MAILBOX_AP_CHUB_QCH_ENABLE, QCH_CON_MAILBOX_AP_CHUB_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_CHUB_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_CP_QCH, QCH_CON_MAILBOX_AP_CP_QCH_ENABLE, QCH_CON_MAILBOX_AP_CP_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_CP_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_CP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_CP_S_QCH, QCH_CON_MAILBOX_AP_CP_S_QCH_ENABLE, QCH_CON_MAILBOX_AP_CP_S_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_CP_S_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_CP_S_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_GNSS_QCH, QCH_CON_MAILBOX_AP_GNSS_QCH_ENABLE, QCH_CON_MAILBOX_AP_GNSS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_GNSS_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_AP_WLBT_QCH, QCH_CON_MAILBOX_AP_WLBT_QCH_ENABLE, QCH_CON_MAILBOX_AP_WLBT_QCH_CLOCK_REQ, QCH_CON_MAILBOX_AP_WLBT_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_AP_WLBT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_CP_CHUB_QCH, QCH_CON_MAILBOX_CP_CHUB_QCH_ENABLE, QCH_CON_MAILBOX_CP_CHUB_QCH_CLOCK_REQ, QCH_CON_MAILBOX_CP_CHUB_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_CP_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_CP_GNSS_QCH, QCH_CON_MAILBOX_CP_GNSS_QCH_ENABLE, QCH_CON_MAILBOX_CP_GNSS_QCH_CLOCK_REQ, QCH_CON_MAILBOX_CP_GNSS_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_CP_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_CP_WLBT_QCH, QCH_CON_MAILBOX_CP_WLBT_QCH_ENABLE, QCH_CON_MAILBOX_CP_WLBT_QCH_CLOCK_REQ, QCH_CON_MAILBOX_CP_WLBT_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_CP_WLBT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_GNSS_CHUB_QCH, QCH_CON_MAILBOX_GNSS_CHUB_QCH_ENABLE, QCH_CON_MAILBOX_GNSS_CHUB_QCH_CLOCK_REQ, QCH_CON_MAILBOX_GNSS_CHUB_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_GNSS_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_GNSS_WLBT_QCH, QCH_CON_MAILBOX_GNSS_WLBT_QCH_ENABLE, QCH_CON_MAILBOX_GNSS_WLBT_QCH_CLOCK_REQ, QCH_CON_MAILBOX_GNSS_WLBT_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_GNSS_WLBT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_WLBT_ABOX_QCH, QCH_CON_MAILBOX_WLBT_ABOX_QCH_ENABLE, QCH_CON_MAILBOX_WLBT_ABOX_QCH_CLOCK_REQ, QCH_CON_MAILBOX_WLBT_ABOX_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_WLBT_ABOX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MAILBOX_WLBT_CHUB_QCH, QCH_CON_MAILBOX_WLBT_CHUB_QCH_ENABLE, QCH_CON_MAILBOX_WLBT_CHUB_QCH_CLOCK_REQ, QCH_CON_MAILBOX_WLBT_CHUB_QCH_EXPIRE_VAL, QCH_CON_MAILBOX_WLBT_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PMU_INTR_GEN_QCH, QCH_CON_PMU_INTR_GEN_QCH_ENABLE, QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ, QCH_CON_PMU_INTR_GEN_QCH_EXPIRE_VAL, QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ROM_CRC32_HOST_QCH, QCH_CON_ROM_CRC32_HOST_QCH_ENABLE, QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ, QCH_CON_ROM_CRC32_HOST_QCH_EXPIRE_VAL, QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_APM_GREBE_QCH, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_APM_OSCCLK_QCH, QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPEEDY_APM_QCH, QCH_CON_SPEEDY_APM_QCH_ENABLE, QCH_CON_SPEEDY_APM_QCH_CLOCK_REQ, QCH_CON_SPEEDY_APM_QCH_EXPIRE_VAL, QCH_CON_SPEEDY_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_APM_QCH, QCH_CON_SYSREG_APM_QCH_ENABLE, QCH_CON_SYSREG_APM_QCH_CLOCK_REQ, QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL, QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_APM_QCH, QCH_CON_WDT_APM_QCH_ENABLE, QCH_CON_WDT_APM_QCH_CLOCK_REQ, QCH_CON_WDT_APM_QCH_EXPIRE_VAL, QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_CPU, DMYQCH_CON_ABOX_QCH_CPU_ENABLE, DMYQCH_CON_ABOX_QCH_CPU_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ABOX_QCH_CPU_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_ACLK, QCH_CON_ABOX_QCH_ACLK_ENABLE, QCH_CON_ABOX_QCH_ACLK_CLOCK_REQ, QCH_CON_ABOX_QCH_ACLK_EXPIRE_VAL, QCH_CON_ABOX_QCH_ACLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK0, QCH_CON_ABOX_QCH_BCLK0_ENABLE, QCH_CON_ABOX_QCH_BCLK0_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK0_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK0_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK1, QCH_CON_ABOX_QCH_BCLK1_ENABLE, QCH_CON_ABOX_QCH_BCLK1_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK1_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK1_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_FM, DMYQCH_CON_ABOX_QCH_FM_ENABLE, DMYQCH_CON_ABOX_QCH_FM_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ABOX_QCH_FM_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK2, QCH_CON_ABOX_QCH_BCLK2_ENABLE, QCH_CON_ABOX_QCH_BCLK2_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK2_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK2_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_CCLK_ASB, QCH_CON_ABOX_QCH_CCLK_ASB_ENABLE, QCH_CON_ABOX_QCH_CCLK_ASB_CLOCK_REQ, QCH_CON_ABOX_QCH_CCLK_ASB_EXPIRE_VAL, QCH_CON_ABOX_QCH_CCLK_ASB_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK3, QCH_CON_ABOX_QCH_BCLK3_ENABLE, QCH_CON_ABOX_QCH_BCLK3_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK3_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK3_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK4, QCH_CON_ABOX_QCH_BCLK4_ENABLE, QCH_CON_ABOX_QCH_BCLK4_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK4_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK4_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK5, QCH_CON_ABOX_QCH_BCLK5_ENABLE, QCH_CON_ABOX_QCH_BCLK5_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK5_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK5_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK6, QCH_CON_ABOX_QCH_BCLK6_ENABLE, QCH_CON_ABOX_QCH_BCLK6_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK6_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK6_IGNORE_FORCE_PM_EN),
	CLK_QCH(ABOX_QCH_BCLK_CNT, QCH_CON_ABOX_QCH_BCLK_CNT_ENABLE, QCH_CON_ABOX_QCH_BCLK_CNT_CLOCK_REQ, QCH_CON_ABOX_QCH_BCLK_CNT_EXPIRE_VAL, QCH_CON_ABOX_QCH_BCLK_CNT_IGNORE_FORCE_PM_EN),
	CLK_QCH(AUD_CMU_AUD_QCH, QCH_CON_AUD_CMU_AUD_QCH_ENABLE, QCH_CON_AUD_CMU_AUD_QCH_CLOCK_REQ, QCH_CON_AUD_CMU_AUD_QCH_EXPIRE_VAL, QCH_CON_AUD_CMU_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_AUD_QCH, QCH_CON_D_TZPC_AUD_QCH_ENABLE, QCH_CON_D_TZPC_AUD_QCH_CLOCK_REQ, QCH_CON_D_TZPC_AUD_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_AUD_QCH, QCH_CON_GPIO_AUD_QCH_ENABLE, QCH_CON_GPIO_AUD_QCH_CLOCK_REQ, QCH_CON_GPIO_AUD_QCH_EXPIRE_VAL, QCH_CON_GPIO_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_AUD_QCH, QCH_CON_LHM_AXI_P_AUD_QCH_ENABLE, QCH_CON_LHM_AXI_P_AUD_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_AUD_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_AUD_QCH, QCH_CON_LHS_AXI_D_AUD_QCH_ENABLE, QCH_CON_LHS_AXI_D_AUD_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_AUD_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_AUD_QCH, QCH_CON_PPMU_AUD_QCH_ENABLE, QCH_CON_PPMU_AUD_QCH_CLOCK_REQ, QCH_CON_PPMU_AUD_QCH_EXPIRE_VAL, QCH_CON_PPMU_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_AUD_QCH_S1, QCH_CON_SYSMMU_AUD_QCH_S1_ENABLE, QCH_CON_SYSMMU_AUD_QCH_S1_CLOCK_REQ, QCH_CON_SYSMMU_AUD_QCH_S1_EXPIRE_VAL, QCH_CON_SYSMMU_AUD_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_AUD_QCH, QCH_CON_SYSREG_AUD_QCH_ENABLE, QCH_CON_SYSREG_AUD_QCH_CLOCK_REQ, QCH_CON_SYSREG_AUD_QCH_EXPIRE_VAL, QCH_CON_SYSREG_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_AUD_QCH, QCH_CON_WDT_AUD_QCH_ENABLE, QCH_CON_WDT_AUD_QCH_CLOCK_REQ, QCH_CON_WDT_AUD_QCH_EXPIRE_VAL, QCH_CON_WDT_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_C_CHUB_QCH, QCH_CON_BAAW_C_CHUB_QCH_ENABLE, QCH_CON_BAAW_C_CHUB_QCH_CLOCK_REQ, QCH_CON_BAAW_C_CHUB_QCH_EXPIRE_VAL, QCH_CON_BAAW_C_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_D_CHUB_QCH, QCH_CON_BAAW_D_CHUB_QCH_ENABLE, QCH_CON_BAAW_D_CHUB_QCH_CLOCK_REQ, QCH_CON_BAAW_D_CHUB_QCH_EXPIRE_VAL, QCH_CON_BAAW_D_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CHUB_CMU_CHUB_QCH, QCH_CON_CHUB_CMU_CHUB_QCH_ENABLE, QCH_CON_CHUB_CMU_CHUB_QCH_CLOCK_REQ, QCH_CON_CHUB_CMU_CHUB_QCH_EXPIRE_VAL, QCH_CON_CHUB_CMU_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CM4_CHUB_QCH, QCH_CON_CM4_CHUB_QCH_ENABLE, QCH_CON_CM4_CHUB_QCH_CLOCK_REQ, QCH_CON_CM4_CHUB_QCH_EXPIRE_VAL, QCH_CON_CM4_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_AHB0_QCH, QCH_CON_DMIC_AHB0_QCH_ENABLE, QCH_CON_DMIC_AHB0_QCH_CLOCK_REQ, QCH_CON_DMIC_AHB0_QCH_EXPIRE_VAL, QCH_CON_DMIC_AHB0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_IF_QCH_PCLK, QCH_CON_DMIC_IF_QCH_PCLK_ENABLE, QCH_CON_DMIC_IF_QCH_PCLK_CLOCK_REQ, QCH_CON_DMIC_IF_QCH_PCLK_EXPIRE_VAL, QCH_CON_DMIC_IF_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMIC_IF_QCH_DMIC_CLK, DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_ENABLE, DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CHUB_QCH, QCH_CON_D_TZPC_CHUB_QCH_ENABLE, QCH_CON_D_TZPC_CHUB_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CHUB_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HWACG_SYS_DMIC0_QCH, QCH_CON_HWACG_SYS_DMIC0_QCH_ENABLE, QCH_CON_HWACG_SYS_DMIC0_QCH_CLOCK_REQ, QCH_CON_HWACG_SYS_DMIC0_QCH_EXPIRE_VAL, QCH_CON_HWACG_SYS_DMIC0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_LP_CHUB_QCH, QCH_CON_LHM_AXI_LP_CHUB_QCH_ENABLE, QCH_CON_LHM_AXI_LP_CHUB_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_LP_CHUB_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_LP_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_CHUB_QCH, QCH_CON_LHM_AXI_P_CHUB_QCH_ENABLE, QCH_CON_LHM_AXI_P_CHUB_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_CHUB_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_C_CHUB_QCH, QCH_CON_LHS_AXI_C_CHUB_QCH_ENABLE, QCH_CON_LHS_AXI_C_CHUB_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_C_CHUB_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_C_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_CHUB_QCH, QCH_CON_LHS_AXI_D_CHUB_QCH_ENABLE, QCH_CON_LHS_AXI_D_CHUB_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_CHUB_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PWM_CHUB_QCH, QCH_CON_PWM_CHUB_QCH_ENABLE, QCH_CON_PWM_CHUB_QCH_CLOCK_REQ, QCH_CON_PWM_CHUB_QCH_EXPIRE_VAL, QCH_CON_PWM_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SWEEPER_C_CHUB_QCH, QCH_CON_SWEEPER_C_CHUB_QCH_ENABLE, QCH_CON_SWEEPER_C_CHUB_QCH_CLOCK_REQ, QCH_CON_SWEEPER_C_CHUB_QCH_EXPIRE_VAL, QCH_CON_SWEEPER_C_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SWEEPER_D_CHUB_QCH, QCH_CON_SWEEPER_D_CHUB_QCH_ENABLE, QCH_CON_SWEEPER_D_CHUB_QCH_CLOCK_REQ, QCH_CON_SWEEPER_D_CHUB_QCH_EXPIRE_VAL, QCH_CON_SWEEPER_D_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CHUB_QCH, QCH_CON_SYSREG_CHUB_QCH_ENABLE, QCH_CON_SYSREG_CHUB_QCH_CLOCK_REQ, QCH_CON_SYSREG_CHUB_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TIMER_CHUB_QCH, QCH_CON_TIMER_CHUB_QCH_ENABLE, QCH_CON_TIMER_CHUB_QCH_CLOCK_REQ, QCH_CON_TIMER_CHUB_QCH_EXPIRE_VAL, QCH_CON_TIMER_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_CHUB_QCH, QCH_CON_WDT_CHUB_QCH_ENABLE, QCH_CON_WDT_CHUB_QCH_CLOCK_REQ, QCH_CON_WDT_CHUB_QCH_EXPIRE_VAL, QCH_CON_WDT_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(U_DMIC_CLK_SCAN_MUX_QCH, DMYQCH_CON_U_DMIC_CLK_SCAN_MUX_QCH_ENABLE, DMYQCH_CON_U_DMIC_CLK_SCAN_MUX_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_U_DMIC_CLK_SCAN_MUX_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADC_CMGP_QCH_S0, QCH_CON_ADC_CMGP_QCH_S0_ENABLE, QCH_CON_ADC_CMGP_QCH_S0_CLOCK_REQ, QCH_CON_ADC_CMGP_QCH_S0_EXPIRE_VAL, QCH_CON_ADC_CMGP_QCH_S0_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADC_CMGP_QCH_S1, QCH_CON_ADC_CMGP_QCH_S1_ENABLE, QCH_CON_ADC_CMGP_QCH_S1_CLOCK_REQ, QCH_CON_ADC_CMGP_QCH_S1_EXPIRE_VAL, QCH_CON_ADC_CMGP_QCH_S1_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADC_CMGP_QCH_ADC, DMYQCH_CON_ADC_CMGP_QCH_ADC_ENABLE, DMYQCH_CON_ADC_CMGP_QCH_ADC_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADC_CMGP_QCH_ADC_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMGP_CMU_CMGP_QCH, QCH_CON_CMGP_CMU_CMGP_QCH_ENABLE, QCH_CON_CMGP_CMU_CMGP_QCH_CLOCK_REQ, QCH_CON_CMGP_CMU_CMGP_QCH_EXPIRE_VAL, QCH_CON_CMGP_CMU_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CMGP_QCH, QCH_CON_D_TZPC_CMGP_QCH_ENABLE, QCH_CON_D_TZPC_CMGP_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CMGP_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_CMGP_QCH, QCH_CON_GPIO_CMGP_QCH_ENABLE, QCH_CON_GPIO_CMGP_QCH_CLOCK_REQ, QCH_CON_GPIO_CMGP_QCH_EXPIRE_VAL, QCH_CON_GPIO_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CMGP_QCH, QCH_CON_SYSREG_CMGP_QCH_ENABLE, QCH_CON_SYSREG_CMGP_QCH_CLOCK_REQ, QCH_CON_SYSREG_CMGP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CMGP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CMGP2CHUB_QCH, QCH_CON_SYSREG_CMGP2CHUB_QCH_ENABLE, QCH_CON_SYSREG_CMGP2CHUB_QCH_CLOCK_REQ, QCH_CON_SYSREG_CMGP2CHUB_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CMGP2CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CMGP2CP_QCH, QCH_CON_SYSREG_CMGP2CP_QCH_ENABLE, QCH_CON_SYSREG_CMGP2CP_QCH_CLOCK_REQ, QCH_CON_SYSREG_CMGP2CP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CMGP2CP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CMGP2GNSS_QCH, QCH_CON_SYSREG_CMGP2GNSS_QCH_ENABLE, QCH_CON_SYSREG_CMGP2GNSS_QCH_CLOCK_REQ, QCH_CON_SYSREG_CMGP2GNSS_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CMGP2GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CMGP2PMU_AP_QCH, QCH_CON_SYSREG_CMGP2PMU_AP_QCH_ENABLE, QCH_CON_SYSREG_CMGP2PMU_AP_QCH_CLOCK_REQ, QCH_CON_SYSREG_CMGP2PMU_AP_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CMGP2PMU_AP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CMGP2PMU_CHUB_QCH, QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH_ENABLE, QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH_CLOCK_REQ, QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CMGP2WLBT_QCH, QCH_CON_SYSREG_CMGP2WLBT_QCH_ENABLE, QCH_CON_SYSREG_CMGP2WLBT_QCH_CLOCK_REQ, QCH_CON_SYSREG_CMGP2WLBT_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CMGP2WLBT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CMGP0_QCH, QCH_CON_USI_CMGP0_QCH_ENABLE, QCH_CON_USI_CMGP0_QCH_CLOCK_REQ, QCH_CON_USI_CMGP0_QCH_EXPIRE_VAL, QCH_CON_USI_CMGP0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USI_CMGP1_QCH, QCH_CON_USI_CMGP1_QCH_ENABLE, QCH_CON_USI_CMGP1_QCH_CLOCK_REQ, QCH_CON_USI_CMGP1_QCH_EXPIRE_VAL, QCH_CON_USI_CMGP1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_TOP_CMUREF_QCH, DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CLK_CIS0, DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS0_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS0_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS0_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CLK_CIS1, DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS1_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS1_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS1_IGNORE_FORCE_PM_EN),
	CLK_QCH(DFTMUX_CMU_QCH_CLK_CIS2, DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS2_ENABLE, DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS2_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_DFTMUX_CMU_QCH_CLK_CIS2_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_QCH, DMYQCH_CON_OTP_QCH_ENABLE, DMYQCH_CON_OTP_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_AHB_SSS_QCH, QCH_CON_ADM_AHB_SSS_QCH_ENABLE, QCH_CON_ADM_AHB_SSS_QCH_CLOCK_REQ, QCH_CON_ADM_AHB_SSS_QCH_EXPIRE_VAL, QCH_CON_ADM_AHB_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_P_CHUB_QCH, QCH_CON_BAAW_P_CHUB_QCH_ENABLE, QCH_CON_BAAW_P_CHUB_QCH_CLOCK_REQ, QCH_CON_BAAW_P_CHUB_QCH_EXPIRE_VAL, QCH_CON_BAAW_P_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_P_GNSS_QCH, QCH_CON_BAAW_P_GNSS_QCH_ENABLE, QCH_CON_BAAW_P_GNSS_QCH_CLOCK_REQ, QCH_CON_BAAW_P_GNSS_QCH_EXPIRE_VAL, QCH_CON_BAAW_P_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_P_MODEM_QCH, QCH_CON_BAAW_P_MODEM_QCH_ENABLE, QCH_CON_BAAW_P_MODEM_QCH_CLOCK_REQ, QCH_CON_BAAW_P_MODEM_QCH_EXPIRE_VAL, QCH_CON_BAAW_P_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BAAW_P_WLBT_QCH, QCH_CON_BAAW_P_WLBT_QCH_ENABLE, QCH_CON_BAAW_P_WLBT_QCH_CLOCK_REQ, QCH_CON_BAAW_P_WLBT_QCH_EXPIRE_VAL, QCH_CON_BAAW_P_WLBT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CCI_550_QCH, QCH_CON_CCI_550_QCH_ENABLE, QCH_CON_CCI_550_QCH_CLOCK_REQ, QCH_CON_CCI_550_QCH_EXPIRE_VAL, QCH_CON_CCI_550_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CORE_CMU_CORE_QCH, QCH_CON_CORE_CMU_CORE_QCH_ENABLE, QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ, QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL, QCH_CON_CORE_CMU_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CORE_QCH, QCH_CON_D_TZPC_CORE_QCH_ENABLE, QCH_CON_D_TZPC_CORE_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CORE_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GIC_QCH, QCH_CON_GIC_QCH_ENABLE, QCH_CON_GIC_QCH_CLOCK_REQ, QCH_CON_GIC_QCH_EXPIRE_VAL, QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_CORE_QCH, QCH_CON_GPIO_CORE_QCH_ENABLE, QCH_CON_GPIO_CORE_QCH_CLOCK_REQ, QCH_CON_GPIO_CORE_QCH_EXPIRE_VAL, QCH_CON_GPIO_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D_CPUCL0_QCH, QCH_CON_LHM_ACE_D_CPUCL0_QCH_ENABLE, QCH_CON_LHM_ACE_D_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_ACE_D_CPUCL1_QCH, QCH_CON_LHM_ACE_D_CPUCL1_QCH_ENABLE, QCH_CON_LHM_ACE_D_CPUCL1_QCH_CLOCK_REQ, QCH_CON_LHM_ACE_D_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_LHM_ACE_D_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_IS_QCH, QCH_CON_LHM_AXI_D0_IS_QCH_ENABLE, QCH_CON_LHM_AXI_D0_IS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_IS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_IS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D0_MODEM_QCH, QCH_CON_LHM_AXI_D0_MODEM_QCH_ENABLE, QCH_CON_LHM_AXI_D0_MODEM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D0_MODEM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D0_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_IS_QCH, QCH_CON_LHM_AXI_D1_IS_QCH_ENABLE, QCH_CON_LHM_AXI_D1_IS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_IS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_IS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D1_MODEM_QCH, QCH_CON_LHM_AXI_D1_MODEM_QCH_ENABLE, QCH_CON_LHM_AXI_D1_MODEM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D1_MODEM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D1_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_APM_QCH, QCH_CON_LHM_AXI_D_APM_QCH_ENABLE, QCH_CON_LHM_AXI_D_APM_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_APM_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_AUD_QCH, QCH_CON_LHM_AXI_D_AUD_QCH_ENABLE, QCH_CON_LHM_AXI_D_AUD_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_AUD_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_CHUB_QCH, QCH_CON_LHM_AXI_D_CHUB_QCH_ENABLE, QCH_CON_LHM_AXI_D_CHUB_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_CHUB_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_DPU_QCH, QCH_CON_LHM_AXI_D_DPU_QCH_ENABLE, QCH_CON_LHM_AXI_D_DPU_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_DPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_G3D_QCH, QCH_CON_LHM_AXI_D_G3D_QCH_ENABLE, QCH_CON_LHM_AXI_D_G3D_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_G3D_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_GNSS_QCH, QCH_CON_LHM_AXI_D_GNSS_QCH_ENABLE, QCH_CON_LHM_AXI_D_GNSS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_GNSS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_HSI_QCH, QCH_CON_LHM_AXI_D_HSI_QCH_ENABLE, QCH_CON_LHM_AXI_D_HSI_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_HSI_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_HSI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_MFCMSCL_QCH, QCH_CON_LHM_AXI_D_MFCMSCL_QCH_ENABLE, QCH_CON_LHM_AXI_D_MFCMSCL_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_MFCMSCL_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_MFCMSCL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_WLBT_QCH, QCH_CON_LHM_AXI_D_WLBT_QCH_ENABLE, QCH_CON_LHM_AXI_D_WLBT_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_WLBT_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_WLBT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_G_CSSYS_QCH, QCH_CON_LHM_AXI_G_CSSYS_QCH_ENABLE, QCH_CON_LHM_AXI_G_CSSYS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_G_CSSYS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_MIF_CP_QCH, QCH_CON_LHS_AXI_D0_MIF_CP_QCH_ENABLE, QCH_CON_LHS_AXI_D0_MIF_CP_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_MIF_CP_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_MIF_CP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_MIF_CPU_QCH, QCH_CON_LHS_AXI_D0_MIF_CPU_QCH_ENABLE, QCH_CON_LHS_AXI_D0_MIF_CPU_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_MIF_CPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_MIF_CPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_MIF_NRT_QCH, QCH_CON_LHS_AXI_D0_MIF_NRT_QCH_ENABLE, QCH_CON_LHS_AXI_D0_MIF_NRT_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_MIF_NRT_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_MIF_NRT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_MIF_RT_QCH, QCH_CON_LHS_AXI_D0_MIF_RT_QCH_ENABLE, QCH_CON_LHS_AXI_D0_MIF_RT_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_MIF_RT_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_MIF_RT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_MIF_CP_QCH, QCH_CON_LHS_AXI_D1_MIF_CP_QCH_ENABLE, QCH_CON_LHS_AXI_D1_MIF_CP_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_MIF_CP_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_MIF_CP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_MIF_CPU_QCH, QCH_CON_LHS_AXI_D1_MIF_CPU_QCH_ENABLE, QCH_CON_LHS_AXI_D1_MIF_CPU_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_MIF_CPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_MIF_CPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_MIF_NRT_QCH, QCH_CON_LHS_AXI_D1_MIF_NRT_QCH_ENABLE, QCH_CON_LHS_AXI_D1_MIF_NRT_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_MIF_NRT_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_MIF_NRT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_MIF_RT_QCH, QCH_CON_LHS_AXI_D1_MIF_RT_QCH_ENABLE, QCH_CON_LHS_AXI_D1_MIF_RT_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_MIF_RT_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_MIF_RT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_APM_QCH, QCH_CON_LHS_AXI_P_APM_QCH_ENABLE, QCH_CON_LHS_AXI_P_APM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_APM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_AUD_QCH, QCH_CON_LHS_AXI_P_AUD_QCH_ENABLE, QCH_CON_LHS_AXI_P_AUD_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_AUD_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_CHUB_QCH, QCH_CON_LHS_AXI_P_CHUB_QCH_ENABLE, QCH_CON_LHS_AXI_P_CHUB_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_CHUB_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_CHUB_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_CPUCL0_QCH, QCH_CON_LHS_AXI_P_CPUCL0_QCH_ENABLE, QCH_CON_LHS_AXI_P_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_CPUCL1_QCH, QCH_CON_LHS_AXI_P_CPUCL1_QCH_ENABLE, QCH_CON_LHS_AXI_P_CPUCL1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_DPU_QCH, QCH_CON_LHS_AXI_P_DPU_QCH_ENABLE, QCH_CON_LHS_AXI_P_DPU_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_DPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_G3D_QCH, QCH_CON_LHS_AXI_P_G3D_QCH_ENABLE, QCH_CON_LHS_AXI_P_G3D_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_G3D_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_GNSS_QCH, QCH_CON_LHS_AXI_P_GNSS_QCH_ENABLE, QCH_CON_LHS_AXI_P_GNSS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_GNSS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_GNSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_HSI_QCH, QCH_CON_LHS_AXI_P_HSI_QCH_ENABLE, QCH_CON_LHS_AXI_P_HSI_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_HSI_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_HSI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_IS_QCH, QCH_CON_LHS_AXI_P_IS_QCH_ENABLE, QCH_CON_LHS_AXI_P_IS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_IS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_IS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MFCMSCL_QCH, QCH_CON_LHS_AXI_P_MFCMSCL_QCH_ENABLE, QCH_CON_LHS_AXI_P_MFCMSCL_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MFCMSCL_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MFCMSCL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MIF0_QCH, QCH_CON_LHS_AXI_P_MIF0_QCH_ENABLE, QCH_CON_LHS_AXI_P_MIF0_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MIF0_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MIF0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MIF1_QCH, QCH_CON_LHS_AXI_P_MIF1_QCH_ENABLE, QCH_CON_LHS_AXI_P_MIF1_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MIF1_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_MODEM_QCH, QCH_CON_LHS_AXI_P_MODEM_QCH_ENABLE, QCH_CON_LHS_AXI_P_MODEM_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_MODEM_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_PERI_QCH, QCH_CON_LHS_AXI_P_PERI_QCH_ENABLE, QCH_CON_LHS_AXI_P_PERI_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_PERI_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_PERI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_P_WLBT_QCH, QCH_CON_LHS_AXI_P_WLBT_QCH_ENABLE, QCH_CON_LHS_AXI_P_WLBT_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_P_WLBT_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_P_WLBT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MMC_EMBD_QCH, QCH_CON_MMC_EMBD_QCH_ENABLE, QCH_CON_MMC_EMBD_QCH_CLOCK_REQ, QCH_CON_MMC_EMBD_QCH_EXPIRE_VAL, QCH_CON_MMC_EMBD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PDMA_CORE_QCH, QCH_CON_PDMA_CORE_QCH_ENABLE, QCH_CON_PDMA_CORE_QCH_CLOCK_REQ, QCH_CON_PDMA_CORE_QCH_EXPIRE_VAL, QCH_CON_PDMA_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_ACE_CPUCL0_QCH, QCH_CON_PPMU_ACE_CPUCL0_QCH_ENABLE, QCH_CON_PPMU_ACE_CPUCL0_QCH_CLOCK_REQ, QCH_CON_PPMU_ACE_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_PPMU_ACE_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_ACE_CPUCL1_QCH, QCH_CON_PPMU_ACE_CPUCL1_QCH_ENABLE, QCH_CON_PPMU_ACE_CPUCL1_QCH_CLOCK_REQ, QCH_CON_PPMU_ACE_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_PPMU_ACE_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RTIC_QCH, QCH_CON_RTIC_QCH_ENABLE, QCH_CON_RTIC_QCH_CLOCK_REQ, QCH_CON_RTIC_QCH_EXPIRE_VAL, QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFR_APBIF_CMU_TOPC_QCH, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_ENABLE, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_CLOCK_REQ, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_EXPIRE_VAL, QCH_CON_SFR_APBIF_CMU_TOPC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPDMA_CORE_QCH, QCH_CON_SPDMA_CORE_QCH_ENABLE, QCH_CON_SPDMA_CORE_QCH_CLOCK_REQ, QCH_CON_SPDMA_CORE_QCH_EXPIRE_VAL, QCH_CON_SPDMA_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SSS_QCH, QCH_CON_SSS_QCH_ENABLE, QCH_CON_SSS_QCH_CLOCK_REQ, QCH_CON_SSS_QCH_EXPIRE_VAL, QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CORE_QCH, QCH_CON_SYSREG_CORE_QCH_ENABLE, QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ, QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_D_CORE_QCH, QCH_CON_TREX_D_CORE_QCH_ENABLE, QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ, QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL, QCH_CON_TREX_D_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(TREX_P_CORE_QCH, QCH_CON_TREX_P_CORE_QCH_ENABLE, QCH_CON_TREX_P_CORE_QCH_CLOCK_REQ, QCH_CON_TREX_P_CORE_QCH_EXPIRE_VAL, QCH_CON_TREX_P_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_APB_G_CSSYS_CORE_QCH, DMYQCH_CON_ADM_APB_G_CSSYS_CORE_QCH_ENABLE, DMYQCH_CON_ADM_APB_G_CSSYS_CORE_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADM_APB_G_CSSYS_CORE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_APB_G_DUMP_PC_CPUCL0_QCH, DMYQCH_CON_ADM_APB_G_DUMP_PC_CPUCL0_QCH_ENABLE, DMYQCH_CON_ADM_APB_G_DUMP_PC_CPUCL0_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADM_APB_G_DUMP_PC_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_SCLK, QCH_CON_CLUSTER0_QCH_SCLK_ENABLE, QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_SCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_ATCLK, QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE, QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_ATCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_GIC, QCH_CON_CLUSTER0_QCH_GIC_ENABLE, QCH_CON_CLUSTER0_QCH_GIC_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_GIC_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_GIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PCLKDBG, QCH_CON_CLUSTER0_QCH_PCLKDBG_ENABLE, QCH_CON_CLUSTER0_QCH_PCLKDBG_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PCLKDBG_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_PCLKDBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PCLK, QCH_CON_CLUSTER0_QCH_PCLK_ENABLE, QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_PCLK_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_PERIPHCLK, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_ENABLE, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER0_QCH_DBG_PD, QCH_CON_CLUSTER0_QCH_DBG_PD_ENABLE, QCH_CON_CLUSTER0_QCH_DBG_PD_CLOCK_REQ, QCH_CON_CLUSTER0_QCH_DBG_PD_EXPIRE_VAL, QCH_CON_CLUSTER0_QCH_DBG_PD_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL0_SHORTSTOP_QCH, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL0_CMU_CPUCL0_QCH, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSSYS_DBG_QCH, DMYQCH_CON_CSSYS_DBG_QCH_ENABLE, DMYQCH_CON_CSSYS_DBG_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CSSYS_DBG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CPUCL0_QCH, QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE, QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_CPUCL0_QCH, QCH_CON_LHM_AXI_P_CPUCL0_QCH_ENABLE, QCH_CON_LHM_AXI_P_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACE_D_CPUCL0_QCH, QCH_CON_LHS_ACE_D_CPUCL0_QCH_ENABLE, QCH_CON_LHS_ACE_D_CPUCL0_QCH_CLOCK_REQ, QCH_CON_LHS_ACE_D_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_LHS_ACE_D_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_G_CSSYS_QCH, QCH_CON_LHS_AXI_G_CSSYS_QCH_ENABLE, QCH_CON_LHS_AXI_G_CSSYS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_G_CSSYS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SECJTAG_QCH, QCH_CON_SECJTAG_QCH_ENABLE, QCH_CON_SECJTAG_QCH_CLOCK_REQ, QCH_CON_SECJTAG_QCH_EXPIRE_VAL, QCH_CON_SECJTAG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CPUCL0_QCH, QCH_CON_SYSREG_CPUCL0_QCH_ENABLE, QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ, QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(ADM_APB_G_CSSYS_CPUCL1_QCH, DMYQCH_CON_ADM_APB_G_CSSYS_CPUCL1_QCH_ENABLE, DMYQCH_CON_ADM_APB_G_CSSYS_CPUCL1_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_ADM_APB_G_CSSYS_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER1_QCH_SCLK, QCH_CON_CLUSTER1_QCH_SCLK_ENABLE, QCH_CON_CLUSTER1_QCH_SCLK_CLOCK_REQ, QCH_CON_CLUSTER1_QCH_SCLK_EXPIRE_VAL, QCH_CON_CLUSTER1_QCH_SCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER1_QCH_ATCLK, QCH_CON_CLUSTER1_QCH_ATCLK_ENABLE, QCH_CON_CLUSTER1_QCH_ATCLK_CLOCK_REQ, QCH_CON_CLUSTER1_QCH_ATCLK_EXPIRE_VAL, QCH_CON_CLUSTER1_QCH_ATCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER1_QCH_PCLKDBG, QCH_CON_CLUSTER1_QCH_PCLKDBG_ENABLE, QCH_CON_CLUSTER1_QCH_PCLKDBG_CLOCK_REQ, QCH_CON_CLUSTER1_QCH_PCLKDBG_EXPIRE_VAL, QCH_CON_CLUSTER1_QCH_PCLKDBG_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER1_QCH_GIC, QCH_CON_CLUSTER1_QCH_GIC_ENABLE, QCH_CON_CLUSTER1_QCH_GIC_CLOCK_REQ, QCH_CON_CLUSTER1_QCH_GIC_EXPIRE_VAL, QCH_CON_CLUSTER1_QCH_GIC_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER1_QCH_DBG_PD, QCH_CON_CLUSTER1_QCH_DBG_PD_ENABLE, QCH_CON_CLUSTER1_QCH_DBG_PD_CLOCK_REQ, QCH_CON_CLUSTER1_QCH_DBG_PD_EXPIRE_VAL, QCH_CON_CLUSTER1_QCH_DBG_PD_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER1_QCH_PCLK, QCH_CON_CLUSTER1_QCH_PCLK_ENABLE, QCH_CON_CLUSTER1_QCH_PCLK_CLOCK_REQ, QCH_CON_CLUSTER1_QCH_PCLK_EXPIRE_VAL, QCH_CON_CLUSTER1_QCH_PCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CLUSTER1_QCH_PERIPHCLK, DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_ENABLE, DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_CPUCL1_SHORTSTOP_QCH, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_EXPIRE_VAL, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CPUCL1_CMU_CPUCL1_QCH, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_CPUCL1_QCH, QCH_CON_D_TZPC_CPUCL1_QCH_ENABLE, QCH_CON_D_TZPC_CPUCL1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_CPUCL1_QCH, QCH_CON_LHM_AXI_P_CPUCL1_QCH_ENABLE, QCH_CON_LHM_AXI_P_CPUCL1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_ACE_D_CPUCL1_QCH, QCH_CON_LHS_ACE_D_CPUCL1_QCH_ENABLE, QCH_CON_LHS_ACE_D_CPUCL1_QCH_CLOCK_REQ, QCH_CON_LHS_ACE_D_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_LHS_ACE_D_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_CPUCL1_QCH, QCH_CON_SYSREG_CPUCL1_QCH_ENABLE, QCH_CON_SYSREG_CPUCL1_QCH_CLOCK_REQ, QCH_CON_SYSREG_CPUCL1_QCH_EXPIRE_VAL, QCH_CON_SYSREG_CPUCL1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPU_QCH_S_DPP, QCH_CON_DPU_QCH_S_DPP_ENABLE, QCH_CON_DPU_QCH_S_DPP_CLOCK_REQ, QCH_CON_DPU_QCH_S_DPP_EXPIRE_VAL, QCH_CON_DPU_QCH_S_DPP_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPU_QCH_S_DMA, QCH_CON_DPU_QCH_S_DMA_ENABLE, QCH_CON_DPU_QCH_S_DMA_CLOCK_REQ, QCH_CON_DPU_QCH_S_DMA_EXPIRE_VAL, QCH_CON_DPU_QCH_S_DMA_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPU_QCH_S_DECON, QCH_CON_DPU_QCH_S_DECON_ENABLE, QCH_CON_DPU_QCH_S_DECON_CLOCK_REQ, QCH_CON_DPU_QCH_S_DECON_EXPIRE_VAL, QCH_CON_DPU_QCH_S_DECON_IGNORE_FORCE_PM_EN),
	CLK_QCH(DPU_CMU_DPU_QCH, QCH_CON_DPU_CMU_DPU_QCH_ENABLE, QCH_CON_DPU_CMU_DPU_QCH_CLOCK_REQ, QCH_CON_DPU_CMU_DPU_QCH_EXPIRE_VAL, QCH_CON_DPU_CMU_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_DPU_QCH_S, QCH_CON_D_TZPC_DPU_QCH_S_ENABLE, QCH_CON_D_TZPC_DPU_QCH_S_CLOCK_REQ, QCH_CON_D_TZPC_DPU_QCH_S_EXPIRE_VAL, QCH_CON_D_TZPC_DPU_QCH_S_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_DPU_QCH, QCH_CON_LHM_AXI_P_DPU_QCH_ENABLE, QCH_CON_LHM_AXI_P_DPU_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_DPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_DPU_QCH, QCH_CON_LHS_AXI_D_DPU_QCH_ENABLE, QCH_CON_LHS_AXI_D_DPU_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_DPU_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DPU_QCH, QCH_CON_PPMU_DPU_QCH_ENABLE, QCH_CON_PPMU_DPU_QCH_CLOCK_REQ, QCH_CON_PPMU_DPU_QCH_EXPIRE_VAL, QCH_CON_PPMU_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SMMU_DPU_QCH, QCH_CON_SMMU_DPU_QCH_ENABLE, QCH_CON_SMMU_DPU_QCH_CLOCK_REQ, QCH_CON_SMMU_DPU_QCH_EXPIRE_VAL, QCH_CON_SMMU_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_DPU_QCH, QCH_CON_SYSREG_DPU_QCH_ENABLE, QCH_CON_SYSREG_DPU_QCH_CLOCK_REQ, QCH_CON_SYSREG_DPU_QCH_EXPIRE_VAL, QCH_CON_SYSREG_DPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_G3D_QCH, QCH_CON_D_TZPC_G3D_QCH_ENABLE, QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ, QCH_CON_D_TZPC_G3D_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(G3D_CMU_G3D_QCH, QCH_CON_G3D_CMU_G3D_QCH_ENABLE, QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ, QCH_CON_G3D_CMU_G3D_QCH_EXPIRE_VAL, QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPU_QCH, QCH_CON_GPU_QCH_ENABLE, QCH_CON_GPU_QCH_CLOCK_REQ, QCH_CON_GPU_QCH_EXPIRE_VAL, QCH_CON_GPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_INT_G3D_QCH, QCH_CON_LHM_AXI_INT_G3D_QCH_ENABLE, QCH_CON_LHM_AXI_INT_G3D_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_INT_G3D_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_INT_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_G3D_QCH, QCH_CON_LHM_AXI_P_G3D_QCH_ENABLE, QCH_CON_LHM_AXI_P_G3D_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_G3D_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_G3D_QCH, QCH_CON_LHS_AXI_D_G3D_QCH_ENABLE, QCH_CON_LHS_AXI_D_G3D_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_G3D_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_INT_G3D_QCH, QCH_CON_LHS_AXI_INT_G3D_QCH_ENABLE, QCH_CON_LHS_AXI_INT_G3D_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_INT_G3D_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_INT_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_G3D_QCH, QCH_CON_SYSREG_G3D_QCH_ENABLE, QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ, QCH_CON_SYSREG_G3D_QCH_EXPIRE_VAL, QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_HSI_QCH, QCH_CON_D_TZPC_HSI_QCH_ENABLE, QCH_CON_D_TZPC_HSI_QCH_CLOCK_REQ, QCH_CON_D_TZPC_HSI_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_HSI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_HSI_QCH, QCH_CON_GPIO_HSI_QCH_ENABLE, QCH_CON_GPIO_HSI_QCH_CLOCK_REQ, QCH_CON_GPIO_HSI_QCH_EXPIRE_VAL, QCH_CON_GPIO_HSI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI_CMU_HSI_QCH, QCH_CON_HSI_CMU_HSI_QCH_ENABLE, QCH_CON_HSI_CMU_HSI_QCH_CLOCK_REQ, QCH_CON_HSI_CMU_HSI_QCH_EXPIRE_VAL, QCH_CON_HSI_CMU_HSI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_HSI_QCH, QCH_CON_LHM_AXI_P_HSI_QCH_ENABLE, QCH_CON_LHM_AXI_P_HSI_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_HSI_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_HSI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_HSI_QCH, QCH_CON_LHS_AXI_D_HSI_QCH_ENABLE, QCH_CON_LHS_AXI_D_HSI_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_HSI_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_HSI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MMC_CARD_QCH, QCH_CON_MMC_CARD_QCH_ENABLE, QCH_CON_MMC_CARD_QCH_CLOCK_REQ, QCH_CON_MMC_CARD_QCH_EXPIRE_VAL, QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_HSI_QCH, QCH_CON_PPMU_HSI_QCH_ENABLE, QCH_CON_PPMU_HSI_QCH_CLOCK_REQ, QCH_CON_PPMU_HSI_QCH_EXPIRE_VAL, QCH_CON_PPMU_HSI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_HSI_QCH, QCH_CON_SYSREG_HSI_QCH_ENABLE, QCH_CON_SYSREG_HSI_QCH_CLOCK_REQ, QCH_CON_SYSREG_HSI_QCH_EXPIRE_VAL, QCH_CON_SYSREG_HSI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB20DRD_TOP_QCH_LINK, QCH_CON_USB20DRD_TOP_QCH_LINK_ENABLE, QCH_CON_USB20DRD_TOP_QCH_LINK_CLOCK_REQ, QCH_CON_USB20DRD_TOP_QCH_LINK_EXPIRE_VAL, QCH_CON_USB20DRD_TOP_QCH_LINK_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB20DRD_TOP_QCH_20CTRL, QCH_CON_USB20DRD_TOP_QCH_20CTRL_ENABLE, QCH_CON_USB20DRD_TOP_QCH_20CTRL_CLOCK_REQ, QCH_CON_USB20DRD_TOP_QCH_20CTRL_EXPIRE_VAL, QCH_CON_USB20DRD_TOP_QCH_20CTRL_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB20DRD_TOP_QCH_REFCLK, DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_ENABLE, DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_IGNORE_FORCE_PM_EN),
	CLK_QCH(USB20DRD_TOP_QCH_RTC, DMYQCH_CON_USB20DRD_TOP_QCH_RTC_ENABLE, DMYQCH_CON_USB20DRD_TOP_QCH_RTC_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_USB20DRD_TOP_QCH_RTC_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS0_QCH, QCH_CON_CSIS0_QCH_ENABLE, QCH_CON_CSIS0_QCH_CLOCK_REQ, QCH_CON_CSIS0_QCH_EXPIRE_VAL, QCH_CON_CSIS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS1_QCH, QCH_CON_CSIS1_QCH_ENABLE, QCH_CON_CSIS1_QCH_CLOCK_REQ, QCH_CON_CSIS1_QCH_EXPIRE_VAL, QCH_CON_CSIS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CSIS2_QCH, QCH_CON_CSIS2_QCH_ENABLE, QCH_CON_CSIS2_QCH_CLOCK_REQ, QCH_CON_CSIS2_QCH_EXPIRE_VAL, QCH_CON_CSIS2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_IS_QCH, QCH_CON_D_TZPC_IS_QCH_ENABLE, QCH_CON_D_TZPC_IS_QCH_CLOCK_REQ, QCH_CON_D_TZPC_IS_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_IS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(IS_CMU_IS_QCH, QCH_CON_IS_CMU_IS_QCH_ENABLE, QCH_CON_IS_CMU_IS_QCH_CLOCK_REQ, QCH_CON_IS_CMU_IS_QCH_EXPIRE_VAL, QCH_CON_IS_CMU_IS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(IS_TOP_QCH_S_00, QCH_CON_IS_TOP_QCH_S_00_ENABLE, QCH_CON_IS_TOP_QCH_S_00_CLOCK_REQ, QCH_CON_IS_TOP_QCH_S_00_EXPIRE_VAL, QCH_CON_IS_TOP_QCH_S_00_IGNORE_FORCE_PM_EN),
	CLK_QCH(IS_TOP_QCH_S_02, QCH_CON_IS_TOP_QCH_S_02_ENABLE, QCH_CON_IS_TOP_QCH_S_02_CLOCK_REQ, QCH_CON_IS_TOP_QCH_S_02_EXPIRE_VAL, QCH_CON_IS_TOP_QCH_S_02_IGNORE_FORCE_PM_EN),
	CLK_QCH(IS_TOP_QCH_S_03, QCH_CON_IS_TOP_QCH_S_03_ENABLE, QCH_CON_IS_TOP_QCH_S_03_CLOCK_REQ, QCH_CON_IS_TOP_QCH_S_03_EXPIRE_VAL, QCH_CON_IS_TOP_QCH_S_03_IGNORE_FORCE_PM_EN),
	CLK_QCH(IS_TOP_QCH_S_04, QCH_CON_IS_TOP_QCH_S_04_ENABLE, QCH_CON_IS_TOP_QCH_S_04_CLOCK_REQ, QCH_CON_IS_TOP_QCH_S_04_EXPIRE_VAL, QCH_CON_IS_TOP_QCH_S_04_IGNORE_FORCE_PM_EN),
	CLK_QCH(IS_TOP_QCH_S_05, QCH_CON_IS_TOP_QCH_S_05_ENABLE, QCH_CON_IS_TOP_QCH_S_05_CLOCK_REQ, QCH_CON_IS_TOP_QCH_S_05_EXPIRE_VAL, QCH_CON_IS_TOP_QCH_S_05_IGNORE_FORCE_PM_EN),
	CLK_QCH(IS_TOP_QCH_S_06, QCH_CON_IS_TOP_QCH_S_06_ENABLE, QCH_CON_IS_TOP_QCH_S_06_CLOCK_REQ, QCH_CON_IS_TOP_QCH_S_06_EXPIRE_VAL, QCH_CON_IS_TOP_QCH_S_06_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_IS_QCH, QCH_CON_LHM_AXI_P_IS_QCH_ENABLE, QCH_CON_LHM_AXI_P_IS_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_IS_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_IS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D0_IS_QCH, QCH_CON_LHS_AXI_D0_IS_QCH_ENABLE, QCH_CON_LHS_AXI_D0_IS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D0_IS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D0_IS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D1_IS_QCH, QCH_CON_LHS_AXI_D1_IS_QCH_ENABLE, QCH_CON_LHS_AXI_D1_IS_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D1_IS_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D1_IS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_IS0_QCH, QCH_CON_PPMU_IS0_QCH_ENABLE, QCH_CON_PPMU_IS0_QCH_CLOCK_REQ, QCH_CON_PPMU_IS0_QCH_EXPIRE_VAL, QCH_CON_PPMU_IS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_IS1_QCH, QCH_CON_PPMU_IS1_QCH_ENABLE, QCH_CON_PPMU_IS1_QCH_CLOCK_REQ, QCH_CON_PPMU_IS1_QCH_EXPIRE_VAL, QCH_CON_PPMU_IS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_IS0_QCH, QCH_CON_SYSMMU_IS0_QCH_ENABLE, QCH_CON_SYSMMU_IS0_QCH_CLOCK_REQ, QCH_CON_SYSMMU_IS0_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_IS0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_IS1_QCH, QCH_CON_SYSMMU_IS1_QCH_ENABLE, QCH_CON_SYSMMU_IS1_QCH_CLOCK_REQ, QCH_CON_SYSMMU_IS1_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_IS1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_IS_QCH, QCH_CON_SYSREG_IS_QCH_ENABLE, QCH_CON_SYSREG_IS_QCH_CLOCK_REQ, QCH_CON_SYSREG_IS_QCH_EXPIRE_VAL, QCH_CON_SYSREG_IS_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MFCMSCL_QCH, QCH_CON_D_TZPC_MFCMSCL_QCH_ENABLE, QCH_CON_D_TZPC_MFCMSCL_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MFCMSCL_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MFCMSCL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(JPEG_QCH, QCH_CON_JPEG_QCH_ENABLE, QCH_CON_JPEG_QCH_CLOCK_REQ, QCH_CON_JPEG_QCH_EXPIRE_VAL, QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_MFCMSCL_QCH, QCH_CON_LHM_AXI_P_MFCMSCL_QCH_ENABLE, QCH_CON_LHM_AXI_P_MFCMSCL_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_MFCMSCL_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_MFCMSCL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHS_AXI_D_MFCMSCL_QCH, QCH_CON_LHS_AXI_D_MFCMSCL_QCH_ENABLE, QCH_CON_LHS_AXI_D_MFCMSCL_QCH_CLOCK_REQ, QCH_CON_LHS_AXI_D_MFCMSCL_QCH_EXPIRE_VAL, QCH_CON_LHS_AXI_D_MFCMSCL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(M2M_QCH, QCH_CON_M2M_QCH_ENABLE, QCH_CON_M2M_QCH_CLOCK_REQ, QCH_CON_M2M_QCH_EXPIRE_VAL, QCH_CON_M2M_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCSC_QCH, QCH_CON_MCSC_QCH_ENABLE, QCH_CON_MCSC_QCH_CLOCK_REQ, QCH_CON_MCSC_QCH_EXPIRE_VAL, QCH_CON_MCSC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFC_QCH, QCH_CON_MFC_QCH_ENABLE, QCH_CON_MFC_QCH_CLOCK_REQ, QCH_CON_MFC_QCH_EXPIRE_VAL, QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MFCMSCL_CMU_MFCMSCL_QCH, QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_ENABLE, QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_CLOCK_REQ, QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_EXPIRE_VAL, QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_MFCMSCL_QCH, QCH_CON_PPMU_MFCMSCL_QCH_ENABLE, QCH_CON_PPMU_MFCMSCL_QCH_CLOCK_REQ, QCH_CON_PPMU_MFCMSCL_QCH_EXPIRE_VAL, QCH_CON_PPMU_MFCMSCL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_QCH, QCH_CON_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_QCH_ENABLE, QCH_CON_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_QCH_CLOCK_REQ, QCH_CON_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_QCH_EXPIRE_VAL, QCH_CON_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSMMU_MFCMSCL_QCH, QCH_CON_SYSMMU_MFCMSCL_QCH_ENABLE, QCH_CON_SYSMMU_MFCMSCL_QCH_CLOCK_REQ, QCH_CON_SYSMMU_MFCMSCL_QCH_EXPIRE_VAL, QCH_CON_SYSMMU_MFCMSCL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MFCMSCL_QCH, QCH_CON_SYSREG_MFCMSCL_QCH_ENABLE, QCH_CON_SYSREG_MFCMSCL_QCH_CLOCK_REQ, QCH_CON_SYSREG_MFCMSCL_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MFCMSCL_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_MIF_CMUREF_QCH, DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE, DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMC_QCH, QCH_CON_DMC_QCH_ENABLE, QCH_CON_DMC_QCH_CLOCK_REQ, QCH_CON_DMC_QCH_EXPIRE_VAL, QCH_CON_DMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MIF_QCH, QCH_CON_D_TZPC_MIF_QCH_ENABLE, QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_MIF_CP_QCH, QCH_CON_LHM_AXI_D_MIF_CP_QCH_ENABLE, QCH_CON_LHM_AXI_D_MIF_CP_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_MIF_CP_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_MIF_CP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_MIF_CPU_QCH, QCH_CON_LHM_AXI_D_MIF_CPU_QCH_ENABLE, QCH_CON_LHM_AXI_D_MIF_CPU_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_MIF_CPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_MIF_CPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_MIF_NRT_QCH, QCH_CON_LHM_AXI_D_MIF_NRT_QCH_ENABLE, QCH_CON_LHM_AXI_D_MIF_NRT_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_MIF_NRT_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_MIF_NRT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_MIF_RT_QCH, QCH_CON_LHM_AXI_D_MIF_RT_QCH_ENABLE, QCH_CON_LHM_AXI_D_MIF_RT_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_MIF_RT_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_MIF_RT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_MIF_QCH, QCH_CON_LHM_AXI_P_MIF_QCH_ENABLE, QCH_CON_LHM_AXI_P_MIF_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_MIF_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIF_CMU_MIF_QCH, QCH_CON_MIF_CMU_MIF_QCH_ENABLE, QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ, QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL, QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DMC_CPU_QCH, QCH_CON_PPMU_DMC_CPU_QCH_ENABLE, QCH_CON_PPMU_DMC_CPU_QCH_CLOCK_REQ, QCH_CON_PPMU_DMC_CPU_QCH_EXPIRE_VAL, QCH_CON_PPMU_DMC_CPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFRAPB_BRIDGE_DDR_PHY_QCH, QCH_CON_SFRAPB_BRIDGE_DDR_PHY_QCH_ENABLE, QCH_CON_SFRAPB_BRIDGE_DDR_PHY_QCH_CLOCK_REQ, QCH_CON_SFRAPB_BRIDGE_DDR_PHY_QCH_EXPIRE_VAL, QCH_CON_SFRAPB_BRIDGE_DDR_PHY_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFRAPB_BRIDGE_DMC_QCH, QCH_CON_SFRAPB_BRIDGE_DMC_QCH_ENABLE, QCH_CON_SFRAPB_BRIDGE_DMC_QCH_CLOCK_REQ, QCH_CON_SFRAPB_BRIDGE_DMC_QCH_EXPIRE_VAL, QCH_CON_SFRAPB_BRIDGE_DMC_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFRAPB_BRIDGE_DMC_PF_QCH, QCH_CON_SFRAPB_BRIDGE_DMC_PF_QCH_ENABLE, QCH_CON_SFRAPB_BRIDGE_DMC_PF_QCH_CLOCK_REQ, QCH_CON_SFRAPB_BRIDGE_DMC_PF_QCH_EXPIRE_VAL, QCH_CON_SFRAPB_BRIDGE_DMC_PF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFRAPB_BRIDGE_DMC_SECURE_QCH, QCH_CON_SFRAPB_BRIDGE_DMC_SECURE_QCH_ENABLE, QCH_CON_SFRAPB_BRIDGE_DMC_SECURE_QCH_CLOCK_REQ, QCH_CON_SFRAPB_BRIDGE_DMC_SECURE_QCH_EXPIRE_VAL, QCH_CON_SFRAPB_BRIDGE_DMC_SECURE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MIF_QCH, QCH_CON_SYSREG_MIF_QCH_ENABLE, QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ, QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(CMU_MIF1_CMU_REF_QCH, DMYQCH_CON_CMU_MIF1_CMU_REF_QCH_ENABLE, DMYQCH_CON_CMU_MIF1_CMU_REF_QCH_CLOCK_REQ, EMPTY_CAL_ID, DMYQCH_CON_CMU_MIF1_CMU_REF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(DMC1_QCH, QCH_CON_DMC1_QCH_ENABLE, QCH_CON_DMC1_QCH_CLOCK_REQ, QCH_CON_DMC1_QCH_EXPIRE_VAL, QCH_CON_DMC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_MIF1_QCH, QCH_CON_D_TZPC_MIF1_QCH_ENABLE, QCH_CON_D_TZPC_MIF1_QCH_CLOCK_REQ, QCH_CON_D_TZPC_MIF1_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_MIF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_MIF1_CPU_QCH, QCH_CON_LHM_AXI_D_MIF1_CPU_QCH_ENABLE, QCH_CON_LHM_AXI_D_MIF1_CPU_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_MIF1_CPU_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_MIF1_CPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_MIF1_NRT_QCH, QCH_CON_LHM_AXI_D_MIF1_NRT_QCH_ENABLE, QCH_CON_LHM_AXI_D_MIF1_NRT_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_MIF1_NRT_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_MIF1_NRT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_D_MIF1_RT_QCH, QCH_CON_LHM_AXI_D_MIF1_RT_QCH_ENABLE, QCH_CON_LHM_AXI_D_MIF1_RT_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_D_MIF1_RT_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_D_MIF1_RT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_MIF1_QCH, QCH_CON_LHM_AXI_P_MIF1_QCH_ENABLE, QCH_CON_LHM_AXI_P_MIF1_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_MIF1_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MIF1_CMU_MIF1_QCH, QCH_CON_MIF1_CMU_MIF1_QCH_ENABLE, QCH_CON_MIF1_CMU_MIF1_QCH_CLOCK_REQ, QCH_CON_MIF1_CMU_MIF1_QCH_EXPIRE_VAL, QCH_CON_MIF1_CMU_MIF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PPMU_DCM1_CPU_QCH, QCH_CON_PPMU_DCM1_CPU_QCH_ENABLE, QCH_CON_PPMU_DCM1_CPU_QCH_CLOCK_REQ, QCH_CON_PPMU_DCM1_CPU_QCH_EXPIRE_VAL, QCH_CON_PPMU_DCM1_CPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFRAPB_BRIDGE_DDR_PHY1_QCH, QCH_CON_SFRAPB_BRIDGE_DDR_PHY1_QCH_ENABLE, QCH_CON_SFRAPB_BRIDGE_DDR_PHY1_QCH_CLOCK_REQ, QCH_CON_SFRAPB_BRIDGE_DDR_PHY1_QCH_EXPIRE_VAL, QCH_CON_SFRAPB_BRIDGE_DDR_PHY1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFRAPB_BRIDGE_DMC1_PPMPU_QCH, QCH_CON_SFRAPB_BRIDGE_DMC1_PPMPU_QCH_ENABLE, QCH_CON_SFRAPB_BRIDGE_DMC1_PPMPU_QCH_CLOCK_REQ, QCH_CON_SFRAPB_BRIDGE_DMC1_PPMPU_QCH_EXPIRE_VAL, QCH_CON_SFRAPB_BRIDGE_DMC1_PPMPU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFRAPB_BRIDGE_DMC1_SECURE_QCH, QCH_CON_SFRAPB_BRIDGE_DMC1_SECURE_QCH_ENABLE, QCH_CON_SFRAPB_BRIDGE_DMC1_SECURE_QCH_CLOCK_REQ, QCH_CON_SFRAPB_BRIDGE_DMC1_SECURE_QCH_EXPIRE_VAL, QCH_CON_SFRAPB_BRIDGE_DMC1_SECURE_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFR_APB_BRIDGE_DMC1_QCH, QCH_CON_SFR_APB_BRIDGE_DMC1_QCH_ENABLE, QCH_CON_SFR_APB_BRIDGE_DMC1_QCH_CLOCK_REQ, QCH_CON_SFR_APB_BRIDGE_DMC1_QCH_EXPIRE_VAL, QCH_CON_SFR_APB_BRIDGE_DMC1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SFR_APB_BRIDGE_DMC1_PF_QCH, QCH_CON_SFR_APB_BRIDGE_DMC1_PF_QCH_ENABLE, QCH_CON_SFR_APB_BRIDGE_DMC1_PF_QCH_CLOCK_REQ, QCH_CON_SFR_APB_BRIDGE_DMC1_PF_QCH_EXPIRE_VAL, QCH_CON_SFR_APB_BRIDGE_DMC1_PF_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_MIF1_QCH, QCH_CON_SYSREG_MIF1_QCH_ENABLE, QCH_CON_SYSREG_MIF1_QCH_CLOCK_REQ, QCH_CON_SYSREG_MIF1_QCH_EXPIRE_VAL, QCH_CON_SYSREG_MIF1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MODEM_CMU_MODEM_QCH, QCH_CON_MODEM_CMU_MODEM_QCH_ENABLE, QCH_CON_MODEM_CMU_MODEM_QCH_CLOCK_REQ, QCH_CON_MODEM_CMU_MODEM_QCH_EXPIRE_VAL, QCH_CON_MODEM_CMU_MODEM_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(BUSIF_TMU_QCH, QCH_CON_BUSIF_TMU_QCH_ENABLE, QCH_CON_BUSIF_TMU_QCH_CLOCK_REQ, QCH_CON_BUSIF_TMU_QCH_EXPIRE_VAL, QCH_CON_BUSIF_TMU_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(D_TZPC_PERI_QCH, QCH_CON_D_TZPC_PERI_QCH_ENABLE, QCH_CON_D_TZPC_PERI_QCH_CLOCK_REQ, QCH_CON_D_TZPC_PERI_QCH_EXPIRE_VAL, QCH_CON_D_TZPC_PERI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(GPIO_PERI_QCH, QCH_CON_GPIO_PERI_QCH_ENABLE, QCH_CON_GPIO_PERI_QCH_CLOCK_REQ, QCH_CON_GPIO_PERI_QCH_EXPIRE_VAL, QCH_CON_GPIO_PERI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI2C_0_QCH, QCH_CON_HSI2C_0_QCH_ENABLE, QCH_CON_HSI2C_0_QCH_CLOCK_REQ, QCH_CON_HSI2C_0_QCH_EXPIRE_VAL, QCH_CON_HSI2C_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI2C_1_QCH, QCH_CON_HSI2C_1_QCH_ENABLE, QCH_CON_HSI2C_1_QCH_CLOCK_REQ, QCH_CON_HSI2C_1_QCH_EXPIRE_VAL, QCH_CON_HSI2C_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(HSI2C_2_QCH, QCH_CON_HSI2C_2_QCH_ENABLE, QCH_CON_HSI2C_2_QCH_CLOCK_REQ, QCH_CON_HSI2C_2_QCH_EXPIRE_VAL, QCH_CON_HSI2C_2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_0_QCH, QCH_CON_I2C_0_QCH_ENABLE, QCH_CON_I2C_0_QCH_CLOCK_REQ, QCH_CON_I2C_0_QCH_EXPIRE_VAL, QCH_CON_I2C_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_1_QCH, QCH_CON_I2C_1_QCH_ENABLE, QCH_CON_I2C_1_QCH_CLOCK_REQ, QCH_CON_I2C_1_QCH_EXPIRE_VAL, QCH_CON_I2C_1_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_2_QCH, QCH_CON_I2C_2_QCH_ENABLE, QCH_CON_I2C_2_QCH_CLOCK_REQ, QCH_CON_I2C_2_QCH_EXPIRE_VAL, QCH_CON_I2C_2_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_3_QCH, QCH_CON_I2C_3_QCH_ENABLE, QCH_CON_I2C_3_QCH_CLOCK_REQ, QCH_CON_I2C_3_QCH_EXPIRE_VAL, QCH_CON_I2C_3_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_4_QCH, QCH_CON_I2C_4_QCH_ENABLE, QCH_CON_I2C_4_QCH_CLOCK_REQ, QCH_CON_I2C_4_QCH_EXPIRE_VAL, QCH_CON_I2C_4_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_5_QCH, QCH_CON_I2C_5_QCH_ENABLE, QCH_CON_I2C_5_QCH_CLOCK_REQ, QCH_CON_I2C_5_QCH_EXPIRE_VAL, QCH_CON_I2C_5_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(I2C_6_QCH, QCH_CON_I2C_6_QCH_ENABLE, QCH_CON_I2C_6_QCH_CLOCK_REQ, QCH_CON_I2C_6_QCH_EXPIRE_VAL, QCH_CON_I2C_6_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(LHM_AXI_P_PERI_QCH, QCH_CON_LHM_AXI_P_PERI_QCH_ENABLE, QCH_CON_LHM_AXI_P_PERI_QCH_CLOCK_REQ, QCH_CON_LHM_AXI_P_PERI_QCH_EXPIRE_VAL, QCH_CON_LHM_AXI_P_PERI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(MCT_QCH, QCH_CON_MCT_QCH_ENABLE, QCH_CON_MCT_QCH_CLOCK_REQ, QCH_CON_MCT_QCH_EXPIRE_VAL, QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(OTP_CON_TOP_QCH, QCH_CON_OTP_CON_TOP_QCH_ENABLE, QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ, QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL, QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PERI_CMU_PERI_QCH, QCH_CON_PERI_CMU_PERI_QCH_ENABLE, QCH_CON_PERI_CMU_PERI_QCH_CLOCK_REQ, QCH_CON_PERI_CMU_PERI_QCH_EXPIRE_VAL, QCH_CON_PERI_CMU_PERI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(PWM_MOTOR_QCH, QCH_CON_PWM_MOTOR_QCH_ENABLE, QCH_CON_PWM_MOTOR_QCH_CLOCK_REQ, QCH_CON_PWM_MOTOR_QCH_EXPIRE_VAL, QCH_CON_PWM_MOTOR_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SPI_0_QCH, QCH_CON_SPI_0_QCH_ENABLE, QCH_CON_SPI_0_QCH_CLOCK_REQ, QCH_CON_SPI_0_QCH_EXPIRE_VAL, QCH_CON_SPI_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(SYSREG_PERI_QCH, QCH_CON_SYSREG_PERI_QCH_ENABLE, QCH_CON_SYSREG_PERI_QCH_CLOCK_REQ, QCH_CON_SYSREG_PERI_QCH_EXPIRE_VAL, QCH_CON_SYSREG_PERI_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(UART_QCH, QCH_CON_UART_QCH_ENABLE, QCH_CON_UART_QCH_CLOCK_REQ, QCH_CON_UART_QCH_EXPIRE_VAL, QCH_CON_UART_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_0_QCH, QCH_CON_WDT_0_QCH_ENABLE, QCH_CON_WDT_0_QCH_CLOCK_REQ, QCH_CON_WDT_0_QCH_EXPIRE_VAL, QCH_CON_WDT_0_QCH_IGNORE_FORCE_PM_EN),
	CLK_QCH(WDT_1_QCH, QCH_CON_WDT_1_QCH_ENABLE, QCH_CON_WDT_1_QCH_CLOCK_REQ, QCH_CON_WDT_1_QCH_EXPIRE_VAL, QCH_CON_WDT_1_QCH_IGNORE_FORCE_PM_EN),
};

unsigned int cmucal_option_size = 19;
struct cmucal_option cmucal_option_list[] = {
	CLK_OPTION(CTRL_OPTION_CMU_APM, APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_AUD, AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CHUB, CHUB_CMU_CHUB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CHUB_CMU_CHUB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CMGP, CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_TOP, CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CORE, CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL0, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_CPUCL0, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_CPUCL1, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_EMBEDDED_CMU_CPUCL1, CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_DPU, DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_G3D, G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_HSI, HSI_CMU_HSI_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, HSI_CMU_HSI_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_IS, IS_CMU_IS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, IS_CMU_IS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MFCMSCL, MFCMSCL_CMU_MFCMSCL_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MFCMSCL_CMU_MFCMSCL_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MIF, MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MIF1, MIF1_CMU_MIF1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MIF1_CMU_MIF1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_MODEM, MODEM_CMU_MODEM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, MODEM_CMU_MODEM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
	CLK_OPTION(CTRL_OPTION_CMU_PERI, PERI_CMU_PERI_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, PERI_CMU_PERI_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING),
};
