#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Jul 20 23:02:44 2017
# Process ID: 14536
# Current directory: E:/HITCS/exp5/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12316 E:\HITCS\exp5\cpu\cpu.xpr
# Log file: E:/HITCS/exp5/cpu/vivado.log
# Journal file: E:/HITCS/exp5/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/HITCS/exp5/cpu/cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 793.059 ; gain = 76.461
set_property SOURCE_SET {} [get_filesets sim_1]
close [ open E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd w ]
add_files -fileset sim_1 E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd
set_property SOURCE_SET {} [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd}
WARNING: [filemgmt 56-12] File 'E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd' cannot be added to the project because it already exists in the project, skipping this file
set_property is_enabled false [get_files  {E:/HITCS/exp5/cpu/tb_alu_behav.wcfg E:/HITCS/exp5/cpu/tb_write_back_behav.wcfg}]
set_property top tb_cpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
ERROR: [VRFC 10-1412] syntax error near CLK [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:36]
ERROR: [VRFC 10-1412] syntax error near ram_DATA [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:38]
ERROR: [VRFC 10-91] cpu is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:42]
ERROR: [VRFC 10-91] clk is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:52]
ERROR: [VRFC 10-91] rst is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:56]
ERROR: [VRFC 10-91] rst is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:58]
ERROR: [VRFC 10-91] ram_data is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:65]
ERROR: [VRFC 10-91] ram_data is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:68]
ERROR: [VRFC 10-91] ram_data is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:71]
ERROR: [VRFC 10-91] ram_data is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:74]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:10]
INFO: [VRFC 10-240] VHDL file E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
ERROR: [VRFC 10-719] formal port/generic <i_clk> is not declared in <cpu> [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:44]
ERROR: [VRFC 10-704] formal clk has no actual or default value [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:10]
INFO: [VRFC 10-240] VHDL file E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
ERROR: [VRFC 10-719] formal port/generic <i_clk> is not declared in <cpu> [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:44]
ERROR: [VRFC 10-704] formal clk has no actual or default value [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:10]
INFO: [VRFC 10-240] VHDL file E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
ERROR: [VRFC 10-91] k0 is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:46]
ERROR: [VRFC 10-91] k1 is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:47]
ERROR: [VRFC 10-91] k2 is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:48]
ERROR: [VRFC 10-91] k3 is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:49]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:10]
INFO: [VRFC 10-240] VHDL file E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 8 elements ; formal o_addr expects 16 [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd:229]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_cpu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xsim.dir/tb_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xsim.dir/tb_cpu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jul 21 01:01:04 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 21 01:01:04 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 860.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 908.457 ; gain = 47.781
add_wave {{/tb_cpu/uut_cpu/uut_alu/R}} 
add_wave {{/tb_cpu/uut_cpu/uut_fetch/I_IR}} 
add_wave {{/tb_cpu/uut_cpu/uut_mod4/O_t1}} {{/tb_cpu/uut_cpu/uut_mod4/O_t2}} {{/tb_cpu/uut_cpu/uut_mod4/O_t3}} {{/tb_cpu/uut_cpu/uut_mod4/O_t4}} 
add_wave {{/tb_cpu/uut_cpu/uut_mod4/I_rst}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 908.457 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 908.457 ; gain = 0.000
add_wave {{/tb_cpu/uut_cpu/uut_fetch/O_PC}} 
add_wave {{/tb_cpu/uut_cpu/uut_fetch/PC}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 908.457 ; gain = 0.000
add_wave {{/tb_cpu/uut_cpu/uut_fetch/I_PC_update}} 
add_wave {{/tb_cpu/uut_cpu/uut_fetch/I_PC_new}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 908.457 ; gain = 0.000
add_wave {{/tb_cpu/uut_cpu/uut_alu/O_ALU}} 
add_wave {{/tb_cpu/uut_cpu/uut_alu/O_ADDR}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 908.457 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
add_wave {{/tb_cpu/uut_cpu/uut_ram_ctrl/IO_DATA}} 
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 908.457 ; gain = 0.000
add_wave {{/tb_cpu/uut_cpu/uut_write_back/I_t4}} {{/tb_cpu/uut_cpu/uut_write_back/I_IR}} {{/tb_cpu/uut_cpu/uut_write_back/I_RTEMP}} {{/tb_cpu/uut_cpu/uut_write_back/I_ALU}} {{/tb_cpu/uut_cpu/uut_write_back/I_PC}} {{/tb_cpu/uut_cpu/uut_write_back/O_REG_addr}} {{/tb_cpu/uut_cpu/uut_write_back/O_REG_new}} {{/tb_cpu/uut_cpu/uut_write_back/O_PC_new}} {{/tb_cpu/uut_cpu/uut_write_back/O_PC_update}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 908.457 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 908.457 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
ERROR: [VRFC 10-1412] syntax error near s [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd:156]
ERROR: [VRFC 10-486] character '0' is not in type std_logic_vector [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd:156]
ERROR: [VRFC 10-1478] type of aggregate cannot be determined without context ; 0 visible types match here [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd:159]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd:32]
INFO: [VRFC 10-240] VHDL file E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
ERROR: [VRFC 10-1478] type of aggregate cannot be determined without context ; 0 visible types match here [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd:159]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd:32]
INFO: [VRFC 10-240] VHDL file E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 16 [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd:172]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_cpu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 910.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 910.254 ; gain = 0.000
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.254 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 245 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 910.254 ; gain = 0.000
run 30 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 30 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_wave {{/tb_cpu/uut_cpu/uut_alu/I_IR}} {{/tb_cpu/uut_cpu/uut_alu/I_t2}} {{/tb_cpu/uut_cpu/uut_alu/I_REG_addr}} {{/tb_cpu/uut_cpu/uut_alu/I_REG_new}} {{/tb_cpu/uut_cpu/uut_alu/O_ALU}} {{/tb_cpu/uut_cpu/uut_alu/O_ADDR}} {{/tb_cpu/uut_cpu/uut_alu/R}} {{/tb_cpu/uut_cpu/uut_alu/ri}} {{/tb_cpu/uut_cpu/uut_alu/rj}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 245 ns  Iteration: 10000
run 30 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
add_wave {{/tb_cpu/uut_cpu/alu_data}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
ERROR: [VRFC 10-91] t2 is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd:43]
ERROR: [VRFC 10-91] t2 is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd:44]
ERROR: [VRFC 10-91] t2 is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd:45]
ERROR: [VRFC 10-91] t2 is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd:46]
ERROR: [VRFC 10-91] t2 is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd:47]
ERROR: [VRFC 10-91] t2 is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd:42]
ERROR: [VRFC 10-91] t2 is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd:51]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd:19]
INFO: [VRFC 10-240] VHDL file E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 910.254 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 910.254 ; gain = 0.000
add_wave {{/tb_cpu/uut_cpu/uut_fetch/PC_t}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 910.254 ; gain = 0.000
save_wave_config {E:/HITCS/exp5/cpu/tb_cpu_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/HITCS/exp5/cpu/tb_cpu_behav.wcfg
set_property xsim.view {E:/HITCS/exp5/cpu/tb_mod4_behav.wcfg E:/HITCS/exp5/cpu/tb_fetch_behav.wcfg E:/HITCS/exp5/cpu/tb_alu_behav.wcfg E:/HITCS/exp5/cpu/tb_ram_ctrl_behav.wcfg E:/HITCS/exp5/cpu/tb_io_ctrl_behav.wcfg E:/HITCS/exp5/cpu/tb_refer_behav.wcfg E:/HITCS/exp5/cpu/tb_write_back_behav.wcfg E:/HITCS/exp5/cpu/tb_cpu_behav.wcfg} [get_filesets sim_1]
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 914.891 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
ERROR: [VRFC 10-568] digit 'Z' is larger than base in X"ZZZZ" [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:94]
ERROR: [VRFC 10-568] digit 'Z' is larger than base in X"ZZZZ" [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:101]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:10]
INFO: [VRFC 10-240] VHDL file E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 914.891 ; gain = 0.000
add_wave {{/tb_cpu/uut_cpu/ram_IR}} 
add_wave {{/tb_cpu/uut_cpu/global_IR}} 
add_wave {{/tb_cpu/uut_cpu/IO_ram_DATA}} 
add_wave {{/tb_cpu/uut_cpu/uut_refer/I_t3}} {{/tb_cpu/uut_cpu/uut_refer/I_IR}} {{/tb_cpu/uut_cpu/uut_refer/I_ALU}} {{/tb_cpu/uut_cpu/uut_refer/I_addr}} {{/tb_cpu/uut_cpu/uut_refer/O_CS_ram}} {{/tb_cpu/uut_cpu/uut_refer/O_WR_ram}} {{/tb_cpu/uut_cpu/uut_refer/O_RD_ram}} {{/tb_cpu/uut_cpu/uut_refer/I_data_ram}} {{/tb_cpu/uut_cpu/uut_refer/O_data_ram}} {{/tb_cpu/uut_cpu/uut_refer/O_addr_ram}} {{/tb_cpu/uut_cpu/uut_refer/O_CS_io}} {{/tb_cpu/uut_cpu/uut_refer/O_WR_io}} {{/tb_cpu/uut_cpu/uut_refer/O_RD_io}} {{/tb_cpu/uut_cpu/uut_refer/I_data_io}} {{/tb_cpu/uut_cpu/uut_refer/O_data_io}} {{/tb_cpu/uut_cpu/uut_refer/O_addr_io}} {{/tb_cpu/uut_cpu/uut_refer/O_RTEMP}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 1000 ns
add_wave {{/tb_cpu/uut_cpu/uut_ram_ctrl/I_PC}} {{/tb_cpu/uut_cpu/uut_ram_ctrl/I_PC_read}} {{/tb_cpu/uut_cpu/uut_ram_ctrl/O_IR}} {{/tb_cpu/uut_cpu/uut_ram_ctrl/I_CS}} {{/tb_cpu/uut_cpu/uut_ram_ctrl/I_WR}} {{/tb_cpu/uut_cpu/uut_ram_ctrl/I_RD}} {{/tb_cpu/uut_cpu/uut_ram_ctrl/I_ADDR}} {{/tb_cpu/uut_cpu/uut_ram_ctrl/I_DATA}} {{/tb_cpu/uut_cpu/uut_ram_ctrl/O_RTEMP}} {{/tb_cpu/uut_cpu/uut_ram_ctrl/O_ADDR}} {{/tb_cpu/uut_cpu/uut_ram_ctrl/IO_DATA}} {{/tb_cpu/uut_cpu/uut_ram_ctrl/O_NCS}} {{/tb_cpu/uut_cpu/uut_ram_ctrl/O_NRD}} {{/tb_cpu/uut_cpu/uut_ram_ctrl/O_NWR}} {{/tb_cpu/uut_cpu/uut_ram_ctrl/O_NBH}} {{/tb_cpu/uut_cpu/uut_ram_ctrl/O_NBL}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 914.891 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 914.891 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 914.891 ; gain = 0.000
add_wave {{/tb_cpu/uut_cpu/O_ram_ADDR}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
ERROR: [VRFC 10-91] k_0 is not declared [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:108]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:10]
INFO: [VRFC 10-240] VHDL file E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
ERROR: [VRFC 10-487] character 'd' is not in element type std_ulogic [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:108]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:10]
INFO: [VRFC 10-240] VHDL file E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.891 ; gain = 0.000
add_wave {{/tb_cpu/uut_cpu/O_S0}} {{/tb_cpu/uut_cpu/O_S1}} {{/tb_cpu/uut_cpu/O_S2}} {{/tb_cpu/uut_cpu/O_S3}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 914.891 ; gain = 0.000
add_wave {{/tb_cpu/uut_cpu/uut_io_ctrl/I_CS}} {{/tb_cpu/uut_cpu/uut_io_ctrl/I_WR}} {{/tb_cpu/uut_cpu/uut_io_ctrl/I_RD}} {{/tb_cpu/uut_cpu/uut_io_ctrl/I_ADDR}} {{/tb_cpu/uut_cpu/uut_io_ctrl/I_DATA}} {{/tb_cpu/uut_cpu/uut_io_ctrl/O_RTEMP}} {{/tb_cpu/uut_cpu/uut_io_ctrl/O_S0}} {{/tb_cpu/uut_cpu/uut_io_ctrl/O_S1}} {{/tb_cpu/uut_cpu/uut_io_ctrl/O_S2}} {{/tb_cpu/uut_cpu/uut_io_ctrl/O_S3}} {{/tb_cpu/uut_cpu/uut_io_ctrl/I_K0}} {{/tb_cpu/uut_cpu/uut_io_ctrl/I_K1}} {{/tb_cpu/uut_cpu/uut_io_ctrl/I_K2}} {{/tb_cpu/uut_cpu/uut_io_ctrl/I_K3}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 914.891 ; gain = 0.000
add_wave {{/tb_cpu/uut_cpu/uut_refer/I_t3}} {{/tb_cpu/uut_cpu/uut_refer/I_IR}} {{/tb_cpu/uut_cpu/uut_refer/I_ALU}} {{/tb_cpu/uut_cpu/uut_refer/I_addr}} {{/tb_cpu/uut_cpu/uut_refer/O_CS_ram}} {{/tb_cpu/uut_cpu/uut_refer/O_WR_ram}} {{/tb_cpu/uut_cpu/uut_refer/O_RD_ram}} {{/tb_cpu/uut_cpu/uut_refer/I_data_ram}} {{/tb_cpu/uut_cpu/uut_refer/O_data_ram}} {{/tb_cpu/uut_cpu/uut_refer/O_addr_ram}} {{/tb_cpu/uut_cpu/uut_refer/O_CS_io}} {{/tb_cpu/uut_cpu/uut_refer/O_WR_io}} {{/tb_cpu/uut_cpu/uut_refer/O_RD_io}} {{/tb_cpu/uut_cpu/uut_refer/I_data_io}} {{/tb_cpu/uut_cpu/uut_refer/O_data_io}} {{/tb_cpu/uut_cpu/uut_refer/O_addr_io}} {{/tb_cpu/uut_cpu/uut_refer/O_RTEMP}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 914.891 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 914.891 ; gain = 0.000
save_wave_config {E:/HITCS/exp5/cpu/tb_cpu_behav.wcfg}
add_wave {{/tb_cpu/uut_cpu/I_K0}} {{/tb_cpu/uut_cpu/I_K1}} {{/tb_cpu/uut_cpu/I_K2}} {{/tb_cpu/uut_cpu/I_K3}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 1 elements ; expected 8 [E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd:65]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_cpu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/HITCS/exp5/cpu/cpu.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 9716ed82fff442898a6e4980f8bf1f8b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.mod4 [mod4_default]
Compiling architecture behavioral of entity xil_defaultlib.fetch [fetch_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_ctrl [ram_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.refer [refer_default]
Compiling architecture behavioral of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.write_back [write_back_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu [cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_cpu
Built simulation snapshot tb_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.891 ; gain = 0.000
add_wave {{/tb_cpu/uut_cpu/refer_RTEMP}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
save_wave_config {E:/HITCS/exp5/cpu/tb_cpu_behav.wcfg}
log_wave {/tb_cpu/uut_cpu/uut_write_back} 
log_wave {/tb_cpu/uut_cpu/uut_write_back} 
log_wave {/tb_cpu/uut_cpu/uut_write_back} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 09:44:12 2017...
