if [ -s patches/ethernet.patch ] ; then cd ethernet/verilog-ethernet && ( git apply -R --check ../../patches/ethernet.patch 2>/dev/null || git apply ../../patches/ethernet.patch ) ; fi
if [ -s patches/rocket-chip.patch ] ; then cd rocket-chip && ( git apply -R --check ../patches/rocket-chip.patch 2>/dev/null || git apply ../patches/rocket-chip.patch ) ; fi
if [ -s patches/riscv-boom.patch ] ; then cd generators/riscv-boom && ( git apply -R --check ../../patches/riscv-boom.patch 2>/dev/null || git apply ../../patches/riscv-boom.patch ) ; fi
if [ -s patches/sifive-cache.patch ] ; then cd generators/sifive-cache && ( git apply -R --check ../../patches/sifive-cache.patch 2>/dev/null || git apply ../../patches/sifive-cache.patch ) ; fi
if [ -s patches/gemmini.patch ] ; then cd generators/gemmini && ( git apply -R --check ../../patches/gemmini.patch 2>/dev/null || git apply ../../patches/gemmini.patch ) ; fi
mkdir -p workspace/rocket64s2/tmp
cp rocket-chip/bootrom/bootrom.img workspace/bootrom.img
java -Xmx12G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/mat/GitHub/RISC-V-heterogeneous-extension/rocket-chip/sbt-launch.jar "runMain freechips.rocketchip.system.Generator -td workspace/rocket64s2/tmp -T Vivado.RocketSystem -C Vivado.Rocket64s2"
[info] welcome to sbt 1.3.13 (Ubuntu Java 11.0.17)
[info] loading settings for project risc-v-heterogeneous-extension-build from plugins.sbt ...
[info] loading project definition from /home/mat/GitHub/RISC-V-heterogeneous-extension/project
[info] loading settings for project vivado from build.sbt ...
[info] loading settings for project targetutils from build.sbt ...
[info] loading settings for project gemmini from build.sbt ...
[info] loading settings for project boom from build.sbt ...
[info] loading settings for project testchipip from build.sbt ...
[info] loading settings for project rocketchip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] loading settings for project api-config-chipsalliance from build.sbt ...
[info] resolving key references (10385 settings) ...
Using addons: 
[info] set current project to vivado (in build file:/home/mat/GitHub/RISC-V-heterogeneous-extension/)
[warn] There may be incompatibilities among your library dependencies; run 'evicted' to see detailed eviction warnings.
[warn] There may be incompatibilities among your library dependencies; run 'evicted' to see detailed eviction warnings.
[warn] There may be incompatibilities among your library dependencies; run 'evicted' to see detailed eviction warnings.
[info] Compiling 1 Scala source to /home/mat/GitHub/RISC-V-heterogeneous-extension/rocket-chip/target/scala-2.12/classes ...
[info] Done compiling.
[warn] Multiple main classes detected.  Run 'show discoveredMainClasses' to see the list
[info] running freechips.rocketchip.system.Generator -td workspace/rocket64s2/tmp -T Vivado.RocketSystem -C Vivado.Rocket64s2
Interrupt map (4 harts 8 interrupts):
  [1, 8] => gen

/dts-v1/;

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "freechips,rocketchip-vivado-dev";
	model = "freechips,rocketchip-vivado";
	L18: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <1000000>;
		L4: cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <4096>;
			d-tlb-sets = <1>;
			d-tlb-size = <4>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <8>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <4096>;
			i-tlb-sets = <1>;
			i-tlb-size = <4>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L13>;
			reg = <0x0>;
			riscv,isa = "rv64imafdc";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L2: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
		L7: cpu@1 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <4096>;
			d-tlb-sets = <1>;
			d-tlb-size = <4>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <8>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <4096>;
			i-tlb-sets = <1>;
			i-tlb-size = <4>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L13>;
			reg = <0x1>;
			riscv,isa = "rv64imafdc";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L5: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	L13: memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x80000000>;
	};
	L17: soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "freechips,rocketchip-vivado-soc", "simple-bus";
		ranges;
		L9: clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&L2 3 &L2 7 &L5 3 &L5 7>;
			reg = <0x2000000 0x10000>;
			reg-names = "control";
		};
		L10: debug-controller@0 {
			compatible = "sifive,debug-013", "riscv,debug-013";
			debug-attach = "dmi";
			interrupts-extended = <&L2 65535 &L5 65535>;
			reg = <0x0 0x1000>;
			reg-names = "control";
		};
		L1: error-device@3000 {
			compatible = "sifive,error0";
			reg = <0x3000 0x1000>;
		};
		L12: external-interrupts {
			interrupt-parent = <&L8>;
			interrupts = <1 2 3 4 5 6 7 8>;
		};
		L8: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&L2 11 &L2 9 &L5 11 &L5 9>;
			reg = <0xc000000 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <7>;
			riscv,ndev = <8>;
		};
		L14: mmio-port-axi4@60000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "simple-bus";
			ranges = <0x60000000 0x60000000 0x20000000>;
		};
		L15: rom@10000 {
			compatible = "sifive,rom0";
			reg = <0x10000 0x10000>;
			reg-names = "mem";
		};
		L0: subsystem_pbus_clock {
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			clock-output-names = "subsystem_pbus_clock";
			compatible = "fixed-clock";
		};
	};
};

Generated Address Map
	       0 -     1000 ARWX  debug-controller@0
	    3000 -     4000 ARWX  error-device@3000
	   10000 -    20000  R X  rom@10000
	 2000000 -  2010000 ARW   clint@2000000
	 c000000 - 10000000 ARW   interrupt-controller@c000000
	60000000 - 80000000  RWX  mmio-port-axi4@60000000
	80000000 - 100000000  RWXC memory@80000000

[success] Total time: 31 s, completed 4 Feb 2023, 16:00:47
mv workspace/rocket64s2/tmp/Vivado.Rocket64s2.anno.json workspace/rocket64s2/system.anno.json
mv workspace/rocket64s2/tmp/Vivado.Rocket64s2.dts workspace/rocket64s2/system.dts
rm -rf workspace/rocket64s2/tmp
mkdir -p workspace/rocket64s2/system-nexys-a7-100t
cat workspace/rocket64s2/system.dts board/nexys-a7-100t/bootrom.dts >bootrom/system.dts
sed -i "s#reg = <0x80000000 *0x.*>#reg = <0x80000000 0x08000000>#g" bootrom/system.dts
sed -i "s#reg = <0x0 0x80000000 *0x.*>#reg = <0x0 0x80000000 0x0 0x08000000>#g" bootrom/system.dts
sed -i "s#clock-frequency = <[0-9]*>#clock-frequency = <50000000>#g" bootrom/system.dts
sed -i "s#timebase-frequency = <[0-9]*>#timebase-frequency = <500000>#g" bootrom/system.dts
if [ ! -z "" ] ; then sed -i "s#local-mac-address = \[.*\]#local-mac-address = []#g" bootrom/system.dts ; fi
if [ ! -z "" ] ; then sed -i "s#phy-mode = \".*\"#phy-mode = \"\"#g" bootrom/system.dts ; fi
sed -i "/interrupts-extended = <&.* 65535>;/d" bootrom/system.dts
make -C bootrom CROSS_COMPILE="/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/gcc/riscv/bin/riscv64-unknown-elf-" CFLAGS="-march=rv64imac -mabi=lp64" BOARD=nexys-a7-100t clean bootrom.img
make[1]: Entering directory '/home/mat/GitHub/RISC-V-heterogeneous-extension/bootrom'
rm -f *.elf *.img *.dtb
dtc -I dts -O dtb -o system.dtb system.dts
/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/gcc/riscv/bin/riscv64-unknown-elf-gcc -march=rv64imac -mabi=lp64 -mcmodel=medany -Os -ffunction-sections -Wall -fno-pic -fno-common -g -I. -DDEVICE_TREE='"system.dtb"' -static -nostartfiles -T bootrom.lds -Wl,--gc-sections -o bootrom.elf head.S kprintf.c bootrom.c ff.c ffunicode.c
/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/gcc/riscv/bin/riscv64-unknown-elf-objdump -h -p bootrom.elf

bootrom.elf:     file format elf64-littleriscv

Program Header:
    LOAD off    0x0000000000001000 vaddr 0x0000000000010000 paddr 0x0000000000010000 align 2**12
         filesz 0x0000000000003c28 memsz 0x0000000000003c28 flags r-x

Sections:
Idx Name          Size      VMA               LMA               File off  Algn
  0 .text         00003c28  0000000000010000  0000000000010000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000748  0000000080000000  0000000080000000  00000000  2**3
                  ALLOC
  2 .debug_line   00002855  0000000000000000  0000000000000000  00004c28  2**0
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_info   00004ade  0000000000000000  0000000000000000  0000747d  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_abbrev 0000097e  0000000000000000  0000000000000000  0000bf5b  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002d0  0000000000000000  0000000000000000  0000c8e0  2**4
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_str    00000cc7  0000000000000000  0000000000000000  0000cbb0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_ranges 00000bd0  0000000000000000  0000000000000000  0000d880  2**4
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00006015  0000000000000000  0000000000000000  0000e450  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .comment      00000011  0000000000000000  0000000000000000  00014465  2**0
                  CONTENTS, READONLY
 10 .debug_frame  00000628  0000000000000000  0000000000000000  00014478  2**3
                  CONTENTS, READONLY, DEBUGGING
/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/gcc/riscv/bin/riscv64-unknown-elf-objcopy -O binary bootrom.elf bootrom.img
ls -l bootrom.img
-rwxrwxr-x 1 mat mat 15400 Feb  4 16:00 bootrom.img
make[1]: Leaving directory '/home/mat/GitHub/RISC-V-heterogeneous-extension/bootrom'
mv bootrom/system.dts workspace/rocket64s2/system-nexys-a7-100t.dts
mv bootrom/bootrom.img workspace/bootrom.img
java -Xmx12G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/mat/GitHub/RISC-V-heterogeneous-extension/rocket-chip/sbt-launch.jar "runMain freechips.rocketchip.system.Generator -td workspace/rocket64s2/system-nexys-a7-100t -T Vivado.RocketSystem -C Vivado.Rocket64s2"
[info] welcome to sbt 1.3.13 (Ubuntu Java 11.0.17)
[info] loading settings for project risc-v-heterogeneous-extension-build from plugins.sbt ...
[info] loading project definition from /home/mat/GitHub/RISC-V-heterogeneous-extension/project
[info] loading settings for project vivado from build.sbt ...
[info] loading settings for project targetutils from build.sbt ...
[info] loading settings for project gemmini from build.sbt ...
[info] loading settings for project boom from build.sbt ...
[info] loading settings for project testchipip from build.sbt ...
[info] loading settings for project rocketchip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] loading settings for project api-config-chipsalliance from build.sbt ...
[info] resolving key references (10385 settings) ...
Using addons: 
[info] set current project to vivado (in build file:/home/mat/GitHub/RISC-V-heterogeneous-extension/)
[warn] Multiple main classes detected.  Run 'show discoveredMainClasses' to see the list
[info] running freechips.rocketchip.system.Generator -td workspace/rocket64s2/system-nexys-a7-100t -T Vivado.RocketSystem -C Vivado.Rocket64s2
Interrupt map (4 harts 8 interrupts):
  [1, 8] => gen

/dts-v1/;

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	compatible = "freechips,rocketchip-vivado-dev";
	model = "freechips,rocketchip-vivado";
	L18: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <1000000>;
		L4: cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <4096>;
			d-tlb-sets = <1>;
			d-tlb-size = <4>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <8>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <4096>;
			i-tlb-sets = <1>;
			i-tlb-size = <4>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L13>;
			reg = <0x0>;
			riscv,isa = "rv64imafdc";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L2: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
		L7: cpu@1 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <4096>;
			d-tlb-sets = <1>;
			d-tlb-size = <4>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <8>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <4096>;
			i-tlb-sets = <1>;
			i-tlb-size = <4>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L13>;
			reg = <0x1>;
			riscv,isa = "rv64imafdc";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L5: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	L13: memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x80000000>;
	};
	L17: soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "freechips,rocketchip-vivado-soc", "simple-bus";
		ranges;
		L9: clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&L2 3 &L2 7 &L5 3 &L5 7>;
			reg = <0x2000000 0x10000>;
			reg-names = "control";
		};
		L10: debug-controller@0 {
			compatible = "sifive,debug-013", "riscv,debug-013";
			debug-attach = "dmi";
			interrupts-extended = <&L2 65535 &L5 65535>;
			reg = <0x0 0x1000>;
			reg-names = "control";
		};
		L1: error-device@3000 {
			compatible = "sifive,error0";
			reg = <0x3000 0x1000>;
		};
		L12: external-interrupts {
			interrupt-parent = <&L8>;
			interrupts = <1 2 3 4 5 6 7 8>;
		};
		L8: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&L2 11 &L2 9 &L5 11 &L5 9>;
			reg = <0xc000000 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <7>;
			riscv,ndev = <8>;
		};
		L14: mmio-port-axi4@60000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "simple-bus";
			ranges = <0x60000000 0x60000000 0x20000000>;
		};
		L15: rom@10000 {
			compatible = "sifive,rom0";
			reg = <0x10000 0x10000>;
			reg-names = "mem";
		};
		L0: subsystem_pbus_clock {
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			clock-output-names = "subsystem_pbus_clock";
			compatible = "fixed-clock";
		};
	};
};

Generated Address Map
	       0 -     1000 ARWX  debug-controller@0
	    3000 -     4000 ARWX  error-device@3000
	   10000 -    20000  R X  rom@10000
	 2000000 -  2010000 ARW   clint@2000000
	 c000000 - 10000000 ARW   interrupt-controller@c000000
	60000000 - 80000000  RWX  mmio-port-axi4@60000000
	80000000 - 100000000  RWXC memory@80000000

[success] Total time: 25 s, completed 4 Feb 2023, 16:01:16
cd rocket-chip && java -Xmx12G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/mat/GitHub/RISC-V-heterogeneous-extension/rocket-chip/sbt-launch.jar assembly
[info] welcome to sbt 1.3.13 (Ubuntu Java 11.0.17)
[info] loading settings for project rocket-chip-build from plugins.sbt ...
[info] loading project definition from /home/mat/GitHub/RISC-V-heterogeneous-extension/rocket-chip/project
[info] loading settings for project rocketchip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] loading settings for project api-config-chipsalliance from build.sbt ...
Using addons: 
[info] set current project to rocketchip (in build file:/home/mat/GitHub/RISC-V-heterogeneous-extension/rocket-chip/)
[warn] Multiple main classes detected.  Run 'show discoveredMainClasses' to see the list
[info] Strategy 'discard' was applied to 23 files (Run the task at debug level to see details)
[info] Strategy 'filterDistinctLines' was applied to a file (Run the task at debug level to see details)
[success] Total time: 6 s, completed 4 Feb 2023, 16:01:26
rm workspace/bootrom.img
java -Xmx12G -Xss8M  -cp target/scala-2.12/classes:rocket-chip/rocketchip.jar firrtl.stage.FirrtlMain -i workspace/rocket64s2/system-nexys-a7-100t/Vivado.Rocket64s2.fir -o system-nexys-a7-100t.v -X verilog --infer-rw RocketSystem --repl-seq-mem \
  -c:RocketSystem:-o:`realpath workspace/rocket64s2/system.conf` \
  -faf `realpath workspace/rocket64s2/system.anno.json` \
  -td workspace/rocket64s2/ \
  -fct firrtl.passes.InlineInstances
rocket-chip/scripts/vlsi_mem_gen workspace/rocket64s2/system.conf >workspace/rocket64s2/srams.v
mkdir -p vhdl-wrapper/bin
javac -g -nowarn \
  -sourcepath vhdl-wrapper/src -d vhdl-wrapper/bin \
  -classpath vhdl-wrapper/antlr-4.8-complete.jar \
  vhdl-wrapper/src/net/largest/riscv/vhdl/Main.java
java -Xmx4G -Xss8M  -cp \
  vhdl-wrapper/src:vhdl-wrapper/bin:vhdl-wrapper/antlr-4.8-complete.jar \
  net.largest.riscv.vhdl.Main -m Rocket64s2 \
  workspace/rocket64s2/system-nexys-a7-100t.v >workspace/rocket64s2/rocket.vhdl
echo "set vivado_board_name nexys-a7-100t" >workspace/rocket64s2/system-nexys-a7-100t.tcl
if [ ! "digilentinc.com:nexys-a7-100t:part0:1.0" = "NONE" ] ; then echo "set vivado_board_part digilentinc.com:nexys-a7-100t:part0:1.0" >>workspace/rocket64s2/system-nexys-a7-100t.tcl ; fi
echo "set xilinx_part xc7a100tcsg324-1" >>workspace/rocket64s2/system-nexys-a7-100t.tcl
echo "set rocket_module_name Rocket64s2" >>workspace/rocket64s2/system-nexys-a7-100t.tcl
echo "set riscv_clock_frequency 50.0" >>workspace/rocket64s2/system-nexys-a7-100t.tcl
echo 'cd [file dirname [file normalize [info script]]]' >>workspace/rocket64s2/system-nexys-a7-100t.tcl
echo 'source ../../vivado.tcl' >>workspace/rocket64s2/system-nexys-a7-100t.tcl
if [ ! -e workspace/rocket64s2/vivado-nexys-a7-100t-riscv ] ; then env XILINX_LOCAL_USER_DATA=no vivado -mode batch -nojournal -nolog -notrace -quiet -source workspace/rocket64s2/system-nexys-a7-100t.tcl ; fi
date >workspace/rocket64s2/vivado-nexys-a7-100t-riscv/timestamp.txt
echo "open_project workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.xpr" >workspace/rocket64s2/vivado-nexys-a7-100t-riscv/make-synthesis.tcl
echo "update_compile_order -fileset sources_1" >>workspace/rocket64s2/vivado-nexys-a7-100t-riscv/make-synthesis.tcl
echo "set_param general.maxThreads 1" >>workspace/rocket64s2/vivado-nexys-a7-100t-riscv/make-synthesis.tcl
echo "reset_run synth_1" >>workspace/rocket64s2/vivado-nexys-a7-100t-riscv/make-synthesis.tcl
echo "launch_runs -jobs 1 synth_1" >>workspace/rocket64s2/vivado-nexys-a7-100t-riscv/make-synthesis.tcl
echo "wait_on_run synth_1" >>workspace/rocket64s2/vivado-nexys-a7-100t-riscv/make-synthesis.tcl
env XILINX_LOCAL_USER_DATA=no vivado -mode batch -nojournal -nolog -notrace -quiet -source workspace/rocket64s2/vivado-nexys-a7-100t-riscv/make-synthesis.tcl
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
[Sat Feb  4 16:02:03 2023] Launched synth_1...
Run output will be captured here: /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/runme.log
[Sat Feb  4 16:02:03 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log riscv_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_wrapper.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
source riscv_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.180 ; gain = 160.078 ; free physical = 4301 ; free virtual = 9688
Command: synth_design -top riscv_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 86750
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3654 ; free virtual = 9043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_wrapper' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'riscv' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1314]
INFO: [Synth 8-6157] synthesizing module 'DDR_imp_10J4PB3' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:12]
INFO: [Synth 8-6157] synthesizing module 'riscv_axi_smc_1_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_axi_smc_1_0' (1#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_mem_reset_control_0_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_mem_reset_control_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_mem_reset_control_0_0' (2#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_mem_reset_control_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_mig_7series_0_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_mig_7series_0_0' (3#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:363]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:363]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:363]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:363]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:363]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'riscv_mig_7series_0_0' has 62 connections declared, but only 57 given [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:363]
INFO: [Synth 8-6155] done synthesizing module 'DDR_imp_10J4PB3' (4#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:12]
INFO: [Synth 8-6157] synthesizing module 'IO_imp_44488Y' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:423]
INFO: [Synth 8-6157] synthesizing module 'riscv_Ethernet_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_Ethernet_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_Ethernet_0' (5#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_Ethernet_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_SD_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_SD_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_SD_0' (6#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_SD_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_UART_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_UART_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_UART_0' (7#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_UART_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_XADC_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_XADC_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_XADC_0' (8#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_XADC_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
WARNING: [Synth 8-7071] port 'channel_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
WARNING: [Synth 8-7071] port 'busy_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
WARNING: [Synth 8-7071] port 'eoc_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
WARNING: [Synth 8-7071] port 'eos_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
WARNING: [Synth 8-7071] port 'ot_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
WARNING: [Synth 8-7071] port 'user_temp_alarm_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
WARNING: [Synth 8-7023] instance 'XADC' of module 'riscv_XADC_0' has 30 connections declared, but only 22 given [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1046]
INFO: [Synth 8-6157] synthesizing module 'riscv_ethernet_stream_0_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_ethernet_stream_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_ethernet_stream_0_0' (9#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_ethernet_stream_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_io_axi_m_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_io_axi_m_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_io_axi_m_0' (10#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_io_axi_m_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_io_axi_s_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_io_axi_s_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_io_axi_s_0' (11#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_io_axi_s_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M01_AXI_wstrb' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M02_AXI_wstrb' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M03_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7071] port 'M03_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
WARNING: [Synth 8-7023] instance 'io_axi_s' of module 'riscv_io_axi_s_0' has 117 connections declared, but only 106 given [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1194]
INFO: [Synth 8-6157] synthesizing module 'riscv_xlconcat_0_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_xlconcat_0_0/synth/riscv_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (12#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'riscv_xlconcat_0_0' (13#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_xlconcat_0_0/synth/riscv_xlconcat_0_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'IO_imp_44488Y' (14#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:423]
INFO: [Synth 8-6157] synthesizing module 'riscv_RocketChip_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_RocketChip_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_RocketChip_0' (15#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_RocketChip_0_stub.v:6]
WARNING: [Synth 8-7071] port 'dma_axi4_bid' of module 'riscv_RocketChip_0' is unconnected for instance 'RocketChip' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1720]
WARNING: [Synth 8-7071] port 'dma_axi4_rid' of module 'riscv_RocketChip_0' is unconnected for instance 'RocketChip' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1720]
WARNING: [Synth 8-7023] instance 'RocketChip' of module 'riscv_RocketChip_0' has 118 connections declared, but only 116 given [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1720]
INFO: [Synth 8-6157] synthesizing module 'riscv_clk_wiz_0_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_clk_wiz_0_0' (16#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'riscv_util_vector_logic_0_0' [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_util_vector_logic_0_0' (17#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/.Xil/Vivado-86689-mat-kubuntu/realtime/riscv_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv' (18#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1314]
INFO: [Synth 8-6155] done synthesizing module 'riscv_wrapper' (19#1) [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 2887 ; free virtual = 8278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 2883 ; free virtual = 8275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 2883 ; free virtual = 8275
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 2878 ; free virtual = 8269
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0/riscv_axi_smc_1_0_in_context.xdc] for cell 'riscv_i/DDR/axi_smc_1'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0/riscv_axi_smc_1_0_in_context.xdc] for cell 'riscv_i/DDR/axi_smc_1'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0_in_context.xdc] for cell 'riscv_i/DDR/mem_reset_control_0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0_in_context.xdc] for cell 'riscv_i/DDR/mem_reset_control_0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0/riscv_Ethernet_0_in_context.xdc] for cell 'riscv_i/IO/Ethernet'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0/riscv_Ethernet_0_in_context.xdc] for cell 'riscv_i/IO/Ethernet'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc] for cell 'riscv_i/IO/SD'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc] for cell 'riscv_i/IO/SD'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_UART_0/riscv_UART_0/riscv_UART_0_in_context.xdc] for cell 'riscv_i/IO/UART'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_UART_0/riscv_UART_0/riscv_UART_0_in_context.xdc] for cell 'riscv_i/IO/UART'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0/riscv_XADC_0_in_context.xdc] for cell 'riscv_i/IO/XADC'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0/riscv_XADC_0_in_context.xdc] for cell 'riscv_i/IO/XADC'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0_in_context.xdc] for cell 'riscv_i/IO/ethernet_stream_0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0_in_context.xdc] for cell 'riscv_i/IO/ethernet_stream_0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0/riscv_io_axi_m_0_in_context.xdc] for cell 'riscv_i/IO/io_axi_m'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0/riscv_io_axi_m_0_in_context.xdc] for cell 'riscv_i/IO/io_axi_m'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0/riscv_io_axi_s_0_in_context.xdc] for cell 'riscv_i/IO/io_axi_s'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0/riscv_io_axi_s_0_in_context.xdc] for cell 'riscv_i/IO/io_axi_s'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0/riscv_RocketChip_0_in_context.xdc] for cell 'riscv_i/RocketChip'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0/riscv_RocketChip_0_in_context.xdc] for cell 'riscv_i/RocketChip'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_in_context.xdc] for cell 'riscv_i/clk_wiz_0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_in_context.xdc] for cell 'riscv_i/clk_wiz_0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_util_vector_logic_0_0/riscv_util_vector_logic_0_0/riscv_util_vector_logic_0_0_in_context.xdc] for cell 'riscv_i/util_vector_logic_0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_util_vector_logic_0_0/riscv_util_vector_logic_0_0/riscv_util_vector_logic_0_0_in_context.xdc] for cell 'riscv_i/util_vector_logic_0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3626 ; free virtual = 9017
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3626 ; free virtual = 9017
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3706 ; free virtual = 9097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3706 ; free virtual = 9097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mdio_data. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0/riscv_Ethernet_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mdio_data. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0/riscv_Ethernet_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_cmd. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_cmd. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_dat[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_dat[0]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_dat[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_dat[1]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_dat[2]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_dat[2]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_dat[3]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_dat[3]. (constraint file  /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 10).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/DDR/axi_smc_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/DDR/mem_reset_control_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/DDR/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/Ethernet. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/SD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/UART. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/XADC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/ethernet_stream_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/io_axi_m. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/io_axi_s. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/RocketChip. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/util_vector_logic_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3706 ; free virtual = 9097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3707 ; free virtual = 9099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3696 ; free virtual = 9092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3573 ; free virtual = 8970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3573 ; free virtual = 8970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3567 ; free virtual = 8964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3568 ; free virtual = 8965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3568 ; free virtual = 8965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3568 ; free virtual = 8965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3568 ; free virtual = 8965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3568 ; free virtual = 8965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3568 ; free virtual = 8965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |riscv_RocketChip_0          |         1|
|2     |riscv_clk_wiz_0_0           |         1|
|3     |riscv_util_vector_logic_0_0 |         1|
|4     |riscv_axi_smc_1_0           |         1|
|5     |riscv_mem_reset_control_0_0 |         1|
|6     |riscv_mig_7series_0_0       |         1|
|7     |riscv_Ethernet_0            |         1|
|8     |riscv_SD_0                  |         1|
|9     |riscv_UART_0                |         1|
|10    |riscv_XADC_0                |         1|
|11    |riscv_ethernet_stream_0_0   |         1|
|12    |riscv_io_axi_m_0            |         1|
|13    |riscv_io_axi_s_0            |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |riscv_Ethernet            |     1|
|2     |riscv_RocketChip          |     1|
|3     |riscv_SD                  |     1|
|4     |riscv_UART                |     1|
|5     |riscv_XADC                |     1|
|6     |riscv_axi_smc_1           |     1|
|7     |riscv_clk_wiz_0           |     1|
|8     |riscv_ethernet_stream_0   |     1|
|9     |riscv_io_axi_m            |     1|
|10    |riscv_io_axi_s            |     1|
|11    |riscv_mem_reset_control_0 |     1|
|12    |riscv_mig_7series_0       |     1|
|13    |riscv_util_vector_logic_0 |     1|
|14    |IBUF                      |    10|
|15    |OBUF                      |    10|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3568 ; free virtual = 8965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3627 ; free virtual = 9024
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3627 ; free virtual = 9024
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3710 ; free virtual = 9107
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3651 ; free virtual = 9047
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cb4ef5df
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.180 ; gain = 0.000 ; free physical = 3789 ; free virtual = 9186
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/synth_1/riscv_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_wrapper_utilization_synth.rpt -pb riscv_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  4 16:02:25 2023...
[Sat Feb  4 16:02:29 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2780.219 ; gain = 0.000 ; free physical = 4738 ; free virtual = 10130
if find workspace/rocket64s2/vivado-nexys-a7-100t-riscv -name "*.log" -exec cat {} \; | grep 'ERROR: ' ; then exit 1 ; fi
echo "open_project workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.xpr" >workspace/rocket64s2/vivado-nexys-a7-100t-riscv/make-bitstream.tcl
echo "set_param general.maxThreads 1" >>workspace/rocket64s2/vivado-nexys-a7-100t-riscv/make-bitstream.tcl
echo "reset_run impl_1" >>workspace/rocket64s2/vivado-nexys-a7-100t-riscv/make-bitstream.tcl
echo "launch_runs -to_step write_bitstream -jobs 1 impl_1" >>workspace/rocket64s2/vivado-nexys-a7-100t-riscv/make-bitstream.tcl
echo "wait_on_run impl_1" >>workspace/rocket64s2/vivado-nexys-a7-100t-riscv/make-bitstream.tcl
env XILINX_LOCAL_USER_DATA=no vivado -mode batch -nojournal -nolog -notrace -quiet -source workspace/rocket64s2/vivado-nexys-a7-100t-riscv/make-bitstream.tcl
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
[Sat Feb  4 16:02:46 2023] Launched impl_1...
Run output will be captured here: /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2780.215 ; gain = 232.113 ; free physical = 4746 ; free virtual = 10141
[Sat Feb  4 16:02:46 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log riscv_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source riscv_wrapper.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
source riscv_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top riscv_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0.dcp' for cell 'riscv_i/RocketChip'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.dcp' for cell 'riscv_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_util_vector_logic_0_0/riscv_util_vector_logic_0_0.dcp' for cell 'riscv_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0.dcp' for cell 'riscv_i/DDR/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0.dcp' for cell 'riscv_i/DDR/mem_reset_control_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0.dcp' for cell 'riscv_i/DDR/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0.dcp' for cell 'riscv_i/IO/Ethernet'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0.dcp' for cell 'riscv_i/IO/SD'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_UART_0/riscv_UART_0.dcp' for cell 'riscv_i/IO/UART'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.dcp' for cell 'riscv_i/IO/XADC'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0.dcp' for cell 'riscv_i/IO/ethernet_stream_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0.dcp' for cell 'riscv_i/IO/io_axi_m'
INFO: [Project 1-454] Reading design checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0.dcp' for cell 'riscv_i/IO/io_axi_s'
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2715.184 ; gain = 0.000 ; free physical = 3863 ; free virtual = 9259
INFO: [Netlist 29-17] Analyzing 4590 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.xdc] for cell 'riscv_i/IO/XADC/inst'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.xdc] for cell 'riscv_i/IO/XADC/inst'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/nexys-a7-100t/top.xdc]
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/nexys-a7-100t/top.xdc]
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/nexys-a7-100t/sdc.xdc]
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/nexys-a7-100t/sdc.xdc]
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/nexys-a7-100t/uart.xdc]
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/nexys-a7-100t/uart.xdc]
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/nexys-a7-100t/ethernet.xdc]
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/nexys-a7-100t/ethernet.xdc]
Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == sync_reset || REF_NAME == sync_reset)}'. [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl:23]
Finished Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl]
Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance riscv_i/IO/ethernet_stream_0/inst/rx_fifo/fifo_inst
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
INFO: [Timing 38-2] Deriving generated clocks [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3066.945 ; gain = 351.762 ; free physical = 3166 ; free virtual = 8564
Inserting timing constraints for axis_async_fifo instance riscv_i/IO/ethernet_stream_0/inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == eth_mac_1g_fifo || REF_NAME == eth_mac_1g_fifo || ORIG_REF_NAME == eth_mac_10g_fifo || REF_NAME == eth_mac_10g_fifo || ORIG_REF_NAME == eth_mac_1g_gmii_fifo || REF_NAME == eth_mac_1g_gmii_fifo || ORIG_REF_NAME == eth_mac_1g_rgmii_fifo || REF_NAME == eth_mac_1g_rgmii_fifo || ORIG_REF_NAME == eth_mac_mii_fifo || REF_NAME == eth_mac_mii_fifo)}'. [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl]
Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/syn/vivado/mii_phy_if.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == mii_phy_if || REF_NAME == mii_phy_if)}'. [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/syn/vivado/mii_phy_if.tcl:23]
Finished Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/ethernet/verilog-ethernet/syn/vivado/mii_phy_if.tcl]
Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/timing-constraints.tcl]
Finished Sourcing Tcl File [/home/mat/GitHub/RISC-V-heterogeneous-extension/board/timing-constraints.tcl]
Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
INFO: [Project 1-1714] 196 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5573] Port sdio_dat[0] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[1] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[2] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[3] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3066.945 ; gain = 0.000 ; free physical = 3216 ; free virtual = 8615
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1176 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 961 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 40 instances
  RAM64M => RAM64M (RAMD64E(x4)): 22 instances

26 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3066.945 ; gain = 351.762 ; free physical = 3216 ; free virtual = 8615
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3066.945 ; gain = 0.000 ; free physical = 3213 ; free virtual = 8612

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16b96752d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3066.945 ; gain = 0.000 ; free physical = 3151 ; free virtual = 8549

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 56 inverter(s) to 240 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 139746816

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3220.945 ; gain = 1.000 ; free physical = 3038 ; free virtual = 8437
INFO: [Opt 31-389] Phase Retarget created 429 cells and removed 624 cells
INFO: [Opt 31-1021] In phase Retarget, 144 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 18 inverter(s) to 24 load pin(s).
Phase 2 Constant propagation | Checksum: f89c20d4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3220.945 ; gain = 1.000 ; free physical = 3038 ; free virtual = 8437
INFO: [Opt 31-389] Phase Constant propagation created 358 cells and removed 1080 cells
INFO: [Opt 31-1021] In phase Constant propagation, 764 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10f248709

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3220.945 ; gain = 1.000 ; free physical = 3038 ; free virtual = 8436
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2159 cells
INFO: [Opt 31-1021] In phase Sweep, 278 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12d5ce764

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3220.945 ; gain = 1.000 ; free physical = 3037 ; free virtual = 8438
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12d5ce764

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3220.945 ; gain = 1.000 ; free physical = 3037 ; free virtual = 8438
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ff54961a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3220.945 ; gain = 1.000 ; free physical = 3037 ; free virtual = 8438
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 153 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             429  |             624  |                                            144  |
|  Constant propagation         |             358  |            1080  |                                            764  |
|  Sweep                        |               0  |            2159  |                                            278  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                            153  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3220.945 ; gain = 0.000 ; free physical = 3036 ; free virtual = 8435
Ending Logic Optimization Task | Checksum: e64410b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3220.945 ; gain = 1.000 ; free physical = 3036 ; free virtual = 8435

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 152981fac

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2955 ; free virtual = 8355
Ending Power Optimization Task | Checksum: 152981fac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3623.734 ; gain = 402.789 ; free physical = 2995 ; free virtual = 8395

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 6d193bba

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 3007 ; free virtual = 8407
Ending Final Cleanup Task | Checksum: 6d193bba

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 3002 ; free virtual = 8402

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 3002 ; free virtual = 8402
Ending Netlist Obfuscation Task | Checksum: 6d193bba

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 3002 ; free virtual = 8402
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 3623.734 ; gain = 556.789 ; free physical = 3002 ; free virtual = 8402
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2887 ; free virtual = 8322
INFO: [Common 17-1381] The checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/impl_1/riscv_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2905 ; free virtual = 8325
INFO: [runtcl-4] Executing : report_drc -file riscv_wrapper_drc_opted.rpt -pb riscv_wrapper_drc_opted.pb -rpx riscv_wrapper_drc_opted.rpx
Command: report_drc -file riscv_wrapper_drc_opted.rpt -pb riscv_wrapper_drc_opted.pb -rpx riscv_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/impl_1/riscv_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2795 ; free virtual = 8207
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2793 ; free virtual = 8205
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 32d6ac44

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2793 ; free virtual = 8205
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2793 ; free virtual = 8205

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10a3ab5e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2860 ; free virtual = 8272

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 279ecb85b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2772 ; free virtual = 8185

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 279ecb85b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2772 ; free virtual = 8185
Phase 1 Placer Initialization | Checksum: 279ecb85b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2772 ; free virtual = 8185

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24d669ee5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2716 ; free virtual = 8129

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1fb491b85

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2710 ; free virtual = 8123

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1fb491b85

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2711 ; free virtual = 8124

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2848 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1197 nets or LUTs. Breaked 0 LUT, combined 1197 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2711 ; free virtual = 8124

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1197  |                  1197  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1197  |                  1197  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1cdcacf11

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2702 ; free virtual = 8115
Phase 2.4 Global Placement Core | Checksum: 201ccd017

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2696 ; free virtual = 8110
Phase 2 Global Placement | Checksum: 201ccd017

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2723 ; free virtual = 8136

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 228bf0677

Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2719 ; free virtual = 8132

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c046c5fa

Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2705 ; free virtual = 8118

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1baab98f2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2704 ; free virtual = 8121

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 109b91ecf

Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2704 ; free virtual = 8121

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18c5cdd75

Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2701 ; free virtual = 8118

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b99defe4

Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2667 ; free virtual = 8086

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2b3d2961d

Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2650 ; free virtual = 8069

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 28d0f791b

Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2650 ; free virtual = 8069

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b53bc6b2

Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2637 ; free virtual = 8055
Phase 3 Detail Placement | Checksum: 1b53bc6b2

Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 3623.734 ; gain = 0.000 ; free physical = 2637 ; free virtual = 8055

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11413f376

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.859 | TNS=-39.630 |
Phase 1 Physical Synthesis Initialization | Checksum: 1268118b7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3632.641 ; gain = 0.000 ; free physical = 2618 ; free virtual = 8037
INFO: [Place 46-33] Processed net riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: cf1d24fe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3635.609 ; gain = 2.969 ; free physical = 2604 ; free virtual = 8023
Phase 4.1.1.1 BUFG Insertion | Checksum: 11413f376

Time (s): cpu = 00:01:34 ; elapsed = 00:01:34 . Memory (MB): peak = 3635.609 ; gain = 11.875 ; free physical = 2604 ; free virtual = 8023

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.586. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20d03f7c8

Time (s): cpu = 00:01:37 ; elapsed = 00:01:37 . Memory (MB): peak = 3635.609 ; gain = 11.875 ; free physical = 2603 ; free virtual = 8022

Time (s): cpu = 00:01:37 ; elapsed = 00:01:37 . Memory (MB): peak = 3635.609 ; gain = 11.875 ; free physical = 2603 ; free virtual = 8022
Phase 4.1 Post Commit Optimization | Checksum: 20d03f7c8

Time (s): cpu = 00:01:37 ; elapsed = 00:01:37 . Memory (MB): peak = 3635.609 ; gain = 11.875 ; free physical = 2603 ; free virtual = 8022

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20d03f7c8

Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 3635.609 ; gain = 11.875 ; free physical = 2603 ; free virtual = 8022

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                8x8|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20d03f7c8

Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 3635.609 ; gain = 11.875 ; free physical = 2603 ; free virtual = 8022
Phase 4.3 Placer Reporting | Checksum: 20d03f7c8

Time (s): cpu = 00:01:38 ; elapsed = 00:01:38 . Memory (MB): peak = 3635.609 ; gain = 11.875 ; free physical = 2603 ; free virtual = 8022

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3635.609 ; gain = 0.000 ; free physical = 2603 ; free virtual = 8022

Time (s): cpu = 00:01:38 ; elapsed = 00:01:38 . Memory (MB): peak = 3635.609 ; gain = 11.875 ; free physical = 2603 ; free virtual = 8022
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28b9d0a9e

Time (s): cpu = 00:01:38 ; elapsed = 00:01:38 . Memory (MB): peak = 3635.609 ; gain = 11.875 ; free physical = 2603 ; free virtual = 8022
Ending Placer Task | Checksum: 1ab682749

Time (s): cpu = 00:01:38 ; elapsed = 00:01:38 . Memory (MB): peak = 3635.609 ; gain = 11.875 ; free physical = 2603 ; free virtual = 8022
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 3635.609 ; gain = 11.875 ; free physical = 2663 ; free virtual = 8082
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3635.609 ; gain = 0.000 ; free physical = 2565 ; free virtual = 8086
INFO: [Common 17-1381] The checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/impl_1/riscv_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3635.609 ; gain = 0.000 ; free physical = 2634 ; free virtual = 8079
INFO: [runtcl-4] Executing : report_io -file riscv_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3635.609 ; gain = 0.000 ; free physical = 2629 ; free virtual = 8074
INFO: [runtcl-4] Executing : report_utilization -file riscv_wrapper_utilization_placed.rpt -pb riscv_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file riscv_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3635.609 ; gain = 0.000 ; free physical = 2633 ; free virtual = 8080
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3635.609 ; gain = 0.000 ; free physical = 2592 ; free virtual = 8039
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3635.609 ; gain = 0.000 ; free physical = 2471 ; free virtual = 8020
INFO: [Common 17-1381] The checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/impl_1/riscv_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3635.609 ; gain = 0.000 ; free physical = 2553 ; free virtual = 8026
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: bfc9e920 ConstDB: 0 ShapeSum: eb9e3e29 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9897fa77

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3737.172 ; gain = 70.672 ; free physical = 2393 ; free virtual = 7874
Post Restoration Checksum: NetGraph: 1c6bca23 NumContArr: 7c2c3054 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9897fa77

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3738.172 ; gain = 71.672 ; free physical = 2430 ; free virtual = 7910

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9897fa77

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3744.172 ; gain = 77.672 ; free physical = 2422 ; free virtual = 7902

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9897fa77

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3744.172 ; gain = 77.672 ; free physical = 2422 ; free virtual = 7902
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12aa9c5f2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3802.352 ; gain = 135.852 ; free physical = 2358 ; free virtual = 7865
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.529  | TNS=0.000  | WHS=-0.303 | THS=-876.472|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: e28a7cb6

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 3802.352 ; gain = 135.852 ; free physical = 2383 ; free virtual = 7885
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.529  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 14d1fc197

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 3802.352 ; gain = 135.852 ; free physical = 2374 ; free virtual = 7876
Phase 2 Router Initialization | Checksum: 130017736

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 3802.352 ; gain = 135.852 ; free physical = 2374 ; free virtual = 7876

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00178439 %
  Global Horizontal Routing Utilization  = 0.00191816 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 57160
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 57160
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 130017736

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 3802.352 ; gain = 135.852 ; free physical = 2371 ; free virtual = 7873
Phase 3 Initial Routing | Checksum: 21e7a0df4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 3802.352 ; gain = 135.852 ; free physical = 2390 ; free virtual = 7894

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10411
 Number of Nodes with overlaps = 1334
 Number of Nodes with overlaps = 353
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.115 | TNS=-0.115 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18ee0adb7

Time (s): cpu = 00:01:38 ; elapsed = 00:01:38 . Memory (MB): peak = 3806.328 ; gain = 139.828 ; free physical = 2319 ; free virtual = 7829

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 478
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.028  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e9e0749f

Time (s): cpu = 00:01:48 ; elapsed = 00:01:48 . Memory (MB): peak = 3806.328 ; gain = 139.828 ; free physical = 2323 ; free virtual = 7833
Phase 4 Rip-up And Reroute | Checksum: 1e9e0749f

Time (s): cpu = 00:01:48 ; elapsed = 00:01:48 . Memory (MB): peak = 3806.328 ; gain = 139.828 ; free physical = 2325 ; free virtual = 7835

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b1dfaeae

Time (s): cpu = 00:01:52 ; elapsed = 00:01:52 . Memory (MB): peak = 3806.328 ; gain = 139.828 ; free physical = 2317 ; free virtual = 7833
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.028  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16cc66a9e

Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 3806.328 ; gain = 139.828 ; free physical = 2312 ; free virtual = 7828

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16cc66a9e

Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 3806.328 ; gain = 139.828 ; free physical = 2314 ; free virtual = 7830
Phase 5 Delay and Skew Optimization | Checksum: 16cc66a9e

Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 3806.328 ; gain = 139.828 ; free physical = 2313 ; free virtual = 7829

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e2b12d49

Time (s): cpu = 00:01:57 ; elapsed = 00:01:58 . Memory (MB): peak = 3806.328 ; gain = 139.828 ; free physical = 2314 ; free virtual = 7834
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.028  | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17116e4a7

Time (s): cpu = 00:01:58 ; elapsed = 00:01:58 . Memory (MB): peak = 3806.328 ; gain = 139.828 ; free physical = 2321 ; free virtual = 7841
Phase 6 Post Hold Fix | Checksum: 17116e4a7

Time (s): cpu = 00:01:58 ; elapsed = 00:01:58 . Memory (MB): peak = 3806.328 ; gain = 139.828 ; free physical = 2322 ; free virtual = 7842

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.8207 %
  Global Horizontal Routing Utilization  = 16.6235 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 170405332

Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 3806.328 ; gain = 139.828 ; free physical = 2332 ; free virtual = 7852

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 170405332

Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 3806.328 ; gain = 139.828 ; free physical = 2332 ; free virtual = 7852

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22fc9cc75

Time (s): cpu = 00:02:01 ; elapsed = 00:02:01 . Memory (MB): peak = 3806.328 ; gain = 139.828 ; free physical = 2376 ; free virtual = 7892

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.028  | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22fc9cc75

Time (s): cpu = 00:02:05 ; elapsed = 00:02:05 . Memory (MB): peak = 3806.328 ; gain = 139.828 ; free physical = 2384 ; free virtual = 7899
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:05 ; elapsed = 00:02:05 . Memory (MB): peak = 3806.328 ; gain = 139.828 ; free physical = 2420 ; free virtual = 7935

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:16 ; elapsed = 00:02:16 . Memory (MB): peak = 3806.328 ; gain = 170.719 ; free physical = 2420 ; free virtual = 7935
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3806.328 ; gain = 0.000 ; free physical = 2257 ; free virtual = 7893
INFO: [Common 17-1381] The checkpoint '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/impl_1/riscv_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3809.297 ; gain = 2.969 ; free physical = 2330 ; free virtual = 7870
INFO: [runtcl-4] Executing : report_drc -file riscv_wrapper_drc_routed.rpt -pb riscv_wrapper_drc_routed.pb -rpx riscv_wrapper_drc_routed.rpx
Command: report_drc -file riscv_wrapper_drc_routed.rpt -pb riscv_wrapper_drc_routed.pb -rpx riscv_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/impl_1/riscv_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3906.320 ; gain = 97.023 ; free physical = 1981 ; free virtual = 7594
INFO: [runtcl-4] Executing : report_methodology -file riscv_wrapper_methodology_drc_routed.rpt -pb riscv_wrapper_methodology_drc_routed.pb -rpx riscv_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file riscv_wrapper_methodology_drc_routed.rpt -pb riscv_wrapper_methodology_drc_routed.pb -rpx riscv_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/impl_1/riscv_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3906.320 ; gain = 0.000 ; free physical = 1864 ; free virtual = 7487
INFO: [runtcl-4] Executing : report_power -file riscv_wrapper_power_routed.rpt -pb riscv_wrapper_power_summary_routed.pb -rpx riscv_wrapper_power_routed.rpx
Command: report_power -file riscv_wrapper_power_routed.rpt -pb riscv_wrapper_power_summary_routed.pb -rpx riscv_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
123 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3906.320 ; gain = 0.000 ; free physical = 1927 ; free virtual = 7562
INFO: [runtcl-4] Executing : report_route_status -file riscv_wrapper_route_status.rpt -pb riscv_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file riscv_wrapper_timing_summary_routed.rpt -pb riscv_wrapper_timing_summary_routed.pb -rpx riscv_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file riscv_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file riscv_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file riscv_wrapper_bus_skew_routed.rpt -pb riscv_wrapper_bus_skew_routed.pb -rpx riscv_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force riscv_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out on the riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 28 net(s) have no routable loads. The problem bus(es) and/or net(s) are riscv_i/IO/io_axi_s/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 28 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 8087712 bits.
Writing bitstream ./riscv_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/mat/GitHub/RISC-V-heterogeneous-extension/workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Feb  4 16:10:16 2023. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 4355.465 ; gain = 298.078 ; free physical = 1752 ; free virtual = 7404
INFO: [Common 17-206] Exiting Vivado at Sat Feb  4 16:10:16 2023...
[Sat Feb  4 16:10:17 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:07:30 ; elapsed = 00:07:31 . Memory (MB): peak = 2780.215 ; gain = 0.000 ; free physical = 4208 ; free virtual = 9860
if find workspace/rocket64s2/vivado-nexys-a7-100t-riscv -name "*.log" -exec cat {} \; | grep 'ERROR: ' ; then exit 1 ; fi
if [ -s patches/u-boot.patch ] ; then cd u-boot && ( git apply -R --check ../patches/u-boot.patch 2>/dev/null || git apply ../patches/u-boot.patch ) ; fi
cp -p -r patches/u-boot/vivado_riscv64 u-boot/board/xilinx
cp -p patches/u-boot/vivado_riscv64.h u-boot/include/configs
make -C u-boot CROSS_COMPILE=/usr/bin/riscv64-linux-gnu- BOARD=vivado_riscv64 vivado_riscv64_config
make[1]: Entering directory '/home/mat/GitHub/RISC-V-heterogeneous-extension/u-boot'
#
# configuration written to .config
#
make[1]: Leaving directory '/home/mat/GitHub/RISC-V-heterogeneous-extension/u-boot'
make -C u-boot \
  BOARD=vivado_riscv64 \
  CC=/usr/bin/riscv64-linux-gnu-gcc-8 \
  CROSS_COMPILE=/usr/bin/riscv64-linux-gnu- \
  KCFLAGS='-O1 -gno-column-info' \
  all
make[1]: Entering directory '/home/mat/GitHub/RISC-V-heterogeneous-extension/u-boot'
scripts/kconfig/conf  --syncconfig Kconfig
  CFG     u-boot.cfg
  GEN     include/autoconf.mk
  GEN     include/autoconf.mk.dep
  CFGCHK  u-boot.cfg
  UPD     include/generated/timestamp_autogenerated.h
  CC      cmd/version.o
  AR      cmd/built-in.o
  LD      u-boot
  OBJCOPY u-boot.srec
  OBJCOPY u-boot-nodtb.bin
  COPY    u-boot.bin
  SYM     u-boot.sym
make[1]: Leaving directory '/home/mat/GitHub/RISC-V-heterogeneous-extension/u-boot'
mkdir -p opensbi/platform/vivado-risc-v
cp -p patches/opensbi/* opensbi/platform/vivado-risc-v
make -C opensbi CROSS_COMPILE=/usr/bin/riscv64-linux-gnu- PLATFORM=vivado-risc-v \
 FW_PAYLOAD_PATH=`realpath u-boot/u-boot-nodtb.bin`
make[1]: Entering directory '/home/mat/GitHub/RISC-V-heterogeneous-extension/opensbi'
 AS        platform/vivado-risc-v/firmware/fw_payload.o
 ELF       platform/vivado-risc-v/firmware/fw_payload.elf
 OBJCOPY   platform/vivado-risc-v/firmware/fw_payload.bin
make[1]: Leaving directory '/home/mat/GitHub/RISC-V-heterogeneous-extension/opensbi'
mkdir -p workspace
cp opensbi/build/platform/vivado-risc-v/firmware/fw_payload.elf workspace/boot.elf
echo "open_project workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.xpr" >workspace/rocket64s2/vivado-nexys-a7-100t-riscv/make-mcs.tcl
echo "write_cfgmem -format mcs -interface SPIx4 -size 16 -loadbit {up 0x0 workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/impl_1/riscv_wrapper.bit}  -file workspace/rocket64s2/nexys-a7-100t-riscv.mcs -force" >>workspace/rocket64s2/vivado-nexys-a7-100t-riscv/make-mcs.tcl
env XILINX_LOCAL_USER_DATA=no vivado -mode batch -nojournal -nolog -notrace -quiet -source workspace/rocket64s2/vivado-nexys-a7-100t-riscv/make-mcs.tcl
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: write_cfgmem -format mcs -interface SPIx4 -size 16 -loadbit {up 0x0 workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/impl_1/riscv_wrapper.bit} -file workspace/rocket64s2/nexys-a7-100t-riscv.mcs -force
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/impl_1/riscv_wrapper.bit
Writing file workspace/rocket64s2/nexys-a7-100t-riscv.mcs
Writing log file workspace/rocket64s2/nexys-a7-100t-riscv.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x002AF363    Feb  4 16:10:13 2023    workspace/rocket64s2/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.runs/impl_1/riscv_wrapper.bit
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
