# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Testes1308.ip_user_files/bd/design_T_fixedop/ipshared/bb4f/CMFfixedop/solution1/syn/vhdl/CMFfixedop_mul_mubkb.vhd" \
"../../../../Testes1308.ip_user_files/bd/design_T_fixedop/ipshared/bb4f/CMFfixedop/solution1/syn/vhdl/CMFfixedop.vhd" \
"../../../../Testes1308.ip_user_files/bd/design_T_fixedop/ip/design_T_fixedop_CMFfixedop_0_1/sim/design_T_fixedop_CMFfixedop_0_1.vhd" \

# Do not sort compile order
nosort
