
*** Running vivado
    with args -log sw_btn_led.vdi -applog -m64 -messageDb vivado.pb -mode batch -source sw_btn_led.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source sw_btn_led.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shomeb/u/ulrichji/Documents/dmpro/upload_test/Arty_sw_btn_led/Arty_sw_btn_Demo.xdc]
Finished Parsing XDC File [/home/shomeb/u/ulrichji/Documents/dmpro/upload_test/Arty_sw_btn_led/Arty_sw_btn_Demo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1225.648 ; gain = 69.031 ; free physical = 5053 ; free virtual = 29138
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 27cb2614c

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 27cb2614c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1597.078 ; gain = 0.000 ; free physical = 4708 ; free virtual = 28793

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 27cb2614c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1597.078 ; gain = 0.000 ; free physical = 4708 ; free virtual = 28793

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 27cb2614c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1597.078 ; gain = 0.000 ; free physical = 4708 ; free virtual = 28793

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1597.078 ; gain = 0.000 ; free physical = 4708 ; free virtual = 28793
Ending Logic Optimization Task | Checksum: 27cb2614c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1597.078 ; gain = 0.000 ; free physical = 4708 ; free virtual = 28793

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 27cb2614c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1597.078 ; gain = 0.000 ; free physical = 4708 ; free virtual = 28793
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1597.078 ; gain = 440.461 ; free physical = 4708 ; free virtual = 28793
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1629.094 ; gain = 0.000 ; free physical = 4707 ; free virtual = 28792
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shomeb/u/ulrichji/Documents/dmpro/upload_test/UploadTest/UploadTest.runs/impl_1/sw_btn_led_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1661.109 ; gain = 0.000 ; free physical = 4703 ; free virtual = 28788
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1661.109 ; gain = 0.000 ; free physical = 4703 ; free virtual = 28788

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: dc314179

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1661.109 ; gain = 0.000 ; free physical = 4703 ; free virtual = 28788

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: dc314179

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1661.109 ; gain = 0.000 ; free physical = 4703 ; free virtual = 28788

Phase 1.1.1.3 IOLockPlacementChecker
Phase 1.1.1.3 IOLockPlacementChecker | Checksum: dc314179

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4702 ; free virtual = 28788

Phase 1.1.1.4 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.4 CheckerForMandatoryPrePlacedCells | Checksum: dc314179

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4702 ; free virtual = 28788

Phase 1.1.1.5 CascadeElementConstraintsChecker
Phase 1.1.1.5 CascadeElementConstraintsChecker | Checksum: dc314179

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4702 ; free virtual = 28788

Phase 1.1.1.6 HdioRelatedChecker
Phase 1.1.1.6 HdioRelatedChecker | Checksum: dc314179

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4702 ; free virtual = 28788

Phase 1.1.1.7 IOBufferPlacementChecker
Phase 1.1.1.7 IOBufferPlacementChecker | Checksum: dc314179

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4702 ; free virtual = 28788

Phase 1.1.1.8 DisallowedInsts
Phase 1.1.1.8 DisallowedInsts | Checksum: dc314179

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4702 ; free virtual = 28788

Phase 1.1.1.9 ClockRegionPlacementChecker

Phase 1.1.1.10 Laguna PBlock Checker
Phase 1.1.1.9 ClockRegionPlacementChecker | Checksum: dc314179

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4702 ; free virtual = 28788
Phase 1.1.1.10 Laguna PBlock Checker | Checksum: dc314179

Phase 1.1.1.11 CheckerForUnsupportedConstraints

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4702 ; free virtual = 28788

Phase 1.1.1.12 DSPChecker
Phase 1.1.1.11 CheckerForUnsupportedConstraints | Checksum: dc314179

Phase 1.1.1.13 ShapePlacementValidityChecker

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4702 ; free virtual = 28788

Phase 1.1.1.14 ShapesExcludeCompatibilityChecker
Phase 1.1.1.12 DSPChecker | Checksum: dc314179

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4702 ; free virtual = 28788
Phase 1.1.1.13 ShapePlacementValidityChecker | Checksum: dc314179

Phase 1.1.1.15 V7IOVoltageChecker

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4702 ; free virtual = 28788
Phase 1.1.1.14 ShapesExcludeCompatibilityChecker | Checksum: dc314179

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4702 ; free virtual = 28788

Phase 1.1.1.16 IOStdCompatabilityChecker
Phase 1.1.1.15 V7IOVoltageChecker | Checksum: dc314179

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4702 ; free virtual = 28788
Phase 1.1.1.16 IOStdCompatabilityChecker | Checksum: dc314179

Phase 1.1.1.17 OverlappingPBlocksChecker

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4702 ; free virtual = 28788
Phase 1.1.1.17 OverlappingPBlocksChecker | Checksum: dc314179

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4702 ; free virtual = 28788
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: dc314179

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4709 ; free virtual = 28794
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: dc314179

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4709 ; free virtual = 28794

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: dc314179

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4709 ; free virtual = 28794

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: dc314179

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4709 ; free virtual = 28794
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: dc314179

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4709 ; free virtual = 28794
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18ed24460

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4709 ; free virtual = 28794

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1dcd91f7e

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4709 ; free virtual = 28794
Phase 1.2.1 Place Init Design | Checksum: 226f2291e

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4709 ; free virtual = 28794
Phase 1.2 Build Placer Netlist Model | Checksum: 226f2291e

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4709 ; free virtual = 28794

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 226f2291e

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4709 ; free virtual = 28794
Phase 1 Placer Initialization | Checksum: 226f2291e

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1733.145 ; gain = 72.035 ; free physical = 4709 ; free virtual = 28794

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 257a33ab3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1785.164 ; gain = 124.055 ; free physical = 4698 ; free virtual = 28784

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 257a33ab3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1785.164 ; gain = 124.055 ; free physical = 4698 ; free virtual = 28784

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25e0a39af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1785.164 ; gain = 124.055 ; free physical = 4698 ; free virtual = 28784

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a0a4cc61

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1785.164 ; gain = 124.055 ; free physical = 4699 ; free virtual = 28784

Phase 3.4 Small Shape Detail Placement
Phase 3.4 Small Shape Detail Placement | Checksum: 24b91c44f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1785.164 ; gain = 124.055 ; free physical = 4698 ; free virtual = 28783

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 24b91c44f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1785.164 ; gain = 124.055 ; free physical = 4698 ; free virtual = 28783

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 24b91c44f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1785.164 ; gain = 124.055 ; free physical = 4698 ; free virtual = 28783
Phase 3 Detail Placement | Checksum: 24b91c44f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1785.164 ; gain = 124.055 ; free physical = 4698 ; free virtual = 28783

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 24b91c44f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1785.164 ; gain = 124.055 ; free physical = 4698 ; free virtual = 28783

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 24b91c44f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1785.164 ; gain = 124.055 ; free physical = 4698 ; free virtual = 28783

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 24b91c44f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1785.164 ; gain = 124.055 ; free physical = 4698 ; free virtual = 28783

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 24b91c44f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1785.164 ; gain = 124.055 ; free physical = 4698 ; free virtual = 28783

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 24b91c44f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1785.164 ; gain = 124.055 ; free physical = 4698 ; free virtual = 28783
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24b91c44f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1785.164 ; gain = 124.055 ; free physical = 4698 ; free virtual = 28783
Ending Placer Task | Checksum: 1539cac01

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1785.164 ; gain = 124.055 ; free physical = 4698 ; free virtual = 28783
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1785.164 ; gain = 0.000 ; free physical = 4698 ; free virtual = 28784
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1785.164 ; gain = 0.000 ; free physical = 4696 ; free virtual = 28781
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1785.164 ; gain = 0.000 ; free physical = 4695 ; free virtual = 28780
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1785.164 ; gain = 0.000 ; free physical = 4695 ; free virtual = 28780
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a0fba91a ConstDB: 0 ShapeSum: b2a102e7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ad8c5218

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1801.809 ; gain = 16.645 ; free physical = 4599 ; free virtual = 28685

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ad8c5218

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1807.797 ; gain = 22.633 ; free physical = 4572 ; free virtual = 28658

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ad8c5218

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1807.797 ; gain = 22.633 ; free physical = 4572 ; free virtual = 28658
Phase 2 Router Initialization | Checksum: ad8c5218

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.797 ; gain = 26.633 ; free physical = 4568 ; free virtual = 28654

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 3b9f7397

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.797 ; gain = 26.633 ; free physical = 4568 ; free virtual = 28653

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 3b9f7397

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.797 ; gain = 26.633 ; free physical = 4568 ; free virtual = 28653

Phase 4.2 Global Iteration 1
Phase 4.2 Global Iteration 1 | Checksum: 3b9f7397

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.797 ; gain = 26.633 ; free physical = 4568 ; free virtual = 28653

Phase 4.3 Global Iteration 2
Phase 4.3 Global Iteration 2 | Checksum: 3b9f7397

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.797 ; gain = 26.633 ; free physical = 4568 ; free virtual = 28653

Phase 4.4 Global Iteration 3
Phase 4.4 Global Iteration 3 | Checksum: 3b9f7397

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.797 ; gain = 26.633 ; free physical = 4568 ; free virtual = 28653

Phase 4.5 Global Iteration 4
Phase 4.5 Global Iteration 4 | Checksum: 3b9f7397

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.797 ; gain = 26.633 ; free physical = 4568 ; free virtual = 28653
Phase 4 Rip-up And Reroute | Checksum: 3b9f7397

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.797 ; gain = 26.633 ; free physical = 4568 ; free virtual = 28653

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 3b9f7397

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.797 ; gain = 26.633 ; free physical = 4568 ; free virtual = 28653

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 3b9f7397

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.797 ; gain = 26.633 ; free physical = 4568 ; free virtual = 28653
Phase 6 Post Hold Fix | Checksum: 3b9f7397

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.797 ; gain = 26.633 ; free physical = 4568 ; free virtual = 28653

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0422546 %
  Global Horizontal Routing Utilization  = 0.0169183 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
Phase 7 Route finalize | Checksum: 3b9f7397

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1811.797 ; gain = 26.633 ; free physical = 4568 ; free virtual = 28653

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 3b9f7397

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1814.797 ; gain = 29.633 ; free physical = 4565 ; free virtual = 28651

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3eb8efa3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1814.797 ; gain = 29.633 ; free physical = 4565 ; free virtual = 28651
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1814.797 ; gain = 29.633 ; free physical = 4565 ; free virtual = 28651

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1848.695 ; gain = 63.531 ; free physical = 4565 ; free virtual = 28650
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1848.695 ; gain = 0.000 ; free physical = 4564 ; free virtual = 28651
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shomeb/u/ulrichji/Documents/dmpro/upload_test/UploadTest/UploadTest.runs/impl_1/sw_btn_led_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./sw_btn_led.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/shomeb/u/ulrichji/Documents/dmpro/upload_test/UploadTest/UploadTest.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Nov  9 10:20:41 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2178.766 ; gain = 250.109 ; free physical = 4231 ; free virtual = 28319
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file sw_btn_led.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 10:20:41 2016...

*** Running vivado
    with args -log sw_btn_led.vdi -applog -m64 -messageDb vivado.pb -mode batch -source sw_btn_led.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source sw_btn_led.tcl -notrace
Command: open_checkpoint sw_btn_led_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 966.016 ; gain = 0.000 ; free physical = 5269 ; free virtual = 29357
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shomeb/u/ulrichji/Documents/dmpro/upload_test/UploadTest/UploadTest.runs/impl_1/.Xil/Vivado-4438-dmlab01/dcp/sw_btn_led.xdc]
Finished Parsing XDC File [/home/shomeb/u/ulrichji/Documents/dmpro/upload_test/UploadTest/UploadTest.runs/impl_1/.Xil/Vivado-4438-dmlab01/dcp/sw_btn_led.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1157.621 ; gain = 0.000 ; free physical = 5086 ; free virtual = 29175
Restored from archive | CPU: 0.010000 secs | Memory: 0.026161 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1157.621 ; gain = 0.000 ; free physical = 5086 ; free virtual = 29175
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./sw_btn_led.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/shomeb/u/ulrichji/Documents/dmpro/upload_test/UploadTest/UploadTest.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Nov  9 10:27:29 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1605.391 ; gain = 447.770 ; free physical = 4723 ; free virtual = 28813
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file sw_btn_led.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 10:27:29 2016...

*** Running vivado
    with args -log sw_btn_led.vdi -applog -m64 -messageDb vivado.pb -mode batch -source sw_btn_led.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source sw_btn_led.tcl -notrace
Command: open_checkpoint sw_btn_led_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 966.016 ; gain = 0.000 ; free physical = 5254 ; free virtual = 29341
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shomeb/u/ulrichji/Documents/dmpro/upload_test/UploadTest/UploadTest.runs/impl_1/.Xil/Vivado-4594-dmlab01/dcp/sw_btn_led.xdc]
Finished Parsing XDC File [/home/shomeb/u/ulrichji/Documents/dmpro/upload_test/UploadTest/UploadTest.runs/impl_1/.Xil/Vivado-4594-dmlab01/dcp/sw_btn_led.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1157.621 ; gain = 0.000 ; free physical = 5074 ; free virtual = 29163
Restored from archive | CPU: 0.010000 secs | Memory: 0.026161 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1157.621 ; gain = 0.000 ; free physical = 5074 ; free virtual = 29163
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./sw_btn_led.bit...
Writing bitstream ./sw_btn_led.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/shomeb/u/ulrichji/Documents/dmpro/upload_test/UploadTest/UploadTest.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Nov  9 10:29:20 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.391 ; gain = 447.770 ; free physical = 4708 ; free virtual = 28800
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file sw_btn_led.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 10:29:20 2016...
