
*** Running vivado
    with args -log design_1_csum_rx_rss_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_csum_rx_rss_0_0.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source design_1_csum_rx_rss_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1840.727 ; gain = 90.953 ; free physical = 5705 ; free virtual = 19783
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_csum_rx_rss_0_0
Command: synth_design -top design_1_csum_rx_rss_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30166
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'csumVld' is not allowed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_tx/src/tx_csum.vp:190]
WARNING: [Synth 8-11065] parameter 'stages' becomes localparam in 'raw_csum' with formal parameter declaration list [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_tx/src/tx_csum.vp:573]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'm00_axis_tdest_calc' is not allowed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:139]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'tdest_start' is not allowed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:140]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'frame_dest_port_thread1' is not allowed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:326]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'frame_dest_port_thread2' is not allowed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:327]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'frame_dest_port_thread3' is not allowed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:328]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'frame_dest_port_thread4' is not allowed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:329]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'tdest_start' is not allowed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:331]
INFO: [Synth 8-11241] undeclared symbol 'ip_header_csum_ok', assumed default net type 'wire' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:385]
INFO: [Synth 8-11241] undeclared symbol 'tcp_or_udp_csum_ok', assumed default net type 'wire' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:386]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'byte_count_controller' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:511]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'frame_dest_port_thread1' is not allowed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:568]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'frame_dest_port_thread2' is not allowed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:569]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'frame_dest_port_thread3' is not allowed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:570]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'frame_dest_port_thread4' is not allowed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:571]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'tdest_start' is not allowed [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:572]
WARNING: [Synth 8-11065] parameter 'stages' becomes localparam in 'raw_csum' with formal parameter declaration list [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:940]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'raw_csum' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:983]
WARNING: [Synth 8-11065] parameter 'stages' becomes localparam in 'ip_csum' with formal parameter declaration list [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/iprepo/csum_rx_rss/src/csum_rx_rss.vp:1005]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3057.488 ; gain = 235.754 ; free physical = 246 ; free virtual = 12197
Synthesis current peak Physical Memory [PSS] (MB): peak = 2246.118; parent = 2110.841; children = 135.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4031.758; parent = 3063.430; children = 968.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_csum_rx_rss_0_0' [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_csum_rx_rss_0_0/synth/design_1_csum_rx_rss_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_csum_rx_rss_0_0' (0#1) [/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_csum_rx_rss_0_0/synth/design_1_csum_rx_rss_0_0.v:53]
WARNING: [Synth 8-7129] Port s00_axis_tready in module tdest_mapper_rss is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tlast in module tdest_mapper_rss is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tvalid in module tdest_mapper_rss is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tlast in module Csum_Control__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[15] in module Csum_Control__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[14] in module Csum_Control__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[13] in module Csum_Control__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[12] in module Csum_Control__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[11] in module Csum_Control__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[10] in module Csum_Control__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[9] in module Csum_Control__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[8] in module Csum_Control__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[7] in module Csum_Control__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[6] in module Csum_Control__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[5] in module Csum_Control__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[4] in module Csum_Control__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[3] in module Csum_Control__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[2] in module Csum_Control__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[1] in module Csum_Control__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[0] in module Csum_Control__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tlast in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane2[7] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane2[6] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane2[5] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane2[4] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane2[3] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane2[2] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane2[1] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane2[0] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane3[7] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane3[6] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane3[5] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane3[4] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane3[3] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane3[2] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane3[1] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane3[0] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port m01_axis_aclk in module csum_rx_rss is either unconnected or has no load
WARNING: [Synth 8-7129] Port m01_axis_aresetn in module csum_rx_rss is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3135.395 ; gain = 313.660 ; free physical = 589 ; free virtual = 12201
Synthesis current peak Physical Memory [PSS] (MB): peak = 2246.118; parent = 2110.841; children = 135.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4103.727; parent = 3135.398; children = 968.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3150.238 ; gain = 328.504 ; free physical = 579 ; free virtual = 12191
Synthesis current peak Physical Memory [PSS] (MB): peak = 2246.118; parent = 2110.841; children = 135.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4118.570; parent = 3150.242; children = 968.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3150.238 ; gain = 328.504 ; free physical = 572 ; free virtual = 12185
Synthesis current peak Physical Memory [PSS] (MB): peak = 2246.118; parent = 2110.841; children = 135.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4118.570; parent = 3150.242; children = 968.328
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3150.238 ; gain = 0.000 ; free physical = 548 ; free virtual = 12162
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3292.176 ; gain = 0.000 ; free physical = 603 ; free virtual = 12217
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3315.988 ; gain = 23.812 ; free physical = 613 ; free virtual = 12227
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3315.988 ; gain = 494.254 ; free physical = 679 ; free virtual = 12218
Synthesis current peak Physical Memory [PSS] (MB): peak = 2246.118; parent = 2110.841; children = 135.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.305; parent = 3283.977; children = 968.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3315.988 ; gain = 494.254 ; free physical = 681 ; free virtual = 12225
Synthesis current peak Physical Memory [PSS] (MB): peak = 2246.118; parent = 2110.841; children = 135.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.305; parent = 3283.977; children = 968.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3315.988 ; gain = 494.254 ; free physical = 677 ; free virtual = 12220
Synthesis current peak Physical Memory [PSS] (MB): peak = 2246.118; parent = 2110.841; children = 135.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.305; parent = 3283.977; children = 968.328
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'csum_rx_rss'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                    FLAG |                              001 |                             0001
                    APP0 |                              010 |                             0010
                    APP1 |                              011 |                             0011
                    APP2 |                              100 |                             0100
                    APP3 |                              101 |                             0101
                    APP4 |                              110 |                             0110
         INTRA_FRAME_RST |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'csum_rx_rss'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3315.988 ; gain = 494.254 ; free physical = 585 ; free virtual = 12130
Synthesis current peak Physical Memory [PSS] (MB): peak = 2246.118; parent = 2110.841; children = 135.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.305; parent = 3283.977; children = 968.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 15    
	   2 Input   16 Bit       Adders := 20    
	   3 Input   16 Bit       Adders := 2     
	   4 Input    4 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 4     
+---Registers : 
	               17 Bit    Registers := 12    
	               16 Bit    Registers := 24    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 71    
+---Muxes : 
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	   8 Input   16 Bit        Muxes := 12    
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 42    
	   9 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 37    
	   8 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[15] in module ip_csum is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[14] in module ip_csum is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[13] in module ip_csum is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[12] in module ip_csum is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[11] in module ip_csum is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[10] in module ip_csum is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[9] in module ip_csum is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[8] in module ip_csum is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[7] in module ip_csum is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[6] in module ip_csum is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[5] in module ip_csum is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[4] in module ip_csum is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[3] in module ip_csum is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[2] in module ip_csum is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[1] in module ip_csum is either unconnected or has no load
WARNING: [Synth 8-7129] Port byte_cntr_without_delta_byte[0] in module ip_csum is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tlast in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane2[7] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane2[6] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane2[5] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane2[4] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane2[3] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane2[2] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane2[1] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane2[0] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane3[7] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane3[6] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane3[5] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane3[4] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane3[3] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane3[2] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane3[1] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane3[0] in module status_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port m01_axis_aclk in module csum_rx_rss is either unconnected or has no load
WARNING: [Synth 8-7129] Port m01_axis_aresetn in module csum_rx_rss is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (m01_axis_tvalid_reg) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tlast_reg) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[31]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[30]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[29]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[27]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[26]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[25]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[24]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[23]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[22]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[21]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[20]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[19]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[18]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[17]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[16]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[15]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[14]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[13]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[12]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[11]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[10]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[9]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[8]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[7]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[6]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[5]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[4]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[3]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[2]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[1]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tdata_reg[0]) is unused and will be removed from module csum_rx_rss.
WARNING: [Synth 8-3332] Sequential element (m01_axis_tkeep_reg[3]) is unused and will be removed from module csum_rx_rss.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3315.988 ; gain = 494.254 ; free physical = 333 ; free virtual = 11883
Synthesis current peak Physical Memory [PSS] (MB): peak = 2246.118; parent = 2110.841; children = 135.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4252.305; parent = 3283.977; children = 968.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 3694.223 ; gain = 872.488 ; free physical = 352 ; free virtual = 10539
Synthesis current peak Physical Memory [PSS] (MB): peak = 2794.654; parent = 2659.677; children = 135.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.555; parent = 3694.227; children = 968.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 3695.223 ; gain = 873.488 ; free physical = 317 ; free virtual = 10503
Synthesis current peak Physical Memory [PSS] (MB): peak = 2795.412; parent = 2660.435; children = 135.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4663.555; parent = 3695.227; children = 968.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 3714.254 ; gain = 892.520 ; free physical = 299 ; free virtual = 10486
Synthesis current peak Physical Memory [PSS] (MB): peak = 2797.756; parent = 2662.778; children = 135.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4682.586; parent = 3714.258; children = 968.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3723.160 ; gain = 901.426 ; free physical = 488 ; free virtual = 10404
Synthesis current peak Physical Memory [PSS] (MB): peak = 2798.315; parent = 2662.778; children = 136.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4691.492; parent = 3723.164; children = 968.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3723.160 ; gain = 901.426 ; free physical = 501 ; free virtual = 10417
Synthesis current peak Physical Memory [PSS] (MB): peak = 2798.327; parent = 2662.778; children = 136.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4691.492; parent = 3723.164; children = 968.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3723.160 ; gain = 901.426 ; free physical = 484 ; free virtual = 10400
Synthesis current peak Physical Memory [PSS] (MB): peak = 2798.601; parent = 2662.778; children = 136.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4691.492; parent = 3723.164; children = 968.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3723.160 ; gain = 901.426 ; free physical = 479 ; free virtual = 10395
Synthesis current peak Physical Memory [PSS] (MB): peak = 2798.636; parent = 2662.778; children = 136.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4691.492; parent = 3723.164; children = 968.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3723.160 ; gain = 901.426 ; free physical = 471 ; free virtual = 10386
Synthesis current peak Physical Memory [PSS] (MB): peak = 2798.636; parent = 2662.778; children = 136.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4691.492; parent = 3723.164; children = 968.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3723.160 ; gain = 901.426 ; free physical = 463 ; free virtual = 10379
Synthesis current peak Physical Memory [PSS] (MB): peak = 2798.640; parent = 2662.778; children = 136.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4691.492; parent = 3723.164; children = 968.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    67|
|2     |LUT1   |    13|
|3     |LUT2   |   317|
|4     |LUT3   |    69|
|5     |LUT4   |    77|
|6     |LUT5   |    54|
|7     |LUT6   |   114|
|8     |FDCE   |    67|
|9     |FDPE   |     1|
|10    |FDRE   |   569|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3723.160 ; gain = 901.426 ; free physical = 455 ; free virtual = 10371
Synthesis current peak Physical Memory [PSS] (MB): peak = 2798.671; parent = 2662.778; children = 136.441
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4691.492; parent = 3723.164; children = 968.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3723.160 ; gain = 735.676 ; free physical = 482 ; free virtual = 10398
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3723.168 ; gain = 901.426 ; free physical = 476 ; free virtual = 10392
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3737.098 ; gain = 0.000 ; free physical = 564 ; free virtual = 10480
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3776.953 ; gain = 0.000 ; free physical = 425 ; free virtual = 10341
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1d74748e
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 125 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3776.953 ; gain = 1868.992 ; free physical = 625 ; free virtual = 10541
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_csum_rx_rss_0_0_synth_1/design_1_csum_rx_rss_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 20 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/fw_i2c_master/apex/control/apex_kria/apex_kria.runs/design_1_csum_rx_rss_0_0_synth_1/design_1_csum_rx_rss_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_csum_rx_rss_0_0_utilization_synth.rpt -pb design_1_csum_rx_rss_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  9 18:34:36 2023...
