// Seed: 117058233
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input wire id_2,
    output supply1 id_3,
    input uwire id_4,
    output wand id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    output supply0 id_9,
    input tri id_10,
    output tri0 id_11
);
  wire id_13;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri0 id_5,
    input uwire id_6,
    input uwire id_7,
    input tri0 id_8,
    output uwire id_9,
    input wire id_10,
    input wor id_11
);
  assign id_9 = id_4;
  xor (id_1, id_10, id_6, id_8, id_4, id_2, id_3, id_7, id_11, id_5);
  module_0(
      id_9, id_0, id_8, id_1, id_6, id_9, id_9, id_7, id_11, id_0, id_2, id_1
  );
endmodule
