{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 00:56:18 2018 " "Info: Processing started: Fri Jan 05 00:56:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "RAM.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/CPU/RAM/RAM.bdf" { { -56 376 544 -40 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk memory memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_memory_reg0 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X32_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "C:/Users/lenovo/Desktop/project/CPU/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X32_Y1 0 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X32_Y1; Fanout = 0; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "C:/Users/lenovo/Desktop/project/CPU/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.352 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/CPU/RAM/RAM.bdf" { { -56 376 544 -40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/CPU/RAM/RAM.bdf" { { -56 376 544 -40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.472 ns) 2.352 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X32_Y1 0 " "Info: 3: + IC(0.683 ns) + CELL(0.472 ns) = 2.352 ns; Loc. = M4K_X32_Y1; Fanout = 0; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "C:/Users/lenovo/Desktop/project/CPU/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 56.38 % ) " "Info: Total cell delay = 1.326 ns ( 56.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 43.62 % ) " "Info: Total interconnect delay = 1.026 ns ( 43.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.352 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.361 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/CPU/RAM/RAM.bdf" { { -56 376 544 -40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/CPU/RAM/RAM.bdf" { { -56 376 544 -40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.481 ns) 2.361 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X32_Y1 1 " "Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "C:/Users/lenovo/Desktop/project/CPU/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.54 % ) " "Info: Total cell delay = 1.335 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.026 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.352 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_lg91.tdf" "" { Text "C:/Users/lenovo/Desktop/project/CPU/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_lg91.tdf" "" { Text "C:/Users/lenovo/Desktop/project/CPU/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.352 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.352 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_lg91.tdf" "" { Text "C:/Users/lenovo/Desktop/project/CPU/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg pin_name4 clk 4.297 ns memory " "Info: tsu for memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"pin_name4\", clock pin = \"clk\") is 4.297 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.636 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns pin_name4 1 PIN PIN_U19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U19; Fanout = 2; PIN Node = 'pin_name4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name4 } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/CPU/RAM/RAM.bdf" { { 0 368 536 16 "pin_name4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.510 ns) + CELL(0.366 ns) 5.696 ns lpm_ram_io:inst1\|_~2 2 COMB LCCOMB_X31_Y2_N18 1 " "Info: 2: + IC(4.510 ns) + CELL(0.366 ns) = 5.696 ns; Loc. = LCCOMB_X31_Y2_N18; Fanout = 1; COMB Node = 'lpm_ram_io:inst1\|_~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.876 ns" { pin_name4 lpm_ram_io:inst1|_~2 } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/CPU/RAM/RAM.bdf" { { -96 608 736 32 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.234 ns) 6.636 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X32_Y1 8 " "Info: 3: + IC(0.706 ns) + CELL(0.234 ns) = 6.636 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { lpm_ram_io:inst1|_~2 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "C:/Users/lenovo/Desktop/project/CPU/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.420 ns ( 21.40 % ) " "Info: Total cell delay = 1.420 ns ( 21.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.216 ns ( 78.60 % ) " "Info: Total interconnect delay = 5.216 ns ( 78.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.636 ns" { pin_name4 lpm_ram_io:inst1|_~2 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.636 ns" { pin_name4 {} pin_name4~combout {} lpm_ram_io:inst1|_~2 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 4.510ns 0.706ns } { 0.000ns 0.820ns 0.366ns 0.234ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_lg91.tdf" "" { Text "C:/Users/lenovo/Desktop/project/CPU/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.361 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/CPU/RAM/RAM.bdf" { { -56 376 544 -40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/CPU/RAM/RAM.bdf" { { -56 376 544 -40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.481 ns) 2.361 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X32_Y1 8 " "Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "C:/Users/lenovo/Desktop/project/CPU/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.54 % ) " "Info: Total cell delay = 1.335 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.026 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.636 ns" { pin_name4 lpm_ram_io:inst1|_~2 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.636 ns" { pin_name4 {} pin_name4~combout {} lpm_ram_io:inst1|_~2 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 4.510ns 0.706ns } { 0.000ns 0.820ns 0.366ns 0.234ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk result\[7\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg 8.888 ns memory " "Info: tco from clock \"clk\" to destination pin \"result\[7\]\" through memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg\" is 8.888 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.361 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/CPU/RAM/RAM.bdf" { { -56 376 544 -40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/CPU/RAM/RAM.bdf" { { -56 376 544 -40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.481 ns) 2.361 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X32_Y1 8 " "Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "C:/Users/lenovo/Desktop/project/CPU/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.54 % ) " "Info: Total cell delay = 1.335 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.026 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_lg91.tdf" "" { Text "C:/Users/lenovo/Desktop/project/CPU/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.391 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X32_Y1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "C:/Users/lenovo/Desktop/project/CPU/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|q_a\[7\] 2 MEM M4K_X32_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y1; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "C:/Users/lenovo/Desktop/project/CPU/RAM/db/altsyncram_lg91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(1.952 ns) 6.391 ns result\[7\] 3 PIN PIN_E8 0 " "Info: 3: + IC(2.589 ns) + CELL(1.952 ns) = 6.391 ns; Loc. = PIN_E8; Fanout = 0; PIN Node = 'result\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.541 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|q_a[7] result[7] } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/CPU/RAM/RAM.bdf" { { -48 768 944 -32 "result\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.802 ns ( 59.49 % ) " "Info: Total cell delay = 3.802 ns ( 59.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.589 ns ( 40.51 % ) " "Info: Total interconnect delay = 2.589 ns ( 40.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|q_a[7] result[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|q_a[7] {} result[7] {} } { 0.000ns 0.000ns 2.589ns } { 0.000ns 1.850ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|q_a[7] result[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|q_a[7] {} result[7] {} } { 0.000ns 0.000ns 2.589ns } { 0.000ns 1.850ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pin_name4 result\[7\] 10.088 ns Longest " "Info: Longest tpd from source pin \"pin_name4\" to destination pin \"result\[7\]\" is 10.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns pin_name4 1 PIN PIN_U19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U19; Fanout = 2; PIN Node = 'pin_name4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name4 } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/CPU/RAM/RAM.bdf" { { 0 368 536 16 "pin_name4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.510 ns) + CELL(0.366 ns) 5.696 ns lpm_ram_io:inst1\|datatri\[7\]~0 2 COMB LCCOMB_X31_Y2_N16 8 " "Info: 2: + IC(4.510 ns) + CELL(0.366 ns) = 5.696 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 8; COMB Node = 'lpm_ram_io:inst1\|datatri\[7\]~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.876 ns" { pin_name4 lpm_ram_io:inst1|datatri[7]~0 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.450 ns) + CELL(1.942 ns) 10.088 ns result\[7\] 3 PIN PIN_E8 0 " "Info: 3: + IC(2.450 ns) + CELL(1.942 ns) = 10.088 ns; Loc. = PIN_E8; Fanout = 0; PIN Node = 'result\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.392 ns" { lpm_ram_io:inst1|datatri[7]~0 result[7] } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/CPU/RAM/RAM.bdf" { { -48 768 944 -32 "result\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.128 ns ( 31.01 % ) " "Info: Total cell delay = 3.128 ns ( 31.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.960 ns ( 68.99 % ) " "Info: Total interconnect delay = 6.960 ns ( 68.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.088 ns" { pin_name4 lpm_ram_io:inst1|datatri[7]~0 result[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.088 ns" { pin_name4 {} pin_name4~combout {} lpm_ram_io:inst1|datatri[7]~0 {} result[7] {} } { 0.000ns 0.000ns 4.510ns 2.450ns } { 0.000ns 0.820ns 0.366ns 1.942ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_address_reg7 pin_name\[7\] clk -2.128 ns memory " "Info: th for memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_address_reg7\" (data pin = \"pin_name\[7\]\", clock pin = \"clk\") is -2.128 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.361 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/CPU/RAM/RAM.bdf" { { -56 376 544 -40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/CPU/RAM/RAM.bdf" { { -56 376 544 -40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.481 ns) 2.361 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_address_reg7 3 MEM M4K_X32_Y1 8 " "Info: 3: + IC(0.683 ns) + CELL(0.481 ns) = 2.361 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "C:/Users/lenovo/Desktop/project/CPU/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.54 % ) " "Info: Total cell delay = 1.335 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.026 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_lg91.tdf" "" { Text "C:/Users/lenovo/Desktop/project/CPU/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.692 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns pin_name\[7\] 1 PIN PIN_V8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V8; Fanout = 1; PIN Node = 'pin_name\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name[7] } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/CPU/RAM/RAM.bdf" { { -80 360 528 -64 "pin_name\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.762 ns) + CELL(0.103 ns) 4.692 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_address_reg7 2 MEM M4K_X32_Y1 8 " "Info: 2: + IC(3.762 ns) + CELL(0.103 ns) = 4.692 ns; Loc. = M4K_X32_Y1; Fanout = 8; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_lg91:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.865 ns" { pin_name[7] lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_lg91.tdf" "" { Text "C:/Users/lenovo/Desktop/project/CPU/RAM/db/altsyncram_lg91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.930 ns ( 19.82 % ) " "Info: Total cell delay = 0.930 ns ( 19.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.762 ns ( 80.18 % ) " "Info: Total interconnect delay = 3.762 ns ( 80.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { pin_name[7] lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { pin_name[7] {} pin_name[7]~combout {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 3.762ns } { 0.000ns 0.827ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { clk clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.361 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { pin_name[7] lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { pin_name[7] {} pin_name[7]~combout {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_lg91:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 3.762ns } { 0.000ns 0.827ns 0.103ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 00:56:19 2018 " "Info: Processing ended: Fri Jan 05 00:56:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
