
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032556                       # Number of seconds simulated
sim_ticks                                 32556009822                       # Number of ticks simulated
final_tick                               604058932941                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 124341                       # Simulator instruction rate (inst/s)
host_op_rate                                   160112                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1170591                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907816                       # Number of bytes of host memory used
host_seconds                                 27811.59                       # Real time elapsed on the host
sim_insts                                  3458127306                       # Number of instructions simulated
sim_ops                                    4452981171                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1602176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       963584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       576768                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3148800                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1277440                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1277440                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12517                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7528                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4506                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24600                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9980                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9980                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        62907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     49212911                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29597730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        78634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17716176                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                96719470                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        62907                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51112                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        78634                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             192653                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39238224                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39238224                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39238224                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        62907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     49212911                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29597730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        78634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17716176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              135957693                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78071967                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28435862                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24863091                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802584                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14176432                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13674361                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2046678                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56771                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33532351                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158188767                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28435862                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15721039                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32567290                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8849356                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3762050                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16531637                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       717815                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76898226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.368238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.172101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44330936     57.65%     57.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615969      2.10%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2946567      3.83%     63.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2771561      3.60%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4556223      5.93%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4749804      6.18%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1125465      1.46%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          850793      1.11%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13950908     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76898226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364226                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.026192                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34584120                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3636818                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31519676                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126273                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7031329                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094554                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5202                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177017936                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1374                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7031329                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36034305                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1230475                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       419098                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30181640                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2001370                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172366419                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690123                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       801396                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228877816                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784543445                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784543445                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79981535                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20302                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9936                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5362191                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26511936                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762912                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97207                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1857866                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163121244                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19858                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137682823                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182666                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48960068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134374971                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76898226                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.790455                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841469                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26555228     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14384678     18.71%     53.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12484024     16.23%     69.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7676165      9.98%     79.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8042313     10.46%     89.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4725823      6.15%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2089925      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556875      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383195      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76898226                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541908     66.26%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175068     21.41%     87.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100873     12.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107996410     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085485      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23692455     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4898552      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137682823                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.763537                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817849                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005940                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353264382                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212101591                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133185641                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138500672                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338151                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7581859                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          886                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          421                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409554                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7031329                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         657046                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        57159                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163141105                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       188979                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26511936                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762912                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9936                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30833                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          205                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          421                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062731                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021252                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135105229                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22769553                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2577589                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27547730                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20417160                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4778177                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.730522                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133334734                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133185641                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81842227                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199750361                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.705934                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409723                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49530070                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807341                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69866897                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626115                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320594                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32057337     45.88%     45.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14847184     21.25%     67.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8307833     11.89%     79.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814050      4.03%     83.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694283      3.86%     86.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1119058      1.60%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3003905      4.30%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875239      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4148008      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69866897                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4148008                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228860548                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333320448                       # The number of ROB writes
system.switch_cpus0.timesIdled                  28350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1173741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.780720                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.780720                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.280870                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.280870                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624948303                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174581340                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182421595                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78071967                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28537630                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23222463                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1905778                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12151610                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11243861                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2937506                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84009                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31539529                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155859958                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28537630                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14181367                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             32748714                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9781637                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4868779                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15414570                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       762111                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77000598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.493417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44251884     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1766654      2.29%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2298436      2.98%     62.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3471819      4.51%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3371515      4.38%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2559059      3.32%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1516217      1.97%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2283148      2.97%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15481866     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77000598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365530                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.996363                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32581131                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4761986                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31567366                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       246767                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7843346                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4834050                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          252                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186486053                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7843346                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34304939                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         920307                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1327550                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30050045                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2554409                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     181067505                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          634                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1103999                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       802146                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           34                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252295070                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    843292001                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    843292001                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    156919629                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        95375396                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38307                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21615                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7223905                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16788900                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8894793                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       172819                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2977425                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168297260                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36470                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135562121                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       248845                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     54698066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    166450296                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5830                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77000598                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760533                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897209                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26640955     34.60%     34.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16961404     22.03%     56.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10976393     14.25%     70.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7459436      9.69%     80.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6984912      9.07%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3726251      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2744982      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       821292      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       684973      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77000598                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         665560     69.27%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        136585     14.22%     83.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158624     16.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112807031     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1915794      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15319      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13379467      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7444510      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135562121                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.736374                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             960774                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007087                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349334457                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    223032555                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131763679                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136522895                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       459105                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6433892                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1915                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          800                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2258070                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           97                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7843346                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         536245                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        89455                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168333730                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1135926                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16788900                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8894793                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21150                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         67744                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          800                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1165752                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1071458                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2237210                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132970198                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12593274                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2591921                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19872958                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18624883                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7279684                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.703175                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131797993                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131763679                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84659443                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        237764884                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.687721                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356064                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91901841                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112950850                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     55383116                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30640                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1937167                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69157252                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633247                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153524                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26549113     38.39%     38.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19928657     28.82%     67.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7334556     10.61%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4199836      6.07%     83.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3509475      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1737958      2.51%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1709723      2.47%     93.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       735927      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3452007      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69157252                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91901841                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112950850                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16991728                       # Number of memory references committed
system.switch_cpus1.commit.loads             10355005                       # Number of loads committed
system.switch_cpus1.commit.membars              15320                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16200465                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        101809166                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2304718                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3452007                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           234039211                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          344515409                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29795                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1071369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91901841                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112950850                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91901841                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.849515                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.849515                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.177143                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.177143                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       598375741                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181992868                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172221245                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30640                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78071967                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29392223                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23984829                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1962498                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12419037                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11605916                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3040990                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86341                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30461574                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             159727779                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29392223                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14646906                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34636841                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10232059                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4442061                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14829680                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       755887                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77793767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.538893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.338091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43156926     55.48%     55.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2827414      3.63%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4269098      5.49%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2949578      3.79%     68.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2073633      2.67%     71.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2029925      2.61%     73.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1217517      1.57%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2610999      3.36%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16658677     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77793767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376476                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.045904                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31329902                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4655438                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33071259                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       484307                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8252848                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4948362                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          515                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     191284892                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2407                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8252848                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33076563                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         468087                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1666692                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31773066                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2556500                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     185586266                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1071001                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       868856                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    260190205                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    863868185                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    863868185                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    160328287                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        99861871                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33436                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15970                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7602209                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17045185                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8715446                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       108684                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2530657                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         173013768                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31872                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138253446                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       275107                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     57641979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    176321640                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     77793767                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777179                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.918675                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27768543     35.70%     35.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15601936     20.06%     55.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11207898     14.41%     70.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7463884      9.59%     79.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7554808      9.71%     89.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3634215      4.67%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3218164      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       609781      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       734538      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77793767                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         751448     70.92%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             5      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        149673     14.13%     85.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       158441     14.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115617202     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1750312      1.27%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15906      0.01%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13600212      9.84%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7269814      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138253446                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.770846                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1059567                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007664                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    355635333                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    230688069                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134425951                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139313013                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       433759                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6611448                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         5565                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          454                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2086432                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8252848                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         244882                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        46217                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    173045642                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       603150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17045185                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8715446                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15966                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          454                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1193992                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1068911                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2262903                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135710508                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12711933                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2542938                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19803508                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19286434                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7091575                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738274                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134484500                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134425951                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87083539                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        247330915                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.721821                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352093                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93246244                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114935744                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58110099                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1978045                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69540919                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.652779                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.177207                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26546457     38.17%     38.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19934297     28.67%     66.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7539721     10.84%     77.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4222353      6.07%     83.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3563427      5.12%     88.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1595297      2.29%     91.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1522513      2.19%     93.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1045157      1.50%     94.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3571697      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69540919                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93246244                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114935744                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17062741                       # Number of memory references committed
system.switch_cpus2.commit.loads             10433727                       # Number of loads committed
system.switch_cpus2.commit.membars              15906                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16669891                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        103472235                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2374772                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3571697                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           239015065                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          354349865                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16483                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 278200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93246244                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114935744                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93246244                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.837267                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.837267                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.194363                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.194363                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       609553526                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186908165                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      175866876                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31812                       # number of misc regfile writes
system.l2.replacements                          24601                       # number of replacements
system.l2.tagsinuse                      32767.868167                       # Cycle average of tags in use
system.l2.total_refs                           931041                       # Total number of references to valid blocks.
system.l2.sampled_refs                          57369                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.228991                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1014.317784                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.072925                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6012.592815                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.803657                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3593.282080                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     16.402259                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2114.548343                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8713.293022                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7165.809064                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4109.746217                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.030955                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000460                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.183490                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000391                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.109658                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000501                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.064531                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.265909                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.218683                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.125420                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999996                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        37095                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        40258                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        26415                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  103768                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            40529                       # number of Writeback hits
system.l2.Writeback_hits::total                 40529                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        37095                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        40258                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        26415                       # number of demand (read+write) hits
system.l2.demand_hits::total                   103768                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        37095                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        40258                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        26415                       # number of overall hits
system.l2.overall_hits::total                  103768                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12517                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7524                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4487                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 24577                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  23                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12517                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7528                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4506                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24600                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12517                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7528                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4506                       # number of overall misses
system.l2.overall_misses::total                 24600                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       814332                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    771256832                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       837059                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    457068371                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1121050                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    285937933                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1517035577                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       182993                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      1135716                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1318709                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       814332                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    771256832                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       837059                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    457251364                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1121050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    287073649                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1518354286                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       814332                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    771256832                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       837059                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    457251364                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1121050                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    287073649                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1518354286                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49612                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47782                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        30902                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              128345                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        40529                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             40529                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                23                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49612                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47786                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        30921                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               128368                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49612                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47786                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        30921                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              128368                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.252298                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.157465                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.145201                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.191492                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.252298                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.157536                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.145726                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.191637                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.252298                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.157536                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.145726                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.191637                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 50895.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61616.747783                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 64389.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60748.055688                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 56052.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63725.859817                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61725.824022                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 45748.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 59774.526316                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 57335.173913                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 50895.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61616.747783                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 64389.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60740.085547                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 56052.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63709.198624                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61721.718943                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 50895.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61616.747783                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 64389.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60740.085547                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 56052.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63709.198624                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61721.718943                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9980                       # number of writebacks
system.l2.writebacks::total                      9980                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12517                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7524                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4487                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            24577                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             23                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24600                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24600                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       722681                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    698691443                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       761077                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    413330327                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1006111                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    260021976                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1374533615                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       159969                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      1026712                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1186681                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       722681                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    698691443                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       761077                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    413490296                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1006111                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    261048688                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1375720296                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       722681                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    698691443                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       761077                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    413490296                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1006111                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    261048688                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1375720296                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.252298                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.157465                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.145201                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.191492                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.252298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.157536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.145726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.191637                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.252298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.157536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.145726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.191637                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45167.562500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55819.401055                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58544.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54934.918527                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50305.550000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57950.072654                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55927.640273                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 39992.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 54037.473684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51594.826087                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45167.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55819.401055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 58544.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54926.978746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 50305.550000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57933.574789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55923.589268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45167.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55819.401055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 58544.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54926.978746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 50305.550000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57933.574789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55923.589268                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.905874                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016563732                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872124.736648                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.905874                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025490                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870041                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16531618                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16531618                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16531618                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16531618                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16531618                       # number of overall hits
system.cpu0.icache.overall_hits::total       16531618                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1013901                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1013901                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1013901                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1013901                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1013901                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1013901                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16531637                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16531637                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16531637                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16531637                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16531637                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16531637                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53363.210526                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53363.210526                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53363.210526                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53363.210526                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53363.210526                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53363.210526                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       851629                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       851629                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       851629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       851629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       851629                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       851629                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53226.812500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53226.812500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53226.812500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53226.812500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53226.812500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53226.812500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49612                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246457605                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49868                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4942.199507                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.623561                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.376439                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826655                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173345                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20674838                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20674838                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25008330                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25008330                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25008330                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25008330                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       152637                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       152637                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152637                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152637                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152637                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152637                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6567121490                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6567121490                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6567121490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6567121490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6567121490                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6567121490                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20827475                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20827475                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25160967                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25160967                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25160967                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25160967                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007329                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007329                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006066                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006066                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006066                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006066                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 43024.440273                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43024.440273                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 43024.440273                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43024.440273                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 43024.440273                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43024.440273                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11132                       # number of writebacks
system.cpu0.dcache.writebacks::total            11132                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       103025                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       103025                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       103025                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       103025                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       103025                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       103025                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49612                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49612                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49612                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49612                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49612                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49612                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1068216960                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1068216960                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1068216960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1068216960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1068216960                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1068216960                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21531.423043                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21531.423043                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21531.423043                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21531.423043                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21531.423043                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21531.423043                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996989                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100467746                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218684.971774                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996989                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15414551                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15414551                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15414551                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15414551                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15414551                       # number of overall hits
system.cpu1.icache.overall_hits::total       15414551                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1225840                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1225840                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1225840                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1225840                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1225840                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1225840                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15414570                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15414570                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15414570                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15414570                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15414570                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15414570                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 64517.894737                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64517.894737                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 64517.894737                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64517.894737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 64517.894737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64517.894737                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       850729                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       850729                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       850729                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       850729                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       850729                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       850729                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 65440.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65440.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 65440.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65440.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 65440.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65440.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47786                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185296030                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48042                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3856.959119                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.552244                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.447756                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912313                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087687                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9580657                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9580657                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6602626                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6602626                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16248                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16248                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15320                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16183283                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16183283                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16183283                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16183283                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121596                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121596                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2577                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2577                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       124173                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        124173                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       124173                       # number of overall misses
system.cpu1.dcache.overall_misses::total       124173                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4127207821                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4127207821                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    169686384                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    169686384                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4296894205                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4296894205                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4296894205                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4296894205                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9702253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9702253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6605203                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6605203                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15320                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15320                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16307456                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16307456                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16307456                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16307456                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012533                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012533                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000390                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000390                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007614                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007614                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007614                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007614                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33941.970303                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33941.970303                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 65846.481956                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65846.481956                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34604.094328                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34604.094328                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34604.094328                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34604.094328                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       388925                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 43213.888889                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22034                       # number of writebacks
system.cpu1.dcache.writebacks::total            22034                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        73814                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        73814                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2573                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2573                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        76387                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76387                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        76387                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76387                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47782                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47782                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47786                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47786                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47786                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47786                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    817786869                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    817786869                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       186993                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       186993                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    817973862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    817973862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    817973862                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    817973862                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004925                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004925                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002930                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002930                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002930                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002930                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17114.956867                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17114.956867                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 46748.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46748.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17117.437367                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17117.437367                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17117.437367                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17117.437367                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.740232                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1102770944                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2366461.253219                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.740232                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743173                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14829657                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14829657                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14829657                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14829657                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14829657                       # number of overall hits
system.cpu2.icache.overall_hits::total       14829657                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           23                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           23                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           23                       # number of overall misses
system.cpu2.icache.overall_misses::total           23                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1391658                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1391658                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1391658                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1391658                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1391658                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1391658                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14829680                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14829680                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14829680                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14829680                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14829680                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14829680                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 60506.869565                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60506.869565                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 60506.869565                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60506.869565                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 60506.869565                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60506.869565                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1144879                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1144879                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1144879                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1144879                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1144879                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1144879                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 57243.950000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 57243.950000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 57243.950000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 57243.950000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 57243.950000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 57243.950000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 30921                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               175895497                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 31177                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5641.835231                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.883316                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.116684                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901888                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098112                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9681191                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9681191                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6596791                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6596791                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15940                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15940                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15906                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15906                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16277982                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16277982                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16277982                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16277982                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        63092                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        63092                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          141                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        63233                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         63233                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        63233                       # number of overall misses
system.cpu2.dcache.overall_misses::total        63233                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1756059547                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1756059547                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      9786714                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      9786714                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1765846261                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1765846261                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1765846261                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1765846261                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9744283                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9744283                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6596932                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6596932                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15906                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15906                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16341215                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16341215                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16341215                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16341215                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006475                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006475                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003870                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003870                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003870                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003870                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27833.315587                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27833.315587                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 69409.319149                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 69409.319149                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27926.023769                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27926.023769                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27926.023769                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27926.023769                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        35770                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        35770                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7363                       # number of writebacks
system.cpu2.dcache.writebacks::total             7363                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32190                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32190                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          122                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32312                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32312                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32312                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32312                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        30902                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        30902                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        30921                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        30921                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        30921                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        30921                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    513977214                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    513977214                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1159416                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1159416                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    515136630                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    515136630                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    515136630                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    515136630                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003171                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003171                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001892                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001892                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001892                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001892                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16632.490260                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16632.490260                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 61021.894737                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 61021.894737                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16659.766178                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16659.766178                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16659.766178                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16659.766178                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
