"VID1"	,	L_57
dss_feat_get_num_mgrs	,	F_13
ipc	,	V_387
"VID2"	,	L_58
DISPC_OVL_TABLE_BA	,	V_435
DISPC_IRQSTATUS	,	V_421
frame_width	,	V_314
"failed to set up scaling, "	,	L_27
use_fifomerge	,	V_187
OMAP_DSS_COLOR_NV12	,	V_112
dispc_ovl_set_rotation_attrs	,	F_170
size	,	V_167
accu	,	V_221
IRQ_NONE	,	V_488
DISPC_OVL_BA1_UV	,	F_103
OVL_PICTURE_SIZE	,	F_40
dispc_ovl_set_accu_uv	,	F_165
dispc_ovl_setup	,	F_201
dispc_runtime_resume	,	F_288
rcb	,	V_83
"dispc fclk source = %s (%s)\n"	,	L_49
DISPC_OVL_ACCU2_0	,	F_161
dss_lcd_mgr_config	,	V_356
dispc_ovl_set_scale_coef	,	F_88
calc_tiler_rotation_offset	,	F_175
DISPC_OVL_ACCU2_1	,	F_163
CPR_COEF_R	,	F_24
rcr	,	V_80
OMAPDSS_VER_OMAP5	,	V_482
OMAPDSS_VER_OMAP4	,	V_480
DISPC_IRQ_SYNC_LOST_DIGIT	,	V_41
h	,	V_69
i	,	V_16
irq	,	V_485
j	,	V_17
DISPC_MGR_FLD_TFTDATALINES	,	V_348
DISPC_IRQ_FRAMEDONEWB	,	V_51
l	,	V_242
m	,	V_111
CPR_COEF_B	,	F_26
r	,	V_42
omap_overlay_caps	,	V_95
s	,	V_410
t	,	V_270
CPR_COEF_G	,	F_25
v	,	V_77
rotation_type	,	V_132
x	,	T_3
y	,	T_4
num_wb	,	V_91
dispc_ovl_enable_zorder_planes	,	F_111
dss_debugfs_create_file	,	F_282
dispc_ovl_write_firh2_reg	,	F_81
"lck\t\t%-16lulck div\t%u\n"	,	L_46
dev_dbg	,	F_280
reg	,	V_13
omap_channel	,	V_5
dispc_plane_lclk_rate	,	F_200
FEAT_HANDLE_UV_SEPARATE	,	V_36
dispc_ovl_set_scaling	,	F_169
ovl_fifo_size	,	V_190
OMAP_DSS_COLOR_ARGB32	,	V_123
ret	,	V_302
FEAT_PARAM_DOWNSCALE	,	V_300
screen_width	,	V_257
rev	,	V_495
OMAP_DSS_COLOR_YUV2	,	V_121
dss_feat_get_num_ovls	,	F_27
bp_start	,	V_390
OMAP_DSS_COLOR_CLUT4	,	V_129
dispc_mgr_enable_cpr	,	F_132
dispc_init_fifos	,	F_142
FEAT_ALPHA_FIXED_ZORDER	,	V_22
OMAP_DSS_COLOR_CLUT2	,	V_128
OMAP_DSS_COLOR_CLUT1	,	V_127
OMAP_DSS_COLOR_CLUT8	,	V_130
DATA_CYCLE1	,	F_21
DATA_CYCLE2	,	F_22
DATA_CYCLE3	,	F_23
FEAT_CORE_CLK_DIV	,	V_38
OVL_ATTRIBUTES	,	F_32
dispc_read_reg	,	F_3
DISPC_OVL_PRELOAD	,	F_149
pixinc	,	F_172
omap_dss_trans_key_type	,	V_334
decim_y	,	V_289
pcd	,	V_407
OMAP_DSS_COLOR_ARGB16	,	V_116
orig_height	,	V_210
"dispc"	,	L_68
timings	,	V_307
pck	,	V_440
end	,	V_170
OMAP_DSS_ROT_DMA	,	V_316
"%d,%d %dx%d -&gt; %dx%d\n"	,	L_33
DISPC_MSTANDBY_CTRL	,	V_464
"%s clk source = %s (%s)\n"	,	L_45
dispc_ovl_set_vid_accu1	,	F_158
dispc_ovl_set_vid_accu0	,	F_156
fifohandcheck	,	V_360
dispc_set_tv_pclk	,	F_244
decim_x	,	V_288
dispc_fclk_rate	,	F_237
omap54xx_dispc_feats	,	V_483
OMAP_DSS_COLOR_ARGB16_1555	,	V_118
dispc_ovl_setup_common	,	F_198
lclk	,	V_268
dispc_mgr_lclk_rate	,	F_196
channel	,	V_6
"- DISPC -\n"	,	L_48
dispc_ovl_setup_global_alpha	,	F_113
FEAT_FIR_COEF_V	,	V_35
dispc_mgr_set_cpr_coef	,	F_133
in_width	,	V_290
hsync_level	,	V_378
tmp	,	V_283
OMAP_DSS_CHANNEL_LCD2	,	V_141
OMAP_DSS_CHANNEL_LCD3	,	V_142
OVL_FIR_COEF_HV2	,	F_53
OVL_ROW_INC	,	F_34
OMAP_DSS_COLOR_RGBX32	,	V_125
lckd	,	V_445
dss_feat_get_param_max	,	F_187
hi_start	,	V_177
dispc_init_features	,	F_264
x_predecim	,	V_263
dss_get_dispc_clk_source	,	F_239
dispc_clear_irqstatus	,	F_58
partial_alpha_enabled	,	V_343
FEAT_BURST_2D	,	V_133
dispc_wb_get_framedone_irq	,	F_67
sync_pclk_edge	,	V_382
"context saved\n"	,	L_2
_dispc_lcd_timings_ok	,	F_227
dispc_save_context	,	F_9
row_inc	,	V_261
out_width	,	V_211
vsw	,	V_366
h_coef	,	V_67
dss_feat_get_reg_field	,	F_144
DSS_IO_PAD_MODE_BYPASS	,	V_354
mem_to_mem	,	V_285
OMAP_DSS_ROT_270	,	V_238
GLOBAL_ALPHA	,	V_24
dispc_coef	,	V_66
ilace	,	V_214
onoff	,	V_385
DISPC_POL_FREQ	,	F_233
SIZE_MGR	,	F_16
CONFIG	,	V_20
"(nonactive - pos_x) * pcd = %llu max(0, DS - 2) * width = %d\n"	,	L_17
mode	,	V_331
dispc_mgr_set_timings	,	F_234
"adjusting for ilace: height %d, out_height %d\n"	,	L_29
gfx_fifo_workaround	,	V_175
dispc_ovl_set_scaling_common	,	F_166
OMAPDSS_DRIVE_SIG_RISING_EDGE	,	V_391
DISPC_OVL_FIR_COEF_H2	,	F_83
haccu	,	V_201
ULONG_MAX	,	V_458
dss_has_feature	,	F_12
OMAPDSS_DRIVE_SIG_OPPOSITE_EDGES	,	V_393
coefs	,	V_151
swap	,	F_189
DISPC_MGR_FLD_FIFOHANDCHECK	,	V_328
dispc_mgr_enable_fifohandcheck	,	F_211
FEAT_ROWREPEATENABLE	,	V_252
DISPC_LINE_STATUS	,	V_424
DISPC_OVL_FIR2	,	F_155
unit	,	V_147
FEAT_REG_FIRVINC	,	V_200
dispc_mgr_get_vsync_irq	,	F_64
"channel %d xres %u yres %u\n"	,	L_39
devm_kzalloc	,	F_265
DISPC_OVL_CONV_COEF	,	F_93
lcd	,	V_406
OVL_ACCU0	,	F_41
OVL_ACCU1	,	F_42
calc_dma_rotation_offset	,	F_174
pck_min	,	V_441
old_mask	,	V_460
dispc_mgr_is_enabled	,	F_70
calc_core_clk_34xx	,	F_184
lck	,	V_439
"enabled"	,	L_12
dsi_get_pll_hsdiv_dispc_rate	,	F_242
DSSERR	,	F_74
_dispc_mgr_pclk_ok	,	F_228
OMAP_DSS_COLOR_RGBX16	,	V_113
"blanking period + ppl = %llu (limit = %u)\n"	,	L_16
"- %s -\n"	,	L_44
vp_max	,	V_371
framedone_irq	,	V_49
dev_id	,	V_492
DISPC_OVL_FIR_COEF_HV	,	F_78
dispc_ovl_write_firv2_reg	,	F_86
"width exceeds maximum width possible"	,	L_22
dispc_runtime_suspend	,	F_286
"VID3"	,	L_59
cpr_enable	,	V_344
devm_request_irq	,	F_271
DIV_ROUND_UP	,	F_177
shift	,	V_105
data_lines	,	V_346
ENOSYS	,	V_45
dispc_mgr_setup	,	F_220
"OMAP DISPC"	,	L_63
DISPC_MGR_FLD_STALLMODE	,	V_355
_omap_dispc_initial_config	,	F_263
dss_uninit_overlay_managers	,	F_285
mgr_height_max	,	V_365
do_div	,	F_181
dss_io_pad_mode	,	V_349
OVL_BA0_UV	,	F_47
nonactive	,	V_273
dispc_ovl_write_color_conv_coef	,	F_91
paddr	,	V_94
OVL_FIR_COEF_V2	,	F_54
GFP_KERNEL	,	V_468
omap_overlay_info	,	V_305
decim_x_min	,	V_298
RR	,	F_57
dispc_wb_enable	,	F_206
h1_m	,	V_224
DEFAULT_COLOR	,	F_14
h1_n	,	V_225
DISPC_OVL_BA0	,	F_97
vinc_end	,	V_198
DISPC_OVL_BA1	,	F_99
mgr_width_max	,	V_364
dispc_ovl_get_channel_out	,	F_123
CONFIG2	,	V_27
dispc_ovl_calc_scaling_34xx	,	F_190
CONTROL3	,	V_29
CONFIG3	,	V_30
ctbl_bt601_5_ovl	,	V_92
OMAPDSS_VER_OMAP24xx	,	V_470
CONTROL2	,	V_26
OMAP_DSS_COLOR_UYVY	,	V_122
"OMAP DISPC rev %d.%d\n"	,	L_67
BUG	,	F_119
DISPC_CONTROL	,	V_325
DISPC_CONFIG2	,	V_426
DISPC_CONFIG3	,	V_428
arg	,	V_486
OVL_SIZE	,	F_31
limits	,	V_274
SR	,	F_11
hp_max	,	V_370
seq_file	,	V_409
row_repeat	,	V_250
OMAP_DSS_ROT_TILER	,	V_134
num_fifos	,	V_172
ppl	,	V_284
"TV"	,	L_53
dispc_core_clk_rate	,	F_188
field_offset	,	V_258
pre_mult_alpha	,	V_311
FEAT_REG_VERTICALACCU	,	V_208
ytot	,	V_395
dispc_ovl_enable_replication	,	F_139
"GO bit not down for WB\n"	,	L_8
div_u64	,	F_178
chan2	,	V_136
in_width_max	,	V_297
pclk	,	V_267
calc_vrfb_rotation_offset	,	F_173
dss_feat_color_mode_supported	,	F_197
lo_end	,	V_180
interlace	,	V_308
dispc_wb_set_channel_in	,	F_125
OMAP_DSS_CLK_SRC_DSI2_PLL_HSDIV_DISPC	,	V_405
FEAT_FUNCGATED	,	V_461
"Failed to allocate DISPC Features\n"	,	L_62
"current core clk rate = %lu Hz\n"	,	L_26
pckd_hw_min	,	V_452
dispc_ovl_set_pix_inc	,	F_114
OMAP_DSS_COLOR_XRGB16_1555	,	V_126
x_res	,	V_276
platform_get_irq	,	F_278
FEAT_LINEBUFFERSPLIT	,	V_244
DISPC_OVL_FIR	,	F_154
dispc_mgr_set_lcd_divisor	,	F_235
DISPC_OVL_FIFO_SIZE_STATUS	,	F_145
max_decim_limit	,	V_301
dispc	,	V_3
full_range	,	V_89
hbp	,	V_279
name	,	V_53
pckd	,	V_448
fir_hinc	,	V_61
color_comp	,	V_65
CONTROL	,	V_19
dispc_ovl_set_scale_param	,	F_164
chroma_hinc	,	V_219
color	,	V_332
FEAT_OMAP3_DSI_FIFO_BUG	,	V_192
accu_yuv	,	V_234
"adjusting for ilace: height %d, pos_y %d, "	,	L_30
pck_max	,	V_442
dispc_free_irq	,	F_272
clock_info	,	V_361
caps	,	V_96
OVL_FIFO_THRESHOLD	,	F_33
dispc_dump_clocks	,	F_249
OMAP_DSS_OVL_CAP_SCALE	,	V_303
"dispc_runtime_get\n"	,	L_5
rotation	,	V_213
start	,	V_169
set_max_preload	,	V_183
user_handler	,	V_489
omap_dss_writeback_info	,	V_317
hor_start	,	V_203
trans_key	,	V_335
func	,	V_443
FEAT_REG_HORIZONTALACCU	,	V_207
out_height	,	V_212
dispc_mgr_get_sync_lost_irq	,	F_66
pm_runtime_put_sync	,	F_63
hinc_start	,	V_195
regfld	,	V_8
FEAT_ATTR2	,	V_37
pck_div	,	V_399
OVL_ACCU2_0	,	F_50
dispc_ovl_write_firhv_reg	,	F_77
accu_nv12	,	V_232
sw_start	,	V_388
DISPC_CAPABLE	,	V_423
OVL_ACCU2_1	,	F_51
dispc_mgr_get_framedone_irq	,	F_65
DISPC_OVL_ATTRIBUTES	,	F_73
fifo_low	,	V_185
scale_y	,	V_246
vaccu	,	V_202
scale_x	,	V_245
OMAP_DSS_OVL_CAP_ZORDER	,	V_101
mgr_desc	,	V_11
fbh	,	V_266
manual_update	,	V_188
stallmode	,	V_359
dispc_mgr_set_size	,	F_140
synchronize_irq	,	F_287
hfp	,	V_277
dispc_ovl_calc_scaling	,	F_192
"required core clk rate = %lu Hz\n"	,	L_25
fbw	,	V_265
color_mode_to_bpp	,	F_171
dispc_configure_burst_sizes	,	F_127
dss_feat_get_burst_size_unit	,	F_129
lcd_clk_src	,	V_412
DISPC_OVL_FIR_COEF_V2	,	F_87
fck	,	V_455
accu_nv12_ilace	,	V_233
FEAT_RESIZECONF	,	V_243
"calc_rot(%d): scrw %d, %dx%d\n"	,	L_14
low	,	V_15
pm_runtime_disable	,	F_283
DISPC_OVL_PIXEL_INC	,	F_115
dispc_ovl_write_firhv2_reg	,	F_84
OMAP_DSS_ROT_0	,	V_235
"FIFO merge %s\n"	,	L_11
platform_driver_probe	,	F_290
IRQENABLE	,	V_18
vidrot	,	V_251
DISPC_REVISION	,	V_418
dispc_mgr_set_clock_div	,	F_225
width	,	V_98
__exit	,	T_13
chan	,	V_135
trans_key_type	,	V_341
OMAP_DSS_COLOR_RGB12U	,	V_115
omap_dss_load_mode	,	V_330
pckd_stop	,	V_450
dispc_ovl_set_ba1_uv	,	F_102
lck_div	,	V_398
dispc_runtime_put	,	F_62
"hsync %luHz, vsync %luHz\n"	,	L_43
DISPC_OVL_FIFO_THRESHOLD	,	F_148
DISPC_GLOBAL_BUFFER	,	V_176
OMAP_DSS_CLK_SRC_FCK	,	V_403
omap_dss_cpr_coefs	,	V_150
vinc	,	V_194
DSSDBG	,	F_10
dispc_ovl_set_fifo_threshold	,	F_147
dispc_ovl_set_output_size	,	F_109
p_names	,	V_417
REG_FLD_MOD	,	F_8
pixels	,	V_254
cconv	,	V_313
dispc_ovl_get_fifo_size	,	F_146
burst_size	,	V_145
"lck = %lu (%u)\n"	,	L_60
dispc_ovl_check	,	F_193
FEAT_LCDENABLEPOL	,	V_324
y_predecim	,	V_264
OVL_FIR_COEF_HV	,	F_44
FEAT_ALPHA_FREE_ZORDER	,	V_23
pixelclock	,	V_375
dispc_mgr_get_lcd_divisor	,	F_238
dispc_mgr_timings_ok	,	F_229
devm_free_irq	,	F_273
DIVISORo	,	F_20
dispc_ovl_set_row_inc	,	F_116
IORESOURCE_MEM	,	V_498
truncation	,	V_319
v0_m	,	V_226
v0_n	,	V_227
pm_runtime_enable	,	F_279
dispc_enable_sidle	,	F_261
devm_ioremap	,	F_276
WARN_ON	,	F_61
DISPC_TRANS_COLOR	,	F_217
OVL_FIR_COEF_H2	,	F_52
OMAP_DSS_OVL_CAP_PRE_MULT_ALPHA	,	V_102
dispc_calc_clock_rates	,	F_253
hi_end	,	V_178
sw_max	,	V_369
plane	,	V_56
dispc_disable_sidle	,	F_262
omap_color_component	,	V_64
fifo_high	,	V_186
omap24xx_dispc_feats	,	V_471
omapdss_get_version	,	F_267
err_runtime_get	,	V_499
dispc_features	,	V_465
dss_get_lcd_clk_source	,	F_243
dev	,	V_44
five_taps	,	V_63
io_pad_mode	,	V_358
hc2_vc1	,	V_73
mirroring	,	V_249
"platform_get_irq failed\n"	,	L_66
color_mode	,	V_110
chroma_upscale	,	V_247
omap_dispchw_driver	,	V_501
frame_height	,	V_315
dispc_read_irqenable	,	F_259
dispc_lcd_enable_signal	,	F_209
omap34xx_rev3_0_dispc_feats	,	V_477
OVL_FIR2	,	F_49
bcb	,	V_88
bb	,	V_163
mirror	,	V_256
bg	,	V_162
buf_width	,	V_321
timings_ok	,	V_374
bcr	,	V_86
br	,	V_161
is_enabled	,	V_487
dispc_ovl_configure_burst_type	,	F_120
dispc_write_reg	,	F_1
dispc_runtime_get	,	F_59
DISPC_GLOBAL_MFLAG_ATTRIBUTE	,	V_430
EBUSY	,	V_493
by	,	V_87
lck_max	,	V_451
mgr_height_start	,	V_165
FEAT_MGR_LCD2	,	V_25
dispc_mgr_set_trans_key	,	F_216
__raw_readl	,	F_4
FEAT_MGR_LCD3	,	V_28
dispc_ovl_compute_fifo_thresholds	,	F_152
check_horiz_timing_omap3	,	F_176
DISPC_OVL_ROW_INC	,	F_117
ch	,	V_333
dispc_mgr_enable_trans_key	,	F_218
"pck %u\n"	,	L_40
OMAPDSS_VER_OMAP4430_ES1	,	V_478
ct	,	V_79
OMAPDSS_VER_OMAP4430_ES2	,	V_479
sync_lost_irq	,	V_50
"Gamma table enabling for TV not yet supported"	,	L_9
DISPC_OVL_ATTRIBUTES2	,	F_168
"GO %s\n"	,	L_7
p_uv_addr	,	V_309
config	,	V_357
platform_device	,	V_401
"fck\t\t%-16lu\n"	,	L_50
tv_pclk_rate	,	V_408
omap_dss_signal_level	,	V_376
dispc_wb_is_enabled	,	F_207
dispc_dump_clocks_channel	,	F_245
FEAT_REG_FIFOHIGHTHRESHOLD	,	V_181
FEAT_REG_FIRHINC	,	V_199
ds	,	V_272
lckd_stop	,	V_447
DUMPREG	,	F_251
FEAT_LCDENABLESIGNAL	,	V_326
accu_val	,	V_231
info	,	V_339
"context restored\n"	,	L_4
"cannot setup scaling with five taps"	,	L_23
pckd_start	,	V_449
omap_plane	,	V_55
hc1_vc0	,	V_72
core_clk	,	V_282
hinc_end	,	V_196
dispc_ovl_set_zorder	,	F_110
"dispc_wb_setup, pa %x, pa_uv %x, %d,%d -&gt; %dx%d, cmode %x, "	,	L_36
"rot %d, mir %d\n"	,	L_37
platform_get_resource	,	F_275
FEAT_PARAM_LINEWIDTH	,	V_294
blank	,	V_275
dispc_ovl_set_color_mode	,	F_118
dispc_mgr_set_default_color	,	F_214
min_factor	,	V_292
DISPC_GLOBAL_ALPHA	,	V_107
DISPC_MGR_FLD_CPR	,	V_149
"Cannot scale max input width exceeded"	,	L_19
hsw	,	V_278
omap_dispchw_probe	,	F_274
omap_video_timings	,	V_269
gb	,	V_160
dss_get_dispc_clk_rate	,	F_240
gg	,	V_159
dispc_mgr_enable_alpha_fixed_zorder	,	F_219
vsync_irq	,	V_46
fifo	,	V_168
DISPC_OVL_BA0_UV	,	F_101
dispc_mgr_go	,	F_69
go	,	V_59
gr	,	V_158
dispc_wb_setup	,	F_202
OVL_PIXEL_INC	,	F_35
gy	,	V_82
"dispc_save_context\n"	,	L_1
omap_burst_size	,	V_144
dispc_ovl_set_input_size	,	F_106
hf	,	V_286
dispc_mgr_set_tft_data_lines	,	F_221
OVL_PRELOAD	,	F_36
ENOMEM	,	V_469
OMAPDSS_DRIVE_SIG_FALLING_EDGE	,	V_392
"Cannot scale width exceeds max line width"	,	L_24
"GFX"	,	L_56
y_res	,	V_320
ht	,	V_396
hv	,	V_70
doublestride	,	V_253
reg_desc	,	V_12
"- DISPC-CORE-CLK -\n"	,	L_51
dispc_set_loadmode	,	F_213
feat	,	V_47
ovl_names	,	V_416
dispc_dump_regs	,	F_250
hc4_vc22	,	V_75
OVL_ATTRIBUTES2	,	F_55
OVL_FIR_COEF_V	,	F_46
"disabled"	,	L_13
dispc_ovl_set_scaling_uv	,	F_167
OVL_FIR_COEF_H	,	F_43
gpout0	,	V_350
gpout1	,	V_351
dss_feat_get_clk_source_name	,	F_248
OMAP_DSS_ROT_90	,	V_236
DISPC_COLOR_COMPONENT_UV	,	V_248
dss_writeback_channel	,	V_143
dsidev	,	V_402
calc_core_clk_44xx	,	F_185
DISPC_TIMING_V	,	F_232
"LCD"	,	L_52
OMAP_DSS_VIDEO1	,	V_137
POL_FREQ	,	F_19
DISPC_TIMING_H	,	F_231
ctbl_bt601_5_wb	,	V_93
OMAP_DSS_VIDEO3	,	V_139
DSS_IO_PAD_MODE_RFBI	,	V_353
OMAP_DSS_VIDEO2	,	V_138
dispc_mgr_go_busy	,	F_68
OMAP_DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC	,	V_404
"fifo(%d) threshold (bytes), old %u/%u, new %u/%u\n"	,	L_10
DISPC_OVL_POSITION	,	F_105
LINE_NUMBER	,	V_21
"dispc_enable_plane %d, %d\n"	,	L_38
de_level	,	V_381
dispc_clock_info	,	V_437
FEAT_PARAM_DSS_FCK	,	V_457
omap_color_mode	,	V_109
u16	,	T_1
dispc_ovl_set_vid_accu2_0	,	F_160
dispc_ovl_set_vid_accu2_1	,	F_162
OMAPDSS_VER_OMAP34xx_ES1	,	V_472
orig_width	,	V_209
max	,	F_179
DISPC_OVL_WINDOW_SKIP	,	V_434
"Cannot setup scaling"	,	L_21
DISPC_MGR_FLD_TCKSELECTION	,	V_336
omap44xx_dispc_feats	,	V_481
dispc_plane_pclk_rate	,	F_199
total_fifo_size	,	V_191
OMAPDSS_VER_OMAP34xx_ES3	,	V_474
"nonactive * pcd  = %llu, max(0, DS - 1) * width = %d\n"	,	L_18
irq_handler_t	,	T_12
dispc_ovl_set_ba1	,	F_98
vert_end	,	V_206
dispc_ovl_set_ba0	,	F_96
fifo_assignment	,	V_174
coef_b	,	V_154
min_fck_per_pck	,	V_454
hc3_vc2	,	V_74
coef_g	,	V_153
pdev	,	V_43
high	,	V_14
zorder	,	V_100
u32	,	T_2
act_high	,	V_323
mgr_reg_fields	,	V_7
DISPC_IRQENABLE	,	V_422
omap_dispchw_remove	,	F_284
"can't get IORESOURCE_MEM DISPC\n"	,	L_64
DSSWARN	,	F_131
FEAT_CPR	,	V_32
dss_feat_get_overlay_caps	,	F_194
timing_v	,	V_384
fp_start	,	V_389
dispc_ovl_get_scale_coef	,	F_89
dispc_ovl_set_fir	,	F_153
"dispc_ovl_setup %d, pa %x, pa_uv %x, sw %d, %d,%d, %dx%d -&gt; "	,	L_34
timing_h	,	V_383
code	,	V_347
dst	,	V_467
dispc_irq_handler	,	F_268
dispc_uninit_platform_driver	,	F_291
dispc_setup_color_conv_coef	,	F_94
dispc_ovl_set_pre_mult_alpha	,	F_112
dispc_mem	,	V_497
xtot	,	V_394
global_alpha	,	V_103
"required core clk rate = %lu Hz, "	,	L_28
oi	,	V_306
OVL_FIR	,	F_39
lo_start	,	V_179
omap_overlay_manager_info	,	V_338
pckd_hw_max	,	V_453
mgr_timings	,	V_281
src	,	V_466
omap_dss_rotation_type	,	V_131
DISPC_DEFAULT_COLOR	,	F_215
"offset0 %u, offset1 %u, row_inc %d, pix_inc %d\n"	,	L_32
TRANS_COLOR	,	F_15
OVL_BA1	,	F_29
u64	,	T_8
DISPC_COLOR_COMPONENT_RGB_Y	,	V_76
FEAT_FIFO_MERGE	,	V_184
v_accu2_0	,	V_217
v_accu2_1	,	V_218
coef_r	,	V_152
maxsinglelinewidth	,	V_293
mgr_names	,	V_415
OVL_BA0	,	F_28
handler	,	V_491
ps	,	V_255
omap_dss_clk_source	,	V_411
dispc_read_irqstatus	,	F_258
_dispc_mgr_size_ok	,	F_226
platform_driver_unregister	,	F_292
s32	,	T_6
DISPC_DIVISORo	,	F_236
shifts	,	V_104
dispc_mgr_pclk_rate	,	F_195
height	,	V_99
dispc_mgr_enable	,	F_205
dispc_div_calc_func	,	T_9
DISPC_MGR_FLD_GO	,	V_52
s8	,	T_7
smp_wmb	,	F_270
dispc_ovl_calc_scaling_24xx	,	F_186
dispc_ovl_write_firh_reg	,	F_75
rb	,	V_157
rf	,	V_386
rg	,	V_156
cinfo	,	V_438
dss_feat_get_param_min	,	F_256
OMAP_DSS_GFX	,	V_34
device	,	V_500
rr	,	V_155
calc_core_clk	,	V_295
DISPC_MGR_FLD_ENABLE	,	V_322
hinc	,	V_193
ry	,	V_81
offset0	,	V_259
offset1	,	V_260
OMAP_DSS_OVL_CAP_GLOBAL_ALPHA	,	V_106
mgr_width_start	,	V_166
seq_printf	,	F_246
min	,	F_150
OVL_BA1_UV	,	F_48
OVL_CONV_COEF	,	F_45
core_clk_rate	,	V_400
FEAT_REG_FIFOLOWTHRESHOLD	,	V_182
dispc_clk_src	,	V_413
calc_core_clk_five_taps	,	F_180
OMAP_DSS_LOAD_FRAME_ONLY	,	V_462
u8	,	T_5
color_conv_coef	,	V_78
pm_runtime_get_sync	,	F_60
FEAT_PRELOAD	,	V_33
dispc_init_platform_driver	,	F_289
DISPC_SIZE_MGR	,	F_141
max_t	,	F_182
default_color	,	V_340
video_port_width	,	V_362
DISPC_REG	,	F_252
FEAT_REG_FIFOSIZE	,	V_171
DISPC_MGR_FLD_TCKENABLE	,	V_337
max_tv_pclk	,	V_373
h0_m	,	V_222
h0_n	,	V_223
dispc_wb_go	,	F_72
calc_core_clk_24xx	,	F_183
TIMING_H	,	F_17
DISPC_LINE_NUMBER	,	V_425
"horizontal timing too tight\n"	,	L_20
rfld	,	V_10
dss_feat_get_buffer_size_unit	,	F_143
fifo_size	,	V_173
trans_enabled	,	V_342
DISPC_OVL_FIR_COEF_H	,	F_76
mgr_fld_read	,	F_5
vf	,	V_287
dispc_mgr_set_io_pad_mode	,	F_222
TIMING_V	,	F_18
dispc_ovl_set_burst_size	,	F_126
idx	,	V_1
dispc_mgr_enable_stallmode	,	F_223
vt	,	V_397
dispc_ovl_set_channel_out	,	F_121
DISPC_SYSCONFIG	,	V_419
DISPC_OVL_MFLAG_THRESHOLD	,	V_436
dispc_restore_context	,	F_56
BUG_ON	,	F_82
"dispc_runtime_put\n"	,	L_6
OMAP_DSS_ROT_180	,	V_237
dev_err	,	F_266
"dispc_restore_context\n"	,	L_3
wi	,	V_318
ctx_valid	,	V_40
"pck\t\t%-16lupck div\t%u\n"	,	L_47
DISPC_OVL_FIR_COEF_V	,	F_80
dispc_ovl_set_vid_color_conv	,	F_138
mask	,	V_459
omap_dss_signal_edge	,	V_379
"hsw %d hfp %d hbp %d vsw %d vfp %d vbp %d\n"	,	L_41
DISPC_OVL_FIR_COEF_HV2	,	F_85
dispc_ovl_calc_scaling_44xx	,	F_191
dispc_pck_free_enable	,	F_210
again	,	V_296
DIVISOR	,	V_39
fieldmode	,	V_239
DSS_IO_PAD_MODE_RESET	,	V_352
"pck = %lu (%u)\n"	,	L_61
dispc_div_calc	,	F_254
v_coef	,	V_68
in_height	,	V_291
dispc_enable_gamma_table	,	F_130
base	,	V_4
dispc_reg_field	,	V_9
FEAT_PCKFREEENABLE	,	V_327
data_pclk_edge	,	V_380
no_framedone_tv	,	V_48
gcb	,	V_84
OMAP_DSS_CHANNEL_DIGIT	,	V_31
OVL_TABLE_BA	,	F_38
hc0_vc00	,	V_71
FLD_VAL	,	F_90
pos_y	,	V_310
pos_x	,	V_271
OMAPDSS_VER_AM35xx	,	V_476
OMAP_DSS_COLOR_RGB16	,	V_117
enable	,	V_58
gcr	,	V_85
accu1	,	V_241
accu0	,	V_240
dispc_write_irqenable	,	F_260
vsync_level	,	V_377
DISPC_SYSSTATUS	,	V_420
dispc_mgr_set_lcd_type_tft	,	F_212
val	,	V_2
dispc_ovl_set_ba0_uv	,	F_100
"out_height %d\n"	,	L_31
DISPC_CPR_COEF_B	,	F_137
DISPC_CPR_COEF_G	,	F_136
DISPC_DATA_CYCLE2	,	V_432
DISPC_DATA_CYCLE1	,	V_431
OVL_WINDOW_SKIP	,	F_37
DISPC_DATA_CYCLE3	,	V_433
DISPC_CPR_COEF_R	,	F_135
FLD_GET	,	F_124
mgr_fld_write	,	F_7
buf_unit	,	V_189
ENODEV	,	V_484
OMAP_DSS_CHANNEL_LCD	,	V_140
vbp	,	V_368
"can't ioremap DISPC\n"	,	L_65
__raw_writel	,	F_2
FEAT_MFLAG	,	V_429
lckd_start	,	V_446
vinc_start	,	V_197
dispc_mgr_get_clock_div	,	F_257
DISPC_OVL_PICTURE_SIZE	,	F_108
maxdownscale	,	V_299
replication	,	V_312
max_lcd_pclk	,	V_372
dispc_ovl_get_burst_size	,	F_128
CONFIG_OMAP2_DSS_MIN_FCK_PER_PCK	,	F_255
"scrw %d, width %d\n"	,	L_15
EINVAL	,	V_280
OMAP_DSS_OVL_CAP_REPLICATION	,	V_164
dsi_get_dsidev_from_id	,	F_241
__init	,	T_10
REG_GET	,	F_6
dispc_ovl_enable	,	F_203
omap34xx_rev1_0_dispc_feats	,	V_473
DISPC_OVL_SIZE	,	F_107
hor_end	,	V_204
data	,	V_444
dss_init_overlay_managers	,	F_281
OMAP_DSS_OVL_CAP_POS	,	V_97
"LCD3"	,	L_55
dispc_request_irq	,	F_269
OMAP_DSS_COLOR_RGBA32	,	V_124
OMAPDSS_VER_OMAP3630	,	V_475
pix_inc	,	V_262
mstandby_workaround	,	V_463
dispc_mgr_set_lcd_config	,	F_224
OMAP_DSS_COLOR_RGB24P	,	V_120
v1_n	,	V_229
OMAP_DSS_COLOR_RGB24U	,	V_119
v1_m	,	V_228
OMAP_DSS_WB	,	V_57
dispc_wb_go_busy	,	F_71
resource	,	V_496
accu_table	,	V_230
cpr_coefs	,	V_345
lcden_sig_polarity	,	V_363
DISPC_CONFIG	,	V_148
"%dx%d, cmode %x, rot %d, mir %d, chan %d repl %d\n"	,	L_35
user_data	,	V_490
"vsync_level %d hsync_level %d data_pclk_edge %d de_level %d sync_pclk_edge %d\n"	,	L_42
OMAP_DSS_COLOR_RGBA16	,	V_114
chroma_vinc	,	V_220
DISPC_MGR_FLD_STNTFT	,	V_329
BURST_SIZE_X8	,	V_146
dispc_enable_fifomerge	,	F_151
DISPC_DIVISOR	,	V_414
CVAL	,	F_92
vfp	,	V_367
dss_mgr_is_lcd	,	F_134
dispc_ovl_enabled	,	F_204
DISPC_OVL_ACCU0	,	F_157
h_accu2_0	,	V_215
DISPC_OVL_ACCU1	,	F_159
h_accu2_1	,	V_216
vert_start	,	V_205
_dispc_mgr_set_lcd_timings	,	F_230
FEAT_PARAM_DSS_PCD	,	V_456
IRQF_SHARED	,	V_494
dss_feat_get_num_wbs	,	F_95
value	,	V_60
inc	,	V_108
calc_scaling	,	V_304
dss_get_generic_clk_source_name	,	F_247
irqreturn_t	,	T_11
"LCD2"	,	L_54
num_ovl	,	V_90
FLD_MOD	,	F_122
resource_size	,	F_277
OVL_POSITION	,	F_30
dispc_lcd_enable_signal_polarity	,	F_208
fir_vinc	,	V_62
dispc_ovl_set_pos	,	F_104
dispc_ovl_write_firv_reg	,	F_79
DISPC_CONTROL3	,	V_427
DISPC_CONTROL2	,	V_54
