Vivado Simulator 2018.2
Time resolution is 1 ps
Note: UUUUUUUU
Time: 0 ps  Iteration: 0  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0000000U
Time: 0 ps  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 000000UU
Time: 0 ps  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0000000U
Time: 0 ps  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0000000U
Time: 10 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0000000U
Time: 20 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 000000UU
Time: 20 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0000000U
Time: 20 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 0000000U
Time: 20 ns  Iteration: 5  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 20 ns  Iteration: 6  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 30 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 40 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 40 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 40 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 50 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 60 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 60 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 60 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 70 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 80 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 80 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 80 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 90 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 100 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 100 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 100 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 110 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 120 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 120 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 120 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 130 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 140 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 140 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 140 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 150 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 160 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 160 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 160 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 170 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 180 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 180 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 180 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 190 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 200 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 200 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 200 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 210 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 220 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 220 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 220 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 230 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 240 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 240 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 240 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 250 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 260 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 260 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 260 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 270 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 280 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 280 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 280 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 290 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 300 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 300 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 300 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 310 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 320 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 320 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 320 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 330 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 340 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 340 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 340 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 350 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 360 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 360 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 360 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 370 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 380 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 380 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 380 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 390 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 400 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 400 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 400 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 410 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 420 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 420 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 420 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 430 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 440 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 440 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 440 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 450 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 460 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 460 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 460 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 470 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 480 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 480 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 480 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 490 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 500 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 500 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 500 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 510 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 520 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 520 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 520 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 530 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 540 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 540 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 540 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 550 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 560 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 560 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 560 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 570 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 580 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 580 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 580 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 590 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 600 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 600 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 600 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 610 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 620 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 620 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 620 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 630 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 640 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 640 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 640 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 650 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 660 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 660 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 660 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 670 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 680 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 680 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 680 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 690 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 700 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 700 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 700 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 710 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 720 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 720 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 720 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 730 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 740 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 740 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 740 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 750 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 760 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 760 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 760 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 770 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 780 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 780 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 780 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 790 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 800 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 800 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 800 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 810 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 820 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 820 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 820 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 830 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 840 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 840 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 840 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 850 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 860 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 860 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 860 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 870 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 880 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 880 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 880 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 890 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 900 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000011
Time: 900 ns  Iteration: 2  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 900 ns  Iteration: 3  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
Note: 00000001
Time: 910 ns  Iteration: 1  Process: /sa_top_tb/uut/op_s_instance/line__50  File: /home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sources_1/new/op_sr.vhd
