

================================================================
== Vivado HLS Report for 'sample_iid_plus'
================================================================
* Date:           Sun Aug 23 22:38:11 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.448|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7709|  7709|  7709|  7709|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2100|  2100|         3|          -|          -|   700|    no    |
        |- Loop 2  |  1400|  1400|         2|          -|          -|   700|    no    |
        |- Loop 3  |  2100|  2100|         3|          -|          -|   700|    no    |
        |- Loop 4  |   702|   702|         2|          -|          -|   351|    no    |
        |- Loop 5  |  1402|  1402|         2|          -|          -|   701|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_i)
	5  / (exitcond_i)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / (!exitcond2)
	7  / (exitcond2)
6 --> 
	5  / true
7 --> 
	8  / (!exitcond1)
	10  / (exitcond1)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 
	11  / (tmp_3)
	12  / (!tmp_3)
11 --> 
	10  / true
12 --> 
	13  / (!exitcond)
13 --> 
	12  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%uniformbytes_offset_s = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %uniformbytes_offset)" [sample.c:41]   --->   Operation 14 'read' 'uniformbytes_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i12 %uniformbytes_offset_s to i11" [sample.c:35->sample.c:49]   --->   Operation 15 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.35ns)   --->   "br label %1" [sample.c:34->sample.c:49]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ 0, %0 ], [ %i_8, %2 ]"   --->   Operation 17 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.43ns)   --->   "%exitcond_i = icmp eq i10 %i_i, -324" [sample.c:34->sample.c:49]   --->   Operation 18 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 700, i64 700, i64 700)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.74ns)   --->   "%i_8 = add i10 %i_i, 1" [sample.c:34->sample.c:49]   --->   Operation 20 'add' 'i_8' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %sample_iid.exit, label %2" [sample.c:34->sample.c:49]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i10 %i_i to i11" [sample.c:35->sample.c:49]   --->   Operation 22 'zext' 'tmp_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "%sum_i = add i11 %tmp_12, %tmp_i_cast" [sample.c:35->sample.c:49]   --->   Operation 23 'add' 'sum_i' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i11 %sum_i to i64" [sample.c:35->sample.c:49]   --->   Operation 24 'zext' 'sum_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%uniformbytes_addr = getelementptr [1400 x i8]* %uniformbytes, i64 0, i64 %sum_i_cast" [sample.c:35->sample.c:49]   --->   Operation 25 'getelementptr' 'uniformbytes_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.77ns)   --->   "%uniformbytes_load = load i8* %uniformbytes_addr, align 1" [sample.c:35->sample.c:49]   --->   Operation 26 'load' 'uniformbytes_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%r_coeffs_addr_5 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 700" [sample.c:37->sample.c:49]   --->   Operation 27 'getelementptr' 'r_coeffs_addr_5' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.77ns)   --->   "store i16 0, i16* %r_coeffs_addr_5, align 2" [sample.c:37->sample.c:49]   --->   Operation 28 'store' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 29 [1/1] (1.35ns)   --->   "br label %3" [sample.c:52]   --->   Operation 29 'br' <Predicate = (exitcond_i)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 6.81>
ST_3 : Operation 30 [1/2] (2.77ns)   --->   "%uniformbytes_load = load i8* %uniformbytes_addr, align 1" [sample.c:35->sample.c:49]   --->   Operation 30 'load' 'uniformbytes_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i8 %uniformbytes_load to i4" [poly.c:5->sample.c:35->sample.c:49]   --->   Operation 31 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %uniformbytes_load, i32 4, i32 7)" [poly.c:11->sample.c:35->sample.c:49]   --->   Operation 32 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_297_i_i_cast = zext i4 %tmp_8 to i5" [poly.c:11->sample.c:35->sample.c:49]   --->   Operation 33 'zext' 'tmp_297_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_298_i_i_cast = zext i4 %tmp_14 to i5" [poly.c:11->sample.c:35->sample.c:49]   --->   Operation 34 'zext' 'tmp_298_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.49ns)   --->   "%tmp_11 = add i4 %tmp_8, %tmp_14" [poly.c:11->sample.c:35->sample.c:49]   --->   Operation 35 'add' 'tmp_11' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.49ns)   --->   "%r = add i5 %tmp_298_i_i_cast, %tmp_297_i_i_cast" [poly.c:11->sample.c:35->sample.c:49]   --->   Operation 36 'add' 'r' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_17 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %r, i32 2, i32 4)" [poly.c:12->sample.c:35->sample.c:49]   --->   Operation 37 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_299_i_i_cast = zext i3 %tmp_17 to i4" [poly.c:12->sample.c:35->sample.c:49]   --->   Operation 38 'zext' 'tmp_299_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i8 %uniformbytes_load to i2" [sample.c:35->sample.c:49]   --->   Operation 39 'trunc' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_15 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %uniformbytes_load, i32 4, i32 5)" [sample.c:35->sample.c:49]   --->   Operation 40 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.20ns)   --->   "%fold1_i_i_cast = add i2 %tmp_15, %tmp_19" [poly.c:12->sample.c:35->sample.c:49]   --->   Operation 41 'add' 'fold1_i_i_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_300_i_i_cast = zext i2 %fold1_i_i_cast to i4" [poly.c:12->sample.c:35->sample.c:49]   --->   Operation 42 'zext' 'tmp_300_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.34ns)   --->   "%r_1 = add i4 %tmp_300_i_i_cast, %tmp_299_i_i_cast" [poly.c:12->sample.c:35->sample.c:49]   --->   Operation 43 'add' 'r_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_18 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_1, i32 2, i32 3)" [poly.c:13->sample.c:35->sample.c:49]   --->   Operation 44 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_301_i_i_cast = zext i2 %tmp_18 to i3" [poly.c:13->sample.c:35->sample.c:49]   --->   Operation 45 'zext' 'tmp_301_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_16 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %tmp_11, i32 2, i32 3)" [poly.c:13->sample.c:35->sample.c:49]   --->   Operation 46 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.20ns)   --->   "%fold2_i_i_cast = add i2 %fold1_i_i_cast, %tmp_16" [poly.c:13->sample.c:35->sample.c:49]   --->   Operation 47 'add' 'fold2_i_i_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_302_i_i_cast = zext i2 %fold2_i_i_cast to i3" [poly.c:13->sample.c:35->sample.c:49]   --->   Operation 48 'zext' 'tmp_302_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.20ns)   --->   "%r_2 = add i3 %tmp_302_i_i_cast, %tmp_301_i_i_cast" [poly.c:13->sample.c:35->sample.c:49]   --->   Operation 49 'add' 'r_2' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.93>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_i = zext i10 %i_i to i64" [sample.c:35->sample.c:49]   --->   Operation 50 'zext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.34ns)   --->   "%t = add i3 -3, %r_2" [poly.c:15->sample.c:35->sample.c:49]   --->   Operation 51 'add' 't' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t, i32 2)" [poly.c:16->sample.c:35->sample.c:49]   --->   Operation 52 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node tmp_306_i_i)   --->   "%c_cast = select i1 %tmp_21, i3 -1, i3 0" [poly.c:16->sample.c:35->sample.c:49]   --->   Operation 53 'select' 'c_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp_306_i_i)   --->   "%tmp_303_i_i = and i3 %r_2, %c_cast" [poly.c:18->sample.c:35->sample.c:49]   --->   Operation 54 'and' 'tmp_303_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp_306_i_i)   --->   "%tmp_303_i_i_cast = zext i3 %tmp_303_i_i to i16" [poly.c:18->sample.c:35->sample.c:49]   --->   Operation 55 'zext' 'tmp_303_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_306_i_i)   --->   "%not_tmp_240_i_i = xor i1 %tmp_21, true" [poly.c:16->sample.c:35->sample.c:49]   --->   Operation 56 'xor' 'not_tmp_240_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp_306_i_i)   --->   "%tmp_304_i_i_cast_cas = select i1 %not_tmp_240_i_i, i3 -1, i3 0" [poly.c:18->sample.c:35->sample.c:49]   --->   Operation 57 'select' 'tmp_304_i_i_cast_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_306_i_i)   --->   "%tmp_305_i_i = and i3 %t, %tmp_304_i_i_cast_cas" [poly.c:18->sample.c:35->sample.c:49]   --->   Operation 58 'and' 'tmp_305_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_306_i_i)   --->   "%tmp_305_i_i_cast = sext i3 %tmp_305_i_i to i16" [poly.c:18->sample.c:35->sample.c:49]   --->   Operation 59 'sext' 'tmp_305_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_306_i_i = xor i16 %tmp_303_i_i_cast, %tmp_305_i_i_cast" [poly.c:18->sample.c:35->sample.c:49]   --->   Operation 60 'xor' 'tmp_306_i_i' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%r_coeffs_addr_6 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_i" [sample.c:35->sample.c:49]   --->   Operation 61 'getelementptr' 'r_coeffs_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.77ns)   --->   "store i16 %tmp_306_i_i, i16* %r_coeffs_addr_6, align 2" [sample.c:35->sample.c:49]   --->   Operation 62 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %1" [sample.c:34->sample.c:49]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.77>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %sample_iid.exit ], [ %i_4, %4 ]"   --->   Operation 64 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.43ns)   --->   "%exitcond2 = icmp eq i10 %i, -324" [sample.c:52]   --->   Operation 65 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 700, i64 700, i64 700)"   --->   Operation 66 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.74ns)   --->   "%i_4 = add i10 %i, 1" [sample.c:52]   --->   Operation 67 'add' 'i_4' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader3.preheader, label %4" [sample.c:52]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = zext i10 %i to i64" [sample.c:53]   --->   Operation 69 'zext' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp" [sample.c:53]   --->   Operation 70 'getelementptr' 'r_coeffs_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr, align 2" [sample.c:53]   --->   Operation 71 'load' 'r_coeffs_load' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 72 [1/1] (1.35ns)   --->   "br label %.preheader3" [sample.c:56]   --->   Operation 72 'br' <Predicate = (exitcond2)> <Delay = 1.35>

State 6 <SV = 3> <Delay = 8.17>
ST_6 : Operation 73 [1/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr, align 2" [sample.c:53]   --->   Operation 73 'load' 'r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %r_coeffs_load, i32 1, i32 15)" [sample.c:53]   --->   Operation 74 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_20 = zext i15 %tmp_4 to i16" [sample.c:53]   --->   Operation 75 'zext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.82ns)   --->   "%tmp_5 = sub i16 0, %tmp_20" [sample.c:53]   --->   Operation 76 'sub' 'tmp_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.80ns)   --->   "%tmp_6 = or i16 %r_coeffs_load, %tmp_5" [sample.c:53]   --->   Operation 77 'or' 'tmp_6' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (2.77ns)   --->   "store i16 %tmp_6, i16* %r_coeffs_addr, align 2" [sample.c:53]   --->   Operation 78 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br label %3" [sample.c:52]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.52>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ %i_5, %5 ], [ 0, %.preheader3.preheader ]"   --->   Operation 80 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%s = phi i16 [ %s_1, %5 ], [ 0, %.preheader3.preheader ]"   --->   Operation 81 'phi' 's' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.43ns)   --->   "%exitcond1 = icmp eq i10 %i_1, -324" [sample.c:56]   --->   Operation 82 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 700, i64 700, i64 700)"   --->   Operation 83 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.74ns)   --->   "%i_5 = add i10 %i_1, 1" [sample.c:57]   --->   Operation 84 'add' 'i_5' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %6, label %5" [sample.c:56]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i_5 to i64" [sample.c:57]   --->   Operation 86 'zext' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%r_coeffs_addr_1 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_s" [sample.c:57]   --->   Operation 87 'getelementptr' 'r_coeffs_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (2.77ns)   --->   "%r_coeffs_load_1 = load i16* %r_coeffs_addr_1, align 2" [sample.c:57]   --->   Operation 88 'load' 'r_coeffs_load_1' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_1 = zext i10 %i_1 to i64" [sample.c:57]   --->   Operation 89 'zext' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%r_coeffs_addr_2 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_1" [sample.c:57]   --->   Operation 90 'getelementptr' 'r_coeffs_addr_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (2.77ns)   --->   "%r_coeffs_load_2 = load i16* %r_coeffs_addr_2, align 2" [sample.c:57]   --->   Operation 91 'load' 'r_coeffs_load_2' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %s, i32 15)" [sample.c:60]   --->   Operation 92 'bitselect' 'tmp_22' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.35ns)   --->   "br label %7" [sample.c:62]   --->   Operation 93 'br' <Predicate = (exitcond1)> <Delay = 1.35>

State 8 <SV = 4> <Delay = 2.77>
ST_8 : Operation 94 [1/2] (2.77ns)   --->   "%r_coeffs_load_1 = load i16* %r_coeffs_addr_1, align 2" [sample.c:57]   --->   Operation 94 'load' 'r_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_8 : Operation 95 [1/2] (2.77ns)   --->   "%r_coeffs_load_2 = load i16* %r_coeffs_addr_2, align 2" [sample.c:57]   --->   Operation 95 'load' 'r_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 9 <SV = 5> <Delay = 6.35>
ST_9 : Operation 96 [1/1] (2.82ns) (grouped into DSP with root node s_1)   --->   "%tmp_2 = mul i16 %r_coeffs_load_1, %r_coeffs_load_2" [sample.c:57]   --->   Operation 96 'mul' 'tmp_2' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 97 [1/1] (3.53ns) (root node of the DSP)   --->   "%s_1 = add i16 %tmp_2, %s" [sample.c:57]   --->   Operation 97 'add' 's_1' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "br label %.preheader3" [sample.c:56]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 2.77>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%i_2 = phi i10 [ 0, %6 ], [ %i_6, %8 ]"   --->   Operation 99 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.43ns)   --->   "%tmp_3 = icmp ult i10 %i_2, -323" [sample.c:62]   --->   Operation 100 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 351, i64 351, i64 351)"   --->   Operation 101 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %8, label %.preheader.preheader" [sample.c:62]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_7 = zext i10 %i_2 to i64" [sample.c:63]   --->   Operation 103 'zext' 'tmp_7' <Predicate = (tmp_3)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%r_coeffs_addr_3 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_7" [sample.c:63]   --->   Operation 104 'getelementptr' 'r_coeffs_addr_3' <Predicate = (tmp_3)> <Delay = 0.00>
ST_10 : Operation 105 [2/2] (2.77ns)   --->   "%r_coeffs_load_3 = load i16* %r_coeffs_addr_3, align 2" [sample.c:63]   --->   Operation 105 'load' 'r_coeffs_load_3' <Predicate = (tmp_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 106 [1/1] (1.74ns)   --->   "%i_6 = add i10 %i_2, 2" [sample.c:62]   --->   Operation 106 'add' 'i_6' <Predicate = (tmp_3)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (1.35ns)   --->   "br label %.preheader" [sample.c:66]   --->   Operation 107 'br' <Predicate = (!tmp_3)> <Delay = 1.35>

State 11 <SV = 5> <Delay = 8.44>
ST_11 : Operation 108 [1/2] (2.77ns)   --->   "%r_coeffs_load_3 = load i16* %r_coeffs_addr_3, align 2" [sample.c:63]   --->   Operation 108 'load' 'r_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 109 [1/1] (1.84ns)   --->   "%mt = sub i16 0, %r_coeffs_load_3" [sample.c:63]   --->   Operation 109 'sub' 'mt' <Predicate = (tmp_22)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (1.06ns)   --->   "%tmp_9 = select i1 %tmp_22, i16 %mt, i16 %r_coeffs_load_3" [sample.c:60]   --->   Operation 110 'select' 'tmp_9' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (2.77ns)   --->   "store i16 %tmp_9, i16* %r_coeffs_addr_3, align 2" [sample.c:63]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "br label %7" [sample.c:62]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 2.77>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%i_3 = phi i10 [ %i_7, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 113 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %i_3, -323" [sample.c:66]   --->   Operation 114 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 115 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (1.74ns)   --->   "%i_7 = add i10 %i_3, 1" [sample.c:66]   --->   Operation 116 'add' 'i_7' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %10, label %9" [sample.c:66]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_10 = zext i10 %i_3 to i64" [sample.c:67]   --->   Operation 118 'zext' 'tmp_10' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%r_coeffs_addr_4 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_10" [sample.c:67]   --->   Operation 119 'getelementptr' 'r_coeffs_addr_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 120 [2/2] (2.77ns)   --->   "%r_coeffs_load_4 = load i16* %r_coeffs_addr_4, align 2" [sample.c:67]   --->   Operation 120 'load' 'r_coeffs_load_4' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "ret void" [sample.c:68]   --->   Operation 121 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 6.34>
ST_13 : Operation 122 [1/2] (2.77ns)   --->   "%r_coeffs_load_4 = load i16* %r_coeffs_addr_4, align 2" [sample.c:67]   --->   Operation 122 'load' 'r_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i16 %r_coeffs_load_4 to i2" [sample.c:67]   --->   Operation 123 'trunc' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_coeffs_load_4, i32 15)" [sample.c:67]   --->   Operation 124 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i1 %tmp_24 to i2" [sample.c:67]   --->   Operation 125 'zext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.80ns)   --->   "%tmp_13 = xor i2 %tmp_11_cast, %tmp_23" [sample.c:67]   --->   Operation 126 'xor' 'tmp_13' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i2 %tmp_13 to i16" [sample.c:67]   --->   Operation 127 'zext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (2.77ns)   --->   "store i16 %tmp_13_cast, i16* %r_coeffs_addr_4, align 2" [sample.c:67]   --->   Operation 128 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader" [sample.c:66]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ uniformbytes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ uniformbytes_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
uniformbytes_offset_s (read             ) [ 00000000000000]
tmp_12                (trunc            ) [ 00111000000000]
StgValue_16           (br               ) [ 01111000000000]
i_i                   (phi              ) [ 00111000000000]
exitcond_i            (icmp             ) [ 00111000000000]
empty                 (speclooptripcount) [ 00000000000000]
i_8                   (add              ) [ 01111000000000]
StgValue_21           (br               ) [ 00000000000000]
tmp_i_cast            (zext             ) [ 00000000000000]
sum_i                 (add              ) [ 00000000000000]
sum_i_cast            (zext             ) [ 00000000000000]
uniformbytes_addr     (getelementptr    ) [ 00010000000000]
r_coeffs_addr_5       (getelementptr    ) [ 00000000000000]
StgValue_28           (store            ) [ 00000000000000]
StgValue_29           (br               ) [ 00111110000000]
uniformbytes_load     (load             ) [ 00000000000000]
tmp_14                (trunc            ) [ 00000000000000]
tmp_8                 (partselect       ) [ 00000000000000]
tmp_297_i_i_cast      (zext             ) [ 00000000000000]
tmp_298_i_i_cast      (zext             ) [ 00000000000000]
tmp_11                (add              ) [ 00000000000000]
r                     (add              ) [ 00000000000000]
tmp_17                (partselect       ) [ 00000000000000]
tmp_299_i_i_cast      (zext             ) [ 00000000000000]
tmp_19                (trunc            ) [ 00000000000000]
tmp_15                (partselect       ) [ 00000000000000]
fold1_i_i_cast        (add              ) [ 00000000000000]
tmp_300_i_i_cast      (zext             ) [ 00000000000000]
r_1                   (add              ) [ 00000000000000]
tmp_18                (partselect       ) [ 00000000000000]
tmp_301_i_i_cast      (zext             ) [ 00000000000000]
tmp_16                (partselect       ) [ 00000000000000]
fold2_i_i_cast        (add              ) [ 00000000000000]
tmp_302_i_i_cast      (zext             ) [ 00000000000000]
r_2                   (add              ) [ 00001000000000]
tmp_i                 (zext             ) [ 00000000000000]
t                     (add              ) [ 00000000000000]
tmp_21                (bitselect        ) [ 00000000000000]
c_cast                (select           ) [ 00000000000000]
tmp_303_i_i           (and              ) [ 00000000000000]
tmp_303_i_i_cast      (zext             ) [ 00000000000000]
not_tmp_240_i_i       (xor              ) [ 00000000000000]
tmp_304_i_i_cast_cas  (select           ) [ 00000000000000]
tmp_305_i_i           (and              ) [ 00000000000000]
tmp_305_i_i_cast      (sext             ) [ 00000000000000]
tmp_306_i_i           (xor              ) [ 00000000000000]
r_coeffs_addr_6       (getelementptr    ) [ 00000000000000]
StgValue_62           (store            ) [ 00000000000000]
StgValue_63           (br               ) [ 01111000000000]
i                     (phi              ) [ 00000100000000]
exitcond2             (icmp             ) [ 00000110000000]
empty_24              (speclooptripcount) [ 00000000000000]
i_4                   (add              ) [ 00100110000000]
StgValue_68           (br               ) [ 00000000000000]
tmp                   (zext             ) [ 00000000000000]
r_coeffs_addr         (getelementptr    ) [ 00000010000000]
StgValue_72           (br               ) [ 00000111110000]
r_coeffs_load         (load             ) [ 00000000000000]
tmp_4                 (partselect       ) [ 00000000000000]
tmp_20                (zext             ) [ 00000000000000]
tmp_5                 (sub              ) [ 00000000000000]
tmp_6                 (or               ) [ 00000000000000]
StgValue_78           (store            ) [ 00000000000000]
StgValue_79           (br               ) [ 00100110000000]
i_1                   (phi              ) [ 00000001000000]
s                     (phi              ) [ 00000001110000]
exitcond1             (icmp             ) [ 00000001110000]
empty_25              (speclooptripcount) [ 00000000000000]
i_5                   (add              ) [ 00000101110000]
StgValue_85           (br               ) [ 00000000000000]
tmp_s                 (zext             ) [ 00000000000000]
r_coeffs_addr_1       (getelementptr    ) [ 00000000100000]
tmp_1                 (zext             ) [ 00000000000000]
r_coeffs_addr_2       (getelementptr    ) [ 00000000100000]
tmp_22                (bitselect        ) [ 00000000001100]
StgValue_93           (br               ) [ 00000001111100]
r_coeffs_load_1       (load             ) [ 00000000010000]
r_coeffs_load_2       (load             ) [ 00000000010000]
tmp_2                 (mul              ) [ 00000000000000]
s_1                   (add              ) [ 00000101110000]
StgValue_98           (br               ) [ 00000101110000]
i_2                   (phi              ) [ 00000000001000]
tmp_3                 (icmp             ) [ 00000000001100]
empty_26              (speclooptripcount) [ 00000000000000]
StgValue_102          (br               ) [ 00000000000000]
tmp_7                 (zext             ) [ 00000000000000]
r_coeffs_addr_3       (getelementptr    ) [ 00000000000100]
i_6                   (add              ) [ 00000001001100]
StgValue_107          (br               ) [ 00000000001111]
r_coeffs_load_3       (load             ) [ 00000000000000]
mt                    (sub              ) [ 00000000000000]
tmp_9                 (select           ) [ 00000000000000]
StgValue_111          (store            ) [ 00000000000000]
StgValue_112          (br               ) [ 00000001001100]
i_3                   (phi              ) [ 00000000000010]
exitcond              (icmp             ) [ 00000000000011]
empty_27              (speclooptripcount) [ 00000000000000]
i_7                   (add              ) [ 00000000001011]
StgValue_117          (br               ) [ 00000000000000]
tmp_10                (zext             ) [ 00000000000000]
r_coeffs_addr_4       (getelementptr    ) [ 00000000000001]
StgValue_121          (ret              ) [ 00000000000000]
r_coeffs_load_4       (load             ) [ 00000000000000]
tmp_23                (trunc            ) [ 00000000000000]
tmp_24                (bitselect        ) [ 00000000000000]
tmp_11_cast           (zext             ) [ 00000000000000]
tmp_13                (xor              ) [ 00000000000000]
tmp_13_cast           (zext             ) [ 00000000000000]
StgValue_128          (store            ) [ 00000000000000]
StgValue_129          (br               ) [ 00000000001011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_coeffs"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="uniformbytes">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uniformbytes"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="uniformbytes_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="uniformbytes_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="uniformbytes_offset_s_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="12" slack="0"/>
<pin id="68" dir="0" index="1" bw="12" slack="0"/>
<pin id="69" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="uniformbytes_offset_s/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="uniformbytes_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="11" slack="0"/>
<pin id="76" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="uniformbytes_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="11" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="uniformbytes_load/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="r_coeffs_addr_5_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="11" slack="0"/>
<pin id="89" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_5/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="131" dir="0" index="4" bw="10" slack="0"/>
<pin id="132" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="16" slack="0"/>
<pin id="134" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_28/2 StgValue_62/4 r_coeffs_load/5 StgValue_78/6 r_coeffs_load_1/7 r_coeffs_load_2/7 r_coeffs_load_3/10 StgValue_111/11 r_coeffs_load_4/12 StgValue_128/13 "/>
</bind>
</comp>

<comp id="100" class="1004" name="r_coeffs_addr_6_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_6/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="r_coeffs_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="10" slack="0"/>
<pin id="112" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="r_coeffs_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="10" slack="0"/>
<pin id="120" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_1/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="r_coeffs_addr_2_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="10" slack="0"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_2/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="r_coeffs_addr_3_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="10" slack="0"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_3/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="r_coeffs_addr_4_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_4/12 "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="1"/>
<pin id="154" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="10" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="1"/>
<pin id="166" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="10" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="175" class="1005" name="i_1_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="1"/>
<pin id="177" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_1_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="186" class="1005" name="s_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="s (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="s_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s/7 "/>
</bind>
</comp>

<comp id="198" class="1005" name="i_2_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="1"/>
<pin id="200" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_2_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="10" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/10 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_3_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="1"/>
<pin id="211" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_3_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/12 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_12_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="exitcond_i_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="10" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_8_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_i_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sum_i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="1"/>
<pin id="242" dir="0" index="1" bw="10" slack="0"/>
<pin id="243" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sum_i_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_14_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_8_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="0" index="3" bw="4" slack="0"/>
<pin id="259" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_297_i_i_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_297_i_i_cast/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_298_i_i_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_298_i_i_cast/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_11_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="r_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="0"/>
<pin id="281" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_17_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="0" index="3" bw="4" slack="0"/>
<pin id="289" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_299_i_i_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_299_i_i_cast/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_19_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_15_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="0" index="2" bw="4" slack="0"/>
<pin id="306" dir="0" index="3" bw="4" slack="0"/>
<pin id="307" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="fold1_i_i_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="0" index="1" bw="2" slack="0"/>
<pin id="315" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold1_i_i_cast/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_300_i_i_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_300_i_i_cast/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="r_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="3" slack="0"/>
<pin id="325" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_18_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="0" index="3" bw="3" slack="0"/>
<pin id="333" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_301_i_i_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_301_i_i_cast/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_16_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="0" index="2" bw="3" slack="0"/>
<pin id="346" dir="0" index="3" bw="3" slack="0"/>
<pin id="347" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="fold2_i_i_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="0" index="1" bw="2" slack="0"/>
<pin id="355" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold2_i_i_cast/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_302_i_i_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_302_i_i_cast/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="r_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="0" index="1" bw="2" slack="0"/>
<pin id="365" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_i_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="2"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="t_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="0" index="1" bw="3" slack="1"/>
<pin id="376" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_21_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="3" slack="0"/>
<pin id="381" dir="0" index="2" bw="3" slack="0"/>
<pin id="382" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="c_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_cast/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_303_i_i_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="1"/>
<pin id="396" dir="0" index="1" bw="3" slack="0"/>
<pin id="397" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_303_i_i/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_303_i_i_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_303_i_i_cast/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="not_tmp_240_i_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_240_i_i/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_304_i_i_cast_cas_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_304_i_i_cast_cas/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_305_i_i_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="0" index="1" bw="3" slack="0"/>
<pin id="420" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_305_i_i/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_305_i_i_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_305_i_i_cast/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_306_i_i_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="3" slack="0"/>
<pin id="429" dir="0" index="1" bw="3" slack="0"/>
<pin id="430" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_306_i_i/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="exitcond2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="0" index="1" bw="10" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="i_4_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_4_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="15" slack="0"/>
<pin id="453" dir="0" index="1" bw="16" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="0" index="3" bw="5" slack="0"/>
<pin id="456" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_20_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="15" slack="0"/>
<pin id="463" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_5_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="15" slack="0"/>
<pin id="468" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_6_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="0"/>
<pin id="473" dir="0" index="1" bw="16" slack="0"/>
<pin id="474" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="exitcond1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="0"/>
<pin id="480" dir="0" index="1" bw="10" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="i_5_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="10" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_s_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_22_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="16" slack="0"/>
<pin id="503" dir="0" index="2" bw="5" slack="0"/>
<pin id="504" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="0"/>
<pin id="510" dir="0" index="1" bw="10" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_7_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="i_6_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="10" slack="0"/>
<pin id="521" dir="0" index="1" bw="3" slack="0"/>
<pin id="522" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/10 "/>
</bind>
</comp>

<comp id="525" class="1004" name="mt_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="16" slack="0"/>
<pin id="528" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mt/11 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_9_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="2"/>
<pin id="533" dir="0" index="1" bw="16" slack="0"/>
<pin id="534" dir="0" index="2" bw="16" slack="0"/>
<pin id="535" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="539" class="1004" name="exitcond_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="10" slack="0"/>
<pin id="541" dir="0" index="1" bw="10" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/12 "/>
</bind>
</comp>

<comp id="545" class="1004" name="i_7_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/12 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_10_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="10" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/12 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_23_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/13 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_24_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="16" slack="0"/>
<pin id="563" dir="0" index="2" bw="5" slack="0"/>
<pin id="564" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/13 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_11_cast_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/13 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_13_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="2" slack="0"/>
<pin id="575" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_13/13 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_13_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="0"/>
<pin id="580" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/13 "/>
</bind>
</comp>

<comp id="583" class="1007" name="grp_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="1"/>
<pin id="585" dir="0" index="1" bw="16" slack="1"/>
<pin id="586" dir="0" index="2" bw="16" slack="2"/>
<pin id="587" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_2/9 s_1/9 "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_12_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="11" slack="1"/>
<pin id="591" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="597" class="1005" name="i_8_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="10" slack="0"/>
<pin id="599" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="602" class="1005" name="uniformbytes_addr_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="11" slack="1"/>
<pin id="604" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="uniformbytes_addr "/>
</bind>
</comp>

<comp id="607" class="1005" name="r_2_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="3" slack="1"/>
<pin id="609" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

<comp id="616" class="1005" name="i_4_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="10" slack="0"/>
<pin id="618" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="621" class="1005" name="r_coeffs_addr_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="10" slack="1"/>
<pin id="623" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="i_5_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="10" slack="0"/>
<pin id="631" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="634" class="1005" name="r_coeffs_addr_1_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="1"/>
<pin id="636" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="639" class="1005" name="r_coeffs_addr_2_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="1"/>
<pin id="641" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_22_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="2"/>
<pin id="646" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="649" class="1005" name="r_coeffs_load_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="1"/>
<pin id="651" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_load_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="r_coeffs_load_2_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="1"/>
<pin id="656" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_load_2 "/>
</bind>
</comp>

<comp id="659" class="1005" name="s_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="1"/>
<pin id="661" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="s_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="r_coeffs_addr_3_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="10" slack="1"/>
<pin id="669" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="672" class="1005" name="i_6_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="10" slack="0"/>
<pin id="674" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="680" class="1005" name="i_7_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="10" slack="0"/>
<pin id="682" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="685" class="1005" name="r_coeffs_addr_4_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="1"/>
<pin id="687" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="85" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="100" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="108" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="116" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="223"><net_src comp="66" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="156" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="156" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="156" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="240" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="253"><net_src comp="79" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="79" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="267"><net_src comp="254" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="250" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="254" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="250" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="268" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="264" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="28" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="297"><net_src comp="284" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="79" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="79" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="316"><net_src comp="302" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="298" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="294" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="36" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="30" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="38" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="341"><net_src comp="328" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="36" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="272" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="30" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="38" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="356"><net_src comp="312" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="342" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="338" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="152" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="377"><net_src comp="40" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="42" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="373" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="30" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="44" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="46" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="386" pin="3"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="394" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="378" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="48" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="44" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="46" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="373" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="409" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="399" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="433"><net_src comp="427" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="438"><net_src comp="168" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="10" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="168" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="16" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="168" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="457"><net_src comp="50" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="93" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="52" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="54" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="464"><net_src comp="451" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="20" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="93" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="477"><net_src comp="471" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="482"><net_src comp="179" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="10" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="179" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="16" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="498"><net_src comp="179" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="505"><net_src comp="56" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="190" pin="4"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="54" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="202" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="58" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="202" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="523"><net_src comp="202" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="62" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="20" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="93" pin="7"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="525" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="537"><net_src comp="93" pin="7"/><net_sink comp="531" pin=2"/></net>

<net id="538"><net_src comp="531" pin="3"/><net_sink comp="93" pin=4"/></net>

<net id="543"><net_src comp="213" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="58" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="213" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="16" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="213" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="559"><net_src comp="93" pin="7"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="56" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="93" pin="7"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="54" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="568" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="556" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="93" pin=4"/></net>

<net id="588"><net_src comp="186" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="592"><net_src comp="220" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="600"><net_src comp="230" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="605"><net_src comp="72" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="610"><net_src comp="362" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="619"><net_src comp="440" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="624"><net_src comp="108" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="632"><net_src comp="484" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="637"><net_src comp="116" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="642"><net_src comp="124" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="647"><net_src comp="500" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="652"><net_src comp="93" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="657"><net_src comp="93" pin="7"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="662"><net_src comp="583" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="670"><net_src comp="136" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="675"><net_src comp="519" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="683"><net_src comp="545" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="688"><net_src comp="144" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="93" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_coeffs | {2 4 6 11 13 }
 - Input state : 
	Port: sample_iid_plus : r_coeffs | {5 6 7 8 10 11 12 13 }
	Port: sample_iid_plus : uniformbytes | {2 3 }
	Port: sample_iid_plus : uniformbytes_offset | {1 }
  - Chain level:
	State 1
	State 2
		exitcond_i : 1
		i_8 : 1
		StgValue_21 : 2
		tmp_i_cast : 1
		sum_i : 2
		sum_i_cast : 3
		uniformbytes_addr : 4
		uniformbytes_load : 5
		StgValue_28 : 1
	State 3
		tmp_14 : 1
		tmp_8 : 1
		tmp_297_i_i_cast : 2
		tmp_298_i_i_cast : 2
		tmp_11 : 2
		r : 3
		tmp_17 : 4
		tmp_299_i_i_cast : 5
		tmp_19 : 1
		tmp_15 : 1
		fold1_i_i_cast : 2
		tmp_300_i_i_cast : 3
		r_1 : 6
		tmp_18 : 7
		tmp_301_i_i_cast : 8
		tmp_16 : 3
		fold2_i_i_cast : 4
		tmp_302_i_i_cast : 5
		r_2 : 9
	State 4
		tmp_21 : 1
		c_cast : 2
		tmp_303_i_i : 3
		tmp_303_i_i_cast : 3
		not_tmp_240_i_i : 2
		tmp_304_i_i_cast_cas : 2
		tmp_305_i_i : 3
		tmp_305_i_i_cast : 3
		tmp_306_i_i : 4
		r_coeffs_addr_6 : 1
		StgValue_62 : 4
	State 5
		exitcond2 : 1
		i_4 : 1
		StgValue_68 : 2
		tmp : 1
		r_coeffs_addr : 2
		r_coeffs_load : 3
	State 6
		tmp_4 : 1
		tmp_20 : 2
		tmp_5 : 3
		tmp_6 : 4
		StgValue_78 : 4
	State 7
		exitcond1 : 1
		i_5 : 1
		StgValue_85 : 2
		tmp_s : 2
		r_coeffs_addr_1 : 3
		r_coeffs_load_1 : 4
		tmp_1 : 1
		r_coeffs_addr_2 : 2
		r_coeffs_load_2 : 3
		tmp_22 : 1
	State 8
	State 9
		s_1 : 1
	State 10
		tmp_3 : 1
		StgValue_102 : 2
		tmp_7 : 1
		r_coeffs_addr_3 : 2
		r_coeffs_load_3 : 3
		i_6 : 1
	State 11
		mt : 1
		tmp_9 : 2
		StgValue_111 : 3
	State 12
		exitcond : 1
		i_7 : 1
		StgValue_117 : 2
		tmp_10 : 1
		r_coeffs_addr_4 : 2
		r_coeffs_load_4 : 3
	State 13
		tmp_23 : 1
		tmp_24 : 1
		tmp_11_cast : 2
		tmp_13 : 3
		tmp_13_cast : 3
		StgValue_128 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_8_fu_230            |    0    |    0    |    17   |
|          |           sum_i_fu_240           |    0    |    0    |    18   |
|          |           tmp_11_fu_272          |    0    |    0    |    13   |
|          |             r_fu_278             |    0    |    0    |    13   |
|          |       fold1_i_i_cast_fu_312      |    0    |    0    |    10   |
|          |            r_1_fu_322            |    0    |    0    |    12   |
|    add   |       fold2_i_i_cast_fu_352      |    0    |    0    |    10   |
|          |            r_2_fu_362            |    0    |    0    |    10   |
|          |             t_fu_373             |    0    |    0    |    12   |
|          |            i_4_fu_440            |    0    |    0    |    17   |
|          |            i_5_fu_484            |    0    |    0    |    17   |
|          |            i_6_fu_519            |    0    |    0    |    17   |
|          |            i_7_fu_545            |    0    |    0    |    17   |
|----------|----------------------------------|---------|---------|---------|
|          |         exitcond_i_fu_224        |    0    |    0    |    13   |
|          |         exitcond2_fu_434         |    0    |    0    |    13   |
|   icmp   |         exitcond1_fu_478         |    0    |    0    |    13   |
|          |           tmp_3_fu_508           |    0    |    0    |    13   |
|          |          exitcond_fu_539         |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |           tmp_5_fu_465           |    0    |    0    |    22   |
|          |             mt_fu_525            |    0    |    0    |    23   |
|----------|----------------------------------|---------|---------|---------|
|          |           c_cast_fu_386          |    0    |    0    |    2    |
|  select  |    tmp_304_i_i_cast_cas_fu_409   |    0    |    0    |    2    |
|          |           tmp_9_fu_531           |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|    or    |           tmp_6_fu_471           |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|          |      not_tmp_240_i_i_fu_403      |    0    |    0    |    2    |
|    xor   |        tmp_306_i_i_fu_427        |    0    |    0    |    3    |
|          |           tmp_13_fu_572          |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    and   |        tmp_303_i_i_fu_394        |    0    |    0    |    3    |
|          |        tmp_305_i_i_fu_417        |    0    |    0    |    3    |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_583            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   | uniformbytes_offset_s_read_fu_66 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_12_fu_220          |    0    |    0    |    0    |
|   trunc  |           tmp_14_fu_250          |    0    |    0    |    0    |
|          |           tmp_19_fu_298          |    0    |    0    |    0    |
|          |           tmp_23_fu_556          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         tmp_i_cast_fu_236        |    0    |    0    |    0    |
|          |         sum_i_cast_fu_245        |    0    |    0    |    0    |
|          |      tmp_297_i_i_cast_fu_264     |    0    |    0    |    0    |
|          |      tmp_298_i_i_cast_fu_268     |    0    |    0    |    0    |
|          |      tmp_299_i_i_cast_fu_294     |    0    |    0    |    0    |
|          |      tmp_300_i_i_cast_fu_318     |    0    |    0    |    0    |
|          |      tmp_301_i_i_cast_fu_338     |    0    |    0    |    0    |
|          |      tmp_302_i_i_cast_fu_358     |    0    |    0    |    0    |
|   zext   |           tmp_i_fu_368           |    0    |    0    |    0    |
|          |      tmp_303_i_i_cast_fu_399     |    0    |    0    |    0    |
|          |            tmp_fu_446            |    0    |    0    |    0    |
|          |           tmp_20_fu_461          |    0    |    0    |    0    |
|          |           tmp_s_fu_490           |    0    |    0    |    0    |
|          |           tmp_1_fu_495           |    0    |    0    |    0    |
|          |           tmp_7_fu_514           |    0    |    0    |    0    |
|          |           tmp_10_fu_551          |    0    |    0    |    0    |
|          |        tmp_11_cast_fu_568        |    0    |    0    |    0    |
|          |        tmp_13_cast_fu_578        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_8_fu_254           |    0    |    0    |    0    |
|          |           tmp_17_fu_284          |    0    |    0    |    0    |
|partselect|           tmp_15_fu_302          |    0    |    0    |    0    |
|          |           tmp_18_fu_328          |    0    |    0    |    0    |
|          |           tmp_16_fu_342          |    0    |    0    |    0    |
|          |           tmp_4_fu_451           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_21_fu_378          |    0    |    0    |    0    |
| bitselect|           tmp_22_fu_500          |    0    |    0    |    0    |
|          |           tmp_24_fu_560          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |      tmp_305_i_i_cast_fu_423     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    1    |    0    |   342   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_1_reg_175       |   10   |
|       i_2_reg_198       |   10   |
|       i_3_reg_209       |   10   |
|       i_4_reg_616       |   10   |
|       i_5_reg_629       |   10   |
|       i_6_reg_672       |   10   |
|       i_7_reg_680       |   10   |
|       i_8_reg_597       |   10   |
|       i_i_reg_152       |   10   |
|        i_reg_164        |   10   |
|       r_2_reg_607       |    3   |
| r_coeffs_addr_1_reg_634 |   10   |
| r_coeffs_addr_2_reg_639 |   10   |
| r_coeffs_addr_3_reg_667 |   10   |
| r_coeffs_addr_4_reg_685 |   10   |
|  r_coeffs_addr_reg_621  |   10   |
| r_coeffs_load_1_reg_649 |   16   |
| r_coeffs_load_2_reg_654 |   16   |
|       s_1_reg_659       |   16   |
|        s_reg_186        |   16   |
|      tmp_12_reg_589     |   11   |
|      tmp_22_reg_644     |    1   |
|uniformbytes_addr_reg_602|   11   |
+-------------------------+--------+
|          Total          |   240  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_93 |  p0  |   6  |  10  |   60   ||    33   |
| grp_access_fu_93 |  p1  |   3  |  16  |   48   ||    15   |
| grp_access_fu_93 |  p2  |   6  |   0  |    0   ||    33   |
| grp_access_fu_93 |  p4  |   2  |  10  |   20   ||    9    |
|    i_i_reg_152   |  p0  |   2  |  10  |   20   ||    9    |
|     s_reg_186    |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   202  || 10.3657 ||   117   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   342  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   117  |
|  Register |    -   |    -   |   240  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   10   |   240  |   459  |
+-----------+--------+--------+--------+--------+
