{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 09:44:29 2021 " "Info: Processing started: Tue Oct 12 09:44:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off read_encoder -c read_encoder " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off read_encoder -c read_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register mode_init\[1\] register D\[8\]~reg0 139.18 MHz 7.185 ns Internal " "Info: Clock \"clk\" has Internal fmax of 139.18 MHz between source register \"mode_init\[1\]\" and destination register \"D\[8\]~reg0\" (period= 7.185 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.742 ns + Longest register register " "Info: + Longest register to register delay is 6.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode_init\[1\] 1 REG LC_X6_Y6_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N0; Fanout = 4; REG Node = 'mode_init\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_init[1] } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.125 ns) 0.953 ns Add0~81 2 COMB LC_X6_Y6_N7 1 " "Info: 2: + IC(0.828 ns) + CELL(0.125 ns) = 0.953 ns; Loc. = LC_X6_Y6_N7; Fanout = 1; COMB Node = 'Add0~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { mode_init[1] Add0~81 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.462 ns) 1.866 ns Add0~82 3 COMB LC_X6_Y6_N2 40 " "Info: 3: + IC(0.451 ns) + CELL(0.462 ns) = 1.866 ns; Loc. = LC_X6_Y6_N2; Fanout = 40; COMB Node = 'Add0~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { Add0~81 Add0~82 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.638 ns) + CELL(0.467 ns) 3.971 ns Add0~18 4 COMB LC_X2_Y7_N5 2 " "Info: 4: + IC(1.638 ns) + CELL(0.467 ns) = 3.971 ns; Loc. = LC_X2_Y7_N5; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { Add0~82 Add0~18 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.048 ns Add0~23 5 COMB LC_X2_Y7_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 4.048 ns; Loc. = LC_X2_Y7_N6; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { Add0~18 Add0~23 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.125 ns Add0~28 6 COMB LC_X2_Y7_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 4.125 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; COMB Node = 'Add0~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { Add0~23 Add0~28 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.202 ns Add0~33 7 COMB LC_X2_Y7_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.077 ns) = 4.202 ns; Loc. = LC_X2_Y7_N8; Fanout = 2; COMB Node = 'Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { Add0~28 Add0~33 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.249 ns) 4.451 ns Add0~38 8 COMB LC_X2_Y7_N9 6 " "Info: 8: + IC(0.000 ns) + CELL(0.249 ns) = 4.451 ns; Loc. = LC_X2_Y7_N9; Fanout = 6; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { Add0~33 Add0~38 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.771 ns) 5.222 ns Add0~41 9 COMB LC_X3_Y7_N0 1 " "Info: 9: + IC(0.000 ns) + CELL(0.771 ns) = 5.222 ns; Loc. = LC_X3_Y7_N0; Fanout = 1; COMB Node = 'Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { Add0~38 Add0~41 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.369 ns) 6.742 ns D\[8\]~reg0 10 REG LC_X1_Y7_N7 4 " "Info: 10: + IC(1.151 ns) + CELL(0.369 ns) = 6.742 ns; Loc. = LC_X1_Y7_N7; Fanout = 4; REG Node = 'D\[8\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { Add0~41 D[8]~reg0 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.674 ns ( 39.66 % ) " "Info: Total cell delay = 2.674 ns ( 39.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.068 ns ( 60.34 % ) " "Info: Total interconnect delay = 4.068 ns ( 60.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { mode_init[1] Add0~81 Add0~82 Add0~18 Add0~23 Add0~28 Add0~33 Add0~38 Add0~41 D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { mode_init[1] {} Add0~81 {} Add0~82 {} Add0~18 {} Add0~23 {} Add0~28 {} Add0~33 {} Add0~38 {} Add0~41 {} D[8]~reg0 {} } { 0.000ns 0.828ns 0.451ns 1.638ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.151ns } { 0.000ns 0.125ns 0.462ns 0.467ns 0.077ns 0.077ns 0.077ns 0.249ns 0.771ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.388 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_18 21 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 21; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns D\[8\]~reg0 2 REG LC_X1_Y7_N7 4 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X1_Y7_N7; Fanout = 4; REG Node = 'D\[8\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk D[8]~reg0 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[8]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.388 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_18 21 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 21; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns mode_init\[1\] 2 REG LC_X6_Y6_N0 4 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X6_Y6_N0; Fanout = 4; REG Node = 'mode_init\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk mode_init[1] } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk mode_init[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} mode_init[1] {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[8]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk mode_init[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} mode_init[1] {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 10 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { mode_init[1] Add0~81 Add0~82 Add0~18 Add0~23 Add0~28 Add0~33 Add0~38 Add0~41 D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { mode_init[1] {} Add0~81 {} Add0~82 {} Add0~18 {} Add0~23 {} Add0~28 {} Add0~33 {} Add0~38 {} Add0~41 {} D[8]~reg0 {} } { 0.000ns 0.828ns 0.451ns 1.638ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.151ns } { 0.000ns 0.125ns 0.462ns 0.467ns 0.077ns 0.077ns 0.077ns 0.249ns 0.771ns 0.369ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[8]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk mode_init[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} mode_init[1] {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "D\[8\]~reg0 encA clk 6.948 ns register " "Info: tsu for register \"D\[8\]~reg0\" (data pin = \"encA\", clock pin = \"clk\") is 6.948 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.128 ns + Longest pin register " "Info: + Longest pin to register delay is 9.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns encA 1 PIN PIN_93 7 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_93; Fanout = 7; PIN Node = 'encA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encA } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.060 ns) + CELL(0.571 ns) 3.339 ns Add0~81 2 COMB LC_X6_Y6_N7 1 " "Info: 2: + IC(2.060 ns) + CELL(0.571 ns) = 3.339 ns; Loc. = LC_X6_Y6_N7; Fanout = 1; COMB Node = 'Add0~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { encA Add0~81 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.462 ns) 4.252 ns Add0~82 3 COMB LC_X6_Y6_N2 40 " "Info: 3: + IC(0.451 ns) + CELL(0.462 ns) = 4.252 ns; Loc. = LC_X6_Y6_N2; Fanout = 40; COMB Node = 'Add0~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { Add0~81 Add0~82 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.638 ns) + CELL(0.467 ns) 6.357 ns Add0~18 4 COMB LC_X2_Y7_N5 2 " "Info: 4: + IC(1.638 ns) + CELL(0.467 ns) = 6.357 ns; Loc. = LC_X2_Y7_N5; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { Add0~82 Add0~18 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 6.434 ns Add0~23 5 COMB LC_X2_Y7_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 6.434 ns; Loc. = LC_X2_Y7_N6; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { Add0~18 Add0~23 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 6.511 ns Add0~28 6 COMB LC_X2_Y7_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 6.511 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; COMB Node = 'Add0~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { Add0~23 Add0~28 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 6.588 ns Add0~33 7 COMB LC_X2_Y7_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.077 ns) = 6.588 ns; Loc. = LC_X2_Y7_N8; Fanout = 2; COMB Node = 'Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { Add0~28 Add0~33 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.249 ns) 6.837 ns Add0~38 8 COMB LC_X2_Y7_N9 6 " "Info: 8: + IC(0.000 ns) + CELL(0.249 ns) = 6.837 ns; Loc. = LC_X2_Y7_N9; Fanout = 6; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.249 ns" { Add0~33 Add0~38 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.771 ns) 7.608 ns Add0~41 9 COMB LC_X3_Y7_N0 1 " "Info: 9: + IC(0.000 ns) + CELL(0.771 ns) = 7.608 ns; Loc. = LC_X3_Y7_N0; Fanout = 1; COMB Node = 'Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { Add0~38 Add0~41 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.369 ns) 9.128 ns D\[8\]~reg0 10 REG LC_X1_Y7_N7 4 " "Info: 10: + IC(1.151 ns) + CELL(0.369 ns) = 9.128 ns; Loc. = LC_X1_Y7_N7; Fanout = 4; REG Node = 'D\[8\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { Add0~41 D[8]~reg0 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.828 ns ( 41.94 % ) " "Info: Total cell delay = 3.828 ns ( 41.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns ( 58.06 % ) " "Info: Total interconnect delay = 5.300 ns ( 58.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.128 ns" { encA Add0~81 Add0~82 Add0~18 Add0~23 Add0~28 Add0~33 Add0~38 Add0~41 D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.128 ns" { encA {} encA~combout {} Add0~81 {} Add0~82 {} Add0~18 {} Add0~23 {} Add0~28 {} Add0~33 {} Add0~38 {} Add0~41 {} D[8]~reg0 {} } { 0.000ns 0.000ns 2.060ns 0.451ns 1.638ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.151ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.467ns 0.077ns 0.077ns 0.077ns 0.249ns 0.771ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 10 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.388 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_18 21 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 21; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns D\[8\]~reg0 2 REG LC_X1_Y7_N7 4 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X1_Y7_N7; Fanout = 4; REG Node = 'D\[8\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk D[8]~reg0 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[8]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.128 ns" { encA Add0~81 Add0~82 Add0~18 Add0~23 Add0~28 Add0~33 Add0~38 Add0~41 D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.128 ns" { encA {} encA~combout {} Add0~81 {} Add0~82 {} Add0~18 {} Add0~23 {} Add0~28 {} Add0~33 {} Add0~38 {} Add0~41 {} D[8]~reg0 {} } { 0.000ns 0.000ns 2.060ns 0.451ns 1.638ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.151ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.467ns 0.077ns 0.077ns 0.077ns 0.249ns 0.771ns 0.369ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[8]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk D\[8\] D\[8\]~reg0 5.871 ns register " "Info: tco from clock \"clk\" to destination pin \"D\[8\]\" through register \"D\[8\]~reg0\" is 5.871 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.388 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_18 21 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 21; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns D\[8\]~reg0 2 REG LC_X1_Y7_N7 4 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X1_Y7_N7; Fanout = 4; REG Node = 'D\[8\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk D[8]~reg0 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[8]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 10 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.248 ns + Longest register pin " "Info: + Longest register to pin delay is 3.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D\[8\]~reg0 1 REG LC_X1_Y7_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y7_N7; Fanout = 4; REG Node = 'D\[8\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[8]~reg0 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(1.454 ns) 3.248 ns D\[8\] 2 PIN PIN_44 0 " "Info: 2: + IC(1.794 ns) + CELL(1.454 ns) = 3.248 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'D\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.248 ns" { D[8]~reg0 D[8] } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 44.77 % ) " "Info: Total cell delay = 1.454 ns ( 44.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.794 ns ( 55.23 % ) " "Info: Total interconnect delay = 1.794 ns ( 55.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.248 ns" { D[8]~reg0 D[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.248 ns" { D[8]~reg0 {} D[8] {} } { 0.000ns 1.794ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[8]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.248 ns" { D[8]~reg0 D[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.248 ns" { D[8]~reg0 {} D[8] {} } { 0.000ns 1.794ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "D\[12\]~reg0 rst clk -0.797 ns register " "Info: th for register \"D\[12\]~reg0\" (data pin = \"rst\", clock pin = \"clk\") is -0.797 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.388 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_18 21 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_18; Fanout = 21; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns D\[12\]~reg0 2 REG LC_X7_Y7_N4 3 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X7_Y7_N4; Fanout = 3; REG Node = 'D\[12\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk D[12]~reg0 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[12]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[12]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 10 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.323 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns rst 1 PIN PIN_3 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_3; Fanout = 17; PIN Node = 'rst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.952 ns) + CELL(0.663 ns) 3.323 ns D\[12\]~reg0 2 REG LC_X7_Y7_N4 3 " "Info: 2: + IC(1.952 ns) + CELL(0.663 ns) = 3.323 ns; Loc. = LC_X7_Y7_N4; Fanout = 3; REG Node = 'D\[12\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { rst D[12]~reg0 } "NODE_NAME" } } { "read_encoder.v" "" { Text "C:/Users/ASUS/Desktop/Quatus project/read_encoder/read_encoder.v" 10 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.371 ns ( 41.26 % ) " "Info: Total cell delay = 1.371 ns ( 41.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.952 ns ( 58.74 % ) " "Info: Total interconnect delay = 1.952 ns ( 58.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { rst D[12]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { rst {} rst~combout {} D[12]~reg0 {} } { 0.000ns 0.000ns 1.952ns } { 0.000ns 0.708ns 0.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk D[12]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk {} clk~combout {} D[12]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { rst D[12]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { rst {} rst~combout {} D[12]~reg0 {} } { 0.000ns 0.000ns 1.952ns } { 0.000ns 0.708ns 0.663ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 09:44:29 2021 " "Info: Processing ended: Tue Oct 12 09:44:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
