0.6
2018.2
Jun 14 2018
20:41:02
D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.sim/sim_1/behav/xsim/glbl.v,1664697872,verilog,,,,glbl,,,,,,,,
D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU.v,1669559248,verilog,,D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/PC.v,D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/miriscv_defines.vh,alu,,,../../../../RISC-V-CPU.srcs/sources_1/new,,,,,
D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/ALU_tb.v,1664714447,verilog,,,D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/miriscv_defines.vh,alu_tb,,,../../../../RISC-V-CPU.srcs/sources_1/new,,,,,
D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/PC.v,1673006392,verilog,,D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v,,pc_module,,,../../../../RISC-V-CPU.srcs/sources_1/new,,,,,
D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v,1669558742,verilog,,D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/csr.v,,reg_file,,,../../../../RISC-V-CPU.srcs/sources_1/new,,,,,
D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF_tb.v,1666002453,verilog,,,,RF_tb,,,../../../../RISC-V-CPU.srcs/sources_1/new,,,,,
D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/csr.v,1671742749,verilog,,D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/decoder_riscv.v,,csr,,,../../../../RISC-V-CPU.srcs/sources_1/new,,,,,
D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/data_mem.v,1669586445,verilog,,D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/decoder_riscv.v,,data_mem,,,../../../../RISC-V-CPU.srcs/sources_1/new,,,,,
D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/decoder_riscv.v,1673128079,verilog,,D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/miriscv_core.v,D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/miriscv_defines.vh,main_decoder,,,../../../../RISC-V-CPU.srcs/sources_1/new,,,,,
D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/instr_mem.v,1669579531,verilog,,D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/CPU_tb.v,,instr_mem,,,../../../../RISC-V-CPU.srcs/sources_1/new,,,,,
D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/miriscv_core.v,1673127161,verilog,,D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/miriscv_lsu.v,,miriscv_core,,,../../../../RISC-V-CPU.srcs/sources_1/new,,,,,
D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/miriscv_defines.vh,1673124382,verilog,,,,,,,,,,,,
D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/miriscv_lsu.v,1673128615,verilog,,,D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/miriscv_defines.vh,miriscv_lsu,,,../../../../RISC-V-CPU.srcs/sources_1/new,,,,,
D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/miriscv_ram.sv,1670166673,systemVerilog,,D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/miriscv_top.sv,,miriscv_ram,,,../../../../RISC-V-CPU.srcs/sources_1/new,,,,,
D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/miriscv_top.sv,1670169704,systemVerilog,,,,miriscv_top,,,../../../../RISC-V-CPU.srcs/sources_1/new,,,,,
D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/tb_decoder_riscv_obf.v,1669555965,verilog,,,D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/miriscv_defines.vh,tb_decoder_riscv_obf,,,../../../../RISC-V-CPU.srcs/sources_1/new,,,,,
D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/tb_miriscv_top.v,1670786024,verilog,,,,tb_miriscv_top,,,../../../../RISC-V-CPU.srcs/sources_1/new,,,,,
