# compile vhdl design source files
vhdl xil_defaultlib  "../../../computer_assignment_3.srcs/sources_1/imports/Nayra/Documents/ECGR2181/Project_1/computer_assignment_2/computer_assignment_2.srcs/sources_1/imports/Project 1/encoder.vhd"
vhdl xil_defaultlib  "../../../computer_assignment_3.srcs/sources_1/imports/Nayra/Downloads/Other/Project 2/ssd_muxer.vhd"
vhdl xil_defaultlib  "../../../computer_assignment_3.srcs/sources_1/new/top.vhd"
vhdl xil_defaultlib  "../../../computer_assignment_3.srcs/sim_1/imports/Project 2/top_tb.vhd"

# Do not sort compile order
nosort
