$date
	Sun May 15 16:59:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module CPU $end
$var reg 1 ! clk $end
$upscope $end
$scope module CPU $end
$var reg 16 " instruction [15:0] $end
$upscope $end
$scope module CPU $end
$var wire 16 # bus [15:0] $end
$upscope $end
$scope module CPU $end
$var wire 16 $ tmp_alu [15:0] $end
$upscope $end
$scope module CPU $end
$var reg 16 % \Rx[0] [15:0] $end
$upscope $end
$scope module CPU $end
$var reg 16 & \Rx[1] [15:0] $end
$upscope $end
$scope module CPU $end
$var reg 16 ' \Rx[2] [15:0] $end
$upscope $end
$scope module CPU $end
$var reg 16 ( \Rx[3] [15:0] $end
$upscope $end
$enddefinitions $end
#100000
$dumpvars
b0 (
b0 '
b0 &
b1111 %
b1111 $
bx #
b1000011101111 "
0!
$end
#110000
b1000111101101 "
#150000
b1101 $
b1101 #
1!
#151000
bx #
b1101 &
#200000
0!
#210000
b1101000100000000 "
#250000
1!
#300000
0!
#310000
b111000000000000 "
#350000
1!
#400000
0!
#410000
b1001000000000000 "
#450000
1!
