# verilog-cpu

This is a very sipmple RISC CPU modeled using verilog. Individual modules were developed between Jan-May 2019. This is a project for a university class (Verilog as a Hardware Discription Language). 
