#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Mar 11 16:57:39 2022
# Process ID: 136919
# Current directory: /home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/ZYNQ_CORE_LED_0_0_synth_1
# Command line: vivado -log ZYNQ_CORE_LED_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZYNQ_CORE_LED_0_0.tcl
# Log file: /home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/ZYNQ_CORE_LED_0_0_synth_1/ZYNQ_CORE_LED_0_0.vds
# Journal file: /home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/ZYNQ_CORE_LED_0_0_synth_1/vivado.jou
# Running On: user-manjaro, OS: Linux, CPU Frequency: 3800.000 MHz, CPU Physical cores: 24, Host memory: 33629 MB
#-----------------------------------------------------------
source ZYNQ_CORE_LED_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/.local/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top ZYNQ_CORE_LED_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 137017
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.773 ; gain = 0.000 ; free physical = 7204 ; free virtual = 16634
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_LED_0_0' [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_LED_0_0/synth/ZYNQ_CORE_LED_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'LED' [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.srcs/sources_1/new/blink.v:23]
WARNING: [Synth 8-6014] Unused sequential element led_g_reg was removed.  [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.srcs/sources_1/new/blink.v:36]
INFO: [Synth 8-6155] done synthesizing module 'LED' (1#1) [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.srcs/sources_1/new/blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_LED_0_0' (2#1) [/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_LED_0_0/synth/ZYNQ_CORE_LED_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.773 ; gain = 0.000 ; free physical = 6128 ; free virtual = 15558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.773 ; gain = 0.000 ; free physical = 6940 ; free virtual = 16370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2592.773 ; gain = 0.000 ; free physical = 6940 ; free virtual = 16370
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.773 ; gain = 0.000 ; free physical = 6934 ; free virtual = 16364
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.594 ; gain = 0.000 ; free physical = 7952 ; free virtual = 17383
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2784.594 ; gain = 0.000 ; free physical = 7952 ; free virtual = 17383
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2784.594 ; gain = 191.820 ; free physical = 7963 ; free virtual = 17394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2784.594 ; gain = 191.820 ; free physical = 7963 ; free virtual = 17394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2784.594 ; gain = 191.820 ; free physical = 7963 ; free virtual = 17394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2784.594 ; gain = 191.820 ; free physical = 8023 ; free virtual = 17454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2784.594 ; gain = 191.820 ; free physical = 7936 ; free virtual = 17371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2784.594 ; gain = 191.820 ; free physical = 7831 ; free virtual = 17271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2784.594 ; gain = 191.820 ; free physical = 7831 ; free virtual = 17270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2784.594 ; gain = 191.820 ; free physical = 7829 ; free virtual = 17268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2784.594 ; gain = 191.820 ; free physical = 7555 ; free virtual = 16995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2784.594 ; gain = 191.820 ; free physical = 7555 ; free virtual = 16995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2784.594 ; gain = 191.820 ; free physical = 7555 ; free virtual = 16995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2784.594 ; gain = 191.820 ; free physical = 7555 ; free virtual = 16995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2784.594 ; gain = 191.820 ; free physical = 7555 ; free virtual = 16995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2784.594 ; gain = 191.820 ; free physical = 7555 ; free virtual = 16995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |     1|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |     1|
|6     |LUT6   |    30|
|7     |FDCE   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2784.594 ; gain = 191.820 ; free physical = 7555 ; free virtual = 16995
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2784.594 ; gain = 0.000 ; free physical = 7612 ; free virtual = 17051
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2784.594 ; gain = 191.820 ; free physical = 7612 ; free virtual = 17051
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.594 ; gain = 0.000 ; free physical = 7700 ; free virtual = 17140
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.594 ; gain = 0.000 ; free physical = 7642 ; free virtual = 17082
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b9363e3e
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2784.594 ; gain = 192.094 ; free physical = 7846 ; free virtual = 17285
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/ZYNQ_CORE_LED_0_0_synth_1/ZYNQ_CORE_LED_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ZYNQ_CORE_LED_0_0, cache-ID = 0fc409baba0d61df
INFO: [Common 17-1381] The checkpoint '/home/user/ebaz4205_stmp3770_debuggr/ebaz4205_stmp3770_debuggr.runs/ZYNQ_CORE_LED_0_0_synth_1/ZYNQ_CORE_LED_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ZYNQ_CORE_LED_0_0_utilization_synth.rpt -pb ZYNQ_CORE_LED_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 11 16:58:06 2022...
