Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jan 20 14:34:51 2025
| Host         : LAPTOP-NO25VPHV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a12ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           12 |
| No           | No                    | Yes                    |              24 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              81 |           28 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------------------------+------------------+------------------+----------------+--------------+
|                Clock Signal               |                 Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+-----------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                            | counter_unit/dig1[3]_i_1_n_0                  | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                            | counter_unit/dig3[3]_i_1_n_0                  | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                            | graph_unit/E[0]                               | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                            | graph_unit/FSM_sequential_state_reg_reg[1][0] | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                            | vga_unit/E[0]                                 | reset_IBUF       |                3 |              7 |         2.33 |
|  text_unit/ascii_unit/data_reg[7]_i_2_n_0 |                                               |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | vga_unit/v_count_reg_reg[5]_1[0]              | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | vga_unit/v_count_reg_reg[5]_0[0]              | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                            | vga_unit/v_count_reg[9]_i_1_n_0               | reset_IBUF       |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                            |                                               |                  |                8 |             11 |         1.38 |
|  clk_IBUF_BUFG                            | vga_unit/r_25MHz_reg[1]_0[0]                  | reset_IBUF       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                            | vga_unit/FSM_sequential_state_reg_reg[1][0]   | reset_IBUF       |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG                            |                                               | reset_IBUF       |               15 |             24 |         1.60 |
+-------------------------------------------+-----------------------------------------------+------------------+------------------+----------------+--------------+


