// Seed: 3483084083
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_5, id_6, id_7;
  assign id_3 = -1;
  assign id_1 = 1'b0;
  id_8(
      -1, -1
  );
  assign module_1.id_4 = 0;
  assign id_5[1'd0] = -1;
endmodule
program module_1 (
    output supply0 id_0,
    input wand id_1,
    input wand id_2,
    input tri1 id_3,
    input wire id_4,
    output wor id_5,
    output wire id_6,
    input tri0 id_7
);
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9
  );
  wire id_11;
endmodule
