







.version 7.0
.target sm_60
.address_size 64



.visible .entry _Z12vecaddKernelPiS_S_i(
.param .u64 _Z12vecaddKernelPiS_S_i_param_0,
.param .u64 _Z12vecaddKernelPiS_S_i_param_1,
.param .u64 _Z12vecaddKernelPiS_S_i_param_2,
.param .u32 _Z12vecaddKernelPiS_S_i_param_3
)
{
.reg .b32 %r<8>;
.reg .b64 %rd<11>;


ld.param.u64 %rd1, [_Z12vecaddKernelPiS_S_i_param_0];
ld.param.u64 %rd2, [_Z12vecaddKernelPiS_S_i_param_1];
ld.param.u64 %rd3, [_Z12vecaddKernelPiS_S_i_param_2];
cvta.to.global.u64 %rd4, %rd3;
cvta.to.global.u64 %rd5, %rd2;
cvta.to.global.u64 %rd6, %rd1;
mov.u32 %r1, %ntid.x;
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %tid.x;
mad.lo.s32 %r4, %r2, %r1, %r3;
mul.wide.s32 %rd7, %r4, 4;
add.s64 %rd8, %rd6, %rd7;
ld.global.u32 %r5, [%rd8];
add.s64 %rd9, %rd5, %rd7;
ld.global.u32 %r6, [%rd9];
add.s32 %r7, %r6, %r5;
add.s64 %rd10, %rd4, %rd7;
st.global.u32 [%rd10], %r7;
ret;
}


