============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:17:00 pm
  Module:                 carry_select_adder_461012_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[11]
       Endpoint: (R) S[30]

                   Capture    Launch  
      Path Delay:+    1947         -  
      Drv Adjust:+       0         0  
         Arrival:=    1947            
                                      
   Required Time:=    1947            
       Data Path:-    1947            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1947            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  A[11]                                                   -       -     F     (arrival)                      2  5.9  1000     0       0    (-,-) 
  g2210_dup/X                                             -       A->X  F     sky130_fd_sc_hd__clkbuf_1      1  6.1    64   328     328    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[1].FA/g201/Y       -       A->Y  R     sky130_fd_sc_hd__clkinv_2      2  8.9    42    61     390    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[1].FA/g196__6131/Y -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  5.6    49    58     447    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[1].FA/g194__8246/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    52    60     508    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[1].FA/g192__1705/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    42    54     562    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[2].FA/g121__4733/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    57     619    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[2].FA/g119__5115/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    44    54     673    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[3].FA/g12/Y        -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    52    58     731    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[3].FA/g11/Y        -       A->Y  F     sky130_fd_sc_hd__nand2_2       2 11.8    56    66     796    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[4].FA/g121__6260/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    64     861    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[4].FA/g119__2398/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50     911    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[5].FA/g121__1617/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57     968    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[5].FA/g119__6783/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50    1019    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[6].FA/g121__6131/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1076    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[6].FA/g119__8246/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50    1126    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[7].FA/g121__9315/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1184    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[7].FA/g119__4733/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    39    50    1234    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[8].FA/g121__6417/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1291    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[8].FA/g119__1666/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 12.2    40    51    1342    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[9].FA/g121__8428/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    58    1400    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[9].FA/g119__6260/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 18.5    51    61    1460    (-,-) 
  g34/Y                                                   -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 18.7    76    80    1540    (-,-) 
  g4701/Y                                                 -       A->Y  F     sky130_fd_sc_hd__nand2_8      13 57.0    89    94    1634    (-,-) 
  g23/Y                                                   -       A->Y  R     sky130_fd_sc_hd__inv_1         1  3.7    49    72    1706    (-,-) 
  g22/Y                                                   -       B->Y  F     sky130_fd_sc_hd__nand2_1       1  9.6    77    84    1791    (-,-) 
  g4700/Y                                                 -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 51.3   165   156    1947    (-,-) 
  S[30]                                                   <<<     -     R     (port)                         -    -     -     0    1947    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------

