# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RV32EM-VHDL.srcs/sources_1/new/Register_Memory.vhd" \
"../../../../RV32EM-VHDL.srcs/sources_1/new/Register_Memory_tb.vhd" \

# Do not sort compile order
nosort
