{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531327131047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531327131048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 11 13:38:50 2018 " "Processing started: Wed Jul 11 13:38:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531327131048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531327131048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_calc -c top_calc " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_calc -c top_calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531327131048 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1531327131752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-decod " "Found design unit 1: Decod7seg-decod" {  } { { "Decod7seg.vhd" "" { Text "E:/altera/UFSC/AULA6/Decod7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531327132603 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "Decod7seg.vhd" "" { Text "E:/altera/UFSC/AULA6/Decod7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531327132603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531327132603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-circuito " "Found design unit 1: mux4x1-circuito" {  } { { "mux4x1.vhd" "" { Text "E:/altera/UFSC/AULA6/mux4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531327132608 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.vhd" "" { Text "E:/altera/UFSC/AULA6/mux4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531327132608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531327132608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C2-circuito " "Found design unit 1: C2-circuito" {  } { { "c2.vhd" "" { Text "E:/altera/UFSC/AULA6/c2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531327132612 ""} { "Info" "ISGN_ENTITY_NAME" "1 C2 " "Found entity 1: C2" {  } { { "c2.vhd" "" { Text "E:/altera/UFSC/AULA6/c2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531327132612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531327132612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C1-circuito " "Found design unit 1: C1-circuito" {  } { { "c1.vhd" "" { Text "E:/altera/UFSC/AULA6/c1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531327132615 ""} { "Info" "ISGN_ENTITY_NAME" "1 C1 " "Found entity 1: C1" {  } { { "c1.vhd" "" { Text "E:/altera/UFSC/AULA6/c1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531327132615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531327132615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C3-circuito " "Found design unit 1: C3-circuito" {  } { { "c3.vhd" "" { Text "E:/altera/UFSC/AULA6/c3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531327132622 ""} { "Info" "ISGN_ENTITY_NAME" "1 C3 " "Found entity 1: C3" {  } { { "c3.vhd" "" { Text "E:/altera/UFSC/AULA6/c3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531327132622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531327132622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C4-circuito " "Found design unit 1: C4-circuito" {  } { { "c4.vhd" "" { Text "E:/altera/UFSC/AULA6/c4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531327132627 ""} { "Info" "ISGN_ENTITY_NAME" "1 C4 " "Found entity 1: C4" {  } { { "c4.vhd" "" { Text "E:/altera/UFSC/AULA6/c4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531327132627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531327132627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_calc-topo_stru " "Found design unit 1: top_calc-topo_stru" {  } { { "top_calc.vhd" "" { Text "E:/altera/UFSC/AULA6/top_calc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531327132633 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_calc " "Found entity 1: top_calc" {  } { { "top_calc.vhd" "" { Text "E:/altera/UFSC/AULA6/top_calc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531327132633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531327132633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_4ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_4ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_4FF-behv " "Found design unit 1: D_4FF-behv" {  } { { "D_4FF.vhd" "" { Text "E:/altera/UFSC/AULA6/D_4FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531327132639 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_4FF " "Found entity 1: D_4FF" {  } { { "D_4FF.vhd" "" { Text "E:/altera/UFSC/AULA6/D_4FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531327132639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531327132639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_calc " "Elaborating entity \"top_calc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531327132788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C1 C1:L0 " "Elaborating entity \"C1\" for hierarchy \"C1:L0\"" {  } { { "top_calc.vhd" "L0" { Text "E:/altera/UFSC/AULA6/top_calc.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531327132796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C2 C2:L1 " "Elaborating entity \"C2\" for hierarchy \"C2:L1\"" {  } { { "top_calc.vhd" "L1" { Text "E:/altera/UFSC/AULA6/top_calc.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531327132808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C3 C3:L2 " "Elaborating entity \"C3\" for hierarchy \"C3:L2\"" {  } { { "top_calc.vhd" "L2" { Text "E:/altera/UFSC/AULA6/top_calc.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531327132813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C4 C4:L4 " "Elaborating entity \"C4\" for hierarchy \"C4:L4\"" {  } { { "top_calc.vhd" "L4" { Text "E:/altera/UFSC/AULA6/top_calc.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531327132821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 mux4x1:L5 " "Elaborating entity \"mux4x1\" for hierarchy \"mux4x1:L5\"" {  } { { "top_calc.vhd" "L5" { Text "E:/altera/UFSC/AULA6/top_calc.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531327132830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_4FF D_4FF:L6 " "Elaborating entity \"D_4FF\" for hierarchy \"D_4FF:L6\"" {  } { { "top_calc.vhd" "L6" { Text "E:/altera/UFSC/AULA6/top_calc.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531327132839 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST D_4FF.vhd(15) " "VHDL Process Statement warning at D_4FF.vhd(15): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "D_4FF.vhd" "" { Text "E:/altera/UFSC/AULA6/D_4FF.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1531327132843 "|top_calc|D_4FF:L6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK D_4FF.vhd(17) " "VHDL Process Statement warning at D_4FF.vhd(17): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "D_4FF.vhd" "" { Text "E:/altera/UFSC/AULA6/D_4FF.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1531327132843 "|top_calc|D_4FF:L6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod7seg Decod7seg:L8 " "Elaborating entity \"Decod7seg\" for hierarchy \"Decod7seg:L8\"" {  } { { "top_calc.vhd" "L8" { Text "E:/altera/UFSC/AULA6/top_calc.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531327132916 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1531327133967 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top_calc.vhd" "" { Text "E:/altera/UFSC/AULA6/top_calc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531327134193 "|top_calc|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top_calc.vhd" "" { Text "E:/altera/UFSC/AULA6/top_calc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531327134193 "|top_calc|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top_calc.vhd" "" { Text "E:/altera/UFSC/AULA6/top_calc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531327134193 "|top_calc|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top_calc.vhd" "" { Text "E:/altera/UFSC/AULA6/top_calc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531327134193 "|top_calc|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top_calc.vhd" "" { Text "E:/altera/UFSC/AULA6/top_calc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531327134193 "|top_calc|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top_calc.vhd" "" { Text "E:/altera/UFSC/AULA6/top_calc.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1531327134193 "|top_calc|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1531327134193 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1531327134433 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1531327135046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531327135046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1531327135189 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1531327135189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1531327135189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1531327135189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531327135271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 11 13:38:55 2018 " "Processing ended: Wed Jul 11 13:38:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531327135271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531327135271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531327135271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531327135271 ""}
