<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Mar 25 17:21:27 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osch_clk]
            169 items scored, 83 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.967ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_25__i6  (from osch_clk +)
   Destination:    FD1S3IX    CD             cnt_25__i1  (to osch_clk +)

   Delay:                   6.807ns  (28.3% logic, 71.7% route), 4 logic levels.

 Constraint Details:

      6.807ns data_path cnt_25__i6 to cnt_25__i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.967ns

 Path Details: cnt_25__i6 to cnt_25__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_25__i6 (from osch_clk)
Route         2   e 1.198                                  cnt[6]
LUT4        ---     0.493              A to Z              i1_2_lut
Route         1   e 0.941                                  n6_adj_1
LUT4        ---     0.493              D to Z              i4_4_lut
Route         2   e 1.141                                  n118
LUT4        ---     0.493              B to Z              i79_4_lut
Route        10   e 1.604                                  n97
                  --------
                    6.807  (28.3% logic, 71.7% route), 4 logic levels.


Error:  The following path violates requirements by 1.967ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_25__i6  (from osch_clk +)
   Destination:    FD1S3IX    CD             cnt_25__i2  (to osch_clk +)

   Delay:                   6.807ns  (28.3% logic, 71.7% route), 4 logic levels.

 Constraint Details:

      6.807ns data_path cnt_25__i6 to cnt_25__i2 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.967ns

 Path Details: cnt_25__i6 to cnt_25__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_25__i6 (from osch_clk)
Route         2   e 1.198                                  cnt[6]
LUT4        ---     0.493              A to Z              i1_2_lut
Route         1   e 0.941                                  n6_adj_1
LUT4        ---     0.493              D to Z              i4_4_lut
Route         2   e 1.141                                  n118
LUT4        ---     0.493              B to Z              i79_4_lut
Route        10   e 1.604                                  n97
                  --------
                    6.807  (28.3% logic, 71.7% route), 4 logic levels.


Error:  The following path violates requirements by 1.967ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt_25__i6  (from osch_clk +)
   Destination:    FD1S3IX    CD             cnt_25__i3  (to osch_clk +)

   Delay:                   6.807ns  (28.3% logic, 71.7% route), 4 logic levels.

 Constraint Details:

      6.807ns data_path cnt_25__i6 to cnt_25__i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.967ns

 Path Details: cnt_25__i6 to cnt_25__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_25__i6 (from osch_clk)
Route         2   e 1.198                                  cnt[6]
LUT4        ---     0.493              A to Z              i1_2_lut
Route         1   e 0.941                                  n6_adj_1
LUT4        ---     0.493              D to Z              i4_4_lut
Route         2   e 1.141                                  n118
LUT4        ---     0.493              B to Z              i79_4_lut
Route        10   e 1.604                                  n97
                  --------
                    6.807  (28.3% logic, 71.7% route), 4 logic levels.

Warning: 6.967 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osch_clk]                |     5.000 ns|     6.967 ns|     4 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n97                                     |      10|      80|     96.39%
                                        |        |        |
n118                                    |       2|      52|     62.65%
                                        |        |        |
n125                                    |       1|      30|     36.14%
                                        |        |        |
n6_adj_1                                |       1|      22|     26.51%
                                        |        |        |
cnt[0]                                  |       3|      11|     13.25%
                                        |        |        |
cnt[6]                                  |       2|      11|     13.25%
                                        |        |        |
cnt[9]                                  |       2|      11|     13.25%
                                        |        |        |
cnt[1]                                  |       3|      10|     12.05%
                                        |        |        |
cnt[4]                                  |       3|      10|     12.05%
                                        |        |        |
cnt[5]                                  |       2|      10|     12.05%
                                        |        |        |
cnt[7]                                  |       2|      10|     12.05%
                                        |        |        |
cnt[8]                                  |       2|      10|     12.05%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 83  Score: 71451

Constraints cover  169 paths, 32 nets, and 67 connections (97.1% coverage)


Peak memory: 54046720 bytes, TRCE: 1544192 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
