xilinx rtfpga
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/exu/exu_mul_ctl.sv:108]
DSP Report: Generating DSP prod_e20, operation Mode is: A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
