Command: /home/timtim01/eda_test/project/gen_amba_2025/10x10_vip/axi4_vip_env_rtl_integration/sim/./simv +UVM_TESTNAME=axi4_basic_rw_test +UVM_VERBOSITY=UVM_MEDIUM +ntb_random_seed=1 +fsdb_file=./waves/axi4_basic_rw_test_1.fsdb -l ./logs/axi4_basic_rw_test_1.log
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09-SP1_Full64; Runtime version W-2024.09-SP1_Full64;  Aug  3 22:10 2025
UVM_INFO /home/eda_tools/synopsys/vcs/W-2024.09-SP1//etc/uvm-1.2/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

[0] Starting FSDB dump
*Verdi* Loading libsscore_vcs202409.so
FSDB Dumper for VCS, Release Verdi_W-2024.09-SP1, Linux x86_64/64bit, 11/30/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* : Create FSDB file 'axi4_vip.fsdb'
*Verdi* : Begin traversing the scope (hdl_top), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the SVA assertions, layer (0).
*Verdi* : End of traversing the SVA assertions.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
*Verdi* : fsdbDumpon - All FSDB files at 0 ps.
*Verdi* : Create FSDB file './waves/axi4_basic_rw_test_1.fsdb'
[0] FSDB file set to: ./waves/axi4_basic_rw_test_1.fsdb
UVM_INFO @ 0: reporter [RNTST] Running test axi4_basic_rw_test...
UVM_INFO ../env/axi4_protocol_coverage.sv(19) @ 0: uvm_test_top.env.coverage [axi4_protocol_coverage] Protocol coverage build phase
UVM_INFO /home/eda_tools/synopsys/vcs/W-2024.09-SP1//etc/uvm-1.2/base/uvm_root.svh(589) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------
Name                         Type                        Size  Value
--------------------------------------------------------------------
uvm_test_top                 axi4_basic_rw_test          -     @340 
  env                        axi4_env                    -     @378 
    coverage                 axi4_protocol_coverage      -     @739 
    master_agent[0]          axi4_master_agent           -     @413 
      driver                 axi4_master_driver          -     @889 
        rsp_port             uvm_analysis_port           -     @908 
        seq_item_port        uvm_seq_item_pull_port      -     @898 
      monitor                axi4_master_monitor         -     @918 
        item_collected_port  uvm_analysis_port           -     @927 
      sequencer              axi4_master_sequencer       -     @752 
        rsp_export           uvm_analysis_export         -     @761 
        seq_item_export      uvm_seq_item_pull_imp       -     @879 
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    master_agent[1]          axi4_master_agent           -     @422 
      driver                 axi4_master_driver          -     @1076
        rsp_port             uvm_analysis_port           -     @1095
        seq_item_port        uvm_seq_item_pull_port      -     @1085
      monitor                axi4_master_monitor         -     @1105
        item_collected_port  uvm_analysis_port           -     @1114
      sequencer              axi4_master_sequencer       -     @939 
        rsp_export           uvm_analysis_export         -     @948 
        seq_item_export      uvm_seq_item_pull_imp       -     @1066
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    master_agent[2]          axi4_master_agent           -     @431 
      driver                 axi4_master_driver          -     @1263
        rsp_port             uvm_analysis_port           -     @1282
        seq_item_port        uvm_seq_item_pull_port      -     @1272
      monitor                axi4_master_monitor         -     @1292
        item_collected_port  uvm_analysis_port           -     @1301
      sequencer              axi4_master_sequencer       -     @1126
        rsp_export           uvm_analysis_export         -     @1135
        seq_item_export      uvm_seq_item_pull_imp       -     @1253
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    master_agent[3]          axi4_master_agent           -     @440 
      driver                 axi4_master_driver          -     @1450
        rsp_port             uvm_analysis_port           -     @1469
        seq_item_port        uvm_seq_item_pull_port      -     @1459
      monitor                axi4_master_monitor         -     @1479
        item_collected_port  uvm_analysis_port           -     @1488
      sequencer              axi4_master_sequencer       -     @1313
        rsp_export           uvm_analysis_export         -     @1322
        seq_item_export      uvm_seq_item_pull_imp       -     @1440
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    master_agent[4]          axi4_master_agent           -     @449 
      driver                 axi4_master_driver          -     @1637
        rsp_port             uvm_analysis_port           -     @1656
        seq_item_port        uvm_seq_item_pull_port      -     @1646
      monitor                axi4_master_monitor         -     @1666
        item_collected_port  uvm_analysis_port           -     @1675
      sequencer              axi4_master_sequencer       -     @1500
        rsp_export           uvm_analysis_export         -     @1509
        seq_item_export      uvm_seq_item_pull_imp       -     @1627
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    master_agent[5]          axi4_master_agent           -     @458 
      driver                 axi4_master_driver          -     @1824
        rsp_port             uvm_analysis_port           -     @1843
        seq_item_port        uvm_seq_item_pull_port      -     @1833
      monitor                axi4_master_monitor         -     @1853
        item_collected_port  uvm_analysis_port           -     @1862
      sequencer              axi4_master_sequencer       -     @1687
        rsp_export           uvm_analysis_export         -     @1696
        seq_item_export      uvm_seq_item_pull_imp       -     @1814
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    master_agent[6]          axi4_master_agent           -     @467 
      driver                 axi4_master_driver          -     @2011
        rsp_port             uvm_analysis_port           -     @2030
        seq_item_port        uvm_seq_item_pull_port      -     @2020
      monitor                axi4_master_monitor         -     @2040
        item_collected_port  uvm_analysis_port           -     @2049
      sequencer              axi4_master_sequencer       -     @1874
        rsp_export           uvm_analysis_export         -     @1883
        seq_item_export      uvm_seq_item_pull_imp       -     @2001
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    master_agent[7]          axi4_master_agent           -     @476 
      driver                 axi4_master_driver          -     @2198
        rsp_port             uvm_analysis_port           -     @2217
        seq_item_port        uvm_seq_item_pull_port      -     @2207
      monitor                axi4_master_monitor         -     @2227
        item_collected_port  uvm_analysis_port           -     @2236
      sequencer              axi4_master_sequencer       -     @2061
        rsp_export           uvm_analysis_export         -     @2070
        seq_item_export      uvm_seq_item_pull_imp       -     @2188
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    master_agent[8]          axi4_master_agent           -     @485 
      driver                 axi4_master_driver          -     @2385
        rsp_port             uvm_analysis_port           -     @2404
        seq_item_port        uvm_seq_item_pull_port      -     @2394
      monitor                axi4_master_monitor         -     @2414
        item_collected_port  uvm_analysis_port           -     @2423
      sequencer              axi4_master_sequencer       -     @2248
        rsp_export           uvm_analysis_export         -     @2257
        seq_item_export      uvm_seq_item_pull_imp       -     @2375
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    master_agent[9]          axi4_master_agent           -     @494 
      driver                 axi4_master_driver          -     @2572
        rsp_port             uvm_analysis_port           -     @2591
        seq_item_port        uvm_seq_item_pull_port      -     @2581
      monitor                axi4_master_monitor         -     @2601
        item_collected_port  uvm_analysis_port           -     @2610
      sequencer              axi4_master_sequencer       -     @2435
        rsp_export           uvm_analysis_export         -     @2444
        seq_item_export      uvm_seq_item_pull_imp       -     @2562
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    scoreboard               axi4_scoreboard             -     @730 
      master_fifo[0]         uvm_tlm_analysis_fifo #(T)  -     @2620
        analysis_export      uvm_analysis_imp            -     @2669
        get_ap               uvm_analysis_port           -     @2659
        get_peek_export      uvm_get_peek_imp            -     @2639
        put_ap               uvm_analysis_port           -     @2649
        put_export           uvm_put_imp                 -     @2629
      master_fifo[1]         uvm_tlm_analysis_fifo #(T)  -     @2679
        analysis_export      uvm_analysis_imp            -     @2728
        get_ap               uvm_analysis_port           -     @2718
        get_peek_export      uvm_get_peek_imp            -     @2698
        put_ap               uvm_analysis_port           -     @2708
        put_export           uvm_put_imp                 -     @2688
      master_fifo[2]         uvm_tlm_analysis_fifo #(T)  -     @2738
        analysis_export      uvm_analysis_imp            -     @2787
        get_ap               uvm_analysis_port           -     @2777
        get_peek_export      uvm_get_peek_imp            -     @2757
        put_ap               uvm_analysis_port           -     @2767
        put_export           uvm_put_imp                 -     @2747
      master_fifo[3]         uvm_tlm_analysis_fifo #(T)  -     @2797
        analysis_export      uvm_analysis_imp            -     @2846
        get_ap               uvm_analysis_port           -     @2836
        get_peek_export      uvm_get_peek_imp            -     @2816
        put_ap               uvm_analysis_port           -     @2826
        put_export           uvm_put_imp                 -     @2806
      master_fifo[4]         uvm_tlm_analysis_fifo #(T)  -     @2856
        analysis_export      uvm_analysis_imp            -     @2905
        get_ap               uvm_analysis_port           -     @2895
        get_peek_export      uvm_get_peek_imp            -     @2875
        put_ap               uvm_analysis_port           -     @2885
        put_export           uvm_put_imp                 -     @2865
      master_fifo[5]         uvm_tlm_analysis_fifo #(T)  -     @2915
        analysis_export      uvm_analysis_imp            -     @2964
        get_ap               uvm_analysis_port           -     @2954
        get_peek_export      uvm_get_peek_imp            -     @2934
        put_ap               uvm_analysis_port           -     @2944
        put_export           uvm_put_imp                 -     @2924
      master_fifo[6]         uvm_tlm_analysis_fifo #(T)  -     @2974
        analysis_export      uvm_analysis_imp            -     @3023
        get_ap               uvm_analysis_port           -     @3013
        get_peek_export      uvm_get_peek_imp            -     @2993
        put_ap               uvm_analysis_port           -     @3003
        put_export           uvm_put_imp                 -     @2983
      master_fifo[7]         uvm_tlm_analysis_fifo #(T)  -     @3033
        analysis_export      uvm_analysis_imp            -     @3082
        get_ap               uvm_analysis_port           -     @3072
        get_peek_export      uvm_get_peek_imp            -     @3052
        put_ap               uvm_analysis_port           -     @3062
        put_export           uvm_put_imp                 -     @3042
      master_fifo[8]         uvm_tlm_analysis_fifo #(T)  -     @3092
        analysis_export      uvm_analysis_imp            -     @3141
        get_ap               uvm_analysis_port           -     @3131
        get_peek_export      uvm_get_peek_imp            -     @3111
        put_ap               uvm_analysis_port           -     @3121
        put_export           uvm_put_imp                 -     @3101
      master_fifo[9]         uvm_tlm_analysis_fifo #(T)  -     @3151
        analysis_export      uvm_analysis_imp            -     @3200
        get_ap               uvm_analysis_port           -     @3190
        get_peek_export      uvm_get_peek_imp            -     @3170
        put_ap               uvm_analysis_port           -     @3180
        put_export           uvm_put_imp                 -     @3160
      slave_fifo[0]          uvm_tlm_analysis_fifo #(T)  -     @3210
        analysis_export      uvm_analysis_imp            -     @3259
        get_ap               uvm_analysis_port           -     @3249
        get_peek_export      uvm_get_peek_imp            -     @3229
        put_ap               uvm_analysis_port           -     @3239
        put_export           uvm_put_imp                 -     @3219
      slave_fifo[1]          uvm_tlm_analysis_fifo #(T)  -     @3269
        analysis_export      uvm_analysis_imp            -     @3318
        get_ap               uvm_analysis_port           -     @3308
        get_peek_export      uvm_get_peek_imp            -     @3288
        put_ap               uvm_analysis_port           -     @3298
        put_export           uvm_put_imp                 -     @3278
      slave_fifo[2]          uvm_tlm_analysis_fifo #(T)  -     @3328
        analysis_export      uvm_analysis_imp            -     @3377
        get_ap               uvm_analysis_port           -     @3367
        get_peek_export      uvm_get_peek_imp            -     @3347
        put_ap               uvm_analysis_port           -     @3357
        put_export           uvm_put_imp                 -     @3337
      slave_fifo[3]          uvm_tlm_analysis_fifo #(T)  -     @3387
        analysis_export      uvm_analysis_imp            -     @3436
        get_ap               uvm_analysis_port           -     @3426
        get_peek_export      uvm_get_peek_imp            -     @3406
        put_ap               uvm_analysis_port           -     @3416
        put_export           uvm_put_imp                 -     @3396
      slave_fifo[4]          uvm_tlm_analysis_fifo #(T)  -     @3446
        analysis_export      uvm_analysis_imp            -     @3495
        get_ap               uvm_analysis_port           -     @3485
        get_peek_export      uvm_get_peek_imp            -     @3465
        put_ap               uvm_analysis_port           -     @3475
        put_export           uvm_put_imp                 -     @3455
      slave_fifo[5]          uvm_tlm_analysis_fifo #(T)  -     @3505
        analysis_export      uvm_analysis_imp            -     @3554
        get_ap               uvm_analysis_port           -     @3544
        get_peek_export      uvm_get_peek_imp            -     @3524
        put_ap               uvm_analysis_port           -     @3534
        put_export           uvm_put_imp                 -     @3514
      slave_fifo[6]          uvm_tlm_analysis_fifo #(T)  -     @3564
        analysis_export      uvm_analysis_imp            -     @3613
        get_ap               uvm_analysis_port           -     @3603
        get_peek_export      uvm_get_peek_imp            -     @3583
        put_ap               uvm_analysis_port           -     @3593
        put_export           uvm_put_imp                 -     @3573
      slave_fifo[7]          uvm_tlm_analysis_fifo #(T)  -     @3623
        analysis_export      uvm_analysis_imp            -     @3672
        get_ap               uvm_analysis_port           -     @3662
        get_peek_export      uvm_get_peek_imp            -     @3642
        put_ap               uvm_analysis_port           -     @3652
        put_export           uvm_put_imp                 -     @3632
      slave_fifo[8]          uvm_tlm_analysis_fifo #(T)  -     @3682
        analysis_export      uvm_analysis_imp            -     @3731
        get_ap               uvm_analysis_port           -     @3721
        get_peek_export      uvm_get_peek_imp            -     @3701
        put_ap               uvm_analysis_port           -     @3711
        put_export           uvm_put_imp                 -     @3691
      slave_fifo[9]          uvm_tlm_analysis_fifo #(T)  -     @3741
        analysis_export      uvm_analysis_imp            -     @3790
        get_ap               uvm_analysis_port           -     @3780
        get_peek_export      uvm_get_peek_imp            -     @3760
        put_ap               uvm_analysis_port           -     @3770
        put_export           uvm_put_imp                 -     @3750
    slave_agent[0]           axi4_slave_agent            -     @503 
      driver                 axi4_slave_driver           -     @3939
        rsp_port             uvm_analysis_port           -     @3958
        seq_item_port        uvm_seq_item_pull_port      -     @3948
      monitor                axi4_slave_monitor          -     @3968
        item_collected_port  uvm_analysis_port           -     @3977
      sequencer              axi4_slave_sequencer        -     @3802
        rsp_export           uvm_analysis_export         -     @3811
        seq_item_export      uvm_seq_item_pull_imp       -     @3929
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    slave_agent[1]           axi4_slave_agent            -     @512 
      driver                 axi4_slave_driver           -     @4126
        rsp_port             uvm_analysis_port           -     @4145
        seq_item_port        uvm_seq_item_pull_port      -     @4135
      monitor                axi4_slave_monitor          -     @4155
        item_collected_port  uvm_analysis_port           -     @4164
      sequencer              axi4_slave_sequencer        -     @3989
        rsp_export           uvm_analysis_export         -     @3998
        seq_item_export      uvm_seq_item_pull_imp       -     @4116
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    slave_agent[2]           axi4_slave_agent            -     @521 
      driver                 axi4_slave_driver           -     @4313
        rsp_port             uvm_analysis_port           -     @4332
        seq_item_port        uvm_seq_item_pull_port      -     @4322
      monitor                axi4_slave_monitor          -     @4342
        item_collected_port  uvm_analysis_port           -     @4351
      sequencer              axi4_slave_sequencer        -     @4176
        rsp_export           uvm_analysis_export         -     @4185
        seq_item_export      uvm_seq_item_pull_imp       -     @4303
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    slave_agent[3]           axi4_slave_agent            -     @530 
      driver                 axi4_slave_driver           -     @4500
        rsp_port             uvm_analysis_port           -     @4519
        seq_item_port        uvm_seq_item_pull_port      -     @4509
      monitor                axi4_slave_monitor          -     @4529
        item_collected_port  uvm_analysis_port           -     @4538
      sequencer              axi4_slave_sequencer        -     @4363
        rsp_export           uvm_analysis_export         -     @4372
        seq_item_export      uvm_seq_item_pull_imp       -     @4490
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    slave_agent[4]           axi4_slave_agent            -     @539 
      driver                 axi4_slave_driver           -     @4687
        rsp_port             uvm_analysis_port           -     @4706
        seq_item_port        uvm_seq_item_pull_port      -     @4696
      monitor                axi4_slave_monitor          -     @4716
        item_collected_port  uvm_analysis_port           -     @4725
      sequencer              axi4_slave_sequencer        -     @4550
        rsp_export           uvm_analysis_export         -     @4559
        seq_item_export      uvm_seq_item_pull_imp       -     @4677
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    slave_agent[5]           axi4_slave_agent            -     @548 
      driver                 axi4_slave_driver           -     @4874
        rsp_port             uvm_analysis_port           -     @4893
        seq_item_port        uvm_seq_item_pull_port      -     @4883
      monitor                axi4_slave_monitor          -     @4903
        item_collected_port  uvm_analysis_port           -     @4912
      sequencer              axi4_slave_sequencer        -     @4737
        rsp_export           uvm_analysis_export         -     @4746
        seq_item_export      uvm_seq_item_pull_imp       -     @4864
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    slave_agent[6]           axi4_slave_agent            -     @557 
      driver                 axi4_slave_driver           -     @5061
        rsp_port             uvm_analysis_port           -     @5080
        seq_item_port        uvm_seq_item_pull_port      -     @5070
      monitor                axi4_slave_monitor          -     @5090
        item_collected_port  uvm_analysis_port           -     @5099
      sequencer              axi4_slave_sequencer        -     @4924
        rsp_export           uvm_analysis_export         -     @4933
        seq_item_export      uvm_seq_item_pull_imp       -     @5051
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    slave_agent[7]           axi4_slave_agent            -     @566 
      driver                 axi4_slave_driver           -     @5248
        rsp_port             uvm_analysis_port           -     @5267
        seq_item_port        uvm_seq_item_pull_port      -     @5257
      monitor                axi4_slave_monitor          -     @5277
        item_collected_port  uvm_analysis_port           -     @5286
      sequencer              axi4_slave_sequencer        -     @5111
        rsp_export           uvm_analysis_export         -     @5120
        seq_item_export      uvm_seq_item_pull_imp       -     @5238
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    slave_agent[8]           axi4_slave_agent            -     @575 
      driver                 axi4_slave_driver           -     @5435
        rsp_port             uvm_analysis_port           -     @5454
        seq_item_port        uvm_seq_item_pull_port      -     @5444
      monitor                axi4_slave_monitor          -     @5464
        item_collected_port  uvm_analysis_port           -     @5473
      sequencer              axi4_slave_sequencer        -     @5298
        rsp_export           uvm_analysis_export         -     @5307
        seq_item_export      uvm_seq_item_pull_imp       -     @5425
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    slave_agent[9]           axi4_slave_agent            -     @584 
      driver                 axi4_slave_driver           -     @5622
        rsp_port             uvm_analysis_port           -     @5641
        seq_item_port        uvm_seq_item_pull_port      -     @5631
      monitor                axi4_slave_monitor          -     @5651
        item_collected_port  uvm_analysis_port           -     @5660
      sequencer              axi4_slave_sequencer        -     @5485
        rsp_export           uvm_analysis_export         -     @5494
        seq_item_export      uvm_seq_item_pull_imp       -     @5612
        arbitration_queue    array                       0     -    
        lock_queue           array                       0     -    
        num_last_reqs        integral                    32    'd1  
        num_last_rsps        integral                    32    'd1  
    v_seqr                   axi4_virtual_sequencer      -     @593 
      rsp_export             uvm_analysis_export         -     @602 
      seq_item_export        uvm_seq_item_pull_imp       -     @720 
      arbitration_queue      array                       0     -    
      lock_queue             array                       0     -    
      num_last_reqs          integral                    32    'd1  
      num_last_rsps          integral                    32    'd1  
--------------------------------------------------------------------

UVM_INFO ../test/axi4_basic_rw_test.sv(23) @ 0: uvm_test_top [axi4_basic_rw_test] Starting basic read/write test
UVM_INFO ../virtual_seq/axi4_virtual_write_read_seq.sv(21) @ 0: uvm_test_top.env.v_seqr@@vseq [axi4_virtual_write_read_seq] Starting virtual write-read sequence
UVM_INFO ../virtual_seq/axi4_virtual_write_seq.sv(20) @ 0: uvm_test_top.env.v_seqr@@write_seq [axi4_virtual_write_seq] Starting virtual write sequence
UVM_INFO ../master/axi4_master_pkg.sv(89) @ 0: uvm_test_top.env.master_agent[0].driver [axi4_master_driver] Driving transaction
*Verdi* : Begin traversing the scope (hdl_top.dut), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
[1000] Added DUT internal signals to FSDB dump
UVM_INFO ../virtual_seq/axi4_virtual_read_seq.sv(20) @ 100000: uvm_test_top.env.v_seqr@@read_seq [axi4_virtual_read_seq] Starting virtual read sequence
UVM_INFO ../master/axi4_master_pkg.sv(89) @ 100000: uvm_test_top.env.master_agent[0].driver [axi4_master_driver] Driving transaction
Test 1: Basic write transaction
Test 2: Basic read transaction
Test 3: 4KB boundary test
Test 4: Access permission test
Test 5: QoS arbitration test
UVM_INFO ../test/axi4_basic_rw_test.sv(29) @ 200000: uvm_test_top [axi4_basic_rw_test] Completed basic read/write test
UVM_INFO /home/eda_tools/synopsys/vcs/W-2024.09-SP1//etc/uvm-1.2/base/uvm_report_catcher.svh(705) @ 200000: reporter [UVM/REPORT/CATCHER] 
--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

UVM_INFO /home/eda_tools/synopsys/vcs/W-2024.09-SP1//etc/uvm-1.2/base/uvm_report_server.svh(904) @ 200000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   12
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[UVM/RELNOTES]     1
[UVM/REPORT/CATCHER]     1
[UVMTOP]     1
[axi4_basic_rw_test]     2
[axi4_master_driver]     2
[axi4_protocol_coverage]     1
[axi4_virtual_read_seq]     1
[axi4_virtual_write_read_seq]     1
[axi4_virtual_write_seq]     1

$finish called from file "/home/eda_tools/synopsys/vcs/W-2024.09-SP1//etc/uvm-1.2/base/uvm_root.svh", line 527.
$finish at simulation time               200000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 200000 ps
CPU Time:      0.730 seconds;       Data structure size:   1.3Mb
Sun Aug  3 22:10:23 2025
