/*
 * fsimx6ul.c
 *
 * (C) Copyright 2015
 * Hartmut Keller, F&S Elektronik Systeme GmbH, keller@fs-net.de
 *
 * Board specific functions for F&S boards based on Freescale i.MX6 CPU
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#include <common.h>
#ifdef CONFIG_CMD_NET
#include <miiphy.h>
#include <netdev.h>
#include "../common/fs_eth_common.h"	/* fs_eth_*() */
#endif
#include <serial.h>			/* struct serial_device */
#include <env_internal.h>

#ifdef CONFIG_FSL_ESDHC_IMX
#include <mmc.h>
#include <fsl_esdhc_imx.h>		/* fsl_esdhc_initialize(), ... */
#include "../common/fs_mmc_common.h"	/* struct fs_mmc_cd, fs_mmc_*(), ... */
#endif

#ifdef CONFIG_LED_STATUS_CMD
#include <status_led.h>			/* led_id_t */
#endif

#ifdef CONFIG_VIDEO_MXS
#include <linux/fb.h>
#include "../common/fs_disp_common.h"	/* struct fs_disp_port, fs_disp_*() */
#endif

#include <asm/mach-imx/boot_mode.h>
#include <asm/mach-imx/video.h>
#include <asm/gpio.h>
#include <asm/io.h>
#include <asm/arch/imx-regs.h>
#include <asm/arch/mx6-pins.h>
#include <asm/arch/iomux.h>
#include <asm/mach-imx/iomux-v3.h>
#include <asm/arch/sys_proto.h>
#include <asm/arch/crm_regs.h>		/* CCM_CCGR1, nandf clock settings */
#include <asm/arch/clock.h>		/* enable_fec_anatop_clock(), ... */

#include <linux/delay.h>		/* udelay(), mdelay() */
#include <linux/mtd/rawnand.h>		/* struct mtd_info, struct nand_chip */
#include <mtd/mxs_nand_fus.h>		/* struct mxs_nand_fus_platform_data */
#include <usb.h>			/* USB_INIT_HOST, USB_INIT_DEVICE */
#include <malloc.h>			/* free() */
#include <i2c.h>			/* i2c_reg_read/write(), ... */
#include <asm/mach-imx/mxc_i2c.h>
#include <fdt_support.h>		/* do_fixup_by_path_u32(), ... */
#include "../common/fs_fdt_common.h"	/* fs_fdt_set_val(), ... */
#include "../common/fs_board_common.h"	/* fs_board_*() */
#include "../common/fs_usb_common.h"	/* struct fs_usb_port_cfg, fs_usb_*() */

/* ------------------------------------------------------------------------- */

#define BT_EFUSA7UL   0
#define BT_CUBEA7UL   1
#define BT_PICOCOM1_2 2
#define BT_CUBE2_0    3
#define BT_GAR1       4
#define BT_PICOCOMA7  5
#define BT_PCOREMX6UL 6
#define BT_GAR2	      8
#define BT_GAR3	      10
#define BT_PCOREMX6UL100 12

/* Features set in fs_nboot_args.chFeature2 (available since NBoot VN27) */
#define FEAT2_ETH_A   (1<<0)		/* 0: no LAN0, 1; has LAN0 */
#define FEAT2_ETH_B   (1<<1)		/* 0: no LAN1, 1; has LAN1 */
#define FEAT2_EMMC    (1<<2)		/* 0: no eMMC, 1: has eMMC */
#define FEAT2_WLAN    (1<<3)		/* 0: no WLAN, 1: has WLAN */
#define FEAT2_HDMICAM (1<<4)		/* 0: LCD-RGB, 1: HDMI+CAM (PicoMOD) */
#define FEAT2_AUDIO   (1<<5)		/* 0: Codec onboard, 1: Codec extern */
#define FEAT2_SPEED   (1<<6)		/* 0: Full speed, 1: Limited speed */
#define FEAT2_ETH_MASK (FEAT2_ETH_A | FEAT2_ETH_B)

/* NBoot before VN27 did not report feature values; use reasonable defaults */
#define FEAT1_DEFAULT 0
#define FEAT2_DEFAULT (FEAT2_ETH_A | FEAT2_ETH_B | FEAT2_EMMC | FEAT2_WLAN)

/* Maximum speed (in kHz) if FEAT2_SPEED is set */
#define SPEED_LIMIT	528000

/* Device tree paths */
#define FDT_NAND         "nand"
#define FDT_NAND_LEGACY  "/soc/gpmi-nand@01806000"
#define FDT_EMMC         "emmc"
#define FDT_ETH_A        "ethernet0"
#define FDT_ETH_A_LEGACY "/soc/aips-bus@02100000/ethernet@02188000"
#define FDT_ETH_B        "ethernet1"
#define FDT_ETH_B_LEGACY "/soc/aips-bus@02000000/ethernet@020b4000"
#define FDT_CPU0         "/cpus/cpu@0"
#define FDT_RTC85063     "rtcpcf85063"
#define FDT_RTC85263     "rtcpcf85263"

/* IO expander bits (on efusA9UL since board rev. 1.20) */
#define IOEXP_RESET_WLAN (1 << 0)
#define IOEXP_RESET_OUT  (1 << 1)
#define IOEXP_RESET_LVDS (1 << 2)
#define IOEXP_USB_H1_PWR (1 << 3)
#define IOEXP_ALL_RESETS (IOEXP_RESET_WLAN | IOEXP_RESET_OUT | IOEXP_RESET_LVDS)

#define UART_PAD_CTRL  (PAD_CTL_PUS_100K_UP |			\
	PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm |			\
	PAD_CTL_SRE_FAST  | PAD_CTL_HYS)

#define ENET_PAD_CTRL  (PAD_CTL_PUS_100K_UP | PAD_CTL_PUE |     \
        PAD_CTL_SPEED_HIGH   |                                   \
        PAD_CTL_DSE_48ohm   | PAD_CTL_SRE_FAST)

#define MDIO_PAD_CTRL  (PAD_CTL_PUS_100K_UP | PAD_CTL_PUE |     \
        PAD_CTL_DSE_48ohm   | PAD_CTL_SRE_FAST | PAD_CTL_ODE)

#define ENET_CLK_PAD_CTRL  (PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST)

#define ENET_RX_PAD_CTRL  (PAD_CTL_PKE | PAD_CTL_PUE |          \
        PAD_CTL_SPEED_HIGH   | PAD_CTL_SRE_FAST)

#define GPMI_PAD_CTRL0 (PAD_CTL_PKE | PAD_CTL_PUE | PAD_CTL_PUS_100K_UP)
#define GPMI_PAD_CTRL1 (PAD_CTL_DSE_40ohm | PAD_CTL_SPEED_MED | PAD_CTL_SRE_FAST)
#define GPMI_PAD_CTRL2 (GPMI_PAD_CTRL0 | GPMI_PAD_CTRL1)

#define USDHC_PAD_EXT (PAD_CTL_HYS | PAD_CTL_PUS_47K_UP |	\
	PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)
#define USDHC_CLK_EXT (PAD_CTL_HYS | PAD_CTL_SPEED_MED |	\
	PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)
#define USDHC_PAD_INT (PAD_CTL_HYS | PAD_CTL_PUS_47K_UP |	\
	PAD_CTL_SPEED_MED | PAD_CTL_DSE_120ohm | PAD_CTL_SRE_FAST)
#define USDHC_CLK_INT (PAD_CTL_HYS | PAD_CTL_SPEED_MED |	\
	PAD_CTL_DSE_120ohm | PAD_CTL_SRE_FAST)
#define USDHC_CD_CTRL (PAD_CTL_PUS_47K_UP | PAD_CTL_SPEED_LOW | PAD_CTL_HYS)

#define LCD_CTRL PAD_CTL_DSE_120ohm

#define USB_ID_PAD_CTRL (PAD_CTL_PUS_47K_UP | PAD_CTL_SPEED_LOW | PAD_CTL_HYS)

#define I2C_PAD_CTRL  (PAD_CTL_PUS_22K_UP | PAD_CTL_SPEED_LOW	\
	| PAD_CTL_DSE_40ohm | PAD_CTL_HYS | PAD_CTL_SRE_SLOW)

#define INSTALL_RAM "ram@80300000"
#if defined(CONFIG_MMC) && defined(CONFIG_USB_STORAGE) && defined(CONFIG_FS_FAT)
#define UPDATE_DEF "mmc,usb"
#define INSTALL_DEF INSTALL_RAM "," UPDATE_DEF
#elif defined(CONFIG_MMC) && defined(CONFIG_FS_FAT)
#define UPDATE_DEF "mmc"
#define INSTALL_DEF INSTALL_RAM "," UPDATE_DEF
#elif defined(CONFIG_USB_STORAGE) && defined(CONFIG_FS_FAT)
#define UPDATE_DEF "usb"
#define INSTALL_DEF INSTALL_RAM "," UPDATE_DEF
#else
#define UPDATE_DEF NULL
#define INSTALL_DEF INSTALL_RAM
#endif

const struct fs_board_info board_info[13] = {
	{	/* 0 (BT_EFUSA7UL) */
		.name = "efusA7UL",
		.bootdelay = "3",
		.updatecheck = UPDATE_DEF,
		.installcheck = INSTALL_DEF,
		.recovercheck = UPDATE_DEF,
		.console = ".console_serial",
		.login = ".login_serial",
		.mtdparts = ".mtdparts_std",
		.network = ".network_off",
		.init = ".init_init",
		.flags = 0,
	},
	{	/* 1 (BT_CUBEA7UL) */
		.name = "CubeA7UL",
		.bootdelay = "3",
		.updatecheck = "TargetFS.ubi(ubi0:data)",
		.installcheck = INSTALL_RAM,
		.recovercheck = "TargetFS.ubi(ubi0:recovery)",
		.console = ".console_serial",
		.login = ".login_serial",
		.mtdparts = ".mtdparts_ubionly",
		.network = ".network_off",
		.init = ".init_init",
		.flags = BI_FLAGS_UBIONLY,
	},
	{	/* 2 (BT_PICOCOM1_2) */
		.name = "PicoCOM1.2",
		.bootdelay = "3",
		.updatecheck = UPDATE_DEF,
		.installcheck = INSTALL_DEF,
		.recovercheck = UPDATE_DEF,
		.console = ".console_serial",
		.login = ".login_serial",
		.mtdparts = ".mtdparts_std",
		.network = ".network_off",
		.init = ".init_init",
		.flags = 0,
	},
	{	/* 3 (BT_CUBE2_0) */
		.name = "Cube2.0",
		.bootdelay = "3",
		.updatecheck = "TargetFS.ubi(ubi0:data)",
		.installcheck = INSTALL_RAM,
		.recovercheck = "TargetFS.ubi(ubi0:recovery)",
		.console = ".console_serial",
		.login = ".login_serial",
		.mtdparts = ".mtdparts_ubionly",
		.network = ".network_off",
		.init = ".init_init",
		.flags = BI_FLAGS_UBIONLY,
	},
	{	/* 4 (BT_GAR1) */
		.name = "GAR1",
		.bootdelay = "3",
		.updatecheck = UPDATE_DEF,
		.installcheck = INSTALL_DEF,
		.recovercheck = UPDATE_DEF,
		.console = ".console_serial",
		.login = ".login_serial",
		.mtdparts = ".mtdparts_std",
		.network = ".network_off",
		.init = ".init_init",
		.flags = 0,
	},
	{	/* 5 (PICOCOMA7) */
		.name = "PicoCOMA7",
		.bootdelay = "3",
		.updatecheck = UPDATE_DEF,
		.installcheck = INSTALL_DEF,
		.recovercheck = UPDATE_DEF,
		.console = ".console_serial",
		.login = ".login_serial",
		.mtdparts = ".mtdparts_std",
		.network = ".network_off",
		.init = ".init_init",
		.flags = 0,
	},
	{	/* 6 (BT_PCOREMX6UL) */
		.name = "PicoCoreMX6UL",
		.bootdelay = "3",
		.updatecheck = UPDATE_DEF,
		.installcheck = INSTALL_DEF,
		.recovercheck = UPDATE_DEF,
		.console = ".console_serial",
		.login = ".login_serial",
		.mtdparts = ".mtdparts_std",
		.network = ".network_off",
		.init = ".init_init",
		.flags = 0,
	},
	{	/* 7 (unknown) */
		.name = "unknown",
	},
	{	/* 8 (BT_GAR2) */
		.name = "GAR2",
		.bootdelay = "3",
		.updatecheck = UPDATE_DEF,
		.installcheck = INSTALL_DEF,
		.recovercheck = UPDATE_DEF,
		.console = ".console_serial",
		.login = ".login_serial",
		.mtdparts = ".mtdparts_std",
		.network = ".network_off",
		.init = ".init_init",
		.flags = 0,
	},
	{	/* 9 (unknown) */
		.name = "unknown",
	},
	{	/* 10 (BT_GAR3) */
		.name = "GAR3",
		.bootdelay = "3",
		.updatecheck = UPDATE_DEF,
		.installcheck = INSTALL_DEF,
		.recovercheck = UPDATE_DEF,
		.console = ".console_serial",
		.login = ".login_serial",
		.mtdparts = ".mtdparts_std",
		.network = ".network_off",
		.init = ".init_init",
		.flags = 0,
	},
	{	/* 11 (unknown) */
		.name = "unknown",
	},
	{	/* 12 (BT_PCOREMX6UL100) */
		.name = "PicoCoreMX6UL100",
		.bootdelay = "3",
		.updatecheck = UPDATE_DEF,
		.installcheck = INSTALL_DEF,
		.recovercheck = UPDATE_DEF,
		.console = ".console_serial",
		.login = ".login_serial",
		.mtdparts = ".mtdparts_std",
		.network = ".network_off",
		.init = ".init_init",
		.flags = 0,
	},
};

/* ---- Stage 'f': RAM not valid, variables can *not* be used yet ---------- */

/* DVS (on efusA7UL since board rev 1.10) */
static iomux_v3_cfg_t const dvs[] = {
	IOMUX_PADS(PAD_NAND_DQS__GPIO4_IO16 | MUX_PAD_CTRL(0x3010)),
};
/* DVS */
static iomux_v3_cfg_t const dvs_pcoremx6ul100[] = {
	MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07 | MUX_PAD_CTRL(0x3010),
};

static iomux_v3_cfg_t const dvs_pcoremx6ull100[] = {
	MX6ULL_PAD_SNVS_TAMPER7__GPIO5_IO07 | MUX_PAD_CTRL(0x3010),
};

/* GAR1 power off leds */
static iomux_v3_cfg_t const gar1_led_pads[] = {
	IOMUX_PADS(PAD_LCD_DATA00__GPIO3_IO05 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA01__GPIO3_IO06 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA02__GPIO3_IO07 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA03__GPIO3_IO08 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_GPIO1_IO04__GPIO1_IO04 | MUX_PAD_CTRL(0x0)),
	IOMUX_PADS(PAD_GPIO1_IO05__GPIO1_IO05 | MUX_PAD_CTRL(0x0)),
	IOMUX_PADS(PAD_GPIO1_IO08__GPIO1_IO08 | MUX_PAD_CTRL(0x0)),
	IOMUX_PADS(PAD_GPIO1_IO09__GPIO1_IO09 | MUX_PAD_CTRL(0x0)),
};

#ifdef CONFIG_VIDEO_MXS
static void setup_lcd_pads(int on);	/* Defined below */
#endif

int board_early_init_f(void)
{
	/* Setup additional pads */
	switch (fs_board_get_type())
	{
	case BT_GAR1:
	case BT_GAR2:
	case BT_GAR3:
		SETUP_IOMUX_PADS(gar1_led_pads);
		gpio_direction_input(IMX_GPIO_NR(3, 5));
		gpio_direction_input(IMX_GPIO_NR(3, 6));
		gpio_direction_input(IMX_GPIO_NR(3, 7));
		gpio_direction_input(IMX_GPIO_NR(3, 8));
		gpio_direction_input(IMX_GPIO_NR(1, 4));
		gpio_direction_input(IMX_GPIO_NR(1, 5));
		gpio_direction_input(IMX_GPIO_NR(1, 8));
		gpio_direction_input(IMX_GPIO_NR(1, 9));
		break;

	case BT_PCOREMX6UL100:
		if (is_mx6ull())
			SETUP_IOMUX_PADS(dvs_pcoremx6ull100);
		else
			SETUP_IOMUX_PADS(dvs_pcoremx6ul100);
		break;

	case BT_EFUSA7UL:
	case BT_PICOCOM1_2:
	case BT_PICOCOMA7:
	case BT_PCOREMX6UL:
	default:
		SETUP_IOMUX_PADS(dvs);
		break;
	}

#ifdef CONFIG_VIDEO_MXS
	/*
	 * Set pull-down resistors on display signals; some displays do not
	 * like high level on data signals when VLCD is not applied yet.
	 *
	 * FIXME: This should actually only happen if display is really in
	 * use, i.e. if device tree activates lcd. However we do not know this
	 * at this point of time.
	 *
	 * SOLUTION: When display configuration is solely done via U-Boot in
	 * the future, i.e. U-Boot changes the device tree on-the-fly, we can
	 * remove the call here and only set LCD pads to pull-down below in
	 * board_display_set_vlcd().
	 */
	setup_lcd_pads(0);
#endif

	return 0;
}

enum boot_device fs_board_get_boot_dev(void)
{
	struct fs_nboot_args *pargs = fs_board_get_nboot_args();
	unsigned int board_type = fs_board_get_type();
	unsigned int features2 = pargs->chFeatures2;
	enum boot_device boot_dev = UNKNOWN_BOOT;

	switch (board_type) {
	case BT_PCOREMX6UL:
	case BT_PCOREMX6UL100:
		if (features2 & FEAT2_EMMC) {
			 boot_dev = MMC2_BOOT;
			 break;
		}
	default:
		boot_dev = NAND_BOOT;
		break;
	}

	return boot_dev;
}

/* Return the appropriate environment depending on the fused boot device */
enum env_location env_get_location(enum env_operation op, int prio)
{
	if (prio == 0) {
		switch (fs_board_get_boot_dev()) {
		case NAND_BOOT:
			return ENVL_NAND;
		case SD1_BOOT:
		case SD2_BOOT:
		case SD3_BOOT:
		case SD4_BOOT:
		case MMC1_BOOT:
		case MMC2_BOOT:
		case MMC3_BOOT:
		case MMC4_BOOT:
			return ENVL_MMC;
		default:
			break;
		}
	}

	return ENVL_UNKNOWN;
}

/* We dont want to use the common "is_usb_boot" function, which returns true
 * if we are e.g. transfer an U-Boot via NetDCU-USB-Loader in N-Boot and
 * execute the image. We booted from fuse so fuse should be checked and not
 * some flags. Therefore we return always false.
 */
bool is_usb_boot(void) {
	return false;
}

/* Check board type */
int checkboard(void)
{
	struct fs_nboot_args *pargs = fs_board_get_nboot_args();
	unsigned int board_type = fs_board_get_type();
	unsigned int board_rev = fs_board_get_rev();
	unsigned int features2;

	/* NBoot versions before VN27 did not report feature values */
	if ((be32_to_cpu(pargs->dwNBOOT_VER) & 0xFFFF) < 0x3237) { /* "27" */
		pargs->chFeatures1 = FEAT1_DEFAULT;
		pargs->chFeatures2 = FEAT2_DEFAULT;
	}
	features2 = pargs->chFeatures2;
	if (board_type == BT_GAR2 || board_type == BT_GAR3)
		features2 |= (FEAT2_ETH_A | FEAT2_ETH_B);

	printf("Board: %s Rev %u.%02u (", board_info[board_type].name,
	       board_rev / 100, board_rev % 100);
	if ((features2 & FEAT2_ETH_MASK) == FEAT2_ETH_MASK)
		puts("2x ");
	if (features2 & FEAT2_ETH_MASK)
		puts("LAN, ");
	if (features2 & FEAT2_WLAN)
		puts("WLAN, ");
	if (features2 & FEAT2_EMMC)
		puts("eMMC, ");
	printf("%dx DRAM)\n", pargs->dwNumDram);

	//fs_board_show_nboot_args(pargs);

	return 0;
}

static iomux_v3_cfg_t const i2c_pads_ul[] = {
	/* SCL */
	MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09 | MUX_PAD_CTRL(I2C_PAD_CTRL),
	/* SDA */
	MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08 | MUX_PAD_CTRL(I2C_PAD_CTRL),
};

static iomux_v3_cfg_t const i2c_pads_ull[] = {
	/* SCL */
	MX6ULL_PAD_SNVS_TAMPER9__GPIO5_IO09 | MUX_PAD_CTRL(I2C_PAD_CTRL),
	/* SDA */
	MX6ULL_PAD_SNVS_TAMPER8__GPIO5_IO08 | MUX_PAD_CTRL(I2C_PAD_CTRL),
};

/* Set up I2C signals */
void i2c_init_board(void)
{
	if (fs_board_get_type() == BT_EFUSA7UL) {
		if (is_mx6ull())
			SETUP_IOMUX_PADS(i2c_pads_ull);
		else
	SETUP_IOMUX_PADS(i2c_pads_ul);
	}
}

/* ---- Stage 'r': RAM valid, U-Boot relocated, variables can be used ------ */

int board_init(void)
{
	unsigned int board_type = fs_board_get_type();
	unsigned int board_rev = fs_board_get_rev();

	/* Copy NBoot args to variables and prepare command prompt string */
	fs_board_init_common(&board_info[board_type]);

	/*
	 * REMARK:
	 * efusA7UL has a generic RESETOUTn signal to reset on-board WLAN
	 * (only board revisions before 1.20), both ethernet PHYs and that is
	 * also available on the efus connector pin 14 and in turn on pin 8 of
	 * the SKIT feature connector. Because ethernet PHYs have to be reset
	 * when the PHY clock is already active, this signal is triggered as
	 * part of the ethernet initialization in board_eth_init(), not here.
	 *
	 * Starting with board revision 1.20, efusA7UL has an external GPIO
	 * expander via I2C and RESET_WLANn, RESETOUTn and RESET_LVDSn can now
	 * be switched indiviually. In additon, USB_H1_PWR can now be switched,
	 * too.
	 *
	 * A similar issue exists for PicoCOM1.2. RESETOUTn is also triggered
	 * in board_eth_init().
	 */
	if ((board_type == BT_EFUSA7UL) && (board_rev >= 120)) {
		uint8_t val;

		/*
		 * Set all IO expander port bits to output, assert RESET_WLANn,
		 * RESET_LVDSn, RESETOUTn and de-assert them after 1ms again.
		 *
		 * ### TODO: Implement switching of USB_H1_PWR. For now it is
		 * simply set to "on", like on previous board revisions.
		 */
		i2c_set_bus_num(2);
		val = ~IOEXP_ALL_RESETS;
		i2c_reg_write(0x41, 1, val);
		i2c_reg_write(0x41, 2, 0);
		i2c_reg_write(0x41, 3, 0);
		udelay(1000);
		val |= IOEXP_ALL_RESETS;
		i2c_reg_write(0x41, 1, val);
	}

	return 0;
}


/* nand flash pads */
static iomux_v3_cfg_t const nfc_pads[] = {
	IOMUX_PADS(PAD_NAND_CLE__RAWNAND_CLE | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
	IOMUX_PADS(PAD_NAND_ALE__RAWNAND_ALE | MUX_PAD_CTRL(NO_PAD_CTRL)),
	IOMUX_PADS(PAD_NAND_WP_B__RAWNAND_WP_B | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
	IOMUX_PADS(PAD_NAND_READY_B__RAWNAND_READY_B | MUX_PAD_CTRL(GPMI_PAD_CTRL0)),
	IOMUX_PADS(PAD_NAND_CE0_B__RAWNAND_CE0_B | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
	IOMUX_PADS(PAD_NAND_RE_B__RAWNAND_RE_B | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
	IOMUX_PADS(PAD_NAND_WE_B__RAWNAND_WE_B | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
	IOMUX_PADS(PAD_NAND_DATA00__RAWNAND_DATA00 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
	IOMUX_PADS(PAD_NAND_DATA01__RAWNAND_DATA01 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
	IOMUX_PADS(PAD_NAND_DATA02__RAWNAND_DATA02 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
	IOMUX_PADS(PAD_NAND_DATA03__RAWNAND_DATA03 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
	IOMUX_PADS(PAD_NAND_DATA04__RAWNAND_DATA04 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
	IOMUX_PADS(PAD_NAND_DATA05__RAWNAND_DATA05 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
	IOMUX_PADS(PAD_NAND_DATA06__RAWNAND_DATA06 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
	IOMUX_PADS(PAD_NAND_DATA07__RAWNAND_DATA07 | MUX_PAD_CTRL(GPMI_PAD_CTRL2)),
};

/* Register NAND devices. We actually split the NAND into two virtual devices
   to allow different ECC strategies for NBoot and the rest. */
void board_nand_init(void)
{
	int reg;
	struct mxc_ccm_reg *mxc_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
	struct mxs_nand_fus_platform_data pdata;

	if (get_boot_device() != NAND_BOOT)
		return;

	/* config gpmi nand iomux */
	SETUP_IOMUX_PADS(nfc_pads);

#if 0 // ### Keep clock source as set by NBoot
	/* Set GPMI clock source (enfc) to USB0 (480MHz) */
	reg = readl(&mxc_ccm->cs2cdr);
	reg &= ~(3 << 16);
	reg |= (2 << 16);
	writel(reg, &mxc_ccm->cs2cdr);
#endif

	/* Enable GPMI and BCH clocks */
	reg = readl(&mxc_ccm->CCGR4);
	reg |= 0xFF003000;
	writel(reg, &mxc_ccm->CCGR4);

	/* Enable APBH DMA clock*/
	reg = readl(&mxc_ccm->CCGR0);
	reg |= 0x00000030;
	writel(reg, &mxc_ccm->CCGR0);

	/* The first device skips the NBoot region (2 blocks) to protect it
	   from inadvertent erasure. The skipped region can not be written
	   and is always read as 0xFF. */
	pdata.options = NAND_BBT_SCAN2NDPAGE;
	pdata.timing0 = 0;
	pdata.ecc_strength = fs_board_get_nboot_args()->chECCtype;
	pdata.skipblocks = 2;
	pdata.flags = MXS_NAND_CHUNK_1K;
#ifdef CONFIG_NAND_REFRESH
	pdata.backup_sblock = CONFIG_SYS_NAND_BACKUP_START_BLOCK;
	pdata.backup_eblock = CONFIG_SYS_NAND_BACKUP_END_BLOCK;
#endif
	mxs_nand_register(0, &pdata);

#if CONFIG_SYS_MAX_NAND_DEVICE > 1
	/* The second device just consists of the NBoot region (2 blocks) and
	   is software write-protected by default. It uses a different ECC
	   strategy. ### TODO ### In fact we actually need special code to
	   store the NBoot image. */
	pdata.options |= NAND_SW_WRITE_PROTECT;
	pdata.ecc_strength = 40;
	pdata.flags = MXS_NAND_SKIP_INVERSE;
#ifdef CONFIG_NAND_REFRESH
	pdata.backupstart = 0;
	pdata.backupend = 0;
#endif
	mxs_nand_register(0, &pdata);
#endif
}

#ifdef CONFIG_FSL_ESDHC_IMX
/*
 * SD/MMC support.
 *
 *   Board          USDHC   CD-Pin                   Slot
 *   --------------------------------------------------------------------------
 *   efusA7UL (for CD signal see below):
 *        either:      USDHC2 UART1_RTS (GPIO1_IO19) SD_B: Connector (SD)
 *            or:      USDHC2 -                      eMMC (8-Bit)
 *        either:      USDHC1 UART1_RTS (GPIO1_IO19) SD_A: Connector (Micro-SD)
 *            or:     [USDHC1 UART1_RTS (GPIO1_IO19) WLAN]
 *   -------------------------------------------------------------------------
 *   PicoCOM1.2:       USDHC2 [GPIO1_IO19]           Connector (SD)
 *                    [USDHC1  GPIO1_IO03            WLAN]
 *   --------------------------------------------------------------------------
 *   PicoCOMA7:        USDHC1 [GPIO1_IO19]           Connector (SD)
 *   --------------------------------------------------------------------------
 *   PicoCoreMX6UL:    USDHC1  GPIO1_IO19            SD_A: Connector (Micro-SD)
 *   --------------------------------------------------------------------------
 *   PicoCoreMX6UL100: USDHC1  GPIO4_IO26            SD_A: Connector (Micro-SD)
 *   --------------------------------------------------------------------------
 *   GAR1:             (no SD/MMC)
 *   --------------------------------------------------------------------------
 *   CubeA7UL:        [USDHC1  -                     WLAN]
 *   --------------------------------------------------------------------------
 *   Cube2.0:         [USDHC1  -                     WLAN]
 *   --------------------------------------------------------------------------
 *
 * Remark: The WP pin is ignored in U-Boot, also WLAN
 *
 * On efusA7UL board rev 1.00, CD/WP pins are only available for SD_A, and
 * only if WLAN is not equipped. If WLAN is equipped, CD/WP signals are not
 * available at all. On newer board revisions, CD/WP are also used for SD_A if
 * WLAN is not equipped. And if both, WLAN and eMMC are equipped, CD/WP
 * signals are still not available at all. But in the case of WLAN equipped
 * and eMMC not equipped, CD/WP are connected be SD_B instead of SD_A.
 */

/* SD/MMC card pads definition, distinguish external from internal ports */
static iomux_v3_cfg_t const usdhc1_sd_pads_ext_rst[] = {
	IOMUX_PADS(PAD_GPIO1_IO09__USDHC1_RESET_B|MUX_PAD_CTRL(USDHC_CLK_INT)),
	IOMUX_PADS(PAD_SD1_CMD__USDHC1_CMD | MUX_PAD_CTRL(USDHC_PAD_EXT)),
	IOMUX_PADS(PAD_SD1_CLK__USDHC1_CLK | MUX_PAD_CTRL(USDHC_CLK_EXT)),
	IOMUX_PADS(PAD_SD1_DATA0__USDHC1_DATA0 | MUX_PAD_CTRL(USDHC_PAD_EXT)),
	IOMUX_PADS(PAD_SD1_DATA1__USDHC1_DATA1 | MUX_PAD_CTRL(USDHC_PAD_EXT)),
	IOMUX_PADS(PAD_SD1_DATA2__USDHC1_DATA2 | MUX_PAD_CTRL(USDHC_PAD_EXT)),
	IOMUX_PADS(PAD_SD1_DATA3__USDHC1_DATA3 | MUX_PAD_CTRL(USDHC_PAD_EXT)),
};

static iomux_v3_cfg_t const usdhc1_sd_pads_ext_rst_2[] = {
	IOMUX_PADS(PAD_CSI_DATA06__USDHC1_RESET_B|MUX_PAD_CTRL(USDHC_CLK_INT)),
	IOMUX_PADS(PAD_SD1_CMD__USDHC1_CMD | MUX_PAD_CTRL(USDHC_PAD_EXT)),
	IOMUX_PADS(PAD_SD1_CLK__USDHC1_CLK | MUX_PAD_CTRL(USDHC_CLK_EXT)),
	IOMUX_PADS(PAD_SD1_DATA0__USDHC1_DATA0 | MUX_PAD_CTRL(USDHC_PAD_EXT)),
	IOMUX_PADS(PAD_SD1_DATA1__USDHC1_DATA1 | MUX_PAD_CTRL(USDHC_PAD_EXT)),
	IOMUX_PADS(PAD_SD1_DATA2__USDHC1_DATA2 | MUX_PAD_CTRL(USDHC_PAD_EXT)),
	IOMUX_PADS(PAD_SD1_DATA3__USDHC1_DATA3 | MUX_PAD_CTRL(USDHC_PAD_EXT)),
};

static iomux_v3_cfg_t const usdhc2_sd_pads_ext[] = {
	IOMUX_PADS(PAD_LCD_DATA18__USDHC2_CMD | MUX_PAD_CTRL(USDHC_PAD_EXT)),
	IOMUX_PADS(PAD_LCD_DATA19__USDHC2_CLK | MUX_PAD_CTRL(USDHC_CLK_EXT)),
	IOMUX_PADS(PAD_LCD_DATA20__USDHC2_DATA0 | MUX_PAD_CTRL(USDHC_PAD_EXT)),
	IOMUX_PADS(PAD_LCD_DATA21__USDHC2_DATA1 | MUX_PAD_CTRL(USDHC_PAD_EXT)),
	IOMUX_PADS(PAD_LCD_DATA22__USDHC2_DATA2 | MUX_PAD_CTRL(USDHC_PAD_EXT)),
	IOMUX_PADS(PAD_LCD_DATA23__USDHC2_DATA3 | MUX_PAD_CTRL(USDHC_PAD_EXT)),
};

static iomux_v3_cfg_t const usdhc2_sd_pads_int_efusa7ul[] = {
	IOMUX_PADS(PAD_LCD_DATA18__USDHC2_CMD | MUX_PAD_CTRL(USDHC_PAD_INT)),
	IOMUX_PADS(PAD_LCD_DATA19__USDHC2_CLK | MUX_PAD_CTRL(USDHC_CLK_INT)),
	IOMUX_PADS(PAD_GPIO1_IO09__USDHC2_RESET_B|MUX_PAD_CTRL(USDHC_CLK_INT)),
	IOMUX_PADS(PAD_LCD_DATA20__USDHC2_DATA0 | MUX_PAD_CTRL(USDHC_PAD_INT)),
	IOMUX_PADS(PAD_LCD_DATA21__USDHC2_DATA1 | MUX_PAD_CTRL(USDHC_PAD_INT)),
	IOMUX_PADS(PAD_LCD_DATA22__USDHC2_DATA2 | MUX_PAD_CTRL(USDHC_PAD_INT)),
	IOMUX_PADS(PAD_LCD_DATA23__USDHC2_DATA3 | MUX_PAD_CTRL(USDHC_PAD_INT)),
	IOMUX_PADS(PAD_NAND_DATA04__USDHC2_DATA4| MUX_PAD_CTRL(USDHC_PAD_INT)),
	IOMUX_PADS(PAD_NAND_DATA05__USDHC2_DATA5| MUX_PAD_CTRL(USDHC_PAD_INT)),
	IOMUX_PADS(PAD_NAND_DATA06__USDHC2_DATA6| MUX_PAD_CTRL(USDHC_PAD_INT)),
	IOMUX_PADS(PAD_NAND_DATA07__USDHC2_DATA7| MUX_PAD_CTRL(USDHC_PAD_INT)),
};

static iomux_v3_cfg_t const usdhc2_sd_pads_int_pcoremx6ul[] = {
	IOMUX_PADS(PAD_NAND_RE_B__USDHC2_CLK | MUX_PAD_CTRL(USDHC_CLK_INT)),
	IOMUX_PADS(PAD_NAND_WE_B__USDHC2_CMD | MUX_PAD_CTRL(USDHC_PAD_INT)),
	IOMUX_PADS(PAD_NAND_ALE__USDHC2_RESET_B | MUX_PAD_CTRL(USDHC_PAD_INT)),
	IOMUX_PADS(PAD_NAND_DATA00__USDHC2_DATA0 | MUX_PAD_CTRL(USDHC_PAD_INT)),
	IOMUX_PADS(PAD_NAND_DATA01__USDHC2_DATA1 | MUX_PAD_CTRL(USDHC_PAD_INT)),
	IOMUX_PADS(PAD_NAND_DATA02__USDHC2_DATA2 | MUX_PAD_CTRL(USDHC_PAD_INT)),
	IOMUX_PADS(PAD_NAND_DATA03__USDHC2_DATA3 | MUX_PAD_CTRL(USDHC_PAD_INT)),
	IOMUX_PADS(PAD_NAND_DATA04__USDHC2_DATA4 | MUX_PAD_CTRL(USDHC_PAD_INT)),
	IOMUX_PADS(PAD_NAND_DATA05__USDHC2_DATA5 | MUX_PAD_CTRL(USDHC_PAD_INT)),
	IOMUX_PADS(PAD_NAND_DATA06__USDHC2_DATA6 | MUX_PAD_CTRL(USDHC_PAD_INT)),
	IOMUX_PADS(PAD_NAND_DATA07__USDHC2_DATA7 | MUX_PAD_CTRL(USDHC_PAD_INT)),
};

/* CD on pad UART1_RTS */
static iomux_v3_cfg_t const cd_uart1_rts[] = {
	IOMUX_PADS(PAD_UART1_RTS_B__GPIO1_IO19 | MUX_PAD_CTRL(USDHC_CD_CTRL)),
};
/* CD on pad CSI_DATA05 */
static iomux_v3_cfg_t const cd_csi_data05[] = {
	IOMUX_PADS(PAD_CSI_DATA05__GPIO4_IO26 | MUX_PAD_CTRL(USDHC_CD_CTRL)),
};

enum usdhc_pads {
	usdhc1_ext_rst, usdhc1_ext_rst_2, usdhc1_ext, usdhc2_ext, usdhc2_int_efusa7ul, usdhc2_int_pcoremx6ul
};

static struct fs_mmc_cfg sdhc_cfg[] = {
		          /* pads,                       count, USDHC# */
	[usdhc1_ext_rst]   = { usdhc1_sd_pads_ext_rst,     3,     1 },
	[usdhc1_ext_rst_2] = { usdhc1_sd_pads_ext_rst_2,   3,     1 },
	[usdhc1_ext]       = { &usdhc1_sd_pads_ext_rst[1], 2,     1 },
	[usdhc2_ext]       = { usdhc2_sd_pads_ext,         2,     2 },
	[usdhc2_int_efusa7ul]   = { usdhc2_sd_pads_int_efusa7ul,     3,     2 },
	[usdhc2_int_pcoremx6ul] = { usdhc2_sd_pads_int_pcoremx6ul,   3,     2 },
};

enum usdhc_cds {
	gpio1_io19, gpio4_io26
};

static const struct fs_mmc_cd sdhc_cd[] = {
		      /* pad,          gpio */
	[gpio1_io19] = { cd_uart1_rts, IMX_GPIO_NR(1, 19) },
	[gpio4_io26] = { cd_csi_data05, IMX_GPIO_NR(4, 26) },
};

int board_mmc_init(struct bd_info *bd)
{
	int ret = 0;
	unsigned int board_type = fs_board_get_type();
	unsigned int board_rev = fs_board_get_rev();
	unsigned int features2 = fs_board_get_nboot_args()->chFeatures2;

	switch (board_type) {
	case BT_EFUSA7UL:
		/*
		 * If no eMMC is equipped, port SD_B can be used as mmc0
		 * (USDHC2, ext. SD slot, normal-size SD on efus SKIT); may
		 * use CD on GPIO1_IO19 if SD_A is occupied by WLAN and board
		 * revision is at least 1.10.
		 */
		if (!(features2 & FEAT2_EMMC)) {
			const struct fs_mmc_cd *cd = NULL;

			if ((features2 & FEAT2_WLAN) && (board_rev >= 110))
				cd = &sdhc_cd[gpio1_io19];
			ret = fs_mmc_setup(bd, 4, &sdhc_cfg[usdhc2_ext], cd);
		}
		/*
		 * If no WLAN is equipped, port SD_A with CD on GPIO1_IO19 can
		 * be used (USDHC1, ext. SD slot, micro SD on efus SKIT). This
		 * is either mmc1 if SD_B is available, or mmc0 if not.
		 */
		if (!ret && !(features2 & FEAT2_WLAN))
			ret = fs_mmc_setup(bd, 4, &sdhc_cfg[usdhc1_ext],
					   &sdhc_cd[gpio1_io19]);
		/*
		 * If eMMC is equipped, add it as last mmc port, which is
		 * either mmc1 if SD_A is available, or mmc0 if not. Use as
		 * last mmc, because eMMC is least suited as a source for
		 * update/install, which is by default searched for on mmc0.
		 */
#ifdef CONFIG_CMD_NAND
		/* If NAND is equipped, eMMC can only use buswidth 4 */
		if (!ret && (features2 & FEAT2_EMMC))
			ret = fs_mmc_setup(bd, 4, &sdhc_cfg[usdhc2_int_efusa7ul], NULL);
#else
		/* If no NAND is equipped, four additional data lines
		   are available and eMMC can use buswidth 8 */
		if (!ret && (features2 & FEAT2_EMMC))
			ret = fs_mmc_setup(bd, 8, &sdhc_cfg[usdhc2_int_efusa7ul], NULL);
#endif
		break;

	case BT_PICOCOM1_2:
		/* mmc0: USDHC2 (ext. SD slot via connector), no CD.
		   Actually the port has a CD if UART1 does not use RTS/CTS,
		   but as we do not know this for sure, skip CD here and
		   assume "always present". */
		ret = fs_mmc_setup(bd, 4, &sdhc_cfg[usdhc2_ext], NULL);
		break;

	case BT_PICOCOMA7:
		ret = fs_mmc_setup(bd, 4, &sdhc_cfg[usdhc1_ext], NULL);
		break;

	case BT_PCOREMX6UL:
		/* mmc0: USDHC1 (ext. micro SD slot via connector) */
		ret = fs_mmc_setup(bd, 4, &sdhc_cfg[usdhc1_ext_rst], 
				   &sdhc_cd[gpio1_io19]);
		/* mmc1: USDHC2 (eMMC, if available), no CD */
		if (!ret && (features2 & FEAT2_EMMC))
			ret = fs_mmc_setup(bd, 8, &sdhc_cfg[usdhc2_int_pcoremx6ul], NULL);
		break;

	case BT_PCOREMX6UL100:
		/*
		 * If no WLAN is equipped, port SD_A with CD on GPIO4_IO26 can
		 * be used (USDHC1, ext. SD slot, micro SD on BBDSI SKIT). This
		 * is either mmc1 if SD_B is available, or mmc0 if not.
		 */
		if (!(features2 & FEAT2_WLAN))
			ret = fs_mmc_setup(bd, 4, &sdhc_cfg[usdhc1_ext_rst_2],
				   &sdhc_cd[gpio4_io26]);

		if (!ret && (features2 & FEAT2_EMMC))
			ret = fs_mmc_setup(bd, 8, &sdhc_cfg[usdhc2_int_pcoremx6ul], NULL);
		break;

	default:
		return 0;		/* Neither SD card, nor eMMC */
	}

	return ret;
}
#endif /* CONFIG_FSL_ESDHC_IMX */


#ifdef CONFIG_VIDEO_MXS
/*
 * Possible display configurations
 *
 *   Board          LCD
 *   -------------------------------------------------------------
 *   efusA7UL       18 bit
 *   PicoCoreMX6UL  24 bit
 *   PicoCOMA7      18 bit
 *   PicoCOM1.2     -
 *   GAR1           -
 *   CubeA7UL       -
 *   Cube2.0        -     
 *
 * On efusA7UL, there is the option to have 18-bit LVDS. But this is an
 * external chip that only clones the RGB signals. So no different
 * configuration is required.
 *
 * Display initialization sequence:
 *
 *  1. board_r.c: board_init_r() calls stdio_init()
 *  2. stdio.c: stdio_init() calls drv_video_init()
 *  3. cfb_console.c: drv_video_init() calls board_video_skip(); if this
 *     returns non-zero, the display will not be started
 *  4. fsimx6ul.c: board_video_skip(): Call fs_disp_register(). This checks for
 *     display parameters and activates the display. To handle board specific
 *     stuff, it will call callback functions board_display_set_backlight(),
 *     board_display_set_power() and board_display_start() here. The latter
 *     will initialize the clocks and call mxs_lcd_panel_setup() to store mode
 *     and bpp to be used later.
 *  5. cfb_console.c: drv_video_init() calls video_init()
 *  6. cfb_console.c: video_init() calls video_hw_init()
 *  7. mxsfb.c: video_hw_init() initializes framebuffer, clocks and lcdif
 *     controller, using the values stored in step 4 above.
 *  8. cfb_console.c: video_init() clears framebuffer and calls video_logo().
 *  9. cfb_console.c: video_logo() draws either the console logo and the welcome
 *     message, or if environment variable splashimage is set, the splash
 *     screen.
 * 10. cfb_console.c: drv_video_init() registers the console as stdio device.
 * 11. board_r.c: board_init_r() calls board_late_init().
 * 12. fsimx6ul.c: board_late_init() calls fs_board_set_backlight_all() to
 *     enable all active displays.
 */

/* Pads for 18-bit LCD interface */
static iomux_v3_cfg_t const lcd18_pads_low[] = {
	IOMUX_PADS(PAD_LCD_CLK__GPIO3_IO00    | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_ENABLE__GPIO3_IO01 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_HSYNC__GPIO3_IO02  | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_VSYNC__GPIO3_IO03  | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA00__GPIO3_IO05 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA01__GPIO3_IO06 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA02__GPIO3_IO07 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA03__GPIO3_IO08 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA04__GPIO3_IO09 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA05__GPIO3_IO10 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA06__GPIO3_IO11 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA07__GPIO3_IO12 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA08__GPIO3_IO13 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA09__GPIO3_IO14 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA10__GPIO3_IO15 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA11__GPIO3_IO16 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA12__GPIO3_IO17 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA13__GPIO3_IO18 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA14__GPIO3_IO19 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA15__GPIO3_IO20 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA16__GPIO3_IO21 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA17__GPIO3_IO22 | MUX_PAD_CTRL(0x3010)),
};

static iomux_v3_cfg_t const lcd18_pads_active[] = {
	IOMUX_PADS(PAD_LCD_CLK__LCDIF_CLK | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_ENABLE__LCDIF_ENABLE | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_HSYNC__LCDIF_HSYNC | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_VSYNC__LCDIF_VSYNC | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA00__LCDIF_DATA00 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA01__LCDIF_DATA01 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA02__LCDIF_DATA02 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA03__LCDIF_DATA03 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA04__LCDIF_DATA04 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA05__LCDIF_DATA05 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA06__LCDIF_DATA06 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA07__LCDIF_DATA07 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA08__LCDIF_DATA08 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA09__LCDIF_DATA09 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA10__LCDIF_DATA10 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA11__LCDIF_DATA11 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA12__LCDIF_DATA12 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA13__LCDIF_DATA13 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA14__LCDIF_DATA14 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA15__LCDIF_DATA15 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA16__LCDIF_DATA16 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA17__LCDIF_DATA17 | MUX_PAD_CTRL(LCD_CTRL)),
};

static iomux_v3_cfg_t const lcd24_pads_low[] = {
	IOMUX_PADS(PAD_LCD_DATA17__GPIO3_IO22 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA18__GPIO3_IO23 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA19__GPIO3_IO24 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA20__GPIO3_IO25 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA21__GPIO3_IO26 | MUX_PAD_CTRL(0x3010)),
	IOMUX_PADS(PAD_LCD_DATA22__GPIO3_IO27 | MUX_PAD_CTRL(0x3010)),
};

static iomux_v3_cfg_t const lcd24_pads_active[] = {
	IOMUX_PADS(PAD_LCD_DATA18__LCDIF_DATA18 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA19__LCDIF_DATA19 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA20__LCDIF_DATA20 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA21__LCDIF_DATA21 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA22__LCDIF_DATA22 | MUX_PAD_CTRL(LCD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA23__LCDIF_DATA23 | MUX_PAD_CTRL(LCD_CTRL)),
};

/* Pads for VLCD_ON and VCFL_ON: active high -> pull-down to switch off */
static iomux_v3_cfg_t const lcd_extra_pads_efusa7ull[] = {
	MX6ULL_PAD_SNVS_TAMPER4__GPIO5_IO04 | MUX_PAD_CTRL(0x3010),
//###	MX6ULL_PAD_SNVS_TAMPER5__GPIO5_IO05 | MUX_PAD_CTRL(0x3010),
};

static iomux_v3_cfg_t const lcd_extra_pads_efusa7ul[] = {
	MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04 | MUX_PAD_CTRL(0x3010),
//###	MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05 | MUX_PAD_CTRL(0x3010),
};

/* Pads for VLCD_ON and VCFL_ON: active low -> pull-up to switch off */
static iomux_v3_cfg_t const lcd_extra_pads_picocoma7ul[] = {
	IOMUX_PADS(PAD_LCD_DATA20__GPIO3_IO25 | MUX_PAD_CTRL(0xb010)),
	IOMUX_PADS(PAD_LCD_DATA21__GPIO3_IO26 | MUX_PAD_CTRL(0xb010)),
};

/* Pads for VLCD_ON: active low -> pull-up to switch off */
static iomux_v3_cfg_t const lcd_extra_pads_pcoremx6ul[] = {
	IOMUX_PADS(PAD_LCD_RESET__GPIO3_IO04 | MUX_PAD_CTRL(0x3010)),
};

/* Pads for VLCD_ON: active high -> pull-down to switch off */
static iomux_v3_cfg_t const lcd_extra_pads_pcoremx6ul100[] = {
	MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05 | MUX_PAD_CTRL(0x3010),
};

static iomux_v3_cfg_t const lcd_extra_pads_pcoremx6ull100[] = {
	MX6ULL_PAD_SNVS_TAMPER5__GPIO5_IO05 | MUX_PAD_CTRL(0x3010),
};


/* Use bit-banging I2C to talk to RGB adapter */

I2C_PADS(efusa7ul,						\
	 PAD_GPIO1_IO02__I2C1_SCL | MUX_PAD_CTRL(I2C_PAD_CTRL),	\
	 PAD_GPIO1_IO02__GPIO1_IO02 |  MUX_PAD_CTRL(I2C_PAD_CTRL),\
	 IMX_GPIO_NR(1, 2),					\
	 PAD_GPIO1_IO03__I2C1_SDA | MUX_PAD_CTRL(I2C_PAD_CTRL),	\
	 PAD_GPIO1_IO03__GPIO1_IO03 | MUX_PAD_CTRL(I2C_PAD_CTRL),	\
	 IMX_GPIO_NR(1, 3));

I2C_PADS(picocoremx6ul,						\
	 PAD_UART2_TX_DATA__I2C4_SCL | MUX_PAD_CTRL(I2C_PAD_CTRL),	\
	 PAD_UART2_TX_DATA__GPIO1_IO20 |  MUX_PAD_CTRL(I2C_PAD_CTRL),\
	 IMX_GPIO_NR(1, 20),					\
	 PAD_UART2_RX_DATA__I2C4_SDA | MUX_PAD_CTRL(I2C_PAD_CTRL),	\
	 PAD_UART2_RX_DATA__GPIO1_IO21 | MUX_PAD_CTRL(I2C_PAD_CTRL),	\
	 IMX_GPIO_NR(1, 21));

enum display_port_index {
	port_lcd
};

/* Define possible displays ports */
static const struct fs_display_port display_ports[CONFIG_FS_DISP_COUNT] = {
	[port_lcd] = { "lcd", 0 },
};

static void setup_lcd_pads(int on)
{
	switch (fs_board_get_type())
	{
	case BT_EFUSA7UL:		/* 18-bit LCD, power active high */
		if (on)
			SETUP_IOMUX_PADS(lcd18_pads_active);
		else
			SETUP_IOMUX_PADS(lcd18_pads_low);
		if (is_mx6ull())
			SETUP_IOMUX_PADS(lcd_extra_pads_efusa7ull);
		else
			SETUP_IOMUX_PADS(lcd_extra_pads_efusa7ul);
		break;

	case BT_PCOREMX6UL:		/* 24-bit LCD, power active low */
		if (on) {
			SETUP_IOMUX_PADS(lcd18_pads_active);
			SETUP_IOMUX_PADS(lcd24_pads_active);
		} else {
			SETUP_IOMUX_PADS(lcd18_pads_low);
			SETUP_IOMUX_PADS(lcd24_pads_low);
		}
		SETUP_IOMUX_PADS(lcd_extra_pads_pcoremx6ul);
		break;

	case BT_PCOREMX6UL100:
		if (on) {
			SETUP_IOMUX_PADS(lcd18_pads_active);
			SETUP_IOMUX_PADS(lcd24_pads_active);
		} else {
			SETUP_IOMUX_PADS(lcd18_pads_low);
			SETUP_IOMUX_PADS(lcd24_pads_low);
		}
		if (is_mx6ull())
			SETUP_IOMUX_PADS(lcd_extra_pads_pcoremx6ull100);
		else
			SETUP_IOMUX_PADS(lcd_extra_pads_pcoremx6ul100);
		break;

	case BT_PICOCOMA7:		/* 18-bit LCD, power active low */
		if (on)
			SETUP_IOMUX_PADS(lcd18_pads_active);
		else
			SETUP_IOMUX_PADS(lcd18_pads_low);
		SETUP_IOMUX_PADS(lcd_extra_pads_picocoma7ul);
		break;

	case BT_PICOCOM1_2:		/* No LCD */
	case BT_CUBEA7UL:
	case BT_CUBE2_0:
	case BT_GAR1:
	case BT_GAR2:
	case BT_GAR3:
	default:
		break;
	}
}

/* Enable or disable display voltage VLCD; if LCD, also switch LCD pads */
void board_display_set_power(int port, int on)
{
	static unsigned int vlcd_users;
	unsigned int gpio;
	unsigned int value = on;

	switch (fs_board_get_type()) {
	case BT_EFUSA7UL:		/* VLCD_ON is active high */
	default:
		gpio = IMX_GPIO_NR(5, 4);
		break;

	case BT_PICOCOMA7:		/* VLCD_ON is active low*/
		gpio = IMX_GPIO_NR(3, 25);
		value = !on;
		break;

	case BT_PCOREMX6UL:		/* VLCD_ON is active high */
		gpio = IMX_GPIO_NR(3, 4);
		break;

	case BT_PCOREMX6UL100:		/* VLCD_ON is active high */
		gpio = IMX_GPIO_NR(5, 5);
		break;
	}

	/* Switch on when first user enables and off when last user disables */
	if (!on) {
		vlcd_users &= ~(1 << port);
		if (port == port_lcd)
			setup_lcd_pads(0);
	}
	if (!vlcd_users) {
		gpio_direction_output(gpio, value);
		if (on)
			mdelay(1);
	}
	if (on) {
		vlcd_users |= (1 << port);
		if (port == port_lcd)
			setup_lcd_pads(1);
	}
}

/* Enable or disable backlight (incl. backlight voltage) for a display port */
void board_display_set_backlight(int port, int on)
{
	static int i2c_init;

	switch (port) {
	case port_lcd:
		switch (fs_board_get_type()) {
		case BT_EFUSA7UL:
			if (!i2c_init) {
				setup_i2c(0, CONFIG_SYS_I2C_SPEED, 0x60,
						I2C_PADS_INFO(efusa7ul));
				i2c_init = 1;
			}
			fs_disp_set_i2c_backlight(0, on);
			break;
		case BT_PCOREMX6UL:
			if (!i2c_init) {
				setup_i2c(3, CONFIG_SYS_I2C_SPEED, 0x60,
						I2C_PADS_INFO(picocoremx6ul));
				i2c_init = 1;
			}
			fs_disp_set_i2c_backlight(1, on);
			break;
		case BT_PICOCOMA7:
			fs_disp_set_vcfl(port, !on, IMX_GPIO_NR(3, 26));
			// ### TODO: Set PWM
			// ### TODO: Set LCD_DEN
			break;
		}

	default:
		break;
	}
}

/* Set display clocks and register pixel format, resolution and timings */
int board_display_start(int port, unsigned flags, struct fb_videomode *mode)
{
	unsigned int freq_khz;
	int bpp = 18;

	/*
	 * Initialize display clock and register display settings with MXS
	 * display driver. The real initialization takes place later in
	 * function cfb_console.c: video_init().
	 */
	freq_khz = PICOS2KHZ(mode->pixclock);
	if (fs_board_get_type() == BT_PCOREMX6UL || fs_board_get_type() == BT_PCOREMX6UL100)
		bpp = 24;
	mxs_lcd_panel_setup(LCDIF1_BASE_ADDR, mode, bpp, PATTERN_BGR);
	mxs_config_lcdif_clk(LCDIF1_BASE_ADDR, freq_khz);
	mxs_enable_lcdif_clk(LCDIF1_BASE_ADDR);

	return 0;
}

int board_video_skip(void)
{
	int default_port = port_lcd;
	unsigned int valid_mask;
	unsigned int board_type = fs_board_get_type();

	/* Determine possible displays and default port */
	switch (board_type) {
	case BT_EFUSA7UL:
	case BT_PICOCOMA7:
	case BT_PCOREMX6UL:
	case BT_PCOREMX6UL100:
		valid_mask = (1 << port_lcd);
		break;

	default:			/* No displays */
		return 1;
	}

	/*
	 * Check if user has defined a display. If not, return 1, i.e. skip
	 * display activation. If yes, activate display.
	 */
	return fs_disp_register(display_ports, valid_mask, default_port);
}
#endif

#ifdef CONFIG_USB_EHCI_MX6
/*
 * USB Host support.
 *
 * USB0 is OTG1 port. By default this is used as device port. However on some
 * F&S boards this port may optionally be configured as a second host port. So
 * if environment variable usb0mode is set to "host" on these boards, or if it
 * is set to "otg" and the ID pin is low when usb is started, use host mode.
 *
 *    Board              USB_OTG1_PWR                 USB_OTG1_ID
 *    ----------------------------------------------------------------------
 *    efusA7UL           GPIO1_IO04(*)                GPIO1_IO00
 *    PicoCOM1.2         ENET2_RX_DATA0 (GPIO2_IO08)  -
 *    PicoCOMA7          (only device mode possible)
 *    PicoCoreMX6UL      SNVS_TAMPER3 (GPIO5_IO03)(*) GPIO1_IO00
 *    PicoCoreMX6UL100   SNVS_TAMPER9 (GPIO5_IO09)(*) GPIO1_IO00
 *    CubeA7UL/2.0       (Port is power supply, only device mode possible)
 *    GAR1               (always on)                  GPIO1_IO00
 *
 * (*) Signal on SKIT is active low, usually USB_OTG1_PWR is active high
 * (**) Signal on SKIT is n.c.
 *
 * USB1 is OTG2 port that is only used as host port at F&S. It is used on all
 * boards. Some boards may have an additional USB hub with a reset signal
 * connected to this port.
 *
 *    Board            VBUS PWR                    Hub Reset
 *    -------------------------------------------------------------------------
 *    efusA7UL         (always on)                 (Hub on SKIT, no reset line)
 *    PicoCOM1.2       ENET2_TX_DATA1 (GPIO2_IO12) (no Hub)
 *    PicoCOMA7	       UART4_TX_DATA               (no Hub)
 *    PicoCoreMX6UL    SNVS_TAMPER2 (GPIO5_IO02)   (no Hub)
 *    PicoCoreMX6UL100 SNVS_TAMPER8 (GPIO5_IO08)   (Hub on SKIT, no reset line)
 *    CubeA7UL/2.0     GPIO1_IO02                  (no Hub)
 *    GAR1             SD1_DATA1 (GPIO2_IO19)      (no Hub)
 *
 * The polarity for the host VBUS power can be set with environment variable
 * usbxpwr, where x is the port index (0 or 1). If this variable is set to
 * "low", the power pin is active low, if it is set to "high", the power pin
 * is active high. Default is board-dependent, so that when F&S SKITs are
 * used, only usbxmode must be set.
 *
 * Example: setenv usb1pwr low
 *
 * Usually the VBUS power for a host port is connected to a dedicated pin, i.e.
 * USB_OTG1_PWR or USB_OTG2_PWR. Then the USB controller can switch power
 * automatically and we only have to tell the controller whether this signal is
 * active high or active low.
 *
 * If CONFIG_FS_USB_PWR_USBNC is set, the dedicated PWR function of the USB
 * controller will be used to switch host power (where available). Otherwise
 * the host power will be switched by using the pad as GPIO.
 */

/* Some boards have access to the USB_OTG1_ID pin to check host/device mode */
static iomux_v3_cfg_t const usb_otg1_id_pad[] = {
	IOMUX_PADS(PAD_GPIO1_IO00__GPIO1_IO00 | MUX_PAD_CTRL(USB_ID_PAD_CTRL)),
};

/* Some boards can switch the USB OTG power when configured as host */
static iomux_v3_cfg_t const usb_otg1_pwr_pad_efusa7ul[] = {
#ifdef CONFIG_FS_USB_PWR_USBNC
	IOMUX_PADS(PAD_GPIO1_IO04__USB_OTG1_PWR | MUX_PAD_CTRL(NO_PAD_CTRL))
#else
	IOMUX_PADS(PAD_GPIO1_IO04__GPIO1_IO04 | MUX_PAD_CTRL(NO_PAD_CTRL))
#endif
};

static iomux_v3_cfg_t const usb_otg1_pwr_pad_picocom1_2[] = {
#ifdef CONFIG_FS_USB_PWR_USBNC
	IOMUX_PADS(PAD_ENET2_RX_DATA0__USB_OTG1_PWR | MUX_PAD_CTRL(NO_PAD_CTRL))
#else
	IOMUX_PADS(PAD_ENET2_RX_DATA0__GPIO2_IO08 | MUX_PAD_CTRL(NO_PAD_CTRL))
#endif
};

static iomux_v3_cfg_t const usb_otg1_pwr_pad_gar1[] = {
#ifdef CONFIG_FS_USB_PWR_USBNC
	IOMUX_PADS(PAD_SD1_CMD__USB_OTG1_PWR | MUX_PAD_CTRL(NO_PAD_CTRL))
#else
	IOMUX_PADS(PAD_SD1_CMD__GPIO2_IO16 | MUX_PAD_CTRL(NO_PAD_CTRL))
#endif
};

/* On PicoCoreMX6UL, power switching by GPIO only; pins differ on UL and ULL */
static iomux_v3_cfg_t const usb_otg1_pwr_pad_pcoremx6ul[] = {
	MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02 | MUX_PAD_CTRL(NO_PAD_CTRL),
};

static iomux_v3_cfg_t const usb_otg1_pwr_pad_pcoremx6ull[] = {
	MX6ULL_PAD_SNVS_TAMPER2__GPIO5_IO02 | MUX_PAD_CTRL(NO_PAD_CTRL),
};

/* On PCoreMX6UL100, power switching by GPIO only; pins differ on UL and ULL */
static iomux_v3_cfg_t const usb_otg1_pwr_pad_pcoremx6ul100[] = {
	MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09 | MUX_PAD_CTRL(NO_PAD_CTRL),
};

static iomux_v3_cfg_t const usb_otg1_pwr_pad_pcoremx6ull100[] = {
	MX6ULL_PAD_SNVS_TAMPER9__GPIO5_IO09 | MUX_PAD_CTRL(NO_PAD_CTRL),
};

/* Some boards can switch the USB Host power (USB_OTG2_PWR) */
static iomux_v3_cfg_t const usb_otg2_pwr_pad_picocom1_2[] = {
#ifdef CONFIG_FS_USB_PWR_USBNC
	IOMUX_PADS(PAD_ENET2_TX_DATA1__USB_OTG2_PWR | MUX_PAD_CTRL(NO_PAD_CTRL))
#else
	IOMUX_PADS(PAD_ENET2_TX_DATA1__GPIO2_IO12 | MUX_PAD_CTRL(NO_PAD_CTRL))
#endif
};
static iomux_v3_cfg_t const usb_otg2_pwr_pad_picocoma7[] = {
	IOMUX_PADS(PAD_UART4_TX_DATA__GPIO1_IO28 | MUX_PAD_CTRL(NO_PAD_CTRL))
};
static iomux_v3_cfg_t const usb_otg2_pwr_pad_cube[] = {
#ifdef CONFIG_FS_USB_PWR_USBNC
	IOMUX_PADS(PAD_GPIO1_IO02__USB_OTG2_PWR | MUX_PAD_CTRL(NO_PAD_CTRL))
#else
	IOMUX_PADS(PAD_GPIO1_IO02__GPIO1_IO02 | MUX_PAD_CTRL(NO_PAD_CTRL))
#endif
};

static iomux_v3_cfg_t const usb_otg2_pwr_pad_gar1[] = {
#ifdef CONFIG_FS_USB_PWR_USBNC
	IOMUX_PADS(PAD_SD1_DATA1__USB_OTG2_PWR | MUX_PAD_CTRL(NO_PAD_CTRL))
#else
	IOMUX_PADS(PAD_SD1_DATA1__GPIO2_IO19 | MUX_PAD_CTRL(NO_PAD_CTRL))
#endif
};

/* On PicoCoreMX6UL, power switching by GPIO only; pins differ on UL and ULL */
static iomux_v3_cfg_t const usb_otg2_pwr_pad_pcoremx6ul[] = {
	MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02 | MUX_PAD_CTRL(NO_PAD_CTRL),
};

static iomux_v3_cfg_t const usb_otg2_pwr_pad_pcoremx6ull[] = {
	MX6ULL_PAD_SNVS_TAMPER2__GPIO5_IO02 | MUX_PAD_CTRL(NO_PAD_CTRL),
};

/* On PCoreMX6UL100, power switching by GPIO only; pins differ on UL and ULL */
static iomux_v3_cfg_t const usb_otg2_pwr_pad_pcoremx6ul100[] = {
	MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08 | MUX_PAD_CTRL(NO_PAD_CTRL),
};

static iomux_v3_cfg_t const usb_otg2_pwr_pad_pcoremx6ull100[] = {
	MX6ULL_PAD_SNVS_TAMPER8__GPIO5_IO08 | MUX_PAD_CTRL(NO_PAD_CTRL),
};

/* Init one USB port */
int board_ehci_hcd_init(int index)
{
	unsigned int board_type = fs_board_get_type();
	unsigned int board_rev = fs_board_get_rev();
	struct fs_usb_port_cfg cfg;

	if (index > 1)
		return 0;		/* Unknown port */

	/* Default settings, board specific code below will override */
	cfg.mode = FS_USB_OTG_DEVICE;
	cfg.pwr_pol = 0;
	cfg.pwr_pad = NULL;
	cfg.pwr_gpio = -1;
	cfg.id_pad = NULL;
	cfg.id_gpio = -1;
	cfg.reset_pad = NULL;
	cfg.reset_gpio = -1;

	if (index == 0) {		/* USB0: OTG1, DEVICE, optional HOST */
		switch (board_type) {
		/* These boards support optional HOST function on this port */
		case BT_EFUSA7UL:	/* PWR active low, ID available */
			cfg.pwr_pad = usb_otg1_pwr_pad_efusa7ul;
#ifndef CONFIG_FS_USB_PWR_USBNC
			cfg.pwr_gpio = IMX_GPIO_NR(1, 4);
#endif
			cfg.pwr_pol = 1;
			cfg.id_pad = usb_otg1_id_pad;
			cfg.id_gpio = IMX_GPIO_NR(1, 0);
			break;
		case BT_PICOCOM1_2:	/* PWR active high, no ID */
			cfg.pwr_pad = usb_otg1_pwr_pad_picocom1_2;
#ifndef CONFIG_FS_USB_PWR_USBNC
			cfg.pwr_gpio = IMX_GPIO_NR(2, 8);
#endif
			break;
		case BT_GAR1:	/* PWR active high */
		case BT_GAR2:
		case BT_GAR3:   /* J16 - PWR achtive high, J2 always high */
			cfg.pwr_pad = usb_otg1_pwr_pad_gar1;
#ifndef CONFIG_FS_USB_PWR_USBNC
			cfg.pwr_gpio = IMX_GPIO_NR(2, 16);
#endif
			cfg.id_pad = usb_otg1_id_pad;
			cfg.id_gpio = IMX_GPIO_NR(1, 0);
			break;
		case BT_PCOREMX6UL:	/* PWR active high???, ID available */
			if (is_mx6ull())
				cfg.pwr_pad = usb_otg1_pwr_pad_pcoremx6ull;
			else
				cfg.pwr_pad = usb_otg1_pwr_pad_pcoremx6ul;
			cfg.pwr_gpio = IMX_GPIO_NR(5, 3); /* GPIO only */
			cfg.pwr_pol = 1;
			cfg.id_pad = usb_otg1_id_pad;
			cfg.id_gpio = IMX_GPIO_NR(1, 0);
			break;

		case BT_PCOREMX6UL100:	/* PWR active low, ID available */
			if (is_mx6ull())
				cfg.pwr_pad = usb_otg1_pwr_pad_pcoremx6ull100;
			else
				cfg.pwr_pad = usb_otg1_pwr_pad_pcoremx6ul100;
			cfg.pwr_gpio = IMX_GPIO_NR(5, 9); /* GPIO only */
			cfg.pwr_pol = 1;
			cfg.id_pad = usb_otg1_id_pad;
			cfg.id_gpio = IMX_GPIO_NR(1, 0);
			break;

		/* These boards have only DEVICE function on this port */
		case BT_CUBEA7UL:
		case BT_CUBE2_0:
		default:
			cfg.mode = FS_USB_DEVICE;
			break;
		}
	} else {			/* USB1: OTG2, HOST only */
		cfg.mode = FS_USB_HOST;

		switch (board_type) {
		/* These boards can switch host power, PWR is active high */
		case BT_PICOCOM1_2:
			cfg.pwr_pad = usb_otg2_pwr_pad_picocom1_2;
#ifndef CONFIG_FS_USB_PWR_USBNC
			cfg.pwr_gpio = IMX_GPIO_NR(2, 12);
#endif
			break;
		case BT_PICOCOMA7:
			cfg.pwr_pad = usb_otg2_pwr_pad_picocoma7;
			cfg.pwr_gpio = IMX_GPIO_NR(1, 28);
			break;
		case BT_CUBEA7UL:
		case BT_CUBE2_0:
			cfg.pwr_pad = usb_otg2_pwr_pad_cube;
#ifndef CONFIG_FS_USB_PWR_USBNC
			cfg.pwr_gpio = IMX_GPIO_NR(1, 2);
#endif
			break;
		case BT_GAR1:
		case BT_GAR2:
		case BT_GAR3:
			cfg.pwr_pad = usb_otg2_pwr_pad_gar1;
#ifndef CONFIG_FS_USB_PWR_USBNC
			cfg.pwr_gpio = IMX_GPIO_NR(2, 19);
#endif
			break;
		case BT_PCOREMX6UL:
			if (is_mx6ull())
				cfg.pwr_pad = usb_otg2_pwr_pad_pcoremx6ull;
			else
				cfg.pwr_pad = usb_otg2_pwr_pad_pcoremx6ul;
			cfg.pwr_gpio = IMX_GPIO_NR(5, 2); /* GPIO only */
			break;
		case BT_PCOREMX6UL100:
			/* usb otg2 (host) have a HW bug so USB can´t work in
			 * revision 1.00.
			 */
			if (board_rev == 100)
				return 0;
			else if (is_mx6ull())
				cfg.pwr_pad = usb_otg2_pwr_pad_pcoremx6ull100;
			else
				cfg.pwr_pad = usb_otg2_pwr_pad_pcoremx6ul100;
			cfg.pwr_gpio = IMX_GPIO_NR(5, 8); /* GPIO only */
			break;

		/* ### TODO: Starting with board rev 1.2, efusA7UL can switch
		   power via I2C I/O-Expander ### */
		/* These boards can not switch host power, it is always on */
		case BT_EFUSA7UL:
		default:
			break;
		}
	}

	return fs_usb_set_port(index, &cfg);
}
#endif /* CONFIG_USB_EHCI_MX6 */

#ifdef CONFIG_BOARD_LATE_INIT
/*
 * Use this slot to init some final things before the network is started. The
 * F&S configuration heavily depends on this to set up the board specific
 * environment, i.e. environment variables that can't be defined as a constant
 * value at compile time.
 */
int board_late_init(void)
{
	/* Set up all board specific variables */
	fs_board_late_init_common("ttymxc");

#ifdef CONFIG_VIDEO_MXS
	/* Enable backlight for displays */
	fs_disp_set_backlight_all(1);
#endif

	return 0;
}
#endif /* CONFIG_BOARD_LATE_INIT */

#ifdef CONFIG_CMD_NET
/* MDIO on ENET1, used if either only ENET1 port or both ports are in use */
static iomux_v3_cfg_t const enet1_pads_mdio[] = {
	IOMUX_PADS(PAD_GPIO1_IO06__ENET1_MDIO | MUX_PAD_CTRL(MDIO_PAD_CTRL)),
	IOMUX_PADS(PAD_GPIO1_IO07__ENET1_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL)),
};

/* MDIO on ENET2, used if only ENET2 port is in use */
static iomux_v3_cfg_t const enet2_pads_mdio[] = {
	IOMUX_PADS(PAD_GPIO1_IO06__ENET2_MDIO | MUX_PAD_CTRL(MDIO_PAD_CTRL)),
	IOMUX_PADS(PAD_GPIO1_IO07__ENET2_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL)),
};

/* FEC0 (ENET1); 100 MBit/s on RMII, reference clock goes from CPU to PHY */
static iomux_v3_cfg_t const enet1_pads_rmii[] = {
	IOMUX_PADS(PAD_ENET1_RX_EN__ENET1_RX_EN | MUX_PAD_CTRL(ENET_PAD_CTRL)),
	IOMUX_PADS(PAD_ENET1_RX_ER__ENET1_RX_ER | MUX_PAD_CTRL(ENET_PAD_CTRL)),
	IOMUX_PADS(PAD_ENET1_TX_EN__ENET1_TX_EN | MUX_PAD_CTRL(ENET_PAD_CTRL)),
	IOMUX_PADS(PAD_ENET1_RX_DATA0__ENET1_RDATA00 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
	IOMUX_PADS(PAD_ENET1_RX_DATA1__ENET1_RDATA01 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
	IOMUX_PADS(PAD_ENET1_TX_DATA0__ENET1_TDATA00 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
	IOMUX_PADS(PAD_ENET1_TX_DATA1__ENET1_TDATA01 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
	IOMUX_PADS(PAD_ENET1_TX_CLK__ENET1_REF_CLK1 | MUX_PAD_CTRL(ENET_CLK_PAD_CTRL)),
};

/* FEC1 (ENET2); 100 MBit/s on RMII, reference clock goes from CPU to PHY */
static iomux_v3_cfg_t const enet2_pads_rmii[] = {
	IOMUX_PADS(PAD_ENET2_RX_EN__ENET2_RX_EN | MUX_PAD_CTRL(ENET_PAD_CTRL)),
	IOMUX_PADS(PAD_ENET2_RX_ER__ENET2_RX_ER | MUX_PAD_CTRL(ENET_RX_PAD_CTRL)),
	IOMUX_PADS(PAD_ENET2_TX_EN__ENET2_TX_EN | MUX_PAD_CTRL(ENET_PAD_CTRL)),
	IOMUX_PADS(PAD_ENET2_RX_DATA0__ENET2_RDATA00 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
	IOMUX_PADS(PAD_ENET2_RX_DATA1__ENET2_RDATA01 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
	IOMUX_PADS(PAD_ENET2_TX_DATA0__ENET2_TDATA00 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
	IOMUX_PADS(PAD_ENET2_TX_DATA1__ENET2_TDATA01 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
	IOMUX_PADS(PAD_ENET2_TX_CLK__ENET2_REF_CLK2 | MUX_PAD_CTRL(ENET_CLK_PAD_CTRL)),
};

/* Additional pins required to reset the PHY(s). Please note that on efusA7UL
   before board revision 1.20, this is actually the generic RESETOUTn signal! */
static iomux_v3_cfg_t const enet_pads_reset_efus_picocom_ull[] = {
	MX6ULL_PAD_BOOT_MODE1__GPIO5_IO11 | MUX_PAD_CTRL(NO_PAD_CTRL),
};

static iomux_v3_cfg_t const enet_pads_reset_pcoremx6ull100[] = {
	MX6ULL_PAD_SNVS_TAMPER0__GPIO5_IO00 | MUX_PAD_CTRL(NO_PAD_CTRL),
	MX6ULL_PAD_SNVS_TAMPER1__GPIO5_IO01 | MUX_PAD_CTRL(NO_PAD_CTRL),
};

static iomux_v3_cfg_t const enet_pads_reset_efus_picocom_ul[] = {
	MX6UL_PAD_BOOT_MODE1__GPIO5_IO11 | MUX_PAD_CTRL(NO_PAD_CTRL),
};

static iomux_v3_cfg_t const enet_pads_reset_pcoremx6ul100[] = {
	MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00 | MUX_PAD_CTRL(NO_PAD_CTRL),
	MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01 | MUX_PAD_CTRL(NO_PAD_CTRL),
};

static iomux_v3_cfg_t const enet_pads_reset_picocoma7[] = {
	MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05 | MUX_PAD_CTRL(NO_PAD_CTRL),
	MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06  | MUX_PAD_CTRL(NO_PAD_CTRL),
};

static iomux_v3_cfg_t const enet_pads_reset_gar1[] = {
	IOMUX_PADS(PAD_CSI_MCLK__GPIO4_IO17 | MUX_PAD_CTRL(NO_PAD_CTRL)),
	IOMUX_PADS(PAD_CSI_PIXCLK__GPIO4_IO18 | MUX_PAD_CTRL(NO_PAD_CTRL)),
};

static iomux_v3_cfg_t const enet_pads_reset_gar2[] = {
	IOMUX_PADS(PAD_CSI_MCLK__GPIO4_IO17 | MUX_PAD_CTRL(NO_PAD_CTRL)),
	IOMUX_PADS(PAD_CSI_PIXCLK__GPIO4_IO18 | MUX_PAD_CTRL(NO_PAD_CTRL)),
	IOMUX_PADS(PAD_LCD_DATA13__GPIO3_IO18 | MUX_PAD_CTRL(NO_PAD_CTRL))
};

#if 0
/*
 * mv88e61xx_hw_reset() is called in mv88e61xx_probe() and can be used to
 * initialize some board specific stuff. The code below is for a different
 * switch chip and will not work on GAR2 without modifications.
 */
int mv88e61xx_hw_reset(struct phy_device *phydev)
{
	struct mii_dev *bus = phydev->bus;

	/* GPIO[0] output, CLK125 */
	debug("enabling RGMII_REFCLK\n");
	bus->write(bus, 0x1c /*MV_GLOBAL2*/, 0, 0x1a /*MV_SCRATCH_MISC*/,
		   (1 << 15) | (0x62 /*MV_GPIO_DIR*/ << 8) | 0xfe);
	bus->write(bus, 0x1c /*MV_GLOBAL2*/, 0, 0x1a /*MV_SCRATCH_MISC*/,
		   (1 << 15) | (0x68 /*MV_GPIO01_CNTL*/ << 8) | 7);

	/* RGMII delay - Physical Control register bit[15:14] */
	debug("setting port%d RGMII rx/tx delay\n", CONFIG_MV88E61XX_CPU_PORT);
	/* forced 1000mbps full-duplex link */
	bus->write(bus, 0x10 + CONFIG_MV88E61XX_CPU_PORT, 0, 1, 0xc0fe);
	phydev->autoneg = AUTONEG_DISABLE;
	phydev->speed = SPEED_1000;
	phydev->duplex = DUPLEX_FULL;

	/* LED configuration: 7:4-green (8=Activity)  3:0 amber (9=10Link) */
	bus->write(bus, 0x10, 0, 0x16, 0x8089);
	bus->write(bus, 0x11, 0, 0x16, 0x8089);
	bus->write(bus, 0x12, 0, 0x16, 0x8089);
	bus->write(bus, 0x13, 0, 0x16, 0x8089);

	return 0;
}
#endif

/* Only needed for legacy driver version, therefore no need for an extra heade
   file. Can be removed when CONFIG_DM is enabled in the future. */
int mv88e61xx_probe(struct phy_device *phydev);
int mv88e61xx_phy_config(struct phy_device *phydev);
int mv88e61xx_phy_startup(struct phy_device *phydev);

/*
 * Initialize the MV88E6071 ethernet switch on GAR2. The switch has 7 ports
 * (0-6). Port 6 is connected with a MAC-to-MAC connection to ENET2, Ports 0
 * to 4 have an internal PHY and go to a connector each. Port 5 is only
 * available on a specific variant of GAR2 and has an extra external PHY on
 * MDIO address 9 then.
 */
static int mv88e61xx_init(struct bd_info *bis, struct mii_dev *bus, int id)
{
	phy_interface_t interface = PHY_INTERFACE_MODE_RMII;
	struct phy_device *phy_port5, *phy_switch;
	int ret;

	/* Probe the second ethernet port */
	ret = fec_probe(bis, id, ENET2_BASE_ADDR, bus, NULL, RMII);
	if (ret)
		return ret;

	/*
	 * Allocate a phydev struct. This is more or less the same what
	 * phy_device_create() does. We have to set entries supported and
	 * advertising ourselves, these values will be taken from the
	 * phy_driver structure in the future.
	 */
	phy_switch = malloc(sizeof(struct phy_device));
	if (!phy_switch)
		return -ENOMEM;

	memset(phy_switch, 0, sizeof(*phy_switch));

	phy_switch->duplex = -1;
	phy_switch->link = 0;
	phy_switch->interface = interface;

	phy_switch->autoneg = AUTONEG_ENABLE;

	phy_switch->addr = 0;
	phy_switch->phy_id = 0;
	phy_switch->bus = bus;

	phy_switch->drv = NULL;
	phy_switch->supported = PHY_BASIC_FEATURES | SUPPORTED_MII;
	phy_switch->advertising = phy_switch->supported;

	/*
	 * As long as we are not using CONFIG_DM, we have to call the driver
	 * initialization functiones here. mv88e61xx_probe() will call the
	 * weak function mv88e61xx_hw_reset(), which can be added here like
	 * the dummy code above.
	 */
	ret = mv88e61xx_probe(phy_switch);
	if (ret < 0)
		return ret;
	ret = mv88e61xx_phy_config(phy_switch);
	if (ret < 0)
		return ret;
	ret = mv88e61xx_phy_startup(phy_switch);
	if (ret < 0)
		return ret;

	/*
	 * Init PHY on port 5. Still succeed even if this PHY is not
	 * available; also remove the PHY from the active list of PHYs
	 * immediately again, so that it is not shut down later in
	 * board_preboot_os() when Linux is started.
	 */
	phy_port5 = phy_find_by_mask(bus, 1 << 9, interface);
	if (phy_port5)
		phy_config(phy_port5);
	bus->phymap[9] = NULL;

	return 0;
}

int board_eth_init(struct bd_info *bis)
{
	u32 gpr1;
	int ret;
	int phy_addr_a, phy_addr_b;
	enum xceiver_type xcv_type;
	phy_interface_t interface = PHY_INTERFACE_MODE_RMII;
	struct iomuxc *iomux_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
	struct mii_dev *bus = NULL;
	struct phy_device *phydev;
	unsigned int board_type = fs_board_get_type();
	unsigned int board_rev = fs_board_get_rev();
	unsigned int features2 = fs_board_get_nboot_args()->chFeatures2;
	int id = 0;

	/* Always 2 ETH ports on GAR2, no matter how FEAT2_ETH_A/B are set */
	if (board_type == BT_GAR2 || board_type == BT_GAR3)
		features2 |= (FEAT2_ETH_A | FEAT2_ETH_B);

	/* Ungate ENET clock, this is a common clock for both ports */
	if (features2 & (FEAT2_ETH_A | FEAT2_ETH_B))
		enable_enet_clk(1);

	/*
	 * Set IOMUX for ports, enable clocks. Both PHYs were already reset
	 * via RESETOUTn in board_init().
	 */
	switch (board_type) {
	default:
		if (features2 & FEAT2_ETH_A) {
			/* IOMUX for ENET1, use 100 MBit/s LAN on RMII pins */
			SETUP_IOMUX_PADS(enet1_pads_rmii);
			SETUP_IOMUX_PADS(enet1_pads_mdio);

			/* ENET1 CLK is generated in i.MX6UL and is output */
			gpr1 = readl(&iomux_regs->gpr[1]);
			gpr1 |= IOMUXC_GPR1_ENET1_CLK_SEL;
			writel(gpr1, &iomux_regs->gpr[1]);

			/* Activate ENET1 PLL */
			ret = enable_fec_anatop_clock(0, ENET_50MHZ);
			if (ret < 0)
				return ret;
		}

		if (features2 & FEAT2_ETH_B) {
			/* Set the IOMUX for ENET2, use 100 MBit/s LAN on RMII
			   pins. If both ports are in use, MDIO was already
			   set above. Otherwise we will use MDIO via ENET2 to
			   avoid having to activate the clock for ENET1. */
			SETUP_IOMUX_PADS(enet2_pads_rmii);
			if (!(features2 & FEAT2_ETH_A))
				SETUP_IOMUX_PADS(enet2_pads_mdio);

			/* ENET2 CLK is generated in i.MX6UL and is output */
			gpr1 = readl(&iomux_regs->gpr[1]);
			gpr1 |= IOMUXC_GPR1_ENET2_CLK_SEL;
			writel(gpr1, &iomux_regs->gpr[1]);

			/* Activate ENET2 PLL */
			ret = enable_fec_anatop_clock(1, ENET_50MHZ);
			if (ret < 0)
				return 0;
		}

		if ((board_type == BT_PICOCOM1_2) || (board_type == BT_GAR1)
		    || (board_type == BT_GAR2) || (board_type == BT_PICOCOMA7)
		    || (board_type == BT_GAR3))
			phy_addr_a = 1;
		else
			phy_addr_a = 0;

		if (board_type == BT_GAR1 || (board_type == BT_PICOCOMA7 && board_rev >= 100))
			phy_addr_b = 17;
		else
			phy_addr_b = 3;

		xcv_type = RMII;
		break;
	}

	/* Reset the PHY(s) */
	switch (board_type) {
	case BT_EFUSA7UL:
		/*
		 * Up to two KSZ8081RNA PHYs: This PHY needs at least 500us
		 * reset pulse width and 100us delay before the first MDIO
		 * access can be done.
		 *
		 * ATTENTION:
		 * On efusA7UL before board revision 1.20, this is the generic
		 * RESETOUTn signal that is also available on pin 14 of the
		 * efus connector. There it also resets WLAN. And because the
		 * WLAN there needs at least 100ms, we must increase the reset
		 * pulse time in this case.
		 * On efusA7UL since board revision 1.20, this only resets the
		 * ethernet PHYs. WLAN reset, RESETOUTn and other power signals
		 * are handled by an additional I2C IO expander.
		 */
		if (is_mx6ull())
			SETUP_IOMUX_PADS(enet_pads_reset_efus_picocom_ull);
		else
			SETUP_IOMUX_PADS(enet_pads_reset_efus_picocom_ul);
		fs_board_issue_reset((board_rev < 120) ? 100000 : 500,
				     100, IMX_GPIO_NR(5, 11), ~0, ~0);
		break;
	case BT_PICOCOM1_2:
		/*
		 * DP83484 PHY: This PHY needs at least 1us reset pulse
		 * width. After power on it needs min 167ms (after reset is
		 * deasserted) before the first MDIO access can be done. In a
		 * warm start, it only takes around 3us for this. As we do not
		 * know whether this is a cold or warm start, we must assume
		 * the worst case.
		 *
		 * ATTENTION:
		 * On PicoCOM1.2, this is the generic RESETOUTn signal that
		 * also resets WLAN. But WLAN needs only ~100ms, so no need to
		 * further increase the reset pulse time.
		 */
		if (is_mx6ull())
			SETUP_IOMUX_PADS(enet_pads_reset_efus_picocom_ull);
		else
			SETUP_IOMUX_PADS(enet_pads_reset_efus_picocom_ul);
		fs_board_issue_reset(10, 170000, IMX_GPIO_NR(5, 11), ~0, ~0);
		break;

	case BT_PICOCOMA7:
		/* Two DP83484 PHYs with separate reset signals; see comment
		   above for timing considerations */
		SETUP_IOMUX_PADS(enet_pads_reset_picocoma7);
		fs_board_issue_reset(10, 170000, IMX_GPIO_NR(5, 5),
				     IMX_GPIO_NR(5, 6), ~0);
		break;

	case BT_GAR1:
		/* Two DP83484 PHYs with separate reset signals; see comment
		   above for timing considerations */
		SETUP_IOMUX_PADS(enet_pads_reset_gar1);
		fs_board_issue_reset(10, 170000, IMX_GPIO_NR(4, 17),
				     IMX_GPIO_NR(4, 18), ~0);
		break;

	case BT_GAR2:
	case BT_GAR3:
		/* Two DP83484 PHYs with separate reset signals plus switch
		   chip; see comment above for timing considerations */
		SETUP_IOMUX_PADS(enet_pads_reset_gar2);
		fs_board_issue_reset(10, 170000, IMX_GPIO_NR(4, 17),
				     IMX_GPIO_NR(4, 18), IMX_GPIO_NR(3, 17));

		break;

	case BT_PCOREMX6UL:
		/*
		 * Up to two KSZ8081RNA PHYs: This PHY needs at least 500us
		 * reset pulse width and 100us delay before the first MDIO
		 * access can be done.
		 *
		 * On PicoCoreMX6UL reset signal is used for ethernet PHYs only.
		 * Having the distinction for ULL and UL we are prepared for
		 * possible PicoCoreMX6UL with UL CPU in future.
		 */
		if (is_mx6ull())
			SETUP_IOMUX_PADS(enet_pads_reset_efus_picocom_ull);
		else
			SETUP_IOMUX_PADS(enet_pads_reset_efus_picocom_ul);
		fs_board_issue_reset(500, 100, IMX_GPIO_NR(5, 11),
					     ~0, ~0);
		break;

	case BT_PCOREMX6UL100:
		/*
		 * Up to two KSZ8081RNA PHYs: This PHY needs at least 500us
		 * reset pulse width and 100us delay before the first MDIO
		 * access can be done.
		 *
		 * On PicoCoreMX6UL100 reset signal is used for ethernet PHYs only.
		 * Having the distinction for ULL and UL we are prepared for
		 * possible PicoCoreMX6UL100 with UL CPU in future.
		 */
		if (is_mx6ull())
			SETUP_IOMUX_PADS(enet_pads_reset_pcoremx6ull100);
		else
			SETUP_IOMUX_PADS(enet_pads_reset_pcoremx6ul100);
		fs_board_issue_reset(500, 100, IMX_GPIO_NR(5, 0),
					     IMX_GPIO_NR(5, 1), ~0);
		break;

	default:
		break;
	}

	/* Probe first PHY and activate first ethernet port */
	if (features2 & FEAT2_ETH_A) {
		fs_eth_set_ethaddr(id);

		/*
		 * We can not use fecmxc_initialize_multi_type() because this
		 * would allocate one MII bus for each ethernet device. But on
		 * efusA7UL we only need one MII bus in total for both ports.
		 * So the following code works rather similar to the code in
		 * fecmxc_initialize_multi_type(), but uses just one bus on
		 * efusA7UL.
		 */
		bus = fec_get_miibus(ENET_BASE_ADDR, -1);
		if (!bus)
			return -ENOMEM;

		phydev = phy_find_by_mask(bus, 1 << phy_addr_a, interface);
		if (!phydev) {
			free(bus);
			return -ENOMEM;
		}

		ret = fec_probe(bis, id, ENET_BASE_ADDR, bus, phydev, xcv_type);
		if (ret) {
			free(phydev);
			free(bus);
			return ret;
		}
		id++;
	}

	/* Probe second PHY and activate second ethernet port. */
	if (features2 & FEAT2_ETH_B) {
		fs_eth_set_ethaddr(id);

		/* If ENET1 is not in use, we must get our MDIO bus now */
		if (!bus) {
			bus = fec_get_miibus(ENET2_BASE_ADDR, -1);
			if (!bus)
				return -ENOMEM;
		}

		if (board_type == BT_GAR2 || board_type == BT_GAR3)
			ret = mv88e61xx_init(bis, bus, id);
		else {
			phydev = phy_find_by_mask(bus, 1 << phy_addr_b,
						  interface);
			if (!phydev)
				ret = -ENOMEM;
			else {
				/* Probe the second ethernet port */
				ret = fec_probe(bis, id, ENET2_BASE_ADDR, bus,
						phydev, xcv_type);
				if (ret < 0)
					free(phydev);
			}
		}
		if (ret < 0) {
			/* Free the bus again if not needed by ENET1 */
			if (!(features2 & FEAT2_ETH_A))
				free(bus);
			return ret;
		}
		id++;
	}

	/* If WLAN is available, just set ethaddr variable
	 * PicoCoreMX6UL100 may have WLAN Azurewave mounted which have an
	 * integrated mac address.
	 */
	if ((features2 & FEAT2_WLAN) && (board_type != BT_PCOREMX6UL100))
		fs_eth_set_ethaddr(id++);

	return 0;
}
#endif /* CONFIG_CMD_NET */

#ifdef CONFIG_LED_STATUS_CMD
/*
 * Boards       STA1           STA2         Active
 * ------------------------------------------------------------------------
 * efusA7UL     -              -            -
 * PicoCOM1.2   GPIO5_IO00     GPIO5_IO01   high
 * PicoCOMA7	GPIO5_IO00	   GPIO5_IO01   high
 * CubeA7UL     GPIO2_IO05     GPIO2_IO06   low
 * Cube2.0      GPIO2_IO05     GPIO2_IO06   low
 */
static unsigned int led_value;

static unsigned int get_led_gpio(led_id_t id, int val)
{
	unsigned int gpio;
	unsigned int board_type = fs_board_get_type();

	if (val)
		led_value |= (1 << id);
	else
		led_value &= ~(1 << id);

	switch (board_type) {
	case BT_PICOCOM1_2:
	case BT_PICOCOMA7:
		gpio = (id ? IMX_GPIO_NR(5, 1) : IMX_GPIO_NR(5, 0));
		break;

	default:			/* CubeA7UL, Cube2.0 */
		gpio = (id ? IMX_GPIO_NR(2, 5) : IMX_GPIO_NR(2, 6));
		break;
	}

	return gpio;
}

void coloured_LED_init(void)
{
	/* This is called after code relocation in arch/arm/lib/crt0.S but
	   before board_init_r() and therefore before the NBoot args struct is
	   copied to fs_nboot_args in board_init(). So variables in RAM are OK
	   (like led_value above), but no fs_nboot_args yet. */
	unsigned int board_type = fs_board_get_type();
	int val = (board_type != BT_PICOCOM1_2);

	gpio_direction_output(get_led_gpio(0, val), val);
	gpio_direction_output(get_led_gpio(1, val), val);
}

void __led_set(led_id_t id, int val)
{
	unsigned int board_type = fs_board_get_type();

	if (id > 1)
		return;

	if (board_type != BT_PICOCOM1_2)
		val = !val;

	gpio_set_value(get_led_gpio(id, val), val);
}

void __led_toggle(led_id_t id)
{
	int val;

	if (id > 1)
		return;

	val = !((led_value >> id) & 1);
	gpio_set_value(get_led_gpio(id, val), val);
}
#endif /* CONFIG_LED_STATUS_CMD */

#ifdef CONFIG_OF_BOARD_SETUP
/* Remove operation points for speeds > SPEED_LIMIT */
static void fs_fdt_limit_speed(void *fdt, int offs, char *name)
{
	const fdt32_t *val;
	fdt32_t *new;
	int src = 0, dest = 0, len, need_update = 0;

	/* Get existing points, each point is a cell pair <freq> <voltage> */
	val = fdt_getprop(fdt, offs, name, &len);
	if (!val || !len || (len % (2 * sizeof(fdt32_t))))
		return;

	/* Copy only values that do not exceed speed limit */
	new = (fdt32_t *)malloc(len);
	if (!new)
		return;
	len /= sizeof(fdt32_t);
	do {
		if (fdt32_to_cpu(val[src]) > SPEED_LIMIT)
			need_update = 1;
		else {
			new[dest++] = val[src];		/* freq */
			new[dest++] = val[src + 1];	/* voltage */
		}
		src += 2;
	} while (src < len);

	/* If there were changes, replace property with new cell array */
	if (need_update)
		fs_fdt_set_val(fdt, offs, name, new, dest*sizeof(fdt32_t),
			       1, true);

	free(new);
}

/* Do all fixups that are done on both, U-Boot and Linux device tree */
static int do_fdt_board_setup_common(void *fdt)
{
	struct fs_nboot_args *pargs = fs_board_get_nboot_args();
	unsigned int board_type = fs_board_get_type();
	unsigned int features = pargs->chFeatures2;

	/* Disable NAND node only for board type PCOREMX6UL und PCOREMX6UL100.
	 * These two board types can either have eMMC or NAND. EFUSA7UL can have
	 * both, therefore we only disable the NAND node in case of PCORE*.
	 */
	if (board_type == BT_PCOREMX6UL || board_type == BT_PCOREMX6UL100) {
		/* Disable NAND if it is not available */
		if ((features & FEAT2_EMMC))
			fs_fdt_enable(fdt, FDT_NAND, 0);
	}

	/* Disable eMMC if it is not available */
	if (!(features & FEAT2_EMMC))
		fs_fdt_enable(fdt, FDT_EMMC, 0);

	return 0;
}

/* Do any additional board-specific device tree modifications */
int ft_board_setup(void *fdt, struct bd_info *bd)
{
	int offs, err;
	struct fs_nboot_args *pargs = fs_board_get_nboot_args();
	unsigned int board_type = fs_board_get_type();
	unsigned int board_rev = fs_board_get_rev();
	unsigned int features2 = pargs->chFeatures2;

	if (board_type == BT_GAR2 || board_type == BT_GAR3)
		features2 |= (FEAT2_ETH_A | FEAT2_ETH_B);

	printf("   Setting run-time properties\n");

	/* Disable wrong RTC in device tree */
	if (board_type == BT_PCOREMX6UL && board_rev >= 120)
		fs_fdt_enable(fdt, FDT_RTC85063, 0);
	else if (board_type == BT_PCOREMX6UL && board_rev < 120)
		fs_fdt_enable(fdt, FDT_RTC85263, 0);

	/* Set ECC strength for NAND driver */
	offs = fs_fdt_path_offset(fdt, FDT_NAND);
	if (offs < 0) {
		printf("   Trying legacy path\n");
		offs = fs_fdt_path_offset(fdt, FDT_NAND_LEGACY);
	}

	if (offs >= 0) {
		fs_fdt_set_u32(fdt, offs, "fus,ecc_strength",
			       pargs->chECCtype, 1, true);
	}

	/* Remove operation points > 528 MHz if speed should be limited */
	if (features2 & FEAT2_SPEED) {
		offs = fs_fdt_path_offset(fdt, FDT_CPU0);
		if (offs >= 0) {
			fs_fdt_limit_speed(fdt, offs, "operating-points");
			fs_fdt_limit_speed(fdt, offs,
					   "fsl,soc-operating-points");
		}
	}

	/* Set bdinfo entries */
	offs = fs_fdt_path_offset(fdt, "/bdinfo");
	if (offs >= 0) {
		int id = 0;

		/* Set common bdinfo entries */
		fs_fdt_set_bdinfo(fdt, offs);

		/* MAC addresses */
		if (features2 & FEAT2_ETH_A)
			fs_fdt_set_macaddr(fdt, offs, id++);
		if (features2 & FEAT2_ETH_B)
			fs_fdt_set_macaddr(fdt, offs, id++);
		if (features2 & FEAT2_WLAN) {
			if ((board_type == BT_EFUSA7UL) && (board_rev >= 120))
				fs_fdt_set_wlan_macaddr(fdt, offs, id++, 1);
			else if (board_type == BT_CUBE2_0)
				fs_fdt_set_wlan_macaddr(fdt, offs, id++, 0);
		}
	}

	/* Disable ethernet node(s) if feature is not available */
	if (!(pargs->chFeatures2 & FEAT2_ETH_A)) {
		err = fs_fdt_enable(fdt, FDT_ETH_A, 0);
		if(err) {
			printf("   Trying legacy path\n");
			fs_fdt_enable(fdt, FDT_ETH_A_LEGACY, 0);
		}
	}

	if (!(pargs->chFeatures2 & FEAT2_ETH_B)) {
		err = fs_fdt_enable(fdt, FDT_ETH_B, 0);
		if(err) {
			printf("   Trying legacy path\n");
			fs_fdt_enable(fdt, FDT_ETH_B_LEGACY, 0);
		}
	}

	return do_fdt_board_setup_common(fdt);
}
#endif /* CONFIG_OF_BOARD_SETUP */

/* Board specific cleanup before Linux is started */
void board_preboot_os(void)
{
#ifdef CONFIG_VIDEO_MXS
	/* Switch off backlight and display voltages */
	/* ### TODO: In the future the display should pass smoothly to Linux,
	   then switching everything off should not be necessary anymore. */
	fs_disp_set_backlight_all(0);
	fs_disp_set_power_all(0);
#endif

#ifdef CONFIG_FEC_MXC
	/* Shut down all ethernet PHYs (suspend mode) */
	mdio_shutdown_all();
#endif
}
