# SystemVerilog-UART
A simple UART implementation using SystemVerilog for design and UVM for verification
