<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\i2s_audio\i2s_audio.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll\src\IKAOPLL.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll\src\IKAOPLL_modules\IKAOPLL_dac.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll\src\IKAOPLL_modules\IKAOPLL_eg.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll\src\IKAOPLL_modules\IKAOPLL_lfo.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll\src\IKAOPLL_modules\IKAOPLL_op.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll\src\IKAOPLL_modules\IKAOPLL_pg.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll\src\IKAOPLL_modules\IKAOPLL_primitives.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll\src\IKAOPLL_modules\IKAOPLL_timinggen.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll_patch\IKAOPLL_reg.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikaopll_patch\opll.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikascc\src\IKASCC.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikascc\src\IKASCC_modules\IKASCC_player_a.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikascc\src\IKASCC_modules\IKASCC_player_s.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikascc\src\IKASCC_modules\IKASCC_primitives.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikascc\src\IKASCC_modules\IKASCC_vrc_a.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikascc\src\IKASCC_modules\IKASCC_vrc_s.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ikascc_patch\scc.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\msx_slot\msx_slot.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl2.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_acc.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_csr.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_div.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_eg.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_eg_cnt.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_eg_comb.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_eg_ctrl.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_eg_final.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_eg_pure.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_eg_step.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_exprom.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_lfo.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_logsin.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_mmr.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_noise.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_op.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_pg.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_pg_comb.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_pg_inc.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_pg_rhy.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_pg_sum.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_pm.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_reg.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_reg_ch.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_sh.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_sh_rst.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_single_acc.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_slot_cnt.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2\src\jtopl_timers.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\opl2_patch\opl2.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ssg\dual_ssg.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\ssg\ssg_core.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\timer\msx_timer.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\timer\msx_timer_core.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\y8960_cartridge_tangprimer25k.v<br>
D:\github\HRA_product\Y8960_Cartridge\fpga\Y8960_Cartridge_TangPrimer25K\src\sn76489_audio\src\sn76489_audio.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jan 23 21:47:03 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>y8960cartridge_tangprimer25k</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 627.039MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 627.039MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.546s, Elapsed time = 0h 0m 0.532s, Peak memory usage = 627.039MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 627.039MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.968s, Elapsed time = 0h 0m 0.969s, Peak memory usage = 627.039MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 627.039MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.103s, Peak memory usage = 627.039MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.064s, Peak memory usage = 627.039MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 627.039MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.375s, Elapsed time = 0h 0m 0.416s, Peak memory usage = 627.039MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.412s, Peak memory usage = 627.039MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 23s, Elapsed time = 0h 0m 23s, Peak memory usage = 627.039MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 627.039MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 627.039MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 32s, Elapsed time = 0h 0m 32s, Peak memory usage = 627.039MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>57</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>54</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>9423</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>404</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>8571</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>446</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>6114</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>559</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2504</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3051</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>775</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>775</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>46</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>46</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU27X18</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU12X12</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>8</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>6935(6160 LUT, 775 ALU) / 23040</td>
<td>31%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>9423 / 23280</td>
<td>41%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>9423 / 23280</td>
<td>41%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>8 / 56</td>
<td>15%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk_14m</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_14m_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_14m</td>
<td>100.000(MHz)</td>
<td>59.023(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_1_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_1_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s4/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s4/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I0</td>
</tr>
<tr>
<td>2.560</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>2.935</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>3.197</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>3.572</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>4.034</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>4.409</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/I2</td>
</tr>
<tr>
<td>4.870</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/F</td>
</tr>
<tr>
<td>5.245</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s6/I2</td>
</tr>
<tr>
<td>5.706</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s6/F</td>
</tr>
<tr>
<td>6.081</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s30/I2</td>
</tr>
<tr>
<td>6.542</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s30/F</td>
</tr>
<tr>
<td>6.917</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.054</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s14/O</td>
</tr>
<tr>
<td>7.429</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.515</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s6/O</td>
</tr>
<tr>
<td>7.890</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s2/I1</td>
</tr>
<tr>
<td>7.976</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s2/O</td>
</tr>
<tr>
<td>8.351</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>8.438</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_217_G[0]_s0/O</td>
</tr>
<tr>
<td>8.812</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/CLK</td>
</tr>
<tr>
<td>5.341</td>
<td>-0.009</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.555, 42.133%; route: 4.500, 53.334%; tC2Q: 0.382, 4.533%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_1_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_1_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s4/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s4/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I0</td>
</tr>
<tr>
<td>2.560</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>2.935</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>3.197</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>3.572</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>4.034</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>4.409</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/I2</td>
</tr>
<tr>
<td>4.870</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/F</td>
</tr>
<tr>
<td>5.245</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s6/I2</td>
</tr>
<tr>
<td>5.706</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s6/F</td>
</tr>
<tr>
<td>6.081</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_0_G[0]_s30/I2</td>
</tr>
<tr>
<td>6.542</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_0_G[0]_s30/F</td>
</tr>
<tr>
<td>6.917</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_0_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.054</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_0_G[0]_s14/O</td>
</tr>
<tr>
<td>7.429</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_0_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.515</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_0_G[0]_s6/O</td>
</tr>
<tr>
<td>7.890</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_0_G[0]_s2/I1</td>
</tr>
<tr>
<td>7.976</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_0_G[0]_s2/O</td>
</tr>
<tr>
<td>8.351</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>8.438</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_0_G[0]_s0/O</td>
</tr>
<tr>
<td>8.812</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0/CLK</td>
</tr>
<tr>
<td>5.341</td>
<td>-0.009</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.555, 42.133%; route: 4.500, 53.334%; tC2Q: 0.382, 4.533%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_1_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_1_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s4/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s4/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I0</td>
</tr>
<tr>
<td>2.560</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>2.935</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>3.197</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>3.572</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>4.034</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>4.409</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/I2</td>
</tr>
<tr>
<td>4.870</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/F</td>
</tr>
<tr>
<td>5.245</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s6/I2</td>
</tr>
<tr>
<td>5.706</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s6/F</td>
</tr>
<tr>
<td>6.081</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s30/I2</td>
</tr>
<tr>
<td>6.542</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s30/F</td>
</tr>
<tr>
<td>6.917</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.054</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s14/O</td>
</tr>
<tr>
<td>7.429</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.515</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s6/O</td>
</tr>
<tr>
<td>7.890</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s2/I1</td>
</tr>
<tr>
<td>7.976</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s2/O</td>
</tr>
<tr>
<td>8.351</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s0/I1</td>
</tr>
<tr>
<td>8.438</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_31_G[0]_s0/O</td>
</tr>
<tr>
<td>8.812</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0/CLK</td>
</tr>
<tr>
<td>5.341</td>
<td>-0.009</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.555, 42.133%; route: 4.500, 53.334%; tC2Q: 0.382, 4.533%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_1_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_1_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s4/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s4/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I0</td>
</tr>
<tr>
<td>2.560</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>2.935</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>3.197</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>3.572</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>4.034</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>4.409</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/I2</td>
</tr>
<tr>
<td>4.870</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/F</td>
</tr>
<tr>
<td>5.245</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s6/I2</td>
</tr>
<tr>
<td>5.706</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s6/F</td>
</tr>
<tr>
<td>6.081</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_62_G[0]_s30/I2</td>
</tr>
<tr>
<td>6.542</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_62_G[0]_s30/F</td>
</tr>
<tr>
<td>6.917</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_62_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.054</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_62_G[0]_s14/O</td>
</tr>
<tr>
<td>7.429</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_62_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.515</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_62_G[0]_s6/O</td>
</tr>
<tr>
<td>7.890</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_62_G[0]_s2/I1</td>
</tr>
<tr>
<td>7.976</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_62_G[0]_s2/O</td>
</tr>
<tr>
<td>8.351</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_62_G[0]_s0/I1</td>
</tr>
<tr>
<td>8.438</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_62_G[0]_s0/O</td>
</tr>
<tr>
<td>8.812</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0/CLK</td>
</tr>
<tr>
<td>5.341</td>
<td>-0.009</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.555, 42.133%; route: 4.500, 53.334%; tC2Q: 0.382, 4.533%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_14m[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_14m[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_14m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>9439</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_1_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_1_s0/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s4/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s4/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/I0</td>
</tr>
<tr>
<td>2.560</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s3/F</td>
</tr>
<tr>
<td>2.935</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bus_rdata_5_s11/I3</td>
</tr>
<tr>
<td>3.197</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>bus_rdata_5_s11/F</td>
</tr>
<tr>
<td>3.572</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/I2</td>
</tr>
<tr>
<td>4.034</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s2/F</td>
</tr>
<tr>
<td>4.409</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/I2</td>
</tr>
<tr>
<td>4.870</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s8/F</td>
</tr>
<tr>
<td>5.245</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s6/I2</td>
</tr>
<tr>
<td>5.706</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s6/F</td>
</tr>
<tr>
<td>6.081</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_93_G[0]_s30/I2</td>
</tr>
<tr>
<td>6.542</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_93_G[0]_s30/F</td>
</tr>
<tr>
<td>6.917</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_93_G[0]_s14/I1</td>
</tr>
<tr>
<td>7.054</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_93_G[0]_s14/O</td>
</tr>
<tr>
<td>7.429</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_93_G[0]_s6/I1</td>
</tr>
<tr>
<td>7.515</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_93_G[0]_s6/O</td>
</tr>
<tr>
<td>7.890</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_93_G[0]_s2/I1</td>
</tr>
<tr>
<td>7.976</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_93_G[0]_s2/O</td>
</tr>
<tr>
<td>8.351</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_93_G[0]_s0/I1</td>
</tr>
<tr>
<td>8.438</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_RAMOUT_93_G[0]_s0/O</td>
</tr>
<tr>
<td>8.812</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_14m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>clk_14m_ibuf/I</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tINS</td>
<td>FF</td>
<td>9439</td>
<td>clk_14m_ibuf/O</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0/CLK</td>
</tr>
<tr>
<td>5.341</td>
<td>-0.009</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_scc/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.555, 42.133%; route: 4.500, 53.334%; tC2Q: 0.382, 4.533%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
