INFO: [VRFC 10-2263] Analyzing Verilog file "/home/toni/traffic_lights/traffic_lights.srcs/sources_1/new/traffic_lights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_lights
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/toni/traffic_lights/traffic_lights.srcs/sim_1/new/tf_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tf_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 27 [/home/toni/traffic_lights/traffic_lights.srcs/sim_1/new/tf_tb.v:29]
WARNING: [VRFC 10-2938] 'state' is already implicitly declared on line 27 [/home/toni/traffic_lights/traffic_lights.srcs/sim_1/new/tf_tb.v:31]
