{"vcs1":{"timestamp_begin":1768865036.445537481, "rt":1.11, "ut":0.91, "st":0.22}}
{"vcselab":{"timestamp_begin":1768865037.665926488, "rt":0.37, "ut":0.23, "st":0.09}}
{"link":{"timestamp_begin":1768865038.101175448, "rt":0.22, "ut":0.13, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768865035.952658307}
{"VCS_COMP_START_TIME": 1768865035.952658307}
{"VCS_COMP_END_TIME": 1768865038.475835973}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_access+all -kdb +lint=PCWM -LDFLAGS -Wl,--no-as-needed +incdir+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DDRPHY+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DRAM+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/TB -f /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../script/filelist_step2_scn_row_conflict_sched_ref_v2.f"}
{"vcs1": {"peak_mem": 453196}}
{"vcselab": {"peak_mem": 167052}}
