{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 20:58:27 2021 " "Info: Processing started: Sun May 30 20:58:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off UAcourseProject -c UAcourseProject --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UAcourseProject -c UAcourseProject --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]\" and destination register \"ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.540 ns + Longest register register " "Info: + Longest register to register delay is 1.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] 1 REG LCFF_X25_Y1_N5 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N5; Fanout = 16; REG Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/kychi/Desktop/сю/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.366 ns) 0.791 ns inst9~0 2 COMB LCCOMB_X25_Y1_N26 4 " "Info: 2: + IC(0.425 ns) + CELL(0.366 ns) = 0.791 ns; Loc. = LCCOMB_X25_Y1_N26; Fanout = 4; COMB Node = 'inst9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.791 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] inst9~0 } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 352 216 280 464 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.309 ns) 1.318 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X25_Y1_N2 1 " "Info: 3: + IC(0.218 ns) + CELL(0.309 ns) = 1.318 ns; Loc. = LCCOMB_X25_Y1_N2; Fanout = 1; COMB Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { inst9~0 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/kychi/Desktop/сю/db/cntr_uti.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.443 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|counter_comb_bita2 4 COMB LCCOMB_X25_Y1_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.443 ns; Loc. = LCCOMB_X25_Y1_N4; Fanout = 1; COMB Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|counter_comb_bita2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|counter_comb_bita1~COUT ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/kychi/Desktop/сю/db/cntr_uti.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.540 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] 5 REG LCFF_X25_Y1_N5 16 " "Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 1.540 ns; Loc. = LCFF_X25_Y1_N5; Fanout = 16; REG Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|counter_comb_bita2 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/kychi/Desktop/сю/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.897 ns ( 58.25 % ) " "Info: Total cell delay = 0.897 ns ( 58.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.643 ns ( 41.75 % ) " "Info: Total interconnect delay = 0.643 ns ( 41.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] inst9~0 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|counter_comb_bita1~COUT ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|counter_comb_bita2 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.540 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} inst9~0 {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|counter_comb_bita1~COUT {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|counter_comb_bita2 {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.425ns 0.218ns 0.000ns 0.000ns } { 0.000ns 0.366ns 0.309ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.496 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] 3 REG LCFF_X25_Y1_N5 16 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N5; Fanout = 16; REG Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/kychi/Desktop/сю/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.496 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\] 3 REG LCFF_X25_Y1_N5 16 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N5; Fanout = 16; REG Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/kychi/Desktop/сю/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_uti.tdf" "" { Text "C:/Users/kychi/Desktop/сю/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_uti.tdf" "" { Text "C:/Users/kychi/Desktop/сю/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] inst9~0 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|counter_comb_bita1~COUT ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|counter_comb_bita2 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.540 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} inst9~0 {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|counter_comb_bita1~COUT {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|counter_comb_bita2 {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.425ns 0.218ns 0.000ns 0.000ns } { 0.000ns 0.366ns 0.309ns 0.125ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[2] {} } {  } {  } "" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/kychi/Desktop/сю/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[0\] xpin\[0\] clk 4.447 ns register " "Info: tsu for register \"ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[0\]\" (data pin = \"xpin\[0\]\", clock pin = \"clk\") is 4.447 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.853 ns + Longest pin register " "Info: + Longest pin to register delay is 6.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns xpin\[0\] 1 PIN PIN_A10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_A10; Fanout = 5; PIN Node = 'xpin\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { xpin[0] } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 328 -328 -160 344 "xpin\[3..0\]" "" } { 264 -208 -164 280 "xpin\[3\]" "" } { 232 -208 -166 248 "xpin\[2\]" "" } { 200 -208 -164 216 "xpin\[1\]" "" } { 168 -208 -162 184 "xpin\[0\]" "" } { 320 -160 -72 336 "xpin\[3..0\]" "" } { 160 -56 -15 176 "xpin\[2\]" "" } { 208 -56 -15 224 "xpin\[2\]" "" } { 448 -56 -15 464 "xpin\[3\]" "" } { 496 -56 -15 512 "xpin\[1\]" "" } { 392 -56 -15 408 "xpin\[0\]" "" } { 296 -56 -15 312 "xpin\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.738 ns) + CELL(0.378 ns) 5.888 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|_~0 2 COMB LCCOMB_X25_Y1_N10 3 " "Info: 2: + IC(4.738 ns) + CELL(0.378 ns) = 5.888 ns; Loc. = LCCOMB_X25_Y1_N10; Fanout = 3; COMB Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|_~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.116 ns" { xpin[0] ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.746 ns) 6.853 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[0\] 3 REG LCFF_X25_Y1_N1 17 " "Info: 3: + IC(0.219 ns) + CELL(0.746 ns) = 6.853 ns; Loc. = LCFF_X25_Y1_N1; Fanout = 17; REG Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~0 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/kychi/Desktop/сю/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.896 ns ( 27.67 % ) " "Info: Total cell delay = 1.896 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.957 ns ( 72.33 % ) " "Info: Total interconnect delay = 4.957 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.853 ns" { xpin[0] ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~0 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.853 ns" { xpin[0] {} xpin[0]~combout {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~0 {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.738ns 0.219ns } { 0.000ns 0.772ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_uti.tdf" "" { Text "C:/Users/kychi/Desktop/сю/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.496 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[0\] 3 REG LCFF_X25_Y1_N1 17 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N1; Fanout = 17; REG Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/kychi/Desktop/сю/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.853 ns" { xpin[0] ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~0 ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.853 ns" { xpin[0] {} xpin[0]~combout {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|_~0 {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.738ns 0.219ns } { 0.000ns 0.772ns 0.378ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ctpin\[6\] ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[1\] 7.731 ns register " "Info: tco from clock \"clk\" to destination pin \"ctpin\[6\]\" through register \"ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[1\]\" is 7.731 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.496 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[1\] 3 REG LCFF_X25_Y1_N3 17 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N3; Fanout = 17; REG Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/kychi/Desktop/сю/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_uti.tdf" "" { Text "C:/Users/kychi/Desktop/сю/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.141 ns + Longest register pin " "Info: + Longest register to pin delay is 5.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[1\] 1 REG LCFF_X25_Y1_N3 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N3; Fanout = 17; REG Node = 'ct4pm:UAinst2\|lpm_counter:lpm_counter_component\|cntr_uti:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_uti.tdf" "" { Text "C:/Users/kychi/Desktop/сю/db/cntr_uti.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.225 ns) 0.788 ns inst14 2 COMB LCCOMB_X25_Y1_N14 1 " "Info: 2: + IC(0.563 ns) + CELL(0.225 ns) = 0.788 ns; Loc. = LCCOMB_X25_Y1_N14; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] inst14 } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 240 -24 40 288 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.317 ns) + CELL(2.036 ns) 5.141 ns ctpin\[6\] 3 PIN PIN_D10 0 " "Info: 3: + IC(2.317 ns) + CELL(2.036 ns) = 5.141 ns; Loc. = PIN_D10; Fanout = 0; PIN Node = 'ctpin\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.353 ns" { inst14 ctpin[6] } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 792 536 712 808 "ctpin\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.261 ns ( 43.98 % ) " "Info: Total cell delay = 2.261 ns ( 43.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.880 ns ( 56.02 % ) " "Info: Total interconnect delay = 2.880 ns ( 56.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] inst14 ctpin[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.141 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] {} inst14 {} ctpin[6] {} } { 0.000ns 0.563ns 2.317ns } { 0.000ns 0.225ns 2.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] inst14 ctpin[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.141 ns" { ct4pm:UAinst2|lpm_counter:lpm_counter_component|cntr_uti:auto_generated|safe_q[1] {} inst14 {} ctpin[6] {} } { 0.000ns 0.563ns 2.317ns } { 0.000ns 0.225ns 2.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "xpin\[1\] ctpin\[6\] 9.953 ns Longest " "Info: Longest tpd from source pin \"xpin\[1\]\" to destination pin \"ctpin\[6\]\" is 9.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns xpin\[1\] 1 PIN PIN_C10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_C10; Fanout = 3; PIN Node = 'xpin\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { xpin[1] } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 328 -328 -160 344 "xpin\[3..0\]" "" } { 264 -208 -164 280 "xpin\[3\]" "" } { 232 -208 -166 248 "xpin\[2\]" "" } { 200 -208 -164 216 "xpin\[1\]" "" } { 168 -208 -162 184 "xpin\[0\]" "" } { 320 -160 -72 336 "xpin\[3..0\]" "" } { 160 -56 -15 176 "xpin\[2\]" "" } { 208 -56 -15 224 "xpin\[2\]" "" } { 448 -56 -15 464 "xpin\[3\]" "" } { 496 -56 -15 512 "xpin\[1\]" "" } { 392 -56 -15 408 "xpin\[0\]" "" } { 296 -56 -15 312 "xpin\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.610 ns) + CELL(0.228 ns) 5.600 ns inst14 2 COMB LCCOMB_X25_Y1_N14 1 " "Info: 2: + IC(4.610 ns) + CELL(0.228 ns) = 5.600 ns; Loc. = LCCOMB_X25_Y1_N14; Fanout = 1; COMB Node = 'inst14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.838 ns" { xpin[1] inst14 } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 240 -24 40 288 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.317 ns) + CELL(2.036 ns) 9.953 ns ctpin\[6\] 3 PIN PIN_D10 0 " "Info: 3: + IC(2.317 ns) + CELL(2.036 ns) = 9.953 ns; Loc. = PIN_D10; Fanout = 0; PIN Node = 'ctpin\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.353 ns" { inst14 ctpin[6] } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 792 536 712 808 "ctpin\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.026 ns ( 30.40 % ) " "Info: Total cell delay = 3.026 ns ( 30.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.927 ns ( 69.60 % ) " "Info: Total interconnect delay = 6.927 ns ( 69.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.953 ns" { xpin[1] inst14 ctpin[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.953 ns" { xpin[1] {} xpin[1]~combout {} inst14 {} ctpin[6] {} } { 0.000ns 0.000ns 4.610ns 2.317ns } { 0.000ns 0.762ns 0.228ns 2.036ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg:inst31\|lpm_ff:lpm_ff_component\|dffs\[4\] xpin\[3\] clk -2.622 ns register " "Info: th for register \"reg:inst31\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"xpin\[3\]\", clock pin = \"clk\") is -2.622 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.496 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 448 400 568 464 "clk" "" } { 440 568 608 456 "clk" "" } { 264 344 456 280 "clk" "" } { 672 344 456 688 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns reg:inst31\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X25_Y1_N19 1 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 1; REG Node = 'reg:inst31\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk~clkctrl reg:inst31|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl reg:inst31|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} reg:inst31|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.267 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns xpin\[3\] 1 PIN PIN_Y11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y11; Fanout = 2; PIN Node = 'xpin\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { xpin[3] } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 328 -328 -160 344 "xpin\[3..0\]" "" } { 264 -208 -164 280 "xpin\[3\]" "" } { 232 -208 -166 248 "xpin\[2\]" "" } { 200 -208 -164 216 "xpin\[1\]" "" } { 168 -208 -162 184 "xpin\[0\]" "" } { 320 -160 -72 336 "xpin\[3..0\]" "" } { 160 -56 -15 176 "xpin\[2\]" "" } { 208 -56 -15 224 "xpin\[2\]" "" } { 448 -56 -15 464 "xpin\[3\]" "" } { 496 -56 -15 512 "xpin\[1\]" "" } { 392 -56 -15 408 "xpin\[0\]" "" } { 296 -56 -15 312 "xpin\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.957 ns) + CELL(0.346 ns) 5.112 ns inst21 2 COMB LCCOMB_X25_Y1_N18 5 " "Info: 2: + IC(3.957 ns) + CELL(0.346 ns) = 5.112 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 5; COMB Node = 'inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.303 ns" { xpin[3] inst21 } "NODE_NAME" } } { "UAcourseProject.bdf" "" { Schematic "C:/Users/kychi/Desktop/сю/UAcourseProject.bdf" { { 432 -24 40 480 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.267 ns reg:inst31\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X25_Y1_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.267 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 1; REG Node = 'reg:inst31\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst21 reg:inst31|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.310 ns ( 24.87 % ) " "Info: Total cell delay = 1.310 ns ( 24.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.957 ns ( 75.13 % ) " "Info: Total interconnect delay = 3.957 ns ( 75.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.267 ns" { xpin[3] inst21 reg:inst31|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.267 ns" { xpin[3] {} xpin[3]~combout {} inst21 {} reg:inst31|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 3.957ns 0.000ns } { 0.000ns 0.809ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl reg:inst31|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} reg:inst31|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.267 ns" { xpin[3] inst21 reg:inst31|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.267 ns" { xpin[3] {} xpin[3]~combout {} inst21 {} reg:inst31|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 3.957ns 0.000ns } { 0.000ns 0.809ns 0.346ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 20:58:27 2021 " "Info: Processing ended: Sun May 30 20:58:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
