{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646830509398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830509399 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2019  Intel Corporation. All rights reserved. " "Copyright (C) 2019  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830509399 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830509399 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830509399 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830509399 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830509399 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830509399 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830509399 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830509399 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830509399 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830509399 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830509399 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830509399 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830509399 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830509399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  9 13:55:09 2022 " "Processing started: Wed Mar  9 13:55:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646830509399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1646830509399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga " "Command: quartus_sta fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1646830509399 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1646830509427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1646830509670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1646830509670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646830509727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646830509727 ""}
{ "Info" "ISTA_SDC_FOUND" "../fpga.sdc " "Reading SDC File: '../fpga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1646830510342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 3 CLOCK2_50 port " "Ignored filter at fpga.sdc(3): CLOCK2_50 could not be matched with a port" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock fpga.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at fpga.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.00 -name \{CLOCK2_50\}  \[get_ports \{CLOCK2_50\}\] " "create_clock -period 20.00 -name \{CLOCK2_50\}  \[get_ports \{CLOCK2_50\}\]" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646830510377 ""}  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 4 CLOCK3_50 port " "Ignored filter at fpga.sdc(4): CLOCK3_50 could not be matched with a port" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock fpga.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at fpga.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.00 -name \{CLOCK3_50\}  \[get_ports \{CLOCK3_50\}\] " "create_clock -period 20.00 -name \{CLOCK3_50\}  \[get_ports \{CLOCK3_50\}\]" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646830510377 ""}  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 5 ENETCLK_25 port " "Ignored filter at fpga.sdc(5): ENETCLK_25 could not be matched with a port" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock fpga.sdc 5 Argument <targets> is an empty collection " "Ignored create_clock at fpga.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 40.00 -name \{ENETCLK_25\} \[get_ports \{ENETCLK_25\}\] " "create_clock -period 40.00 -name \{ENETCLK_25\} \[get_ports \{ENETCLK_25\}\]" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646830510378 ""}  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 8 CLOCK2_50 clock " "Ignored filter at fpga.sdc(8): CLOCK2_50 could not be matched with a clock" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups fpga.sdc 8 Argument -group with value \[get_clocks \{CLOCK2_50\}\] contains zero elements " "Ignored set_clock_groups at fpga.sdc(8): Argument -group with value \[get_clocks \{CLOCK2_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{CLOCK2_50\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{CLOCK2_50\}\]" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646830510378 ""}  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 9 CLOCK3_50 clock " "Ignored filter at fpga.sdc(9): CLOCK3_50 could not be matched with a clock" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups fpga.sdc 9 Argument -group with value \[get_clocks \{CLOCK3_50\}\] contains zero elements " "Ignored set_clock_groups at fpga.sdc(9): Argument -group with value \[get_clocks \{CLOCK3_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{CLOCK3_50\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{CLOCK3_50\}\]" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646830510378 ""}  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 10 ENETCLK_25 clock " "Ignored filter at fpga.sdc(10): ENETCLK_25 could not be matched with a clock" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups fpga.sdc 10 Argument -group with value \[get_clocks \{ENETCLK_25\}\] contains zero elements " "Ignored set_clock_groups at fpga.sdc(10): Argument -group with value \[get_clocks \{ENETCLK_25\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{ENETCLK_25\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{ENETCLK_25\}\]" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646830510379 ""}  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510379 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 12 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at fpga.sdc(12): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock fpga.sdc 12 Argument <targets> is not an object ID " "Ignored create_clock at fpga.sdc(12): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"40.000 ns\" -name \{altera_reserved_tck\} \{altera_reserved_tck\} " "create_clock -period \"40.000 ns\" -name \{altera_reserved_tck\} \{altera_reserved_tck\}" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646830510380 ""}  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 13 altera_reserved_tck clock " "Ignored filter at fpga.sdc(13): altera_reserved_tck could not be matched with a clock" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups fpga.sdc 13 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at fpga.sdc(13): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646830510380 ""}  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 17 altera_reserved_tdi port " "Ignored filter at fpga.sdc(17): altera_reserved_tdi could not be matched with a port" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fpga.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at fpga.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock altera_reserved_tck 5 \[get_ports altera_reserved_tdi\] " "set_input_delay  -clock altera_reserved_tck 5 \[get_ports altera_reserved_tdi\]" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646830510380 ""}  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fpga.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at fpga.sdc(17): Argument -clock is not an object ID" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 18 altera_reserved_tms port " "Ignored filter at fpga.sdc(18): altera_reserved_tms could not be matched with a port" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fpga.sdc 18 Argument <targets> is an empty collection " "Ignored set_input_delay at fpga.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock altera_reserved_tck 5 \[get_ports altera_reserved_tms\] " "set_input_delay  -clock altera_reserved_tck 5 \[get_ports altera_reserved_tms\]" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646830510381 ""}  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fpga.sdc 18 Argument -clock is not an object ID " "Ignored set_input_delay at fpga.sdc(18): Argument -clock is not an object ID" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 19 altera_reserved_tdo port " "Ignored filter at fpga.sdc(19): altera_reserved_tdo could not be matched with a port" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fpga.sdc 19 Argument <targets> is an empty collection " "Ignored set_output_delay at fpga.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck -clock_fall -fall -max 5 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck -clock_fall -fall -max 5 \[get_ports altera_reserved_tdo\]" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646830510381 ""}  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fpga.sdc 19 Argument -clock is not an object ID " "Ignored set_output_delay at fpga.sdc(19): Argument -clock is not an object ID" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 22 enet0_mdc port " "Ignored filter at fpga.sdc(22): enet0_mdc could not be matched with a port" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fpga.sdc 22 Argument <targets> is an empty collection " "Ignored set_output_delay at fpga.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay  -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet0_mdc\}\] " "set_output_delay  -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet0_mdc\}\]" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646830510381 ""}  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 23 enet0_mdio port " "Ignored filter at fpga.sdc(23): enet0_mdio could not be matched with a port" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fpga.sdc 23 Argument <targets> is an empty collection " "Ignored set_input_delay at fpga.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay   -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet0_mdio\}\] " "set_input_delay   -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet0_mdio\}\]" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646830510381 ""}  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fpga.sdc 24 Argument <targets> is an empty collection " "Ignored set_output_delay at fpga.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay  -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet0_mdio\}\] " "set_output_delay  -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet0_mdio\}\]" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646830510381 ""}  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 26 enet1_mdc port " "Ignored filter at fpga.sdc(26): enet1_mdc could not be matched with a port" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fpga.sdc 26 Argument <targets> is an empty collection " "Ignored set_output_delay at fpga.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay  -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet1_mdc\}\] " "set_output_delay  -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet1_mdc\}\]" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646830510382 ""}  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga.sdc 27 enet1_mdio port " "Ignored filter at fpga.sdc(27): enet1_mdio could not be matched with a port" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fpga.sdc 27 Argument <targets> is an empty collection " "Ignored set_input_delay at fpga.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay   -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet1_mdio\}\] " "set_input_delay   -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet1_mdio\}\]" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646830510382 ""}  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay fpga.sdc 28 Argument <targets> is an empty collection " "Ignored set_output_delay at fpga.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay  -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet1_mdio\}\] " "set_output_delay  -clock \[get_clocks CLOCK_50\] 2   \[get_ports \{enet1_mdio\}\]" {  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646830510382 ""}  } { { "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646830510382 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1646830510384 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase 90.00 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase 90.00 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1646830510384 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646830510384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1646830510384 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet0_tx_clk_125m ENET0_GTX_CLK " "No paths exist between clock target \"ENET0_GTX_CLK\" of clock \"enet0_tx_clk_125m\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1646830510416 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet1_tx_clk_125m ENET1_GTX_CLK " "No paths exist between clock target \"ENET1_GTX_CLK\" of clock \"enet1_tx_clk_125m\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1646830510416 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core_inst\|eth_mac_inst\|eth_mac_1g_rgmii_inst\|rgmii_phy_if_inst\|clk_oddr_inst\|altddio_out_inst\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: core_inst\|eth_mac_inst\|eth_mac_1g_rgmii_inst\|rgmii_phy_if_inst\|clk_oddr_inst\|altddio_out_inst\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646830510416 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1646830510416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646830510439 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1646830510442 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1646830510450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.046 " "Worst-case setup slack is 0.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.046               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.212               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 enet0_rx_clk_125m  " "    0.857               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.794               0.000 enet0_tx_clk_125m  " "    3.794               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646830510575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.321               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 enet0_rx_clk_125m  " "    0.362               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.548               0.000 enet0_tx_clk_125m  " "    5.548               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.973               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.973               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646830510596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.940 " "Worst-case recovery slack is 3.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.940               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.940               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646830510601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.919 " "Worst-case removal slack is 1.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.919               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.919               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646830510610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.635 " "Worst-case minimum pulse width slack is 3.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.635               0.000 enet0_rx_clk_125m  " "    3.635               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.699               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.699               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.790               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 enet0_tx_clk_125m  " "    3.790               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 enet1_tx_clk_125m  " "    3.790               0.000 enet1_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 enet1_rx_clk_125m  " "    4.000               0.000 enet1_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 CLOCK_50  " "    9.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830510613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646830510613 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830510763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830510763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830510763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830510763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.230 ns " "Worst Case Available Settling Time: 11.230 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830510763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830510763 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646830510763 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1646830510766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1646830510797 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1646830511511 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet0_tx_clk_125m ENET0_GTX_CLK " "No paths exist between clock target \"ENET0_GTX_CLK\" of clock \"enet0_tx_clk_125m\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1646830511716 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet1_tx_clk_125m ENET1_GTX_CLK " "No paths exist between clock target \"ENET1_GTX_CLK\" of clock \"enet1_tx_clk_125m\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1646830511716 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core_inst\|eth_mac_inst\|eth_mac_1g_rgmii_inst\|rgmii_phy_if_inst\|clk_oddr_inst\|altddio_out_inst\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: core_inst\|eth_mac_inst\|eth_mac_1g_rgmii_inst\|rgmii_phy_if_inst\|clk_oddr_inst\|altddio_out_inst\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646830511716 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1646830511716 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646830511716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.203 " "Worst-case setup slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.203               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.874               0.000 enet0_rx_clk_125m  " "    0.874               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.998               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.998               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.088               0.000 enet0_tx_clk_125m  " "    4.088               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646830511785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.331               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 enet0_rx_clk_125m  " "    0.354               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.334               0.000 enet0_tx_clk_125m  " "    5.334               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.882               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.882               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646830511806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.241 " "Worst-case recovery slack is 4.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.241               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.241               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646830511812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.717 " "Worst-case removal slack is 1.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.717               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.717               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646830511819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.651 " "Worst-case minimum pulse width slack is 3.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.651               0.000 enet0_rx_clk_125m  " "    3.651               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.689               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.689               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.790               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 enet0_tx_clk_125m  " "    3.790               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.790               0.000 enet1_tx_clk_125m  " "    3.790               0.000 enet1_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 enet1_rx_clk_125m  " "    4.000               0.000 enet1_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 CLOCK_50  " "    9.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830511824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646830511824 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830511977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830511977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830511977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830511977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.601 ns " "Worst Case Available Settling Time: 11.601 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830511977 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830511977 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646830511977 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1646830511982 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet0_tx_clk_125m ENET0_GTX_CLK " "No paths exist between clock target \"ENET0_GTX_CLK\" of clock \"enet0_tx_clk_125m\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1646830512149 ""}
{ "Warning" "WSTA_NO_VALID_PATH_TO_SOURCE" "enet1_tx_clk_125m ENET1_GTX_CLK " "No paths exist between clock target \"ENET1_GTX_CLK\" of clock \"enet1_tx_clk_125m\" and its clock source. Assuming zero source clock latency." {  } {  } 0 332088 "No paths exist between clock target \"%2!s!\" of clock \"%1!s!\" and its clock source. Assuming zero source clock latency." 0 0 "Timing Analyzer" 0 -1 1646830512149 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core_inst\|eth_mac_inst\|eth_mac_1g_rgmii_inst\|rgmii_phy_if_inst\|clk_oddr_inst\|altddio_out_inst\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: core_inst\|eth_mac_inst\|eth_mac_1g_rgmii_inst\|rgmii_phy_if_inst\|clk_oddr_inst\|altddio_out_inst\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646830512149 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1646830512149 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646830512150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.518 " "Worst-case setup slack is 0.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 enet0_rx_clk_125m  " "    0.518               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.020               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.020               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.973               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.973               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.297               0.000 enet0_tx_clk_125m  " "    5.297               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646830512182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.126               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 enet0_rx_clk_125m  " "    0.153               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.321               0.000 enet0_tx_clk_125m  " "    4.321               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.445               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.445               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646830512207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.816 " "Worst-case recovery slack is 5.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.816               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.816               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646830512215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.918 " "Worst-case removal slack is 0.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.918               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.918               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646830512223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.378 " "Worst-case minimum pulse width slack is 3.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.378               0.000 enet0_rx_clk_125m  " "    3.378               0.000 enet0_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.751               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.751               0.000 altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.819               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.819               0.000 altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 enet0_tx_clk_125m  " "    4.000               0.000 enet0_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 enet1_rx_clk_125m  " "    4.000               0.000 enet1_rx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 enet1_tx_clk_125m  " "    4.000               0.000 enet1_tx_clk_125m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 CLOCK_50  " "    9.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646830512228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646830512228 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830512392 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830512392 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830512392 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830512392 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.646 ns " "Worst Case Available Settling Time: 13.646 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830512392 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646830512392 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646830512392 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646830512769 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646830512770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 42 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1000 " "Peak virtual memory: 1000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646830512865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  9 13:55:12 2022 " "Processing ended: Wed Mar  9 13:55:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646830512865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646830512865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646830512865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1646830512865 ""}
