// Seed: 3567689660
module module_0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    output wor id_3,
    output wor id_4,
    output supply0 id_5,
    input tri id_6,
    input tri0 id_7
);
  wire id_9;
  wor  id_10 = id_6;
  wire id_11;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input tri1 id_1,
    output supply0 id_2,
    output wor id_3,
    input wire id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output tri1 id_9,
    output wor id_10,
    input supply0 id_11,
    output tri0 id_12,
    input supply0 id_13,
    input wor id_14,
    output uwire id_15,
    input wor id_16,
    output uwire id_17,
    input wor id_18,
    input tri0 id_19,
    output wire id_20,
    output wand id_21,
    input wire id_22,
    input tri0 id_23,
    input wand id_24,
    output tri1 id_25,
    output tri0 id_26,
    input wand id_27,
    output tri0 id_28,
    input tri id_29,
    output wire id_30,
    input tri id_31,
    output tri0 id_32,
    input uwire id_33,
    input tri0 id_34
);
  module_0 modCall_1 ();
endmodule
