Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_LetNet_behav xil_defaultlib.tb_LetNet xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'patch_i' [C:/Users/Boyang/Desktop/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/layerX.sv:342]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'flattenA_addr' [C:/Users/Boyang/Desktop/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/layerX.sv:346]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 14 for port 'flattenB_addr' [C:/Users/Boyang/Desktop/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/layerX.sv:347]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A0' [C:/Users/Boyang/Desktop/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:135]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A0' [C:/Users/Boyang/Desktop/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv:149]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Boyang/Desktop/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv" Line 1. Module Array_Input(K=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Boyang/Desktop/m2_CNN_N_8_bit/DA_OBC.srcs/sources_1/new/Array_Input.sv" Line 1. Module Array_Input(K=7) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module xil_defaultlib.im2(CHUNK_K=7)
Compiling module xil_defaultlib.SA(M=1,N=1)
Compiling module xil_defaultlib.LUT(DATA_WIDTH_A=8,DATA_WIDTH_B=...
Compiling module xil_defaultlib.SA(M=1,N=1,K=3)
Compiling module xil_defaultlib.LUT(DATA_WIDTH_A=8,DATA_WIDTH_B=...
Compiling module xil_defaultlib.Array_Input(K=7)
Compiling module xil_defaultlib.layerX(MAX_Y3=32,MAX_N=32,CHUNK_...
Compiling module xil_defaultlib.LetNet_default
Compiling module xil_defaultlib.tb_LetNet
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_LetNet_behav
