mmVCE_UENC_REG_CLOCK_GATING	,	V_47
mmVCE_SOFT_RESET	,	V_18
ring	,	V_2
uint64_t	,	T_3
AMD_PG_SUPPORT_VCE	,	V_98
"VCE not responding, giving up!!!\n"	,	L_2
upper_32_bits	,	F_13
vce_v2_0_set_powergating_state	,	F_48
vce_v2_0_hw_fini	,	F_29
"LMI is busy, Can't set clock gateing"	,	L_6
vce_v2_0_ring_set_wptr	,	F_4
"IH: VCE\n"	,	L_7
mmSRBM_STATUS2	,	V_74
tmp	,	V_44
enable	,	V_53
VCE_SOFT_RESET	,	V_31
state	,	V_82
wptr	,	V_10
gated	,	V_43
val	,	V_83
mmVCE_RB_WPTR	,	V_8
src_data	,	V_89
VCE_VCPU_CNTL	,	V_29
WREG32_SMC	,	F_46
vce_v2_0_set_irq_funcs	,	F_17
mmVCE_VCPU_CACHE_OFFSET2	,	V_70
handle	,	V_33
AMDGPU_IRQ_STATE_ENABLE	,	V_84
mmVCE_VCPU_CACHE_OFFSET1	,	V_68
pg_flags	,	V_97
mmVCE_VCPU_CACHE_OFFSET0	,	V_66
mmVCE_RB_SIZE	,	V_24
amdgpu_irq_add_id	,	F_19
size	,	V_59
AMD_CG_STATE_GATE	,	V_95
adev	,	V_4
VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN_MASK	,	V_85
amdgpu_vce_suspend	,	F_24
vce_v2_0_firmware_loaded	,	F_8
vce_v2_0_lmi_clean	,	F_6
status	,	V_13
DRM_INFO	,	F_28
SRBM_SOFT_RESET	,	V_77
usec_timeout	,	V_76
ring_size	,	V_25
amdgpu_ring_init	,	F_22
VCE_SYS_INT_TRAP_INTERRUPT_EN	,	V_73
mmVCE_LMI_STATUS	,	V_14
mmVCE_CGTT_CLK_OVERRIDE	,	V_48
cg_flags	,	V_55
RREG32	,	F_2
amdgpu_ring_test_ring	,	F_27
SOFT_RESET_VCE	,	V_78
amdgpu_interrupt_state	,	V_81
amdgpu_iv_entry	,	V_87
mmVCE_UENC_CLOCK_GATING	,	V_46
vce_v2_0_ring_get_wptr	,	F_3
vce_v2_0_early_init	,	F_15
vce	,	V_5
amd_clockgating_state	,	V_93
vce_v2_0_disable_cg	,	F_35
RREG32_SMC	,	F_45
mmVCE_RB_RPTR2	,	V_7
amd_powergating_state	,	V_96
mmVCE_STATUS	,	V_16
vce_v2_0_start	,	F_11
VCE_STATUS__JOB_BUSY_MASK	,	V_52
VCE_V2_0_DATA_SIZE	,	V_38
"Unhandled interrupt: %d %d\n"	,	L_8
vce_v2_0_enable_mgcg	,	F_36
uint32_t	,	T_1
i	,	V_11
irq	,	V_35
j	,	V_12
mmVCE_RB_BASE_LO	,	V_21
vce_v2_0_set_sw_cg	,	F_32
mmVCE_VCPU_CNTL	,	V_50
r	,	V_20
vce_v2_0_ring_get_rptr	,	F_1
mmVCE_RB_SIZE2	,	V_28
VCE_VCPU_CNTL__CLK_EN_MASK	,	V_51
AMDGPU_VCE_FIRMWARE_OFFSET	,	V_65
AMD_PG_STATE_GATE	,	V_99
"VCE not responding, trying to reset the ECPU!!!\n"	,	L_1
mmVCE_LMI_SWAP_CNTL	,	V_62
vce_v2_0_irq_funcs	,	V_103
vce_v2_0_sw_fini	,	F_23
mmVCE_RB_RPTR	,	V_6
vce_v2_0_set_dyn_cg	,	F_33
mmVCE_VCPU_CACHE_SIZE0	,	V_67
mmVCE_VCPU_CACHE_SIZE1	,	V_69
mdelay	,	F_7
mmVCE_VCPU_CACHE_SIZE2	,	V_71
amdgpu_ring	,	V_1
mmVCE_RB_BASE_LO2	,	V_26
mmVCE_RB_WPTR2	,	V_9
VCE_SOFT_RESET__ECPU_SOFT_RESET_MASK	,	V_19
source	,	V_80
num_types	,	V_102
mmVCE_LMI_SWAP_CNTL1	,	V_63
sw_cg	,	V_54
vce_v2_0_mc_resume	,	F_12
u32	,	T_2
AMD_CG_SUPPORT_VCE_MGCG	,	V_56
VCE_V2_0_STACK_SIZE	,	V_37
CLK_EN	,	V_30
amdgpu_vce_sw_init	,	F_20
num_rings	,	V_34
WREG32_P	,	F_10
"VCE initialized successfully.\n"	,	L_4
vce_v2_0_set_interrupt_state	,	F_40
amdgpu_vce_resume	,	F_21
ETIMEDOUT	,	V_15
ECPU_SOFT_RESET	,	V_32
entry	,	V_88
DRM_ERROR	,	F_9
vce_v2_0_suspend	,	F_30
mmVCE_LMI_CACHE_CTRL	,	V_61
name	,	V_39
AMDGPU_RING_TYPE_VCE	,	V_41
vce_v2_0_resume	,	F_31
vce_v2_0_is_idle	,	F_38
vce_v2_0_ring_funcs	,	V_101
mmVCE_LMI_CTRL2	,	V_49
vce_v2_0_soft_reset	,	F_39
WREG32	,	F_5
gpu_addr	,	V_22
GCK_DFS_BYPASS_CNTL__BYPASSECLK_MASK	,	V_92
vce_v2_0_wait_for_idle	,	F_34
mmVCE_RB_BASE_HI2	,	V_27
VCE_CMD_NO_OP	,	V_40
amdgpu_irq_src	,	V_79
VCE_SYS_INT_EN	,	V_72
vce_v2_0_set_bypass_mode	,	F_44
vce_v2_0_sw_init	,	F_18
vce_v2_0_set_ring_funcs	,	F_16
VCE_STATUS_VCPU_REPORT_FW_LOADED_MASK	,	V_17
ready	,	V_42
mmVCE_SYS_INT_EN	,	V_86
vce_v2_0_hw_init	,	F_26
mmVCE_CLOCK_GATING_A	,	V_57
mmVCE_CLOCK_GATING_B	,	V_45
addr	,	V_58
mmVCE_LMI_CTRL	,	V_60
mmVCE_RB_BASE_HI	,	V_23
amdgpu_device	,	V_3
mmVCE_LMI_VM_CTRL	,	V_64
vce_v2_0_init_cg	,	F_37
WREG32_FIELD	,	F_14
vce_v2_0_process_interrupt	,	F_41
src_id	,	V_90
"VCE is busy, Can't set clock gateing"	,	L_5
SRBM_STATUS2__VCE_BUSY_MASK	,	V_75
vce_v2_0_set_clockgating_state	,	F_47
VCE_V2_0_FW_SIZE	,	V_36
DRM_DEBUG	,	F_42
gate	,	V_94
funcs	,	V_100
"vce%d"	,	L_3
amdgpu_vce_sw_fini	,	F_25
ixGCK_DFS_BYPASS_CNTL	,	V_91
amdgpu_fence_process	,	F_43
