{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544031005397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544031005433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 11:30:05 2018 " "Processing started: Wed Dec 05 11:30:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544031005433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544031005433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PiezoTest -c PiezoTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off PiezoTest -c PiezoTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544031005434 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1544031007968 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "reset_synch.v " "Can't analyze file -- file reset_synch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544031020527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n PiezoTest.v(3) " "Verilog HDL Declaration information at PiezoTest.v(3): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "PiezoTest.v" "" { Text "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/PiezoTest.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544031020536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piezotest.v 1 1 " "Found 1 design units, including 1 entities, in source file piezotest.v" { { "Info" "ISGN_ENTITY_NAME" "1 PiezoTest " "Found entity 1: PiezoTest" {  } { { "PiezoTest.v" "" { Text "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/PiezoTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544031020538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544031020538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piezo.sv 1 1 " "Found 1 design units, including 1 entities, in source file piezo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piezo " "Found entity 1: piezo" {  } { { "piezo.sv" "" { Text "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/piezo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544031020545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544031020545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "warn_tone1_dur piezo.sv(25) " "Verilog HDL Implicit Net warning at piezo.sv(25): created implicit net for \"warn_tone1_dur\"" {  } { { "piezo.sv" "" { Text "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/piezo.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544031020545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "warn_tone2_dur piezo.sv(28) " "Verilog HDL Implicit Net warning at piezo.sv(28): created implicit net for \"warn_tone2_dur\"" {  } { { "piezo.sv" "" { Text "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/piezo.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544031020545 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ovrSpd_battLow_wave piezo.sv(34) " "Verilog HDL error at piezo.sv(34): object \"ovrSpd_battLow_wave\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "piezo.sv" "" { Text "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/piezo.sv" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1544031020546 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/ece551Project/projectFolder/exercise24_Piezo/PiezoTest.map.smsg " "Generated suppressed messages file I:/ece551/ece551Project/projectFolder/exercise24_Piezo/PiezoTest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544031020633 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4994 " "Peak virtual memory: 4994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544031020945 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 05 11:30:20 2018 " "Processing ended: Wed Dec 05 11:30:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544031020945 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544031020945 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544031020945 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544031020945 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544031022138 ""}
