# TCL-Workshop-Mastering-TCL-and-Linux-for-VLSI
Welcome! This is an overview of the hands-on workshop conducted by VSD on mastering TCL and Linux for VLSI.

## *Workshop Overview:*
[Day 1](LabDay1/Day1.md): Understanding TCL tasks and subtasks, VSDSYNTH tool box usage scenarios.  

[Day 2](LabDay2/Day2.md):Creating variables and processing constrains from input CSV file,from CSV to format[1]

Day 3:Processing Clock and Input Constraints

Day 4:Scripting, hierarchy check, error handlinga and introduction to Yosys synthesis tool.

Day 5:World of 'procs',interpret clock generationconstraints,IO delays and transistion constarints, Quality of Results generation algorithm.

## *Let's dive into the details*
[TCLbox project in detail](TCLBOX/project)

