$version Generated by VerilatedVcd $end
$date Mon Oct 12 20:26:12 2020
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 % A $end
  $var wire  1 & B $end
  $var wire  1 ' Cin $end
  $var wire  1 $ Cout $end
  $var wire  1 # Sum $end
  $scope module full_adder $end
   $var wire  1 % A $end
   $var wire  1 & B $end
   $var wire  1 ' Cin $end
   $var wire  1 $ Cout $end
   $var wire  1 ) HA1_Cout $end
   $var wire  1 ( HA1_Sum $end
   $var wire  1 * HA2_Cout $end
   $var wire  1 # Sum $end
   $scope module U1 $end
    $var wire  1 % A $end
    $var wire  1 & B $end
    $var wire  1 ) Cout $end
    $var wire  1 ( Sum $end
   $upscope $end
   $scope module U2 $end
    $var wire  1 ( A $end
    $var wire  1 ' B $end
    $var wire  1 * Cout $end
    $var wire  1 # Sum $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
0)
0*
#1
1#
1%
1(
#2
0%
1&
#3
0#
1$
1%
0(
1)
#4
1#
0$
0%
0&
1'
0)
#5
0#
1$
1%
1(
1*
#6
0%
1&
#7
1#
1%
0(
1)
0*
#8
