	(primitive_def PCIE_3_0 4834 4974
		(pin CFGCONFIGSPACEENABLE CFGCONFIGSPACEENABLE input)
		(pin CFGCURRENTSPEED2 CFGCURRENTSPEED2 output)
		(pin CFGCURRENTSPEED1 CFGCURRENTSPEED1 output)
		(pin CFGCURRENTSPEED0 CFGCURRENTSPEED0 output)
		(pin CFGDEVID15 CFGDEVID15 input)
		(pin CFGDEVID14 CFGDEVID14 input)
		(pin CFGDEVID13 CFGDEVID13 input)
		(pin CFGDEVID12 CFGDEVID12 input)
		(pin CFGDEVID11 CFGDEVID11 input)
		(pin CFGDEVID10 CFGDEVID10 input)
		(pin CFGDEVID9 CFGDEVID9 input)
		(pin CFGDEVID8 CFGDEVID8 input)
		(pin CFGDEVID7 CFGDEVID7 input)
		(pin CFGDEVID6 CFGDEVID6 input)
		(pin CFGDEVID5 CFGDEVID5 input)
		(pin CFGDEVID4 CFGDEVID4 input)
		(pin CFGDEVID3 CFGDEVID3 input)
		(pin CFGDEVID2 CFGDEVID2 input)
		(pin CFGDEVID1 CFGDEVID1 input)
		(pin CFGDEVID0 CFGDEVID0 input)
		(pin CFGDPASUBSTATECHANGE1 CFGDPASUBSTATECHANGE1 output)
		(pin CFGDPASUBSTATECHANGE0 CFGDPASUBSTATECHANGE0 output)
		(pin CFGDSBUSNUMBER7 CFGDSBUSNUMBER7 input)
		(pin CFGDSBUSNUMBER6 CFGDSBUSNUMBER6 input)
		(pin CFGDSBUSNUMBER5 CFGDSBUSNUMBER5 input)
		(pin CFGDSBUSNUMBER4 CFGDSBUSNUMBER4 input)
		(pin CFGDSBUSNUMBER3 CFGDSBUSNUMBER3 input)
		(pin CFGDSBUSNUMBER2 CFGDSBUSNUMBER2 input)
		(pin CFGDSBUSNUMBER1 CFGDSBUSNUMBER1 input)
		(pin CFGDSBUSNUMBER0 CFGDSBUSNUMBER0 input)
		(pin CFGDSDEVICENUMBER4 CFGDSDEVICENUMBER4 input)
		(pin CFGDSDEVICENUMBER3 CFGDSDEVICENUMBER3 input)
		(pin CFGDSDEVICENUMBER2 CFGDSDEVICENUMBER2 input)
		(pin CFGDSDEVICENUMBER1 CFGDSDEVICENUMBER1 input)
		(pin CFGDSDEVICENUMBER0 CFGDSDEVICENUMBER0 input)
		(pin CFGDSFUNCTIONNUMBER2 CFGDSFUNCTIONNUMBER2 input)
		(pin CFGDSFUNCTIONNUMBER1 CFGDSFUNCTIONNUMBER1 input)
		(pin CFGDSFUNCTIONNUMBER0 CFGDSFUNCTIONNUMBER0 input)
		(pin CFGDSN63 CFGDSN63 input)
		(pin CFGDSN62 CFGDSN62 input)
		(pin CFGDSN61 CFGDSN61 input)
		(pin CFGDSN60 CFGDSN60 input)
		(pin CFGDSN59 CFGDSN59 input)
		(pin CFGDSN58 CFGDSN58 input)
		(pin CFGDSN57 CFGDSN57 input)
		(pin CFGDSN56 CFGDSN56 input)
		(pin CFGDSN55 CFGDSN55 input)
		(pin CFGDSN54 CFGDSN54 input)
		(pin CFGDSN53 CFGDSN53 input)
		(pin CFGDSN52 CFGDSN52 input)
		(pin CFGDSN51 CFGDSN51 input)
		(pin CFGDSN50 CFGDSN50 input)
		(pin CFGDSN49 CFGDSN49 input)
		(pin CFGDSN48 CFGDSN48 input)
		(pin CFGDSN47 CFGDSN47 input)
		(pin CFGDSN46 CFGDSN46 input)
		(pin CFGDSN45 CFGDSN45 input)
		(pin CFGDSN44 CFGDSN44 input)
		(pin CFGDSN43 CFGDSN43 input)
		(pin CFGDSN42 CFGDSN42 input)
		(pin CFGDSN41 CFGDSN41 input)
		(pin CFGDSN40 CFGDSN40 input)
		(pin CFGDSN39 CFGDSN39 input)
		(pin CFGDSN38 CFGDSN38 input)
		(pin CFGDSN37 CFGDSN37 input)
		(pin CFGDSN36 CFGDSN36 input)
		(pin CFGDSN35 CFGDSN35 input)
		(pin CFGDSN34 CFGDSN34 input)
		(pin CFGDSN33 CFGDSN33 input)
		(pin CFGDSN32 CFGDSN32 input)
		(pin CFGDSN31 CFGDSN31 input)
		(pin CFGDSN30 CFGDSN30 input)
		(pin CFGDSN29 CFGDSN29 input)
		(pin CFGDSN28 CFGDSN28 input)
		(pin CFGDSN27 CFGDSN27 input)
		(pin CFGDSN26 CFGDSN26 input)
		(pin CFGDSN25 CFGDSN25 input)
		(pin CFGDSN24 CFGDSN24 input)
		(pin CFGDSN23 CFGDSN23 input)
		(pin CFGDSN22 CFGDSN22 input)
		(pin CFGDSN21 CFGDSN21 input)
		(pin CFGDSN20 CFGDSN20 input)
		(pin CFGDSN19 CFGDSN19 input)
		(pin CFGDSN18 CFGDSN18 input)
		(pin CFGDSN17 CFGDSN17 input)
		(pin CFGDSN16 CFGDSN16 input)
		(pin CFGDSN15 CFGDSN15 input)
		(pin CFGDSN14 CFGDSN14 input)
		(pin CFGDSN13 CFGDSN13 input)
		(pin CFGDSN12 CFGDSN12 input)
		(pin CFGDSN11 CFGDSN11 input)
		(pin CFGDSN10 CFGDSN10 input)
		(pin CFGDSN9 CFGDSN9 input)
		(pin CFGDSN8 CFGDSN8 input)
		(pin CFGDSN7 CFGDSN7 input)
		(pin CFGDSN6 CFGDSN6 input)
		(pin CFGDSN5 CFGDSN5 input)
		(pin CFGDSN4 CFGDSN4 input)
		(pin CFGDSN3 CFGDSN3 input)
		(pin CFGDSN2 CFGDSN2 input)
		(pin CFGDSN1 CFGDSN1 input)
		(pin CFGDSN0 CFGDSN0 input)
		(pin CFGDSPORTNUMBER7 CFGDSPORTNUMBER7 input)
		(pin CFGDSPORTNUMBER6 CFGDSPORTNUMBER6 input)
		(pin CFGDSPORTNUMBER5 CFGDSPORTNUMBER5 input)
		(pin CFGDSPORTNUMBER4 CFGDSPORTNUMBER4 input)
		(pin CFGDSPORTNUMBER3 CFGDSPORTNUMBER3 input)
		(pin CFGDSPORTNUMBER2 CFGDSPORTNUMBER2 input)
		(pin CFGDSPORTNUMBER1 CFGDSPORTNUMBER1 input)
		(pin CFGDSPORTNUMBER0 CFGDSPORTNUMBER0 input)
		(pin CFGERRCORIN CFGERRCORIN input)
		(pin CFGERRCOROUT CFGERRCOROUT output)
		(pin CFGERRFATALOUT CFGERRFATALOUT output)
		(pin CFGERRNONFATALOUT CFGERRNONFATALOUT output)
		(pin CFGERRUNCORIN CFGERRUNCORIN input)
		(pin CFGEXTFUNCTIONNUMBER7 CFGEXTFUNCTIONNUMBER7 output)
		(pin CFGEXTFUNCTIONNUMBER6 CFGEXTFUNCTIONNUMBER6 output)
		(pin CFGEXTFUNCTIONNUMBER5 CFGEXTFUNCTIONNUMBER5 output)
		(pin CFGEXTFUNCTIONNUMBER4 CFGEXTFUNCTIONNUMBER4 output)
		(pin CFGEXTFUNCTIONNUMBER3 CFGEXTFUNCTIONNUMBER3 output)
		(pin CFGEXTFUNCTIONNUMBER2 CFGEXTFUNCTIONNUMBER2 output)
		(pin CFGEXTFUNCTIONNUMBER1 CFGEXTFUNCTIONNUMBER1 output)
		(pin CFGEXTFUNCTIONNUMBER0 CFGEXTFUNCTIONNUMBER0 output)
		(pin CFGEXTREADDATA31 CFGEXTREADDATA31 input)
		(pin CFGEXTREADDATA30 CFGEXTREADDATA30 input)
		(pin CFGEXTREADDATA29 CFGEXTREADDATA29 input)
		(pin CFGEXTREADDATA28 CFGEXTREADDATA28 input)
		(pin CFGEXTREADDATA27 CFGEXTREADDATA27 input)
		(pin CFGEXTREADDATA26 CFGEXTREADDATA26 input)
		(pin CFGEXTREADDATA25 CFGEXTREADDATA25 input)
		(pin CFGEXTREADDATA24 CFGEXTREADDATA24 input)
		(pin CFGEXTREADDATA23 CFGEXTREADDATA23 input)
		(pin CFGEXTREADDATA22 CFGEXTREADDATA22 input)
		(pin CFGEXTREADDATA21 CFGEXTREADDATA21 input)
		(pin CFGEXTREADDATA20 CFGEXTREADDATA20 input)
		(pin CFGEXTREADDATA19 CFGEXTREADDATA19 input)
		(pin CFGEXTREADDATA18 CFGEXTREADDATA18 input)
		(pin CFGEXTREADDATA17 CFGEXTREADDATA17 input)
		(pin CFGEXTREADDATA16 CFGEXTREADDATA16 input)
		(pin CFGEXTREADDATA15 CFGEXTREADDATA15 input)
		(pin CFGEXTREADDATA14 CFGEXTREADDATA14 input)
		(pin CFGEXTREADDATA13 CFGEXTREADDATA13 input)
		(pin CFGEXTREADDATA12 CFGEXTREADDATA12 input)
		(pin CFGEXTREADDATA11 CFGEXTREADDATA11 input)
		(pin CFGEXTREADDATA10 CFGEXTREADDATA10 input)
		(pin CFGEXTREADDATA9 CFGEXTREADDATA9 input)
		(pin CFGEXTREADDATA8 CFGEXTREADDATA8 input)
		(pin CFGEXTREADDATA7 CFGEXTREADDATA7 input)
		(pin CFGEXTREADDATA6 CFGEXTREADDATA6 input)
		(pin CFGEXTREADDATA5 CFGEXTREADDATA5 input)
		(pin CFGEXTREADDATA4 CFGEXTREADDATA4 input)
		(pin CFGEXTREADDATA3 CFGEXTREADDATA3 input)
		(pin CFGEXTREADDATA2 CFGEXTREADDATA2 input)
		(pin CFGEXTREADDATA1 CFGEXTREADDATA1 input)
		(pin CFGEXTREADDATA0 CFGEXTREADDATA0 input)
		(pin CFGEXTREADDATAVALID CFGEXTREADDATAVALID input)
		(pin CFGEXTREADRECEIVED CFGEXTREADRECEIVED output)
		(pin CFGEXTREGISTERNUMBER9 CFGEXTREGISTERNUMBER9 output)
		(pin CFGEXTREGISTERNUMBER8 CFGEXTREGISTERNUMBER8 output)
		(pin CFGEXTREGISTERNUMBER7 CFGEXTREGISTERNUMBER7 output)
		(pin CFGEXTREGISTERNUMBER6 CFGEXTREGISTERNUMBER6 output)
		(pin CFGEXTREGISTERNUMBER5 CFGEXTREGISTERNUMBER5 output)
		(pin CFGEXTREGISTERNUMBER4 CFGEXTREGISTERNUMBER4 output)
		(pin CFGEXTREGISTERNUMBER3 CFGEXTREGISTERNUMBER3 output)
		(pin CFGEXTREGISTERNUMBER2 CFGEXTREGISTERNUMBER2 output)
		(pin CFGEXTREGISTERNUMBER1 CFGEXTREGISTERNUMBER1 output)
		(pin CFGEXTREGISTERNUMBER0 CFGEXTREGISTERNUMBER0 output)
		(pin CFGEXTWRITEBYTEENABLE3 CFGEXTWRITEBYTEENABLE3 output)
		(pin CFGEXTWRITEBYTEENABLE2 CFGEXTWRITEBYTEENABLE2 output)
		(pin CFGEXTWRITEBYTEENABLE1 CFGEXTWRITEBYTEENABLE1 output)
		(pin CFGEXTWRITEBYTEENABLE0 CFGEXTWRITEBYTEENABLE0 output)
		(pin CFGEXTWRITEDATA31 CFGEXTWRITEDATA31 output)
		(pin CFGEXTWRITEDATA30 CFGEXTWRITEDATA30 output)
		(pin CFGEXTWRITEDATA29 CFGEXTWRITEDATA29 output)
		(pin CFGEXTWRITEDATA28 CFGEXTWRITEDATA28 output)
		(pin CFGEXTWRITEDATA27 CFGEXTWRITEDATA27 output)
		(pin CFGEXTWRITEDATA26 CFGEXTWRITEDATA26 output)
		(pin CFGEXTWRITEDATA25 CFGEXTWRITEDATA25 output)
		(pin CFGEXTWRITEDATA24 CFGEXTWRITEDATA24 output)
		(pin CFGEXTWRITEDATA23 CFGEXTWRITEDATA23 output)
		(pin CFGEXTWRITEDATA22 CFGEXTWRITEDATA22 output)
		(pin CFGEXTWRITEDATA21 CFGEXTWRITEDATA21 output)
		(pin CFGEXTWRITEDATA20 CFGEXTWRITEDATA20 output)
		(pin CFGEXTWRITEDATA19 CFGEXTWRITEDATA19 output)
		(pin CFGEXTWRITEDATA18 CFGEXTWRITEDATA18 output)
		(pin CFGEXTWRITEDATA17 CFGEXTWRITEDATA17 output)
		(pin CFGEXTWRITEDATA16 CFGEXTWRITEDATA16 output)
		(pin CFGEXTWRITEDATA15 CFGEXTWRITEDATA15 output)
		(pin CFGEXTWRITEDATA14 CFGEXTWRITEDATA14 output)
		(pin CFGEXTWRITEDATA13 CFGEXTWRITEDATA13 output)
		(pin CFGEXTWRITEDATA12 CFGEXTWRITEDATA12 output)
		(pin CFGEXTWRITEDATA11 CFGEXTWRITEDATA11 output)
		(pin CFGEXTWRITEDATA10 CFGEXTWRITEDATA10 output)
		(pin CFGEXTWRITEDATA9 CFGEXTWRITEDATA9 output)
		(pin CFGEXTWRITEDATA8 CFGEXTWRITEDATA8 output)
		(pin CFGEXTWRITEDATA7 CFGEXTWRITEDATA7 output)
		(pin CFGEXTWRITEDATA6 CFGEXTWRITEDATA6 output)
		(pin CFGEXTWRITEDATA5 CFGEXTWRITEDATA5 output)
		(pin CFGEXTWRITEDATA4 CFGEXTWRITEDATA4 output)
		(pin CFGEXTWRITEDATA3 CFGEXTWRITEDATA3 output)
		(pin CFGEXTWRITEDATA2 CFGEXTWRITEDATA2 output)
		(pin CFGEXTWRITEDATA1 CFGEXTWRITEDATA1 output)
		(pin CFGEXTWRITEDATA0 CFGEXTWRITEDATA0 output)
		(pin CFGEXTWRITERECEIVED CFGEXTWRITERECEIVED output)
		(pin CFGFCCPLD11 CFGFCCPLD11 output)
		(pin CFGFCCPLD10 CFGFCCPLD10 output)
		(pin CFGFCCPLD9 CFGFCCPLD9 output)
		(pin CFGFCCPLD8 CFGFCCPLD8 output)
		(pin CFGFCCPLD7 CFGFCCPLD7 output)
		(pin CFGFCCPLD6 CFGFCCPLD6 output)
		(pin CFGFCCPLD5 CFGFCCPLD5 output)
		(pin CFGFCCPLD4 CFGFCCPLD4 output)
		(pin CFGFCCPLD3 CFGFCCPLD3 output)
		(pin CFGFCCPLD2 CFGFCCPLD2 output)
		(pin CFGFCCPLD1 CFGFCCPLD1 output)
		(pin CFGFCCPLD0 CFGFCCPLD0 output)
		(pin CFGFCCPLH7 CFGFCCPLH7 output)
		(pin CFGFCCPLH6 CFGFCCPLH6 output)
		(pin CFGFCCPLH5 CFGFCCPLH5 output)
		(pin CFGFCCPLH4 CFGFCCPLH4 output)
		(pin CFGFCCPLH3 CFGFCCPLH3 output)
		(pin CFGFCCPLH2 CFGFCCPLH2 output)
		(pin CFGFCCPLH1 CFGFCCPLH1 output)
		(pin CFGFCCPLH0 CFGFCCPLH0 output)
		(pin CFGFCNPD11 CFGFCNPD11 output)
		(pin CFGFCNPD10 CFGFCNPD10 output)
		(pin CFGFCNPD9 CFGFCNPD9 output)
		(pin CFGFCNPD8 CFGFCNPD8 output)
		(pin CFGFCNPD7 CFGFCNPD7 output)
		(pin CFGFCNPD6 CFGFCNPD6 output)
		(pin CFGFCNPD5 CFGFCNPD5 output)
		(pin CFGFCNPD4 CFGFCNPD4 output)
		(pin CFGFCNPD3 CFGFCNPD3 output)
		(pin CFGFCNPD2 CFGFCNPD2 output)
		(pin CFGFCNPD1 CFGFCNPD1 output)
		(pin CFGFCNPD0 CFGFCNPD0 output)
		(pin CFGFCNPH7 CFGFCNPH7 output)
		(pin CFGFCNPH6 CFGFCNPH6 output)
		(pin CFGFCNPH5 CFGFCNPH5 output)
		(pin CFGFCNPH4 CFGFCNPH4 output)
		(pin CFGFCNPH3 CFGFCNPH3 output)
		(pin CFGFCNPH2 CFGFCNPH2 output)
		(pin CFGFCNPH1 CFGFCNPH1 output)
		(pin CFGFCNPH0 CFGFCNPH0 output)
		(pin CFGFCPD11 CFGFCPD11 output)
		(pin CFGFCPD10 CFGFCPD10 output)
		(pin CFGFCPD9 CFGFCPD9 output)
		(pin CFGFCPD8 CFGFCPD8 output)
		(pin CFGFCPD7 CFGFCPD7 output)
		(pin CFGFCPD6 CFGFCPD6 output)
		(pin CFGFCPD5 CFGFCPD5 output)
		(pin CFGFCPD4 CFGFCPD4 output)
		(pin CFGFCPD3 CFGFCPD3 output)
		(pin CFGFCPD2 CFGFCPD2 output)
		(pin CFGFCPD1 CFGFCPD1 output)
		(pin CFGFCPD0 CFGFCPD0 output)
		(pin CFGFCPH7 CFGFCPH7 output)
		(pin CFGFCPH6 CFGFCPH6 output)
		(pin CFGFCPH5 CFGFCPH5 output)
		(pin CFGFCPH4 CFGFCPH4 output)
		(pin CFGFCPH3 CFGFCPH3 output)
		(pin CFGFCPH2 CFGFCPH2 output)
		(pin CFGFCPH1 CFGFCPH1 output)
		(pin CFGFCPH0 CFGFCPH0 output)
		(pin CFGFCSEL2 CFGFCSEL2 input)
		(pin CFGFCSEL1 CFGFCSEL1 input)
		(pin CFGFCSEL0 CFGFCSEL0 input)
		(pin CFGFLRDONE1 CFGFLRDONE1 input)
		(pin CFGFLRDONE0 CFGFLRDONE0 input)
		(pin CFGFLRINPROCESS1 CFGFLRINPROCESS1 output)
		(pin CFGFLRINPROCESS0 CFGFLRINPROCESS0 output)
		(pin CFGFUNCTIONPOWERSTATE5 CFGFUNCTIONPOWERSTATE5 output)
		(pin CFGFUNCTIONPOWERSTATE4 CFGFUNCTIONPOWERSTATE4 output)
		(pin CFGFUNCTIONPOWERSTATE3 CFGFUNCTIONPOWERSTATE3 output)
		(pin CFGFUNCTIONPOWERSTATE2 CFGFUNCTIONPOWERSTATE2 output)
		(pin CFGFUNCTIONPOWERSTATE1 CFGFUNCTIONPOWERSTATE1 output)
		(pin CFGFUNCTIONPOWERSTATE0 CFGFUNCTIONPOWERSTATE0 output)
		(pin CFGFUNCTIONSTATUS7 CFGFUNCTIONSTATUS7 output)
		(pin CFGFUNCTIONSTATUS6 CFGFUNCTIONSTATUS6 output)
		(pin CFGFUNCTIONSTATUS5 CFGFUNCTIONSTATUS5 output)
		(pin CFGFUNCTIONSTATUS4 CFGFUNCTIONSTATUS4 output)
		(pin CFGFUNCTIONSTATUS3 CFGFUNCTIONSTATUS3 output)
		(pin CFGFUNCTIONSTATUS2 CFGFUNCTIONSTATUS2 output)
		(pin CFGFUNCTIONSTATUS1 CFGFUNCTIONSTATUS1 output)
		(pin CFGFUNCTIONSTATUS0 CFGFUNCTIONSTATUS0 output)
		(pin CFGHOTRESETIN CFGHOTRESETIN input)
		(pin CFGHOTRESETOUT CFGHOTRESETOUT output)
		(pin CFGINPUTUPDATEDONE CFGINPUTUPDATEDONE output)
		(pin CFGINPUTUPDATEREQUEST CFGINPUTUPDATEREQUEST input)
		(pin CFGINTERRUPTAOUTPUT CFGINTERRUPTAOUTPUT output)
		(pin CFGINTERRUPTBOUTPUT CFGINTERRUPTBOUTPUT output)
		(pin CFGINTERRUPTCOUTPUT CFGINTERRUPTCOUTPUT output)
		(pin CFGINTERRUPTDOUTPUT CFGINTERRUPTDOUTPUT output)
		(pin CFGINTERRUPTINT3 CFGINTERRUPTINT3 input)
		(pin CFGINTERRUPTINT2 CFGINTERRUPTINT2 input)
		(pin CFGINTERRUPTINT1 CFGINTERRUPTINT1 input)
		(pin CFGINTERRUPTINT0 CFGINTERRUPTINT0 input)
		(pin CFGINTERRUPTMSIATTR2 CFGINTERRUPTMSIATTR2 input)
		(pin CFGINTERRUPTMSIATTR1 CFGINTERRUPTMSIATTR1 input)
		(pin CFGINTERRUPTMSIATTR0 CFGINTERRUPTMSIATTR0 input)
		(pin CFGINTERRUPTMSIDATA31 CFGINTERRUPTMSIDATA31 output)
		(pin CFGINTERRUPTMSIDATA30 CFGINTERRUPTMSIDATA30 output)
		(pin CFGINTERRUPTMSIDATA29 CFGINTERRUPTMSIDATA29 output)
		(pin CFGINTERRUPTMSIDATA28 CFGINTERRUPTMSIDATA28 output)
		(pin CFGINTERRUPTMSIDATA27 CFGINTERRUPTMSIDATA27 output)
		(pin CFGINTERRUPTMSIDATA26 CFGINTERRUPTMSIDATA26 output)
		(pin CFGINTERRUPTMSIDATA25 CFGINTERRUPTMSIDATA25 output)
		(pin CFGINTERRUPTMSIDATA24 CFGINTERRUPTMSIDATA24 output)
		(pin CFGINTERRUPTMSIDATA23 CFGINTERRUPTMSIDATA23 output)
		(pin CFGINTERRUPTMSIDATA22 CFGINTERRUPTMSIDATA22 output)
		(pin CFGINTERRUPTMSIDATA21 CFGINTERRUPTMSIDATA21 output)
		(pin CFGINTERRUPTMSIDATA20 CFGINTERRUPTMSIDATA20 output)
		(pin CFGINTERRUPTMSIDATA19 CFGINTERRUPTMSIDATA19 output)
		(pin CFGINTERRUPTMSIDATA18 CFGINTERRUPTMSIDATA18 output)
		(pin CFGINTERRUPTMSIDATA17 CFGINTERRUPTMSIDATA17 output)
		(pin CFGINTERRUPTMSIDATA16 CFGINTERRUPTMSIDATA16 output)
		(pin CFGINTERRUPTMSIDATA15 CFGINTERRUPTMSIDATA15 output)
		(pin CFGINTERRUPTMSIDATA14 CFGINTERRUPTMSIDATA14 output)
		(pin CFGINTERRUPTMSIDATA13 CFGINTERRUPTMSIDATA13 output)
		(pin CFGINTERRUPTMSIDATA12 CFGINTERRUPTMSIDATA12 output)
		(pin CFGINTERRUPTMSIDATA11 CFGINTERRUPTMSIDATA11 output)
		(pin CFGINTERRUPTMSIDATA10 CFGINTERRUPTMSIDATA10 output)
		(pin CFGINTERRUPTMSIDATA9 CFGINTERRUPTMSIDATA9 output)
		(pin CFGINTERRUPTMSIDATA8 CFGINTERRUPTMSIDATA8 output)
		(pin CFGINTERRUPTMSIDATA7 CFGINTERRUPTMSIDATA7 output)
		(pin CFGINTERRUPTMSIDATA6 CFGINTERRUPTMSIDATA6 output)
		(pin CFGINTERRUPTMSIDATA5 CFGINTERRUPTMSIDATA5 output)
		(pin CFGINTERRUPTMSIDATA4 CFGINTERRUPTMSIDATA4 output)
		(pin CFGINTERRUPTMSIDATA3 CFGINTERRUPTMSIDATA3 output)
		(pin CFGINTERRUPTMSIDATA2 CFGINTERRUPTMSIDATA2 output)
		(pin CFGINTERRUPTMSIDATA1 CFGINTERRUPTMSIDATA1 output)
		(pin CFGINTERRUPTMSIDATA0 CFGINTERRUPTMSIDATA0 output)
		(pin CFGINTERRUPTMSIENABLE1 CFGINTERRUPTMSIENABLE1 output)
		(pin CFGINTERRUPTMSIENABLE0 CFGINTERRUPTMSIENABLE0 output)
		(pin CFGINTERRUPTMSIFAIL CFGINTERRUPTMSIFAIL output)
		(pin CFGINTERRUPTMSIFUNCTIONNUMBER2 CFGINTERRUPTMSIFUNCTIONNUMBER2 input)
		(pin CFGINTERRUPTMSIFUNCTIONNUMBER1 CFGINTERRUPTMSIFUNCTIONNUMBER1 input)
		(pin CFGINTERRUPTMSIFUNCTIONNUMBER0 CFGINTERRUPTMSIFUNCTIONNUMBER0 input)
		(pin CFGINTERRUPTMSIINT31 CFGINTERRUPTMSIINT31 input)
		(pin CFGINTERRUPTMSIINT30 CFGINTERRUPTMSIINT30 input)
		(pin CFGINTERRUPTMSIINT29 CFGINTERRUPTMSIINT29 input)
		(pin CFGINTERRUPTMSIINT28 CFGINTERRUPTMSIINT28 input)
		(pin CFGINTERRUPTMSIINT27 CFGINTERRUPTMSIINT27 input)
		(pin CFGINTERRUPTMSIINT26 CFGINTERRUPTMSIINT26 input)
		(pin CFGINTERRUPTMSIINT25 CFGINTERRUPTMSIINT25 input)
		(pin CFGINTERRUPTMSIINT24 CFGINTERRUPTMSIINT24 input)
		(pin CFGINTERRUPTMSIINT23 CFGINTERRUPTMSIINT23 input)
		(pin CFGINTERRUPTMSIINT22 CFGINTERRUPTMSIINT22 input)
		(pin CFGINTERRUPTMSIINT21 CFGINTERRUPTMSIINT21 input)
		(pin CFGINTERRUPTMSIINT20 CFGINTERRUPTMSIINT20 input)
		(pin CFGINTERRUPTMSIINT19 CFGINTERRUPTMSIINT19 input)
		(pin CFGINTERRUPTMSIINT18 CFGINTERRUPTMSIINT18 input)
		(pin CFGINTERRUPTMSIINT17 CFGINTERRUPTMSIINT17 input)
		(pin CFGINTERRUPTMSIINT16 CFGINTERRUPTMSIINT16 input)
		(pin CFGINTERRUPTMSIINT15 CFGINTERRUPTMSIINT15 input)
		(pin CFGINTERRUPTMSIINT14 CFGINTERRUPTMSIINT14 input)
		(pin CFGINTERRUPTMSIINT13 CFGINTERRUPTMSIINT13 input)
		(pin CFGINTERRUPTMSIINT12 CFGINTERRUPTMSIINT12 input)
		(pin CFGINTERRUPTMSIINT11 CFGINTERRUPTMSIINT11 input)
		(pin CFGINTERRUPTMSIINT10 CFGINTERRUPTMSIINT10 input)
		(pin CFGINTERRUPTMSIINT9 CFGINTERRUPTMSIINT9 input)
		(pin CFGINTERRUPTMSIINT8 CFGINTERRUPTMSIINT8 input)
		(pin CFGINTERRUPTMSIINT7 CFGINTERRUPTMSIINT7 input)
		(pin CFGINTERRUPTMSIINT6 CFGINTERRUPTMSIINT6 input)
		(pin CFGINTERRUPTMSIINT5 CFGINTERRUPTMSIINT5 input)
		(pin CFGINTERRUPTMSIINT4 CFGINTERRUPTMSIINT4 input)
		(pin CFGINTERRUPTMSIINT3 CFGINTERRUPTMSIINT3 input)
		(pin CFGINTERRUPTMSIINT2 CFGINTERRUPTMSIINT2 input)
		(pin CFGINTERRUPTMSIINT1 CFGINTERRUPTMSIINT1 input)
		(pin CFGINTERRUPTMSIINT0 CFGINTERRUPTMSIINT0 input)
		(pin CFGINTERRUPTMSIMASKUPDATE CFGINTERRUPTMSIMASKUPDATE output)
		(pin CFGINTERRUPTMSIMMENABLE5 CFGINTERRUPTMSIMMENABLE5 output)
		(pin CFGINTERRUPTMSIMMENABLE4 CFGINTERRUPTMSIMMENABLE4 output)
		(pin CFGINTERRUPTMSIMMENABLE3 CFGINTERRUPTMSIMMENABLE3 output)
		(pin CFGINTERRUPTMSIMMENABLE2 CFGINTERRUPTMSIMMENABLE2 output)
		(pin CFGINTERRUPTMSIMMENABLE1 CFGINTERRUPTMSIMMENABLE1 output)
		(pin CFGINTERRUPTMSIMMENABLE0 CFGINTERRUPTMSIMMENABLE0 output)
		(pin CFGINTERRUPTMSIPENDINGSTATUS63 CFGINTERRUPTMSIPENDINGSTATUS63 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS62 CFGINTERRUPTMSIPENDINGSTATUS62 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS61 CFGINTERRUPTMSIPENDINGSTATUS61 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS60 CFGINTERRUPTMSIPENDINGSTATUS60 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS59 CFGINTERRUPTMSIPENDINGSTATUS59 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS58 CFGINTERRUPTMSIPENDINGSTATUS58 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS57 CFGINTERRUPTMSIPENDINGSTATUS57 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS56 CFGINTERRUPTMSIPENDINGSTATUS56 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS55 CFGINTERRUPTMSIPENDINGSTATUS55 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS54 CFGINTERRUPTMSIPENDINGSTATUS54 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS53 CFGINTERRUPTMSIPENDINGSTATUS53 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS52 CFGINTERRUPTMSIPENDINGSTATUS52 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS51 CFGINTERRUPTMSIPENDINGSTATUS51 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS50 CFGINTERRUPTMSIPENDINGSTATUS50 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS49 CFGINTERRUPTMSIPENDINGSTATUS49 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS48 CFGINTERRUPTMSIPENDINGSTATUS48 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS47 CFGINTERRUPTMSIPENDINGSTATUS47 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS46 CFGINTERRUPTMSIPENDINGSTATUS46 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS45 CFGINTERRUPTMSIPENDINGSTATUS45 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS44 CFGINTERRUPTMSIPENDINGSTATUS44 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS43 CFGINTERRUPTMSIPENDINGSTATUS43 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS42 CFGINTERRUPTMSIPENDINGSTATUS42 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS41 CFGINTERRUPTMSIPENDINGSTATUS41 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS40 CFGINTERRUPTMSIPENDINGSTATUS40 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS39 CFGINTERRUPTMSIPENDINGSTATUS39 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS38 CFGINTERRUPTMSIPENDINGSTATUS38 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS37 CFGINTERRUPTMSIPENDINGSTATUS37 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS36 CFGINTERRUPTMSIPENDINGSTATUS36 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS35 CFGINTERRUPTMSIPENDINGSTATUS35 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS34 CFGINTERRUPTMSIPENDINGSTATUS34 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS33 CFGINTERRUPTMSIPENDINGSTATUS33 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS32 CFGINTERRUPTMSIPENDINGSTATUS32 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS31 CFGINTERRUPTMSIPENDINGSTATUS31 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS30 CFGINTERRUPTMSIPENDINGSTATUS30 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS29 CFGINTERRUPTMSIPENDINGSTATUS29 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS28 CFGINTERRUPTMSIPENDINGSTATUS28 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS27 CFGINTERRUPTMSIPENDINGSTATUS27 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS26 CFGINTERRUPTMSIPENDINGSTATUS26 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS25 CFGINTERRUPTMSIPENDINGSTATUS25 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS24 CFGINTERRUPTMSIPENDINGSTATUS24 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS23 CFGINTERRUPTMSIPENDINGSTATUS23 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS22 CFGINTERRUPTMSIPENDINGSTATUS22 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS21 CFGINTERRUPTMSIPENDINGSTATUS21 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS20 CFGINTERRUPTMSIPENDINGSTATUS20 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS19 CFGINTERRUPTMSIPENDINGSTATUS19 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS18 CFGINTERRUPTMSIPENDINGSTATUS18 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS17 CFGINTERRUPTMSIPENDINGSTATUS17 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS16 CFGINTERRUPTMSIPENDINGSTATUS16 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS15 CFGINTERRUPTMSIPENDINGSTATUS15 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS14 CFGINTERRUPTMSIPENDINGSTATUS14 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS13 CFGINTERRUPTMSIPENDINGSTATUS13 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS12 CFGINTERRUPTMSIPENDINGSTATUS12 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS11 CFGINTERRUPTMSIPENDINGSTATUS11 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS10 CFGINTERRUPTMSIPENDINGSTATUS10 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS9 CFGINTERRUPTMSIPENDINGSTATUS9 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS8 CFGINTERRUPTMSIPENDINGSTATUS8 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS7 CFGINTERRUPTMSIPENDINGSTATUS7 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS6 CFGINTERRUPTMSIPENDINGSTATUS6 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS5 CFGINTERRUPTMSIPENDINGSTATUS5 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS4 CFGINTERRUPTMSIPENDINGSTATUS4 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS3 CFGINTERRUPTMSIPENDINGSTATUS3 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS2 CFGINTERRUPTMSIPENDINGSTATUS2 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS1 CFGINTERRUPTMSIPENDINGSTATUS1 input)
		(pin CFGINTERRUPTMSIPENDINGSTATUS0 CFGINTERRUPTMSIPENDINGSTATUS0 input)
		(pin CFGINTERRUPTMSISELECT3 CFGINTERRUPTMSISELECT3 input)
		(pin CFGINTERRUPTMSISELECT2 CFGINTERRUPTMSISELECT2 input)
		(pin CFGINTERRUPTMSISELECT1 CFGINTERRUPTMSISELECT1 input)
		(pin CFGINTERRUPTMSISELECT0 CFGINTERRUPTMSISELECT0 input)
		(pin CFGINTERRUPTMSISENT CFGINTERRUPTMSISENT output)
		(pin CFGINTERRUPTMSITPHPRESENT CFGINTERRUPTMSITPHPRESENT input)
		(pin CFGINTERRUPTMSITPHSTTAG8 CFGINTERRUPTMSITPHSTTAG8 input)
		(pin CFGINTERRUPTMSITPHSTTAG7 CFGINTERRUPTMSITPHSTTAG7 input)
		(pin CFGINTERRUPTMSITPHSTTAG6 CFGINTERRUPTMSITPHSTTAG6 input)
		(pin CFGINTERRUPTMSITPHSTTAG5 CFGINTERRUPTMSITPHSTTAG5 input)
		(pin CFGINTERRUPTMSITPHSTTAG4 CFGINTERRUPTMSITPHSTTAG4 input)
		(pin CFGINTERRUPTMSITPHSTTAG3 CFGINTERRUPTMSITPHSTTAG3 input)
		(pin CFGINTERRUPTMSITPHSTTAG2 CFGINTERRUPTMSITPHSTTAG2 input)
		(pin CFGINTERRUPTMSITPHSTTAG1 CFGINTERRUPTMSITPHSTTAG1 input)
		(pin CFGINTERRUPTMSITPHSTTAG0 CFGINTERRUPTMSITPHSTTAG0 input)
		(pin CFGINTERRUPTMSITPHTYPE1 CFGINTERRUPTMSITPHTYPE1 input)
		(pin CFGINTERRUPTMSITPHTYPE0 CFGINTERRUPTMSITPHTYPE0 input)
		(pin CFGINTERRUPTMSIVFENABLE5 CFGINTERRUPTMSIVFENABLE5 output)
		(pin CFGINTERRUPTMSIVFENABLE4 CFGINTERRUPTMSIVFENABLE4 output)
		(pin CFGINTERRUPTMSIVFENABLE3 CFGINTERRUPTMSIVFENABLE3 output)
		(pin CFGINTERRUPTMSIVFENABLE2 CFGINTERRUPTMSIVFENABLE2 output)
		(pin CFGINTERRUPTMSIVFENABLE1 CFGINTERRUPTMSIVFENABLE1 output)
		(pin CFGINTERRUPTMSIVFENABLE0 CFGINTERRUPTMSIVFENABLE0 output)
		(pin CFGINTERRUPTMSIXADDRESS63 CFGINTERRUPTMSIXADDRESS63 input)
		(pin CFGINTERRUPTMSIXADDRESS62 CFGINTERRUPTMSIXADDRESS62 input)
		(pin CFGINTERRUPTMSIXADDRESS61 CFGINTERRUPTMSIXADDRESS61 input)
		(pin CFGINTERRUPTMSIXADDRESS60 CFGINTERRUPTMSIXADDRESS60 input)
		(pin CFGINTERRUPTMSIXADDRESS59 CFGINTERRUPTMSIXADDRESS59 input)
		(pin CFGINTERRUPTMSIXADDRESS58 CFGINTERRUPTMSIXADDRESS58 input)
		(pin CFGINTERRUPTMSIXADDRESS57 CFGINTERRUPTMSIXADDRESS57 input)
		(pin CFGINTERRUPTMSIXADDRESS56 CFGINTERRUPTMSIXADDRESS56 input)
		(pin CFGINTERRUPTMSIXADDRESS55 CFGINTERRUPTMSIXADDRESS55 input)
		(pin CFGINTERRUPTMSIXADDRESS54 CFGINTERRUPTMSIXADDRESS54 input)
		(pin CFGINTERRUPTMSIXADDRESS53 CFGINTERRUPTMSIXADDRESS53 input)
		(pin CFGINTERRUPTMSIXADDRESS52 CFGINTERRUPTMSIXADDRESS52 input)
		(pin CFGINTERRUPTMSIXADDRESS51 CFGINTERRUPTMSIXADDRESS51 input)
		(pin CFGINTERRUPTMSIXADDRESS50 CFGINTERRUPTMSIXADDRESS50 input)
		(pin CFGINTERRUPTMSIXADDRESS49 CFGINTERRUPTMSIXADDRESS49 input)
		(pin CFGINTERRUPTMSIXADDRESS48 CFGINTERRUPTMSIXADDRESS48 input)
		(pin CFGINTERRUPTMSIXADDRESS47 CFGINTERRUPTMSIXADDRESS47 input)
		(pin CFGINTERRUPTMSIXADDRESS46 CFGINTERRUPTMSIXADDRESS46 input)
		(pin CFGINTERRUPTMSIXADDRESS45 CFGINTERRUPTMSIXADDRESS45 input)
		(pin CFGINTERRUPTMSIXADDRESS44 CFGINTERRUPTMSIXADDRESS44 input)
		(pin CFGINTERRUPTMSIXADDRESS43 CFGINTERRUPTMSIXADDRESS43 input)
		(pin CFGINTERRUPTMSIXADDRESS42 CFGINTERRUPTMSIXADDRESS42 input)
		(pin CFGINTERRUPTMSIXADDRESS41 CFGINTERRUPTMSIXADDRESS41 input)
		(pin CFGINTERRUPTMSIXADDRESS40 CFGINTERRUPTMSIXADDRESS40 input)
		(pin CFGINTERRUPTMSIXADDRESS39 CFGINTERRUPTMSIXADDRESS39 input)
		(pin CFGINTERRUPTMSIXADDRESS38 CFGINTERRUPTMSIXADDRESS38 input)
		(pin CFGINTERRUPTMSIXADDRESS37 CFGINTERRUPTMSIXADDRESS37 input)
		(pin CFGINTERRUPTMSIXADDRESS36 CFGINTERRUPTMSIXADDRESS36 input)
		(pin CFGINTERRUPTMSIXADDRESS35 CFGINTERRUPTMSIXADDRESS35 input)
		(pin CFGINTERRUPTMSIXADDRESS34 CFGINTERRUPTMSIXADDRESS34 input)
		(pin CFGINTERRUPTMSIXADDRESS33 CFGINTERRUPTMSIXADDRESS33 input)
		(pin CFGINTERRUPTMSIXADDRESS32 CFGINTERRUPTMSIXADDRESS32 input)
		(pin CFGINTERRUPTMSIXADDRESS31 CFGINTERRUPTMSIXADDRESS31 input)
		(pin CFGINTERRUPTMSIXADDRESS30 CFGINTERRUPTMSIXADDRESS30 input)
		(pin CFGINTERRUPTMSIXADDRESS29 CFGINTERRUPTMSIXADDRESS29 input)
		(pin CFGINTERRUPTMSIXADDRESS28 CFGINTERRUPTMSIXADDRESS28 input)
		(pin CFGINTERRUPTMSIXADDRESS27 CFGINTERRUPTMSIXADDRESS27 input)
		(pin CFGINTERRUPTMSIXADDRESS26 CFGINTERRUPTMSIXADDRESS26 input)
		(pin CFGINTERRUPTMSIXADDRESS25 CFGINTERRUPTMSIXADDRESS25 input)
		(pin CFGINTERRUPTMSIXADDRESS24 CFGINTERRUPTMSIXADDRESS24 input)
		(pin CFGINTERRUPTMSIXADDRESS23 CFGINTERRUPTMSIXADDRESS23 input)
		(pin CFGINTERRUPTMSIXADDRESS22 CFGINTERRUPTMSIXADDRESS22 input)
		(pin CFGINTERRUPTMSIXADDRESS21 CFGINTERRUPTMSIXADDRESS21 input)
		(pin CFGINTERRUPTMSIXADDRESS20 CFGINTERRUPTMSIXADDRESS20 input)
		(pin CFGINTERRUPTMSIXADDRESS19 CFGINTERRUPTMSIXADDRESS19 input)
		(pin CFGINTERRUPTMSIXADDRESS18 CFGINTERRUPTMSIXADDRESS18 input)
		(pin CFGINTERRUPTMSIXADDRESS17 CFGINTERRUPTMSIXADDRESS17 input)
		(pin CFGINTERRUPTMSIXADDRESS16 CFGINTERRUPTMSIXADDRESS16 input)
		(pin CFGINTERRUPTMSIXADDRESS15 CFGINTERRUPTMSIXADDRESS15 input)
		(pin CFGINTERRUPTMSIXADDRESS14 CFGINTERRUPTMSIXADDRESS14 input)
		(pin CFGINTERRUPTMSIXADDRESS13 CFGINTERRUPTMSIXADDRESS13 input)
		(pin CFGINTERRUPTMSIXADDRESS12 CFGINTERRUPTMSIXADDRESS12 input)
		(pin CFGINTERRUPTMSIXADDRESS11 CFGINTERRUPTMSIXADDRESS11 input)
		(pin CFGINTERRUPTMSIXADDRESS10 CFGINTERRUPTMSIXADDRESS10 input)
		(pin CFGINTERRUPTMSIXADDRESS9 CFGINTERRUPTMSIXADDRESS9 input)
		(pin CFGINTERRUPTMSIXADDRESS8 CFGINTERRUPTMSIXADDRESS8 input)
		(pin CFGINTERRUPTMSIXADDRESS7 CFGINTERRUPTMSIXADDRESS7 input)
		(pin CFGINTERRUPTMSIXADDRESS6 CFGINTERRUPTMSIXADDRESS6 input)
		(pin CFGINTERRUPTMSIXADDRESS5 CFGINTERRUPTMSIXADDRESS5 input)
		(pin CFGINTERRUPTMSIXADDRESS4 CFGINTERRUPTMSIXADDRESS4 input)
		(pin CFGINTERRUPTMSIXADDRESS3 CFGINTERRUPTMSIXADDRESS3 input)
		(pin CFGINTERRUPTMSIXADDRESS2 CFGINTERRUPTMSIXADDRESS2 input)
		(pin CFGINTERRUPTMSIXADDRESS1 CFGINTERRUPTMSIXADDRESS1 input)
		(pin CFGINTERRUPTMSIXADDRESS0 CFGINTERRUPTMSIXADDRESS0 input)
		(pin CFGINTERRUPTMSIXDATA31 CFGINTERRUPTMSIXDATA31 input)
		(pin CFGINTERRUPTMSIXDATA30 CFGINTERRUPTMSIXDATA30 input)
		(pin CFGINTERRUPTMSIXDATA29 CFGINTERRUPTMSIXDATA29 input)
		(pin CFGINTERRUPTMSIXDATA28 CFGINTERRUPTMSIXDATA28 input)
		(pin CFGINTERRUPTMSIXDATA27 CFGINTERRUPTMSIXDATA27 input)
		(pin CFGINTERRUPTMSIXDATA26 CFGINTERRUPTMSIXDATA26 input)
		(pin CFGINTERRUPTMSIXDATA25 CFGINTERRUPTMSIXDATA25 input)
		(pin CFGINTERRUPTMSIXDATA24 CFGINTERRUPTMSIXDATA24 input)
		(pin CFGINTERRUPTMSIXDATA23 CFGINTERRUPTMSIXDATA23 input)
		(pin CFGINTERRUPTMSIXDATA22 CFGINTERRUPTMSIXDATA22 input)
		(pin CFGINTERRUPTMSIXDATA21 CFGINTERRUPTMSIXDATA21 input)
		(pin CFGINTERRUPTMSIXDATA20 CFGINTERRUPTMSIXDATA20 input)
		(pin CFGINTERRUPTMSIXDATA19 CFGINTERRUPTMSIXDATA19 input)
		(pin CFGINTERRUPTMSIXDATA18 CFGINTERRUPTMSIXDATA18 input)
		(pin CFGINTERRUPTMSIXDATA17 CFGINTERRUPTMSIXDATA17 input)
		(pin CFGINTERRUPTMSIXDATA16 CFGINTERRUPTMSIXDATA16 input)
		(pin CFGINTERRUPTMSIXDATA15 CFGINTERRUPTMSIXDATA15 input)
		(pin CFGINTERRUPTMSIXDATA14 CFGINTERRUPTMSIXDATA14 input)
		(pin CFGINTERRUPTMSIXDATA13 CFGINTERRUPTMSIXDATA13 input)
		(pin CFGINTERRUPTMSIXDATA12 CFGINTERRUPTMSIXDATA12 input)
		(pin CFGINTERRUPTMSIXDATA11 CFGINTERRUPTMSIXDATA11 input)
		(pin CFGINTERRUPTMSIXDATA10 CFGINTERRUPTMSIXDATA10 input)
		(pin CFGINTERRUPTMSIXDATA9 CFGINTERRUPTMSIXDATA9 input)
		(pin CFGINTERRUPTMSIXDATA8 CFGINTERRUPTMSIXDATA8 input)
		(pin CFGINTERRUPTMSIXDATA7 CFGINTERRUPTMSIXDATA7 input)
		(pin CFGINTERRUPTMSIXDATA6 CFGINTERRUPTMSIXDATA6 input)
		(pin CFGINTERRUPTMSIXDATA5 CFGINTERRUPTMSIXDATA5 input)
		(pin CFGINTERRUPTMSIXDATA4 CFGINTERRUPTMSIXDATA4 input)
		(pin CFGINTERRUPTMSIXDATA3 CFGINTERRUPTMSIXDATA3 input)
		(pin CFGINTERRUPTMSIXDATA2 CFGINTERRUPTMSIXDATA2 input)
		(pin CFGINTERRUPTMSIXDATA1 CFGINTERRUPTMSIXDATA1 input)
		(pin CFGINTERRUPTMSIXDATA0 CFGINTERRUPTMSIXDATA0 input)
		(pin CFGINTERRUPTMSIXENABLE1 CFGINTERRUPTMSIXENABLE1 output)
		(pin CFGINTERRUPTMSIXENABLE0 CFGINTERRUPTMSIXENABLE0 output)
		(pin CFGINTERRUPTMSIXFAIL CFGINTERRUPTMSIXFAIL output)
		(pin CFGINTERRUPTMSIXINT CFGINTERRUPTMSIXINT input)
		(pin CFGINTERRUPTMSIXMASK1 CFGINTERRUPTMSIXMASK1 output)
		(pin CFGINTERRUPTMSIXMASK0 CFGINTERRUPTMSIXMASK0 output)
		(pin CFGINTERRUPTMSIXSENT CFGINTERRUPTMSIXSENT output)
		(pin CFGINTERRUPTMSIXVFENABLE5 CFGINTERRUPTMSIXVFENABLE5 output)
		(pin CFGINTERRUPTMSIXVFENABLE4 CFGINTERRUPTMSIXVFENABLE4 output)
		(pin CFGINTERRUPTMSIXVFENABLE3 CFGINTERRUPTMSIXVFENABLE3 output)
		(pin CFGINTERRUPTMSIXVFENABLE2 CFGINTERRUPTMSIXVFENABLE2 output)
		(pin CFGINTERRUPTMSIXVFENABLE1 CFGINTERRUPTMSIXVFENABLE1 output)
		(pin CFGINTERRUPTMSIXVFENABLE0 CFGINTERRUPTMSIXVFENABLE0 output)
		(pin CFGINTERRUPTMSIXVFMASK5 CFGINTERRUPTMSIXVFMASK5 output)
		(pin CFGINTERRUPTMSIXVFMASK4 CFGINTERRUPTMSIXVFMASK4 output)
		(pin CFGINTERRUPTMSIXVFMASK3 CFGINTERRUPTMSIXVFMASK3 output)
		(pin CFGINTERRUPTMSIXVFMASK2 CFGINTERRUPTMSIXVFMASK2 output)
		(pin CFGINTERRUPTMSIXVFMASK1 CFGINTERRUPTMSIXVFMASK1 output)
		(pin CFGINTERRUPTMSIXVFMASK0 CFGINTERRUPTMSIXVFMASK0 output)
		(pin CFGINTERRUPTPENDING1 CFGINTERRUPTPENDING1 input)
		(pin CFGINTERRUPTPENDING0 CFGINTERRUPTPENDING0 input)
		(pin CFGINTERRUPTSENT CFGINTERRUPTSENT output)
		(pin CFGLINKPOWERSTATE1 CFGLINKPOWERSTATE1 output)
		(pin CFGLINKPOWERSTATE0 CFGLINKPOWERSTATE0 output)
		(pin CFGLINKTRAININGENABLE CFGLINKTRAININGENABLE input)
		(pin CFGLOCALERROR CFGLOCALERROR output)
		(pin CFGLTRENABLE CFGLTRENABLE output)
		(pin CFGLTSSMSTATE5 CFGLTSSMSTATE5 output)
		(pin CFGLTSSMSTATE4 CFGLTSSMSTATE4 output)
		(pin CFGLTSSMSTATE3 CFGLTSSMSTATE3 output)
		(pin CFGLTSSMSTATE2 CFGLTSSMSTATE2 output)
		(pin CFGLTSSMSTATE1 CFGLTSSMSTATE1 output)
		(pin CFGLTSSMSTATE0 CFGLTSSMSTATE0 output)
		(pin CFGMAXPAYLOAD2 CFGMAXPAYLOAD2 output)
		(pin CFGMAXPAYLOAD1 CFGMAXPAYLOAD1 output)
		(pin CFGMAXPAYLOAD0 CFGMAXPAYLOAD0 output)
		(pin CFGMAXREADREQ2 CFGMAXREADREQ2 output)
		(pin CFGMAXREADREQ1 CFGMAXREADREQ1 output)
		(pin CFGMAXREADREQ0 CFGMAXREADREQ0 output)
		(pin CFGMCUPDATEDONE CFGMCUPDATEDONE output)
		(pin CFGMCUPDATEREQUEST CFGMCUPDATEREQUEST input)
		(pin CFGMGMTADDR18 CFGMGMTADDR18 input)
		(pin CFGMGMTADDR17 CFGMGMTADDR17 input)
		(pin CFGMGMTADDR16 CFGMGMTADDR16 input)
		(pin CFGMGMTADDR15 CFGMGMTADDR15 input)
		(pin CFGMGMTADDR14 CFGMGMTADDR14 input)
		(pin CFGMGMTADDR13 CFGMGMTADDR13 input)
		(pin CFGMGMTADDR12 CFGMGMTADDR12 input)
		(pin CFGMGMTADDR11 CFGMGMTADDR11 input)
		(pin CFGMGMTADDR10 CFGMGMTADDR10 input)
		(pin CFGMGMTADDR9 CFGMGMTADDR9 input)
		(pin CFGMGMTADDR8 CFGMGMTADDR8 input)
		(pin CFGMGMTADDR7 CFGMGMTADDR7 input)
		(pin CFGMGMTADDR6 CFGMGMTADDR6 input)
		(pin CFGMGMTADDR5 CFGMGMTADDR5 input)
		(pin CFGMGMTADDR4 CFGMGMTADDR4 input)
		(pin CFGMGMTADDR3 CFGMGMTADDR3 input)
		(pin CFGMGMTADDR2 CFGMGMTADDR2 input)
		(pin CFGMGMTADDR1 CFGMGMTADDR1 input)
		(pin CFGMGMTADDR0 CFGMGMTADDR0 input)
		(pin CFGMGMTBYTEENABLE3 CFGMGMTBYTEENABLE3 input)
		(pin CFGMGMTBYTEENABLE2 CFGMGMTBYTEENABLE2 input)
		(pin CFGMGMTBYTEENABLE1 CFGMGMTBYTEENABLE1 input)
		(pin CFGMGMTBYTEENABLE0 CFGMGMTBYTEENABLE0 input)
		(pin CFGMGMTREAD CFGMGMTREAD input)
		(pin CFGMGMTREADDATA31 CFGMGMTREADDATA31 output)
		(pin CFGMGMTREADDATA30 CFGMGMTREADDATA30 output)
		(pin CFGMGMTREADDATA29 CFGMGMTREADDATA29 output)
		(pin CFGMGMTREADDATA28 CFGMGMTREADDATA28 output)
		(pin CFGMGMTREADDATA27 CFGMGMTREADDATA27 output)
		(pin CFGMGMTREADDATA26 CFGMGMTREADDATA26 output)
		(pin CFGMGMTREADDATA25 CFGMGMTREADDATA25 output)
		(pin CFGMGMTREADDATA24 CFGMGMTREADDATA24 output)
		(pin CFGMGMTREADDATA23 CFGMGMTREADDATA23 output)
		(pin CFGMGMTREADDATA22 CFGMGMTREADDATA22 output)
		(pin CFGMGMTREADDATA21 CFGMGMTREADDATA21 output)
		(pin CFGMGMTREADDATA20 CFGMGMTREADDATA20 output)
		(pin CFGMGMTREADDATA19 CFGMGMTREADDATA19 output)
		(pin CFGMGMTREADDATA18 CFGMGMTREADDATA18 output)
		(pin CFGMGMTREADDATA17 CFGMGMTREADDATA17 output)
		(pin CFGMGMTREADDATA16 CFGMGMTREADDATA16 output)
		(pin CFGMGMTREADDATA15 CFGMGMTREADDATA15 output)
		(pin CFGMGMTREADDATA14 CFGMGMTREADDATA14 output)
		(pin CFGMGMTREADDATA13 CFGMGMTREADDATA13 output)
		(pin CFGMGMTREADDATA12 CFGMGMTREADDATA12 output)
		(pin CFGMGMTREADDATA11 CFGMGMTREADDATA11 output)
		(pin CFGMGMTREADDATA10 CFGMGMTREADDATA10 output)
		(pin CFGMGMTREADDATA9 CFGMGMTREADDATA9 output)
		(pin CFGMGMTREADDATA8 CFGMGMTREADDATA8 output)
		(pin CFGMGMTREADDATA7 CFGMGMTREADDATA7 output)
		(pin CFGMGMTREADDATA6 CFGMGMTREADDATA6 output)
		(pin CFGMGMTREADDATA5 CFGMGMTREADDATA5 output)
		(pin CFGMGMTREADDATA4 CFGMGMTREADDATA4 output)
		(pin CFGMGMTREADDATA3 CFGMGMTREADDATA3 output)
		(pin CFGMGMTREADDATA2 CFGMGMTREADDATA2 output)
		(pin CFGMGMTREADDATA1 CFGMGMTREADDATA1 output)
		(pin CFGMGMTREADDATA0 CFGMGMTREADDATA0 output)
		(pin CFGMGMTREADWRITEDONE CFGMGMTREADWRITEDONE output)
		(pin CFGMGMTTYPE1CFGREGACCESS CFGMGMTTYPE1CFGREGACCESS input)
		(pin CFGMGMTWRITE CFGMGMTWRITE input)
		(pin CFGMGMTWRITEDATA31 CFGMGMTWRITEDATA31 input)
		(pin CFGMGMTWRITEDATA30 CFGMGMTWRITEDATA30 input)
		(pin CFGMGMTWRITEDATA29 CFGMGMTWRITEDATA29 input)
		(pin CFGMGMTWRITEDATA28 CFGMGMTWRITEDATA28 input)
		(pin CFGMGMTWRITEDATA27 CFGMGMTWRITEDATA27 input)
		(pin CFGMGMTWRITEDATA26 CFGMGMTWRITEDATA26 input)
		(pin CFGMGMTWRITEDATA25 CFGMGMTWRITEDATA25 input)
		(pin CFGMGMTWRITEDATA24 CFGMGMTWRITEDATA24 input)
		(pin CFGMGMTWRITEDATA23 CFGMGMTWRITEDATA23 input)
		(pin CFGMGMTWRITEDATA22 CFGMGMTWRITEDATA22 input)
		(pin CFGMGMTWRITEDATA21 CFGMGMTWRITEDATA21 input)
		(pin CFGMGMTWRITEDATA20 CFGMGMTWRITEDATA20 input)
		(pin CFGMGMTWRITEDATA19 CFGMGMTWRITEDATA19 input)
		(pin CFGMGMTWRITEDATA18 CFGMGMTWRITEDATA18 input)
		(pin CFGMGMTWRITEDATA17 CFGMGMTWRITEDATA17 input)
		(pin CFGMGMTWRITEDATA16 CFGMGMTWRITEDATA16 input)
		(pin CFGMGMTWRITEDATA15 CFGMGMTWRITEDATA15 input)
		(pin CFGMGMTWRITEDATA14 CFGMGMTWRITEDATA14 input)
		(pin CFGMGMTWRITEDATA13 CFGMGMTWRITEDATA13 input)
		(pin CFGMGMTWRITEDATA12 CFGMGMTWRITEDATA12 input)
		(pin CFGMGMTWRITEDATA11 CFGMGMTWRITEDATA11 input)
		(pin CFGMGMTWRITEDATA10 CFGMGMTWRITEDATA10 input)
		(pin CFGMGMTWRITEDATA9 CFGMGMTWRITEDATA9 input)
		(pin CFGMGMTWRITEDATA8 CFGMGMTWRITEDATA8 input)
		(pin CFGMGMTWRITEDATA7 CFGMGMTWRITEDATA7 input)
		(pin CFGMGMTWRITEDATA6 CFGMGMTWRITEDATA6 input)
		(pin CFGMGMTWRITEDATA5 CFGMGMTWRITEDATA5 input)
		(pin CFGMGMTWRITEDATA4 CFGMGMTWRITEDATA4 input)
		(pin CFGMGMTWRITEDATA3 CFGMGMTWRITEDATA3 input)
		(pin CFGMGMTWRITEDATA2 CFGMGMTWRITEDATA2 input)
		(pin CFGMGMTWRITEDATA1 CFGMGMTWRITEDATA1 input)
		(pin CFGMGMTWRITEDATA0 CFGMGMTWRITEDATA0 input)
		(pin CFGMSGRECEIVED CFGMSGRECEIVED output)
		(pin CFGMSGRECEIVEDDATA7 CFGMSGRECEIVEDDATA7 output)
		(pin CFGMSGRECEIVEDDATA6 CFGMSGRECEIVEDDATA6 output)
		(pin CFGMSGRECEIVEDDATA5 CFGMSGRECEIVEDDATA5 output)
		(pin CFGMSGRECEIVEDDATA4 CFGMSGRECEIVEDDATA4 output)
		(pin CFGMSGRECEIVEDDATA3 CFGMSGRECEIVEDDATA3 output)
		(pin CFGMSGRECEIVEDDATA2 CFGMSGRECEIVEDDATA2 output)
		(pin CFGMSGRECEIVEDDATA1 CFGMSGRECEIVEDDATA1 output)
		(pin CFGMSGRECEIVEDDATA0 CFGMSGRECEIVEDDATA0 output)
		(pin CFGMSGRECEIVEDTYPE4 CFGMSGRECEIVEDTYPE4 output)
		(pin CFGMSGRECEIVEDTYPE3 CFGMSGRECEIVEDTYPE3 output)
		(pin CFGMSGRECEIVEDTYPE2 CFGMSGRECEIVEDTYPE2 output)
		(pin CFGMSGRECEIVEDTYPE1 CFGMSGRECEIVEDTYPE1 output)
		(pin CFGMSGRECEIVEDTYPE0 CFGMSGRECEIVEDTYPE0 output)
		(pin CFGMSGTRANSMIT CFGMSGTRANSMIT input)
		(pin CFGMSGTRANSMITDATA31 CFGMSGTRANSMITDATA31 input)
		(pin CFGMSGTRANSMITDATA30 CFGMSGTRANSMITDATA30 input)
		(pin CFGMSGTRANSMITDATA29 CFGMSGTRANSMITDATA29 input)
		(pin CFGMSGTRANSMITDATA28 CFGMSGTRANSMITDATA28 input)
		(pin CFGMSGTRANSMITDATA27 CFGMSGTRANSMITDATA27 input)
		(pin CFGMSGTRANSMITDATA26 CFGMSGTRANSMITDATA26 input)
		(pin CFGMSGTRANSMITDATA25 CFGMSGTRANSMITDATA25 input)
		(pin CFGMSGTRANSMITDATA24 CFGMSGTRANSMITDATA24 input)
		(pin CFGMSGTRANSMITDATA23 CFGMSGTRANSMITDATA23 input)
		(pin CFGMSGTRANSMITDATA22 CFGMSGTRANSMITDATA22 input)
		(pin CFGMSGTRANSMITDATA21 CFGMSGTRANSMITDATA21 input)
		(pin CFGMSGTRANSMITDATA20 CFGMSGTRANSMITDATA20 input)
		(pin CFGMSGTRANSMITDATA19 CFGMSGTRANSMITDATA19 input)
		(pin CFGMSGTRANSMITDATA18 CFGMSGTRANSMITDATA18 input)
		(pin CFGMSGTRANSMITDATA17 CFGMSGTRANSMITDATA17 input)
		(pin CFGMSGTRANSMITDATA16 CFGMSGTRANSMITDATA16 input)
		(pin CFGMSGTRANSMITDATA15 CFGMSGTRANSMITDATA15 input)
		(pin CFGMSGTRANSMITDATA14 CFGMSGTRANSMITDATA14 input)
		(pin CFGMSGTRANSMITDATA13 CFGMSGTRANSMITDATA13 input)
		(pin CFGMSGTRANSMITDATA12 CFGMSGTRANSMITDATA12 input)
		(pin CFGMSGTRANSMITDATA11 CFGMSGTRANSMITDATA11 input)
		(pin CFGMSGTRANSMITDATA10 CFGMSGTRANSMITDATA10 input)
		(pin CFGMSGTRANSMITDATA9 CFGMSGTRANSMITDATA9 input)
		(pin CFGMSGTRANSMITDATA8 CFGMSGTRANSMITDATA8 input)
		(pin CFGMSGTRANSMITDATA7 CFGMSGTRANSMITDATA7 input)
		(pin CFGMSGTRANSMITDATA6 CFGMSGTRANSMITDATA6 input)
		(pin CFGMSGTRANSMITDATA5 CFGMSGTRANSMITDATA5 input)
		(pin CFGMSGTRANSMITDATA4 CFGMSGTRANSMITDATA4 input)
		(pin CFGMSGTRANSMITDATA3 CFGMSGTRANSMITDATA3 input)
		(pin CFGMSGTRANSMITDATA2 CFGMSGTRANSMITDATA2 input)
		(pin CFGMSGTRANSMITDATA1 CFGMSGTRANSMITDATA1 input)
		(pin CFGMSGTRANSMITDATA0 CFGMSGTRANSMITDATA0 input)
		(pin CFGMSGTRANSMITDONE CFGMSGTRANSMITDONE output)
		(pin CFGMSGTRANSMITTYPE2 CFGMSGTRANSMITTYPE2 input)
		(pin CFGMSGTRANSMITTYPE1 CFGMSGTRANSMITTYPE1 input)
		(pin CFGMSGTRANSMITTYPE0 CFGMSGTRANSMITTYPE0 input)
		(pin CFGNEGOTIATEDWIDTH3 CFGNEGOTIATEDWIDTH3 output)
		(pin CFGNEGOTIATEDWIDTH2 CFGNEGOTIATEDWIDTH2 output)
		(pin CFGNEGOTIATEDWIDTH1 CFGNEGOTIATEDWIDTH1 output)
		(pin CFGNEGOTIATEDWIDTH0 CFGNEGOTIATEDWIDTH0 output)
		(pin CFGOBFFENABLE1 CFGOBFFENABLE1 output)
		(pin CFGOBFFENABLE0 CFGOBFFENABLE0 output)
		(pin CFGPERFUNCSTATUSCONTROL2 CFGPERFUNCSTATUSCONTROL2 input)
		(pin CFGPERFUNCSTATUSCONTROL1 CFGPERFUNCSTATUSCONTROL1 input)
		(pin CFGPERFUNCSTATUSCONTROL0 CFGPERFUNCSTATUSCONTROL0 input)
		(pin CFGPERFUNCSTATUSDATA15 CFGPERFUNCSTATUSDATA15 output)
		(pin CFGPERFUNCSTATUSDATA14 CFGPERFUNCSTATUSDATA14 output)
		(pin CFGPERFUNCSTATUSDATA13 CFGPERFUNCSTATUSDATA13 output)
		(pin CFGPERFUNCSTATUSDATA12 CFGPERFUNCSTATUSDATA12 output)
		(pin CFGPERFUNCSTATUSDATA11 CFGPERFUNCSTATUSDATA11 output)
		(pin CFGPERFUNCSTATUSDATA10 CFGPERFUNCSTATUSDATA10 output)
		(pin CFGPERFUNCSTATUSDATA9 CFGPERFUNCSTATUSDATA9 output)
		(pin CFGPERFUNCSTATUSDATA8 CFGPERFUNCSTATUSDATA8 output)
		(pin CFGPERFUNCSTATUSDATA7 CFGPERFUNCSTATUSDATA7 output)
		(pin CFGPERFUNCSTATUSDATA6 CFGPERFUNCSTATUSDATA6 output)
		(pin CFGPERFUNCSTATUSDATA5 CFGPERFUNCSTATUSDATA5 output)
		(pin CFGPERFUNCSTATUSDATA4 CFGPERFUNCSTATUSDATA4 output)
		(pin CFGPERFUNCSTATUSDATA3 CFGPERFUNCSTATUSDATA3 output)
		(pin CFGPERFUNCSTATUSDATA2 CFGPERFUNCSTATUSDATA2 output)
		(pin CFGPERFUNCSTATUSDATA1 CFGPERFUNCSTATUSDATA1 output)
		(pin CFGPERFUNCSTATUSDATA0 CFGPERFUNCSTATUSDATA0 output)
		(pin CFGPERFUNCTIONNUMBER2 CFGPERFUNCTIONNUMBER2 input)
		(pin CFGPERFUNCTIONNUMBER1 CFGPERFUNCTIONNUMBER1 input)
		(pin CFGPERFUNCTIONNUMBER0 CFGPERFUNCTIONNUMBER0 input)
		(pin CFGPERFUNCTIONOUTPUTREQUEST CFGPERFUNCTIONOUTPUTREQUEST input)
		(pin CFGPERFUNCTIONUPDATEDONE CFGPERFUNCTIONUPDATEDONE output)
		(pin CFGPHYLINKDOWN CFGPHYLINKDOWN output)
		(pin CFGPHYLINKSTATUS1 CFGPHYLINKSTATUS1 output)
		(pin CFGPHYLINKSTATUS0 CFGPHYLINKSTATUS0 output)
		(pin CFGPLSTATUSCHANGE CFGPLSTATUSCHANGE output)
		(pin CFGPOWERSTATECHANGEACK CFGPOWERSTATECHANGEACK input)
		(pin CFGPOWERSTATECHANGEINTERRUPT CFGPOWERSTATECHANGEINTERRUPT output)
		(pin CFGRCBSTATUS1 CFGRCBSTATUS1 output)
		(pin CFGRCBSTATUS0 CFGRCBSTATUS0 output)
		(pin CFGREQPMTRANSITIONL23READY CFGREQPMTRANSITIONL23READY input)
		(pin CFGREVID7 CFGREVID7 input)
		(pin CFGREVID6 CFGREVID6 input)
		(pin CFGREVID5 CFGREVID5 input)
		(pin CFGREVID4 CFGREVID4 input)
		(pin CFGREVID3 CFGREVID3 input)
		(pin CFGREVID2 CFGREVID2 input)
		(pin CFGREVID1 CFGREVID1 input)
		(pin CFGREVID0 CFGREVID0 input)
		(pin CFGSUBSYSID15 CFGSUBSYSID15 input)
		(pin CFGSUBSYSID14 CFGSUBSYSID14 input)
		(pin CFGSUBSYSID13 CFGSUBSYSID13 input)
		(pin CFGSUBSYSID12 CFGSUBSYSID12 input)
		(pin CFGSUBSYSID11 CFGSUBSYSID11 input)
		(pin CFGSUBSYSID10 CFGSUBSYSID10 input)
		(pin CFGSUBSYSID9 CFGSUBSYSID9 input)
		(pin CFGSUBSYSID8 CFGSUBSYSID8 input)
		(pin CFGSUBSYSID7 CFGSUBSYSID7 input)
		(pin CFGSUBSYSID6 CFGSUBSYSID6 input)
		(pin CFGSUBSYSID5 CFGSUBSYSID5 input)
		(pin CFGSUBSYSID4 CFGSUBSYSID4 input)
		(pin CFGSUBSYSID3 CFGSUBSYSID3 input)
		(pin CFGSUBSYSID2 CFGSUBSYSID2 input)
		(pin CFGSUBSYSID1 CFGSUBSYSID1 input)
		(pin CFGSUBSYSID0 CFGSUBSYSID0 input)
		(pin CFGSUBSYSVENDID15 CFGSUBSYSVENDID15 input)
		(pin CFGSUBSYSVENDID14 CFGSUBSYSVENDID14 input)
		(pin CFGSUBSYSVENDID13 CFGSUBSYSVENDID13 input)
		(pin CFGSUBSYSVENDID12 CFGSUBSYSVENDID12 input)
		(pin CFGSUBSYSVENDID11 CFGSUBSYSVENDID11 input)
		(pin CFGSUBSYSVENDID10 CFGSUBSYSVENDID10 input)
		(pin CFGSUBSYSVENDID9 CFGSUBSYSVENDID9 input)
		(pin CFGSUBSYSVENDID8 CFGSUBSYSVENDID8 input)
		(pin CFGSUBSYSVENDID7 CFGSUBSYSVENDID7 input)
		(pin CFGSUBSYSVENDID6 CFGSUBSYSVENDID6 input)
		(pin CFGSUBSYSVENDID5 CFGSUBSYSVENDID5 input)
		(pin CFGSUBSYSVENDID4 CFGSUBSYSVENDID4 input)
		(pin CFGSUBSYSVENDID3 CFGSUBSYSVENDID3 input)
		(pin CFGSUBSYSVENDID2 CFGSUBSYSVENDID2 input)
		(pin CFGSUBSYSVENDID1 CFGSUBSYSVENDID1 input)
		(pin CFGSUBSYSVENDID0 CFGSUBSYSVENDID0 input)
		(pin CFGTPHFUNCTIONNUM2 CFGTPHFUNCTIONNUM2 output)
		(pin CFGTPHFUNCTIONNUM1 CFGTPHFUNCTIONNUM1 output)
		(pin CFGTPHFUNCTIONNUM0 CFGTPHFUNCTIONNUM0 output)
		(pin CFGTPHREQUESTERENABLE1 CFGTPHREQUESTERENABLE1 output)
		(pin CFGTPHREQUESTERENABLE0 CFGTPHREQUESTERENABLE0 output)
		(pin CFGTPHSTMODE5 CFGTPHSTMODE5 output)
		(pin CFGTPHSTMODE4 CFGTPHSTMODE4 output)
		(pin CFGTPHSTMODE3 CFGTPHSTMODE3 output)
		(pin CFGTPHSTMODE2 CFGTPHSTMODE2 output)
		(pin CFGTPHSTMODE1 CFGTPHSTMODE1 output)
		(pin CFGTPHSTMODE0 CFGTPHSTMODE0 output)
		(pin CFGTPHSTTADDRESS4 CFGTPHSTTADDRESS4 output)
		(pin CFGTPHSTTADDRESS3 CFGTPHSTTADDRESS3 output)
		(pin CFGTPHSTTADDRESS2 CFGTPHSTTADDRESS2 output)
		(pin CFGTPHSTTADDRESS1 CFGTPHSTTADDRESS1 output)
		(pin CFGTPHSTTADDRESS0 CFGTPHSTTADDRESS0 output)
		(pin CFGTPHSTTREADDATA31 CFGTPHSTTREADDATA31 input)
		(pin CFGTPHSTTREADDATA30 CFGTPHSTTREADDATA30 input)
		(pin CFGTPHSTTREADDATA29 CFGTPHSTTREADDATA29 input)
		(pin CFGTPHSTTREADDATA28 CFGTPHSTTREADDATA28 input)
		(pin CFGTPHSTTREADDATA27 CFGTPHSTTREADDATA27 input)
		(pin CFGTPHSTTREADDATA26 CFGTPHSTTREADDATA26 input)
		(pin CFGTPHSTTREADDATA25 CFGTPHSTTREADDATA25 input)
		(pin CFGTPHSTTREADDATA24 CFGTPHSTTREADDATA24 input)
		(pin CFGTPHSTTREADDATA23 CFGTPHSTTREADDATA23 input)
		(pin CFGTPHSTTREADDATA22 CFGTPHSTTREADDATA22 input)
		(pin CFGTPHSTTREADDATA21 CFGTPHSTTREADDATA21 input)
		(pin CFGTPHSTTREADDATA20 CFGTPHSTTREADDATA20 input)
		(pin CFGTPHSTTREADDATA19 CFGTPHSTTREADDATA19 input)
		(pin CFGTPHSTTREADDATA18 CFGTPHSTTREADDATA18 input)
		(pin CFGTPHSTTREADDATA17 CFGTPHSTTREADDATA17 input)
		(pin CFGTPHSTTREADDATA16 CFGTPHSTTREADDATA16 input)
		(pin CFGTPHSTTREADDATA15 CFGTPHSTTREADDATA15 input)
		(pin CFGTPHSTTREADDATA14 CFGTPHSTTREADDATA14 input)
		(pin CFGTPHSTTREADDATA13 CFGTPHSTTREADDATA13 input)
		(pin CFGTPHSTTREADDATA12 CFGTPHSTTREADDATA12 input)
		(pin CFGTPHSTTREADDATA11 CFGTPHSTTREADDATA11 input)
		(pin CFGTPHSTTREADDATA10 CFGTPHSTTREADDATA10 input)
		(pin CFGTPHSTTREADDATA9 CFGTPHSTTREADDATA9 input)
		(pin CFGTPHSTTREADDATA8 CFGTPHSTTREADDATA8 input)
		(pin CFGTPHSTTREADDATA7 CFGTPHSTTREADDATA7 input)
		(pin CFGTPHSTTREADDATA6 CFGTPHSTTREADDATA6 input)
		(pin CFGTPHSTTREADDATA5 CFGTPHSTTREADDATA5 input)
		(pin CFGTPHSTTREADDATA4 CFGTPHSTTREADDATA4 input)
		(pin CFGTPHSTTREADDATA3 CFGTPHSTTREADDATA3 input)
		(pin CFGTPHSTTREADDATA2 CFGTPHSTTREADDATA2 input)
		(pin CFGTPHSTTREADDATA1 CFGTPHSTTREADDATA1 input)
		(pin CFGTPHSTTREADDATA0 CFGTPHSTTREADDATA0 input)
		(pin CFGTPHSTTREADDATAVALID CFGTPHSTTREADDATAVALID input)
		(pin CFGTPHSTTREADENABLE CFGTPHSTTREADENABLE output)
		(pin CFGTPHSTTWRITEBYTEVALID3 CFGTPHSTTWRITEBYTEVALID3 output)
		(pin CFGTPHSTTWRITEBYTEVALID2 CFGTPHSTTWRITEBYTEVALID2 output)
		(pin CFGTPHSTTWRITEBYTEVALID1 CFGTPHSTTWRITEBYTEVALID1 output)
		(pin CFGTPHSTTWRITEBYTEVALID0 CFGTPHSTTWRITEBYTEVALID0 output)
		(pin CFGTPHSTTWRITEDATA31 CFGTPHSTTWRITEDATA31 output)
		(pin CFGTPHSTTWRITEDATA30 CFGTPHSTTWRITEDATA30 output)
		(pin CFGTPHSTTWRITEDATA29 CFGTPHSTTWRITEDATA29 output)
		(pin CFGTPHSTTWRITEDATA28 CFGTPHSTTWRITEDATA28 output)
		(pin CFGTPHSTTWRITEDATA27 CFGTPHSTTWRITEDATA27 output)
		(pin CFGTPHSTTWRITEDATA26 CFGTPHSTTWRITEDATA26 output)
		(pin CFGTPHSTTWRITEDATA25 CFGTPHSTTWRITEDATA25 output)
		(pin CFGTPHSTTWRITEDATA24 CFGTPHSTTWRITEDATA24 output)
		(pin CFGTPHSTTWRITEDATA23 CFGTPHSTTWRITEDATA23 output)
		(pin CFGTPHSTTWRITEDATA22 CFGTPHSTTWRITEDATA22 output)
		(pin CFGTPHSTTWRITEDATA21 CFGTPHSTTWRITEDATA21 output)
		(pin CFGTPHSTTWRITEDATA20 CFGTPHSTTWRITEDATA20 output)
		(pin CFGTPHSTTWRITEDATA19 CFGTPHSTTWRITEDATA19 output)
		(pin CFGTPHSTTWRITEDATA18 CFGTPHSTTWRITEDATA18 output)
		(pin CFGTPHSTTWRITEDATA17 CFGTPHSTTWRITEDATA17 output)
		(pin CFGTPHSTTWRITEDATA16 CFGTPHSTTWRITEDATA16 output)
		(pin CFGTPHSTTWRITEDATA15 CFGTPHSTTWRITEDATA15 output)
		(pin CFGTPHSTTWRITEDATA14 CFGTPHSTTWRITEDATA14 output)
		(pin CFGTPHSTTWRITEDATA13 CFGTPHSTTWRITEDATA13 output)
		(pin CFGTPHSTTWRITEDATA12 CFGTPHSTTWRITEDATA12 output)
		(pin CFGTPHSTTWRITEDATA11 CFGTPHSTTWRITEDATA11 output)
		(pin CFGTPHSTTWRITEDATA10 CFGTPHSTTWRITEDATA10 output)
		(pin CFGTPHSTTWRITEDATA9 CFGTPHSTTWRITEDATA9 output)
		(pin CFGTPHSTTWRITEDATA8 CFGTPHSTTWRITEDATA8 output)
		(pin CFGTPHSTTWRITEDATA7 CFGTPHSTTWRITEDATA7 output)
		(pin CFGTPHSTTWRITEDATA6 CFGTPHSTTWRITEDATA6 output)
		(pin CFGTPHSTTWRITEDATA5 CFGTPHSTTWRITEDATA5 output)
		(pin CFGTPHSTTWRITEDATA4 CFGTPHSTTWRITEDATA4 output)
		(pin CFGTPHSTTWRITEDATA3 CFGTPHSTTWRITEDATA3 output)
		(pin CFGTPHSTTWRITEDATA2 CFGTPHSTTWRITEDATA2 output)
		(pin CFGTPHSTTWRITEDATA1 CFGTPHSTTWRITEDATA1 output)
		(pin CFGTPHSTTWRITEDATA0 CFGTPHSTTWRITEDATA0 output)
		(pin CFGTPHSTTWRITEENABLE CFGTPHSTTWRITEENABLE output)
		(pin CFGVENDID15 CFGVENDID15 input)
		(pin CFGVENDID14 CFGVENDID14 input)
		(pin CFGVENDID13 CFGVENDID13 input)
		(pin CFGVENDID12 CFGVENDID12 input)
		(pin CFGVENDID11 CFGVENDID11 input)
		(pin CFGVENDID10 CFGVENDID10 input)
		(pin CFGVENDID9 CFGVENDID9 input)
		(pin CFGVENDID8 CFGVENDID8 input)
		(pin CFGVENDID7 CFGVENDID7 input)
		(pin CFGVENDID6 CFGVENDID6 input)
		(pin CFGVENDID5 CFGVENDID5 input)
		(pin CFGVENDID4 CFGVENDID4 input)
		(pin CFGVENDID3 CFGVENDID3 input)
		(pin CFGVENDID2 CFGVENDID2 input)
		(pin CFGVENDID1 CFGVENDID1 input)
		(pin CFGVENDID0 CFGVENDID0 input)
		(pin CFGVFFLRDONE5 CFGVFFLRDONE5 input)
		(pin CFGVFFLRDONE4 CFGVFFLRDONE4 input)
		(pin CFGVFFLRDONE3 CFGVFFLRDONE3 input)
		(pin CFGVFFLRDONE2 CFGVFFLRDONE2 input)
		(pin CFGVFFLRDONE1 CFGVFFLRDONE1 input)
		(pin CFGVFFLRDONE0 CFGVFFLRDONE0 input)
		(pin CFGVFFLRINPROCESS5 CFGVFFLRINPROCESS5 output)
		(pin CFGVFFLRINPROCESS4 CFGVFFLRINPROCESS4 output)
		(pin CFGVFFLRINPROCESS3 CFGVFFLRINPROCESS3 output)
		(pin CFGVFFLRINPROCESS2 CFGVFFLRINPROCESS2 output)
		(pin CFGVFFLRINPROCESS1 CFGVFFLRINPROCESS1 output)
		(pin CFGVFFLRINPROCESS0 CFGVFFLRINPROCESS0 output)
		(pin CFGVFPOWERSTATE17 CFGVFPOWERSTATE17 output)
		(pin CFGVFPOWERSTATE16 CFGVFPOWERSTATE16 output)
		(pin CFGVFPOWERSTATE15 CFGVFPOWERSTATE15 output)
		(pin CFGVFPOWERSTATE14 CFGVFPOWERSTATE14 output)
		(pin CFGVFPOWERSTATE13 CFGVFPOWERSTATE13 output)
		(pin CFGVFPOWERSTATE12 CFGVFPOWERSTATE12 output)
		(pin CFGVFPOWERSTATE11 CFGVFPOWERSTATE11 output)
		(pin CFGVFPOWERSTATE10 CFGVFPOWERSTATE10 output)
		(pin CFGVFPOWERSTATE9 CFGVFPOWERSTATE9 output)
		(pin CFGVFPOWERSTATE8 CFGVFPOWERSTATE8 output)
		(pin CFGVFPOWERSTATE7 CFGVFPOWERSTATE7 output)
		(pin CFGVFPOWERSTATE6 CFGVFPOWERSTATE6 output)
		(pin CFGVFPOWERSTATE5 CFGVFPOWERSTATE5 output)
		(pin CFGVFPOWERSTATE4 CFGVFPOWERSTATE4 output)
		(pin CFGVFPOWERSTATE3 CFGVFPOWERSTATE3 output)
		(pin CFGVFPOWERSTATE2 CFGVFPOWERSTATE2 output)
		(pin CFGVFPOWERSTATE1 CFGVFPOWERSTATE1 output)
		(pin CFGVFPOWERSTATE0 CFGVFPOWERSTATE0 output)
		(pin CFGVFSTATUS11 CFGVFSTATUS11 output)
		(pin CFGVFSTATUS10 CFGVFSTATUS10 output)
		(pin CFGVFSTATUS9 CFGVFSTATUS9 output)
		(pin CFGVFSTATUS8 CFGVFSTATUS8 output)
		(pin CFGVFSTATUS7 CFGVFSTATUS7 output)
		(pin CFGVFSTATUS6 CFGVFSTATUS6 output)
		(pin CFGVFSTATUS5 CFGVFSTATUS5 output)
		(pin CFGVFSTATUS4 CFGVFSTATUS4 output)
		(pin CFGVFSTATUS3 CFGVFSTATUS3 output)
		(pin CFGVFSTATUS2 CFGVFSTATUS2 output)
		(pin CFGVFSTATUS1 CFGVFSTATUS1 output)
		(pin CFGVFSTATUS0 CFGVFSTATUS0 output)
		(pin CFGVFTPHREQUESTERENABLE5 CFGVFTPHREQUESTERENABLE5 output)
		(pin CFGVFTPHREQUESTERENABLE4 CFGVFTPHREQUESTERENABLE4 output)
		(pin CFGVFTPHREQUESTERENABLE3 CFGVFTPHREQUESTERENABLE3 output)
		(pin CFGVFTPHREQUESTERENABLE2 CFGVFTPHREQUESTERENABLE2 output)
		(pin CFGVFTPHREQUESTERENABLE1 CFGVFTPHREQUESTERENABLE1 output)
		(pin CFGVFTPHREQUESTERENABLE0 CFGVFTPHREQUESTERENABLE0 output)
		(pin CFGVFTPHSTMODE17 CFGVFTPHSTMODE17 output)
		(pin CFGVFTPHSTMODE16 CFGVFTPHSTMODE16 output)
		(pin CFGVFTPHSTMODE15 CFGVFTPHSTMODE15 output)
		(pin CFGVFTPHSTMODE14 CFGVFTPHSTMODE14 output)
		(pin CFGVFTPHSTMODE13 CFGVFTPHSTMODE13 output)
		(pin CFGVFTPHSTMODE12 CFGVFTPHSTMODE12 output)
		(pin CFGVFTPHSTMODE11 CFGVFTPHSTMODE11 output)
		(pin CFGVFTPHSTMODE10 CFGVFTPHSTMODE10 output)
		(pin CFGVFTPHSTMODE9 CFGVFTPHSTMODE9 output)
		(pin CFGVFTPHSTMODE8 CFGVFTPHSTMODE8 output)
		(pin CFGVFTPHSTMODE7 CFGVFTPHSTMODE7 output)
		(pin CFGVFTPHSTMODE6 CFGVFTPHSTMODE6 output)
		(pin CFGVFTPHSTMODE5 CFGVFTPHSTMODE5 output)
		(pin CFGVFTPHSTMODE4 CFGVFTPHSTMODE4 output)
		(pin CFGVFTPHSTMODE3 CFGVFTPHSTMODE3 output)
		(pin CFGVFTPHSTMODE2 CFGVFTPHSTMODE2 output)
		(pin CFGVFTPHSTMODE1 CFGVFTPHSTMODE1 output)
		(pin CFGVFTPHSTMODE0 CFGVFTPHSTMODE0 output)
		(pin CORECLK CORECLK input)
		(pin CORECLKMICOMPLETIONRAML CORECLKMICOMPLETIONRAML input)
		(pin CORECLKMICOMPLETIONRAMU CORECLKMICOMPLETIONRAMU input)
		(pin CORECLKMIREPLAYRAM CORECLKMIREPLAYRAM input)
		(pin CORECLKMIREQUESTRAM CORECLKMIREQUESTRAM input)
		(pin DBGDATAOUT15 DBGDATAOUT15 output)
		(pin DBGDATAOUT14 DBGDATAOUT14 output)
		(pin DBGDATAOUT13 DBGDATAOUT13 output)
		(pin DBGDATAOUT12 DBGDATAOUT12 output)
		(pin DBGDATAOUT11 DBGDATAOUT11 output)
		(pin DBGDATAOUT10 DBGDATAOUT10 output)
		(pin DBGDATAOUT9 DBGDATAOUT9 output)
		(pin DBGDATAOUT8 DBGDATAOUT8 output)
		(pin DBGDATAOUT7 DBGDATAOUT7 output)
		(pin DBGDATAOUT6 DBGDATAOUT6 output)
		(pin DBGDATAOUT5 DBGDATAOUT5 output)
		(pin DBGDATAOUT4 DBGDATAOUT4 output)
		(pin DBGDATAOUT3 DBGDATAOUT3 output)
		(pin DBGDATAOUT2 DBGDATAOUT2 output)
		(pin DBGDATAOUT1 DBGDATAOUT1 output)
		(pin DBGDATAOUT0 DBGDATAOUT0 output)
		(pin DRPADDR10 DRPADDR10 input)
		(pin DRPADDR9 DRPADDR9 input)
		(pin DRPADDR8 DRPADDR8 input)
		(pin DRPADDR7 DRPADDR7 input)
		(pin DRPADDR6 DRPADDR6 input)
		(pin DRPADDR5 DRPADDR5 input)
		(pin DRPADDR4 DRPADDR4 input)
		(pin DRPADDR3 DRPADDR3 input)
		(pin DRPADDR2 DRPADDR2 input)
		(pin DRPADDR1 DRPADDR1 input)
		(pin DRPADDR0 DRPADDR0 input)
		(pin DRPCLK DRPCLK input)
		(pin DRPDI15 DRPDI15 input)
		(pin DRPDI14 DRPDI14 input)
		(pin DRPDI13 DRPDI13 input)
		(pin DRPDI12 DRPDI12 input)
		(pin DRPDI11 DRPDI11 input)
		(pin DRPDI10 DRPDI10 input)
		(pin DRPDI9 DRPDI9 input)
		(pin DRPDI8 DRPDI8 input)
		(pin DRPDI7 DRPDI7 input)
		(pin DRPDI6 DRPDI6 input)
		(pin DRPDI5 DRPDI5 input)
		(pin DRPDI4 DRPDI4 input)
		(pin DRPDI3 DRPDI3 input)
		(pin DRPDI2 DRPDI2 input)
		(pin DRPDI1 DRPDI1 input)
		(pin DRPDI0 DRPDI0 input)
		(pin DRPDO15 DRPDO15 output)
		(pin DRPDO14 DRPDO14 output)
		(pin DRPDO13 DRPDO13 output)
		(pin DRPDO12 DRPDO12 output)
		(pin DRPDO11 DRPDO11 output)
		(pin DRPDO10 DRPDO10 output)
		(pin DRPDO9 DRPDO9 output)
		(pin DRPDO8 DRPDO8 output)
		(pin DRPDO7 DRPDO7 output)
		(pin DRPDO6 DRPDO6 output)
		(pin DRPDO5 DRPDO5 output)
		(pin DRPDO4 DRPDO4 output)
		(pin DRPDO3 DRPDO3 output)
		(pin DRPDO2 DRPDO2 output)
		(pin DRPDO1 DRPDO1 output)
		(pin DRPDO0 DRPDO0 output)
		(pin DRPEN DRPEN input)
		(pin DRPRDY DRPRDY output)
		(pin DRPWE DRPWE input)
		(pin MAXISCQTDATA255 MAXISCQTDATA255 output)
		(pin MAXISCQTDATA254 MAXISCQTDATA254 output)
		(pin MAXISCQTDATA253 MAXISCQTDATA253 output)
		(pin MAXISCQTDATA252 MAXISCQTDATA252 output)
		(pin MAXISCQTDATA251 MAXISCQTDATA251 output)
		(pin MAXISCQTDATA250 MAXISCQTDATA250 output)
		(pin MAXISCQTDATA249 MAXISCQTDATA249 output)
		(pin MAXISCQTDATA248 MAXISCQTDATA248 output)
		(pin MAXISCQTDATA247 MAXISCQTDATA247 output)
		(pin MAXISCQTDATA246 MAXISCQTDATA246 output)
		(pin MAXISCQTDATA245 MAXISCQTDATA245 output)
		(pin MAXISCQTDATA244 MAXISCQTDATA244 output)
		(pin MAXISCQTDATA243 MAXISCQTDATA243 output)
		(pin MAXISCQTDATA242 MAXISCQTDATA242 output)
		(pin MAXISCQTDATA241 MAXISCQTDATA241 output)
		(pin MAXISCQTDATA240 MAXISCQTDATA240 output)
		(pin MAXISCQTDATA239 MAXISCQTDATA239 output)
		(pin MAXISCQTDATA238 MAXISCQTDATA238 output)
		(pin MAXISCQTDATA237 MAXISCQTDATA237 output)
		(pin MAXISCQTDATA236 MAXISCQTDATA236 output)
		(pin MAXISCQTDATA235 MAXISCQTDATA235 output)
		(pin MAXISCQTDATA234 MAXISCQTDATA234 output)
		(pin MAXISCQTDATA233 MAXISCQTDATA233 output)
		(pin MAXISCQTDATA232 MAXISCQTDATA232 output)
		(pin MAXISCQTDATA231 MAXISCQTDATA231 output)
		(pin MAXISCQTDATA230 MAXISCQTDATA230 output)
		(pin MAXISCQTDATA229 MAXISCQTDATA229 output)
		(pin MAXISCQTDATA228 MAXISCQTDATA228 output)
		(pin MAXISCQTDATA227 MAXISCQTDATA227 output)
		(pin MAXISCQTDATA226 MAXISCQTDATA226 output)
		(pin MAXISCQTDATA225 MAXISCQTDATA225 output)
		(pin MAXISCQTDATA224 MAXISCQTDATA224 output)
		(pin MAXISCQTDATA223 MAXISCQTDATA223 output)
		(pin MAXISCQTDATA222 MAXISCQTDATA222 output)
		(pin MAXISCQTDATA221 MAXISCQTDATA221 output)
		(pin MAXISCQTDATA220 MAXISCQTDATA220 output)
		(pin MAXISCQTDATA219 MAXISCQTDATA219 output)
		(pin MAXISCQTDATA218 MAXISCQTDATA218 output)
		(pin MAXISCQTDATA217 MAXISCQTDATA217 output)
		(pin MAXISCQTDATA216 MAXISCQTDATA216 output)
		(pin MAXISCQTDATA215 MAXISCQTDATA215 output)
		(pin MAXISCQTDATA214 MAXISCQTDATA214 output)
		(pin MAXISCQTDATA213 MAXISCQTDATA213 output)
		(pin MAXISCQTDATA212 MAXISCQTDATA212 output)
		(pin MAXISCQTDATA211 MAXISCQTDATA211 output)
		(pin MAXISCQTDATA210 MAXISCQTDATA210 output)
		(pin MAXISCQTDATA209 MAXISCQTDATA209 output)
		(pin MAXISCQTDATA208 MAXISCQTDATA208 output)
		(pin MAXISCQTDATA207 MAXISCQTDATA207 output)
		(pin MAXISCQTDATA206 MAXISCQTDATA206 output)
		(pin MAXISCQTDATA205 MAXISCQTDATA205 output)
		(pin MAXISCQTDATA204 MAXISCQTDATA204 output)
		(pin MAXISCQTDATA203 MAXISCQTDATA203 output)
		(pin MAXISCQTDATA202 MAXISCQTDATA202 output)
		(pin MAXISCQTDATA201 MAXISCQTDATA201 output)
		(pin MAXISCQTDATA200 MAXISCQTDATA200 output)
		(pin MAXISCQTDATA199 MAXISCQTDATA199 output)
		(pin MAXISCQTDATA198 MAXISCQTDATA198 output)
		(pin MAXISCQTDATA197 MAXISCQTDATA197 output)
		(pin MAXISCQTDATA196 MAXISCQTDATA196 output)
		(pin MAXISCQTDATA195 MAXISCQTDATA195 output)
		(pin MAXISCQTDATA194 MAXISCQTDATA194 output)
		(pin MAXISCQTDATA193 MAXISCQTDATA193 output)
		(pin MAXISCQTDATA192 MAXISCQTDATA192 output)
		(pin MAXISCQTDATA191 MAXISCQTDATA191 output)
		(pin MAXISCQTDATA190 MAXISCQTDATA190 output)
		(pin MAXISCQTDATA189 MAXISCQTDATA189 output)
		(pin MAXISCQTDATA188 MAXISCQTDATA188 output)
		(pin MAXISCQTDATA187 MAXISCQTDATA187 output)
		(pin MAXISCQTDATA186 MAXISCQTDATA186 output)
		(pin MAXISCQTDATA185 MAXISCQTDATA185 output)
		(pin MAXISCQTDATA184 MAXISCQTDATA184 output)
		(pin MAXISCQTDATA183 MAXISCQTDATA183 output)
		(pin MAXISCQTDATA182 MAXISCQTDATA182 output)
		(pin MAXISCQTDATA181 MAXISCQTDATA181 output)
		(pin MAXISCQTDATA180 MAXISCQTDATA180 output)
		(pin MAXISCQTDATA179 MAXISCQTDATA179 output)
		(pin MAXISCQTDATA178 MAXISCQTDATA178 output)
		(pin MAXISCQTDATA177 MAXISCQTDATA177 output)
		(pin MAXISCQTDATA176 MAXISCQTDATA176 output)
		(pin MAXISCQTDATA175 MAXISCQTDATA175 output)
		(pin MAXISCQTDATA174 MAXISCQTDATA174 output)
		(pin MAXISCQTDATA173 MAXISCQTDATA173 output)
		(pin MAXISCQTDATA172 MAXISCQTDATA172 output)
		(pin MAXISCQTDATA171 MAXISCQTDATA171 output)
		(pin MAXISCQTDATA170 MAXISCQTDATA170 output)
		(pin MAXISCQTDATA169 MAXISCQTDATA169 output)
		(pin MAXISCQTDATA168 MAXISCQTDATA168 output)
		(pin MAXISCQTDATA167 MAXISCQTDATA167 output)
		(pin MAXISCQTDATA166 MAXISCQTDATA166 output)
		(pin MAXISCQTDATA165 MAXISCQTDATA165 output)
		(pin MAXISCQTDATA164 MAXISCQTDATA164 output)
		(pin MAXISCQTDATA163 MAXISCQTDATA163 output)
		(pin MAXISCQTDATA162 MAXISCQTDATA162 output)
		(pin MAXISCQTDATA161 MAXISCQTDATA161 output)
		(pin MAXISCQTDATA160 MAXISCQTDATA160 output)
		(pin MAXISCQTDATA159 MAXISCQTDATA159 output)
		(pin MAXISCQTDATA158 MAXISCQTDATA158 output)
		(pin MAXISCQTDATA157 MAXISCQTDATA157 output)
		(pin MAXISCQTDATA156 MAXISCQTDATA156 output)
		(pin MAXISCQTDATA155 MAXISCQTDATA155 output)
		(pin MAXISCQTDATA154 MAXISCQTDATA154 output)
		(pin MAXISCQTDATA153 MAXISCQTDATA153 output)
		(pin MAXISCQTDATA152 MAXISCQTDATA152 output)
		(pin MAXISCQTDATA151 MAXISCQTDATA151 output)
		(pin MAXISCQTDATA150 MAXISCQTDATA150 output)
		(pin MAXISCQTDATA149 MAXISCQTDATA149 output)
		(pin MAXISCQTDATA148 MAXISCQTDATA148 output)
		(pin MAXISCQTDATA147 MAXISCQTDATA147 output)
		(pin MAXISCQTDATA146 MAXISCQTDATA146 output)
		(pin MAXISCQTDATA145 MAXISCQTDATA145 output)
		(pin MAXISCQTDATA144 MAXISCQTDATA144 output)
		(pin MAXISCQTDATA143 MAXISCQTDATA143 output)
		(pin MAXISCQTDATA142 MAXISCQTDATA142 output)
		(pin MAXISCQTDATA141 MAXISCQTDATA141 output)
		(pin MAXISCQTDATA140 MAXISCQTDATA140 output)
		(pin MAXISCQTDATA139 MAXISCQTDATA139 output)
		(pin MAXISCQTDATA138 MAXISCQTDATA138 output)
		(pin MAXISCQTDATA137 MAXISCQTDATA137 output)
		(pin MAXISCQTDATA136 MAXISCQTDATA136 output)
		(pin MAXISCQTDATA135 MAXISCQTDATA135 output)
		(pin MAXISCQTDATA134 MAXISCQTDATA134 output)
		(pin MAXISCQTDATA133 MAXISCQTDATA133 output)
		(pin MAXISCQTDATA132 MAXISCQTDATA132 output)
		(pin MAXISCQTDATA131 MAXISCQTDATA131 output)
		(pin MAXISCQTDATA130 MAXISCQTDATA130 output)
		(pin MAXISCQTDATA129 MAXISCQTDATA129 output)
		(pin MAXISCQTDATA128 MAXISCQTDATA128 output)
		(pin MAXISCQTDATA127 MAXISCQTDATA127 output)
		(pin MAXISCQTDATA126 MAXISCQTDATA126 output)
		(pin MAXISCQTDATA125 MAXISCQTDATA125 output)
		(pin MAXISCQTDATA124 MAXISCQTDATA124 output)
		(pin MAXISCQTDATA123 MAXISCQTDATA123 output)
		(pin MAXISCQTDATA122 MAXISCQTDATA122 output)
		(pin MAXISCQTDATA121 MAXISCQTDATA121 output)
		(pin MAXISCQTDATA120 MAXISCQTDATA120 output)
		(pin MAXISCQTDATA119 MAXISCQTDATA119 output)
		(pin MAXISCQTDATA118 MAXISCQTDATA118 output)
		(pin MAXISCQTDATA117 MAXISCQTDATA117 output)
		(pin MAXISCQTDATA116 MAXISCQTDATA116 output)
		(pin MAXISCQTDATA115 MAXISCQTDATA115 output)
		(pin MAXISCQTDATA114 MAXISCQTDATA114 output)
		(pin MAXISCQTDATA113 MAXISCQTDATA113 output)
		(pin MAXISCQTDATA112 MAXISCQTDATA112 output)
		(pin MAXISCQTDATA111 MAXISCQTDATA111 output)
		(pin MAXISCQTDATA110 MAXISCQTDATA110 output)
		(pin MAXISCQTDATA109 MAXISCQTDATA109 output)
		(pin MAXISCQTDATA108 MAXISCQTDATA108 output)
		(pin MAXISCQTDATA107 MAXISCQTDATA107 output)
		(pin MAXISCQTDATA106 MAXISCQTDATA106 output)
		(pin MAXISCQTDATA105 MAXISCQTDATA105 output)
		(pin MAXISCQTDATA104 MAXISCQTDATA104 output)
		(pin MAXISCQTDATA103 MAXISCQTDATA103 output)
		(pin MAXISCQTDATA102 MAXISCQTDATA102 output)
		(pin MAXISCQTDATA101 MAXISCQTDATA101 output)
		(pin MAXISCQTDATA100 MAXISCQTDATA100 output)
		(pin MAXISCQTDATA99 MAXISCQTDATA99 output)
		(pin MAXISCQTDATA98 MAXISCQTDATA98 output)
		(pin MAXISCQTDATA97 MAXISCQTDATA97 output)
		(pin MAXISCQTDATA96 MAXISCQTDATA96 output)
		(pin MAXISCQTDATA95 MAXISCQTDATA95 output)
		(pin MAXISCQTDATA94 MAXISCQTDATA94 output)
		(pin MAXISCQTDATA93 MAXISCQTDATA93 output)
		(pin MAXISCQTDATA92 MAXISCQTDATA92 output)
		(pin MAXISCQTDATA91 MAXISCQTDATA91 output)
		(pin MAXISCQTDATA90 MAXISCQTDATA90 output)
		(pin MAXISCQTDATA89 MAXISCQTDATA89 output)
		(pin MAXISCQTDATA88 MAXISCQTDATA88 output)
		(pin MAXISCQTDATA87 MAXISCQTDATA87 output)
		(pin MAXISCQTDATA86 MAXISCQTDATA86 output)
		(pin MAXISCQTDATA85 MAXISCQTDATA85 output)
		(pin MAXISCQTDATA84 MAXISCQTDATA84 output)
		(pin MAXISCQTDATA83 MAXISCQTDATA83 output)
		(pin MAXISCQTDATA82 MAXISCQTDATA82 output)
		(pin MAXISCQTDATA81 MAXISCQTDATA81 output)
		(pin MAXISCQTDATA80 MAXISCQTDATA80 output)
		(pin MAXISCQTDATA79 MAXISCQTDATA79 output)
		(pin MAXISCQTDATA78 MAXISCQTDATA78 output)
		(pin MAXISCQTDATA77 MAXISCQTDATA77 output)
		(pin MAXISCQTDATA76 MAXISCQTDATA76 output)
		(pin MAXISCQTDATA75 MAXISCQTDATA75 output)
		(pin MAXISCQTDATA74 MAXISCQTDATA74 output)
		(pin MAXISCQTDATA73 MAXISCQTDATA73 output)
		(pin MAXISCQTDATA72 MAXISCQTDATA72 output)
		(pin MAXISCQTDATA71 MAXISCQTDATA71 output)
		(pin MAXISCQTDATA70 MAXISCQTDATA70 output)
		(pin MAXISCQTDATA69 MAXISCQTDATA69 output)
		(pin MAXISCQTDATA68 MAXISCQTDATA68 output)
		(pin MAXISCQTDATA67 MAXISCQTDATA67 output)
		(pin MAXISCQTDATA66 MAXISCQTDATA66 output)
		(pin MAXISCQTDATA65 MAXISCQTDATA65 output)
		(pin MAXISCQTDATA64 MAXISCQTDATA64 output)
		(pin MAXISCQTDATA63 MAXISCQTDATA63 output)
		(pin MAXISCQTDATA62 MAXISCQTDATA62 output)
		(pin MAXISCQTDATA61 MAXISCQTDATA61 output)
		(pin MAXISCQTDATA60 MAXISCQTDATA60 output)
		(pin MAXISCQTDATA59 MAXISCQTDATA59 output)
		(pin MAXISCQTDATA58 MAXISCQTDATA58 output)
		(pin MAXISCQTDATA57 MAXISCQTDATA57 output)
		(pin MAXISCQTDATA56 MAXISCQTDATA56 output)
		(pin MAXISCQTDATA55 MAXISCQTDATA55 output)
		(pin MAXISCQTDATA54 MAXISCQTDATA54 output)
		(pin MAXISCQTDATA53 MAXISCQTDATA53 output)
		(pin MAXISCQTDATA52 MAXISCQTDATA52 output)
		(pin MAXISCQTDATA51 MAXISCQTDATA51 output)
		(pin MAXISCQTDATA50 MAXISCQTDATA50 output)
		(pin MAXISCQTDATA49 MAXISCQTDATA49 output)
		(pin MAXISCQTDATA48 MAXISCQTDATA48 output)
		(pin MAXISCQTDATA47 MAXISCQTDATA47 output)
		(pin MAXISCQTDATA46 MAXISCQTDATA46 output)
		(pin MAXISCQTDATA45 MAXISCQTDATA45 output)
		(pin MAXISCQTDATA44 MAXISCQTDATA44 output)
		(pin MAXISCQTDATA43 MAXISCQTDATA43 output)
		(pin MAXISCQTDATA42 MAXISCQTDATA42 output)
		(pin MAXISCQTDATA41 MAXISCQTDATA41 output)
		(pin MAXISCQTDATA40 MAXISCQTDATA40 output)
		(pin MAXISCQTDATA39 MAXISCQTDATA39 output)
		(pin MAXISCQTDATA38 MAXISCQTDATA38 output)
		(pin MAXISCQTDATA37 MAXISCQTDATA37 output)
		(pin MAXISCQTDATA36 MAXISCQTDATA36 output)
		(pin MAXISCQTDATA35 MAXISCQTDATA35 output)
		(pin MAXISCQTDATA34 MAXISCQTDATA34 output)
		(pin MAXISCQTDATA33 MAXISCQTDATA33 output)
		(pin MAXISCQTDATA32 MAXISCQTDATA32 output)
		(pin MAXISCQTDATA31 MAXISCQTDATA31 output)
		(pin MAXISCQTDATA30 MAXISCQTDATA30 output)
		(pin MAXISCQTDATA29 MAXISCQTDATA29 output)
		(pin MAXISCQTDATA28 MAXISCQTDATA28 output)
		(pin MAXISCQTDATA27 MAXISCQTDATA27 output)
		(pin MAXISCQTDATA26 MAXISCQTDATA26 output)
		(pin MAXISCQTDATA25 MAXISCQTDATA25 output)
		(pin MAXISCQTDATA24 MAXISCQTDATA24 output)
		(pin MAXISCQTDATA23 MAXISCQTDATA23 output)
		(pin MAXISCQTDATA22 MAXISCQTDATA22 output)
		(pin MAXISCQTDATA21 MAXISCQTDATA21 output)
		(pin MAXISCQTDATA20 MAXISCQTDATA20 output)
		(pin MAXISCQTDATA19 MAXISCQTDATA19 output)
		(pin MAXISCQTDATA18 MAXISCQTDATA18 output)
		(pin MAXISCQTDATA17 MAXISCQTDATA17 output)
		(pin MAXISCQTDATA16 MAXISCQTDATA16 output)
		(pin MAXISCQTDATA15 MAXISCQTDATA15 output)
		(pin MAXISCQTDATA14 MAXISCQTDATA14 output)
		(pin MAXISCQTDATA13 MAXISCQTDATA13 output)
		(pin MAXISCQTDATA12 MAXISCQTDATA12 output)
		(pin MAXISCQTDATA11 MAXISCQTDATA11 output)
		(pin MAXISCQTDATA10 MAXISCQTDATA10 output)
		(pin MAXISCQTDATA9 MAXISCQTDATA9 output)
		(pin MAXISCQTDATA8 MAXISCQTDATA8 output)
		(pin MAXISCQTDATA7 MAXISCQTDATA7 output)
		(pin MAXISCQTDATA6 MAXISCQTDATA6 output)
		(pin MAXISCQTDATA5 MAXISCQTDATA5 output)
		(pin MAXISCQTDATA4 MAXISCQTDATA4 output)
		(pin MAXISCQTDATA3 MAXISCQTDATA3 output)
		(pin MAXISCQTDATA2 MAXISCQTDATA2 output)
		(pin MAXISCQTDATA1 MAXISCQTDATA1 output)
		(pin MAXISCQTDATA0 MAXISCQTDATA0 output)
		(pin MAXISCQTKEEP7 MAXISCQTKEEP7 output)
		(pin MAXISCQTKEEP6 MAXISCQTKEEP6 output)
		(pin MAXISCQTKEEP5 MAXISCQTKEEP5 output)
		(pin MAXISCQTKEEP4 MAXISCQTKEEP4 output)
		(pin MAXISCQTKEEP3 MAXISCQTKEEP3 output)
		(pin MAXISCQTKEEP2 MAXISCQTKEEP2 output)
		(pin MAXISCQTKEEP1 MAXISCQTKEEP1 output)
		(pin MAXISCQTKEEP0 MAXISCQTKEEP0 output)
		(pin MAXISCQTLAST MAXISCQTLAST output)
		(pin MAXISCQTREADY21 MAXISCQTREADY21 input)
		(pin MAXISCQTREADY20 MAXISCQTREADY20 input)
		(pin MAXISCQTREADY19 MAXISCQTREADY19 input)
		(pin MAXISCQTREADY18 MAXISCQTREADY18 input)
		(pin MAXISCQTREADY17 MAXISCQTREADY17 input)
		(pin MAXISCQTREADY16 MAXISCQTREADY16 input)
		(pin MAXISCQTREADY15 MAXISCQTREADY15 input)
		(pin MAXISCQTREADY14 MAXISCQTREADY14 input)
		(pin MAXISCQTREADY13 MAXISCQTREADY13 input)
		(pin MAXISCQTREADY12 MAXISCQTREADY12 input)
		(pin MAXISCQTREADY11 MAXISCQTREADY11 input)
		(pin MAXISCQTREADY10 MAXISCQTREADY10 input)
		(pin MAXISCQTREADY9 MAXISCQTREADY9 input)
		(pin MAXISCQTREADY8 MAXISCQTREADY8 input)
		(pin MAXISCQTREADY7 MAXISCQTREADY7 input)
		(pin MAXISCQTREADY6 MAXISCQTREADY6 input)
		(pin MAXISCQTREADY5 MAXISCQTREADY5 input)
		(pin MAXISCQTREADY4 MAXISCQTREADY4 input)
		(pin MAXISCQTREADY3 MAXISCQTREADY3 input)
		(pin MAXISCQTREADY2 MAXISCQTREADY2 input)
		(pin MAXISCQTREADY1 MAXISCQTREADY1 input)
		(pin MAXISCQTREADY0 MAXISCQTREADY0 input)
		(pin MAXISCQTUSER84 MAXISCQTUSER84 output)
		(pin MAXISCQTUSER83 MAXISCQTUSER83 output)
		(pin MAXISCQTUSER82 MAXISCQTUSER82 output)
		(pin MAXISCQTUSER81 MAXISCQTUSER81 output)
		(pin MAXISCQTUSER80 MAXISCQTUSER80 output)
		(pin MAXISCQTUSER79 MAXISCQTUSER79 output)
		(pin MAXISCQTUSER78 MAXISCQTUSER78 output)
		(pin MAXISCQTUSER77 MAXISCQTUSER77 output)
		(pin MAXISCQTUSER76 MAXISCQTUSER76 output)
		(pin MAXISCQTUSER75 MAXISCQTUSER75 output)
		(pin MAXISCQTUSER74 MAXISCQTUSER74 output)
		(pin MAXISCQTUSER73 MAXISCQTUSER73 output)
		(pin MAXISCQTUSER72 MAXISCQTUSER72 output)
		(pin MAXISCQTUSER71 MAXISCQTUSER71 output)
		(pin MAXISCQTUSER70 MAXISCQTUSER70 output)
		(pin MAXISCQTUSER69 MAXISCQTUSER69 output)
		(pin MAXISCQTUSER68 MAXISCQTUSER68 output)
		(pin MAXISCQTUSER67 MAXISCQTUSER67 output)
		(pin MAXISCQTUSER66 MAXISCQTUSER66 output)
		(pin MAXISCQTUSER65 MAXISCQTUSER65 output)
		(pin MAXISCQTUSER64 MAXISCQTUSER64 output)
		(pin MAXISCQTUSER63 MAXISCQTUSER63 output)
		(pin MAXISCQTUSER62 MAXISCQTUSER62 output)
		(pin MAXISCQTUSER61 MAXISCQTUSER61 output)
		(pin MAXISCQTUSER60 MAXISCQTUSER60 output)
		(pin MAXISCQTUSER59 MAXISCQTUSER59 output)
		(pin MAXISCQTUSER58 MAXISCQTUSER58 output)
		(pin MAXISCQTUSER57 MAXISCQTUSER57 output)
		(pin MAXISCQTUSER56 MAXISCQTUSER56 output)
		(pin MAXISCQTUSER55 MAXISCQTUSER55 output)
		(pin MAXISCQTUSER54 MAXISCQTUSER54 output)
		(pin MAXISCQTUSER53 MAXISCQTUSER53 output)
		(pin MAXISCQTUSER52 MAXISCQTUSER52 output)
		(pin MAXISCQTUSER51 MAXISCQTUSER51 output)
		(pin MAXISCQTUSER50 MAXISCQTUSER50 output)
		(pin MAXISCQTUSER49 MAXISCQTUSER49 output)
		(pin MAXISCQTUSER48 MAXISCQTUSER48 output)
		(pin MAXISCQTUSER47 MAXISCQTUSER47 output)
		(pin MAXISCQTUSER46 MAXISCQTUSER46 output)
		(pin MAXISCQTUSER45 MAXISCQTUSER45 output)
		(pin MAXISCQTUSER44 MAXISCQTUSER44 output)
		(pin MAXISCQTUSER43 MAXISCQTUSER43 output)
		(pin MAXISCQTUSER42 MAXISCQTUSER42 output)
		(pin MAXISCQTUSER41 MAXISCQTUSER41 output)
		(pin MAXISCQTUSER40 MAXISCQTUSER40 output)
		(pin MAXISCQTUSER39 MAXISCQTUSER39 output)
		(pin MAXISCQTUSER38 MAXISCQTUSER38 output)
		(pin MAXISCQTUSER37 MAXISCQTUSER37 output)
		(pin MAXISCQTUSER36 MAXISCQTUSER36 output)
		(pin MAXISCQTUSER35 MAXISCQTUSER35 output)
		(pin MAXISCQTUSER34 MAXISCQTUSER34 output)
		(pin MAXISCQTUSER33 MAXISCQTUSER33 output)
		(pin MAXISCQTUSER32 MAXISCQTUSER32 output)
		(pin MAXISCQTUSER31 MAXISCQTUSER31 output)
		(pin MAXISCQTUSER30 MAXISCQTUSER30 output)
		(pin MAXISCQTUSER29 MAXISCQTUSER29 output)
		(pin MAXISCQTUSER28 MAXISCQTUSER28 output)
		(pin MAXISCQTUSER27 MAXISCQTUSER27 output)
		(pin MAXISCQTUSER26 MAXISCQTUSER26 output)
		(pin MAXISCQTUSER25 MAXISCQTUSER25 output)
		(pin MAXISCQTUSER24 MAXISCQTUSER24 output)
		(pin MAXISCQTUSER23 MAXISCQTUSER23 output)
		(pin MAXISCQTUSER22 MAXISCQTUSER22 output)
		(pin MAXISCQTUSER21 MAXISCQTUSER21 output)
		(pin MAXISCQTUSER20 MAXISCQTUSER20 output)
		(pin MAXISCQTUSER19 MAXISCQTUSER19 output)
		(pin MAXISCQTUSER18 MAXISCQTUSER18 output)
		(pin MAXISCQTUSER17 MAXISCQTUSER17 output)
		(pin MAXISCQTUSER16 MAXISCQTUSER16 output)
		(pin MAXISCQTUSER15 MAXISCQTUSER15 output)
		(pin MAXISCQTUSER14 MAXISCQTUSER14 output)
		(pin MAXISCQTUSER13 MAXISCQTUSER13 output)
		(pin MAXISCQTUSER12 MAXISCQTUSER12 output)
		(pin MAXISCQTUSER11 MAXISCQTUSER11 output)
		(pin MAXISCQTUSER10 MAXISCQTUSER10 output)
		(pin MAXISCQTUSER9 MAXISCQTUSER9 output)
		(pin MAXISCQTUSER8 MAXISCQTUSER8 output)
		(pin MAXISCQTUSER7 MAXISCQTUSER7 output)
		(pin MAXISCQTUSER6 MAXISCQTUSER6 output)
		(pin MAXISCQTUSER5 MAXISCQTUSER5 output)
		(pin MAXISCQTUSER4 MAXISCQTUSER4 output)
		(pin MAXISCQTUSER3 MAXISCQTUSER3 output)
		(pin MAXISCQTUSER2 MAXISCQTUSER2 output)
		(pin MAXISCQTUSER1 MAXISCQTUSER1 output)
		(pin MAXISCQTUSER0 MAXISCQTUSER0 output)
		(pin MAXISCQTVALID MAXISCQTVALID output)
		(pin MAXISRCTDATA255 MAXISRCTDATA255 output)
		(pin MAXISRCTDATA254 MAXISRCTDATA254 output)
		(pin MAXISRCTDATA253 MAXISRCTDATA253 output)
		(pin MAXISRCTDATA252 MAXISRCTDATA252 output)
		(pin MAXISRCTDATA251 MAXISRCTDATA251 output)
		(pin MAXISRCTDATA250 MAXISRCTDATA250 output)
		(pin MAXISRCTDATA249 MAXISRCTDATA249 output)
		(pin MAXISRCTDATA248 MAXISRCTDATA248 output)
		(pin MAXISRCTDATA247 MAXISRCTDATA247 output)
		(pin MAXISRCTDATA246 MAXISRCTDATA246 output)
		(pin MAXISRCTDATA245 MAXISRCTDATA245 output)
		(pin MAXISRCTDATA244 MAXISRCTDATA244 output)
		(pin MAXISRCTDATA243 MAXISRCTDATA243 output)
		(pin MAXISRCTDATA242 MAXISRCTDATA242 output)
		(pin MAXISRCTDATA241 MAXISRCTDATA241 output)
		(pin MAXISRCTDATA240 MAXISRCTDATA240 output)
		(pin MAXISRCTDATA239 MAXISRCTDATA239 output)
		(pin MAXISRCTDATA238 MAXISRCTDATA238 output)
		(pin MAXISRCTDATA237 MAXISRCTDATA237 output)
		(pin MAXISRCTDATA236 MAXISRCTDATA236 output)
		(pin MAXISRCTDATA235 MAXISRCTDATA235 output)
		(pin MAXISRCTDATA234 MAXISRCTDATA234 output)
		(pin MAXISRCTDATA233 MAXISRCTDATA233 output)
		(pin MAXISRCTDATA232 MAXISRCTDATA232 output)
		(pin MAXISRCTDATA231 MAXISRCTDATA231 output)
		(pin MAXISRCTDATA230 MAXISRCTDATA230 output)
		(pin MAXISRCTDATA229 MAXISRCTDATA229 output)
		(pin MAXISRCTDATA228 MAXISRCTDATA228 output)
		(pin MAXISRCTDATA227 MAXISRCTDATA227 output)
		(pin MAXISRCTDATA226 MAXISRCTDATA226 output)
		(pin MAXISRCTDATA225 MAXISRCTDATA225 output)
		(pin MAXISRCTDATA224 MAXISRCTDATA224 output)
		(pin MAXISRCTDATA223 MAXISRCTDATA223 output)
		(pin MAXISRCTDATA222 MAXISRCTDATA222 output)
		(pin MAXISRCTDATA221 MAXISRCTDATA221 output)
		(pin MAXISRCTDATA220 MAXISRCTDATA220 output)
		(pin MAXISRCTDATA219 MAXISRCTDATA219 output)
		(pin MAXISRCTDATA218 MAXISRCTDATA218 output)
		(pin MAXISRCTDATA217 MAXISRCTDATA217 output)
		(pin MAXISRCTDATA216 MAXISRCTDATA216 output)
		(pin MAXISRCTDATA215 MAXISRCTDATA215 output)
		(pin MAXISRCTDATA214 MAXISRCTDATA214 output)
		(pin MAXISRCTDATA213 MAXISRCTDATA213 output)
		(pin MAXISRCTDATA212 MAXISRCTDATA212 output)
		(pin MAXISRCTDATA211 MAXISRCTDATA211 output)
		(pin MAXISRCTDATA210 MAXISRCTDATA210 output)
		(pin MAXISRCTDATA209 MAXISRCTDATA209 output)
		(pin MAXISRCTDATA208 MAXISRCTDATA208 output)
		(pin MAXISRCTDATA207 MAXISRCTDATA207 output)
		(pin MAXISRCTDATA206 MAXISRCTDATA206 output)
		(pin MAXISRCTDATA205 MAXISRCTDATA205 output)
		(pin MAXISRCTDATA204 MAXISRCTDATA204 output)
		(pin MAXISRCTDATA203 MAXISRCTDATA203 output)
		(pin MAXISRCTDATA202 MAXISRCTDATA202 output)
		(pin MAXISRCTDATA201 MAXISRCTDATA201 output)
		(pin MAXISRCTDATA200 MAXISRCTDATA200 output)
		(pin MAXISRCTDATA199 MAXISRCTDATA199 output)
		(pin MAXISRCTDATA198 MAXISRCTDATA198 output)
		(pin MAXISRCTDATA197 MAXISRCTDATA197 output)
		(pin MAXISRCTDATA196 MAXISRCTDATA196 output)
		(pin MAXISRCTDATA195 MAXISRCTDATA195 output)
		(pin MAXISRCTDATA194 MAXISRCTDATA194 output)
		(pin MAXISRCTDATA193 MAXISRCTDATA193 output)
		(pin MAXISRCTDATA192 MAXISRCTDATA192 output)
		(pin MAXISRCTDATA191 MAXISRCTDATA191 output)
		(pin MAXISRCTDATA190 MAXISRCTDATA190 output)
		(pin MAXISRCTDATA189 MAXISRCTDATA189 output)
		(pin MAXISRCTDATA188 MAXISRCTDATA188 output)
		(pin MAXISRCTDATA187 MAXISRCTDATA187 output)
		(pin MAXISRCTDATA186 MAXISRCTDATA186 output)
		(pin MAXISRCTDATA185 MAXISRCTDATA185 output)
		(pin MAXISRCTDATA184 MAXISRCTDATA184 output)
		(pin MAXISRCTDATA183 MAXISRCTDATA183 output)
		(pin MAXISRCTDATA182 MAXISRCTDATA182 output)
		(pin MAXISRCTDATA181 MAXISRCTDATA181 output)
		(pin MAXISRCTDATA180 MAXISRCTDATA180 output)
		(pin MAXISRCTDATA179 MAXISRCTDATA179 output)
		(pin MAXISRCTDATA178 MAXISRCTDATA178 output)
		(pin MAXISRCTDATA177 MAXISRCTDATA177 output)
		(pin MAXISRCTDATA176 MAXISRCTDATA176 output)
		(pin MAXISRCTDATA175 MAXISRCTDATA175 output)
		(pin MAXISRCTDATA174 MAXISRCTDATA174 output)
		(pin MAXISRCTDATA173 MAXISRCTDATA173 output)
		(pin MAXISRCTDATA172 MAXISRCTDATA172 output)
		(pin MAXISRCTDATA171 MAXISRCTDATA171 output)
		(pin MAXISRCTDATA170 MAXISRCTDATA170 output)
		(pin MAXISRCTDATA169 MAXISRCTDATA169 output)
		(pin MAXISRCTDATA168 MAXISRCTDATA168 output)
		(pin MAXISRCTDATA167 MAXISRCTDATA167 output)
		(pin MAXISRCTDATA166 MAXISRCTDATA166 output)
		(pin MAXISRCTDATA165 MAXISRCTDATA165 output)
		(pin MAXISRCTDATA164 MAXISRCTDATA164 output)
		(pin MAXISRCTDATA163 MAXISRCTDATA163 output)
		(pin MAXISRCTDATA162 MAXISRCTDATA162 output)
		(pin MAXISRCTDATA161 MAXISRCTDATA161 output)
		(pin MAXISRCTDATA160 MAXISRCTDATA160 output)
		(pin MAXISRCTDATA159 MAXISRCTDATA159 output)
		(pin MAXISRCTDATA158 MAXISRCTDATA158 output)
		(pin MAXISRCTDATA157 MAXISRCTDATA157 output)
		(pin MAXISRCTDATA156 MAXISRCTDATA156 output)
		(pin MAXISRCTDATA155 MAXISRCTDATA155 output)
		(pin MAXISRCTDATA154 MAXISRCTDATA154 output)
		(pin MAXISRCTDATA153 MAXISRCTDATA153 output)
		(pin MAXISRCTDATA152 MAXISRCTDATA152 output)
		(pin MAXISRCTDATA151 MAXISRCTDATA151 output)
		(pin MAXISRCTDATA150 MAXISRCTDATA150 output)
		(pin MAXISRCTDATA149 MAXISRCTDATA149 output)
		(pin MAXISRCTDATA148 MAXISRCTDATA148 output)
		(pin MAXISRCTDATA147 MAXISRCTDATA147 output)
		(pin MAXISRCTDATA146 MAXISRCTDATA146 output)
		(pin MAXISRCTDATA145 MAXISRCTDATA145 output)
		(pin MAXISRCTDATA144 MAXISRCTDATA144 output)
		(pin MAXISRCTDATA143 MAXISRCTDATA143 output)
		(pin MAXISRCTDATA142 MAXISRCTDATA142 output)
		(pin MAXISRCTDATA141 MAXISRCTDATA141 output)
		(pin MAXISRCTDATA140 MAXISRCTDATA140 output)
		(pin MAXISRCTDATA139 MAXISRCTDATA139 output)
		(pin MAXISRCTDATA138 MAXISRCTDATA138 output)
		(pin MAXISRCTDATA137 MAXISRCTDATA137 output)
		(pin MAXISRCTDATA136 MAXISRCTDATA136 output)
		(pin MAXISRCTDATA135 MAXISRCTDATA135 output)
		(pin MAXISRCTDATA134 MAXISRCTDATA134 output)
		(pin MAXISRCTDATA133 MAXISRCTDATA133 output)
		(pin MAXISRCTDATA132 MAXISRCTDATA132 output)
		(pin MAXISRCTDATA131 MAXISRCTDATA131 output)
		(pin MAXISRCTDATA130 MAXISRCTDATA130 output)
		(pin MAXISRCTDATA129 MAXISRCTDATA129 output)
		(pin MAXISRCTDATA128 MAXISRCTDATA128 output)
		(pin MAXISRCTDATA127 MAXISRCTDATA127 output)
		(pin MAXISRCTDATA126 MAXISRCTDATA126 output)
		(pin MAXISRCTDATA125 MAXISRCTDATA125 output)
		(pin MAXISRCTDATA124 MAXISRCTDATA124 output)
		(pin MAXISRCTDATA123 MAXISRCTDATA123 output)
		(pin MAXISRCTDATA122 MAXISRCTDATA122 output)
		(pin MAXISRCTDATA121 MAXISRCTDATA121 output)
		(pin MAXISRCTDATA120 MAXISRCTDATA120 output)
		(pin MAXISRCTDATA119 MAXISRCTDATA119 output)
		(pin MAXISRCTDATA118 MAXISRCTDATA118 output)
		(pin MAXISRCTDATA117 MAXISRCTDATA117 output)
		(pin MAXISRCTDATA116 MAXISRCTDATA116 output)
		(pin MAXISRCTDATA115 MAXISRCTDATA115 output)
		(pin MAXISRCTDATA114 MAXISRCTDATA114 output)
		(pin MAXISRCTDATA113 MAXISRCTDATA113 output)
		(pin MAXISRCTDATA112 MAXISRCTDATA112 output)
		(pin MAXISRCTDATA111 MAXISRCTDATA111 output)
		(pin MAXISRCTDATA110 MAXISRCTDATA110 output)
		(pin MAXISRCTDATA109 MAXISRCTDATA109 output)
		(pin MAXISRCTDATA108 MAXISRCTDATA108 output)
		(pin MAXISRCTDATA107 MAXISRCTDATA107 output)
		(pin MAXISRCTDATA106 MAXISRCTDATA106 output)
		(pin MAXISRCTDATA105 MAXISRCTDATA105 output)
		(pin MAXISRCTDATA104 MAXISRCTDATA104 output)
		(pin MAXISRCTDATA103 MAXISRCTDATA103 output)
		(pin MAXISRCTDATA102 MAXISRCTDATA102 output)
		(pin MAXISRCTDATA101 MAXISRCTDATA101 output)
		(pin MAXISRCTDATA100 MAXISRCTDATA100 output)
		(pin MAXISRCTDATA99 MAXISRCTDATA99 output)
		(pin MAXISRCTDATA98 MAXISRCTDATA98 output)
		(pin MAXISRCTDATA97 MAXISRCTDATA97 output)
		(pin MAXISRCTDATA96 MAXISRCTDATA96 output)
		(pin MAXISRCTDATA95 MAXISRCTDATA95 output)
		(pin MAXISRCTDATA94 MAXISRCTDATA94 output)
		(pin MAXISRCTDATA93 MAXISRCTDATA93 output)
		(pin MAXISRCTDATA92 MAXISRCTDATA92 output)
		(pin MAXISRCTDATA91 MAXISRCTDATA91 output)
		(pin MAXISRCTDATA90 MAXISRCTDATA90 output)
		(pin MAXISRCTDATA89 MAXISRCTDATA89 output)
		(pin MAXISRCTDATA88 MAXISRCTDATA88 output)
		(pin MAXISRCTDATA87 MAXISRCTDATA87 output)
		(pin MAXISRCTDATA86 MAXISRCTDATA86 output)
		(pin MAXISRCTDATA85 MAXISRCTDATA85 output)
		(pin MAXISRCTDATA84 MAXISRCTDATA84 output)
		(pin MAXISRCTDATA83 MAXISRCTDATA83 output)
		(pin MAXISRCTDATA82 MAXISRCTDATA82 output)
		(pin MAXISRCTDATA81 MAXISRCTDATA81 output)
		(pin MAXISRCTDATA80 MAXISRCTDATA80 output)
		(pin MAXISRCTDATA79 MAXISRCTDATA79 output)
		(pin MAXISRCTDATA78 MAXISRCTDATA78 output)
		(pin MAXISRCTDATA77 MAXISRCTDATA77 output)
		(pin MAXISRCTDATA76 MAXISRCTDATA76 output)
		(pin MAXISRCTDATA75 MAXISRCTDATA75 output)
		(pin MAXISRCTDATA74 MAXISRCTDATA74 output)
		(pin MAXISRCTDATA73 MAXISRCTDATA73 output)
		(pin MAXISRCTDATA72 MAXISRCTDATA72 output)
		(pin MAXISRCTDATA71 MAXISRCTDATA71 output)
		(pin MAXISRCTDATA70 MAXISRCTDATA70 output)
		(pin MAXISRCTDATA69 MAXISRCTDATA69 output)
		(pin MAXISRCTDATA68 MAXISRCTDATA68 output)
		(pin MAXISRCTDATA67 MAXISRCTDATA67 output)
		(pin MAXISRCTDATA66 MAXISRCTDATA66 output)
		(pin MAXISRCTDATA65 MAXISRCTDATA65 output)
		(pin MAXISRCTDATA64 MAXISRCTDATA64 output)
		(pin MAXISRCTDATA63 MAXISRCTDATA63 output)
		(pin MAXISRCTDATA62 MAXISRCTDATA62 output)
		(pin MAXISRCTDATA61 MAXISRCTDATA61 output)
		(pin MAXISRCTDATA60 MAXISRCTDATA60 output)
		(pin MAXISRCTDATA59 MAXISRCTDATA59 output)
		(pin MAXISRCTDATA58 MAXISRCTDATA58 output)
		(pin MAXISRCTDATA57 MAXISRCTDATA57 output)
		(pin MAXISRCTDATA56 MAXISRCTDATA56 output)
		(pin MAXISRCTDATA55 MAXISRCTDATA55 output)
		(pin MAXISRCTDATA54 MAXISRCTDATA54 output)
		(pin MAXISRCTDATA53 MAXISRCTDATA53 output)
		(pin MAXISRCTDATA52 MAXISRCTDATA52 output)
		(pin MAXISRCTDATA51 MAXISRCTDATA51 output)
		(pin MAXISRCTDATA50 MAXISRCTDATA50 output)
		(pin MAXISRCTDATA49 MAXISRCTDATA49 output)
		(pin MAXISRCTDATA48 MAXISRCTDATA48 output)
		(pin MAXISRCTDATA47 MAXISRCTDATA47 output)
		(pin MAXISRCTDATA46 MAXISRCTDATA46 output)
		(pin MAXISRCTDATA45 MAXISRCTDATA45 output)
		(pin MAXISRCTDATA44 MAXISRCTDATA44 output)
		(pin MAXISRCTDATA43 MAXISRCTDATA43 output)
		(pin MAXISRCTDATA42 MAXISRCTDATA42 output)
		(pin MAXISRCTDATA41 MAXISRCTDATA41 output)
		(pin MAXISRCTDATA40 MAXISRCTDATA40 output)
		(pin MAXISRCTDATA39 MAXISRCTDATA39 output)
		(pin MAXISRCTDATA38 MAXISRCTDATA38 output)
		(pin MAXISRCTDATA37 MAXISRCTDATA37 output)
		(pin MAXISRCTDATA36 MAXISRCTDATA36 output)
		(pin MAXISRCTDATA35 MAXISRCTDATA35 output)
		(pin MAXISRCTDATA34 MAXISRCTDATA34 output)
		(pin MAXISRCTDATA33 MAXISRCTDATA33 output)
		(pin MAXISRCTDATA32 MAXISRCTDATA32 output)
		(pin MAXISRCTDATA31 MAXISRCTDATA31 output)
		(pin MAXISRCTDATA30 MAXISRCTDATA30 output)
		(pin MAXISRCTDATA29 MAXISRCTDATA29 output)
		(pin MAXISRCTDATA28 MAXISRCTDATA28 output)
		(pin MAXISRCTDATA27 MAXISRCTDATA27 output)
		(pin MAXISRCTDATA26 MAXISRCTDATA26 output)
		(pin MAXISRCTDATA25 MAXISRCTDATA25 output)
		(pin MAXISRCTDATA24 MAXISRCTDATA24 output)
		(pin MAXISRCTDATA23 MAXISRCTDATA23 output)
		(pin MAXISRCTDATA22 MAXISRCTDATA22 output)
		(pin MAXISRCTDATA21 MAXISRCTDATA21 output)
		(pin MAXISRCTDATA20 MAXISRCTDATA20 output)
		(pin MAXISRCTDATA19 MAXISRCTDATA19 output)
		(pin MAXISRCTDATA18 MAXISRCTDATA18 output)
		(pin MAXISRCTDATA17 MAXISRCTDATA17 output)
		(pin MAXISRCTDATA16 MAXISRCTDATA16 output)
		(pin MAXISRCTDATA15 MAXISRCTDATA15 output)
		(pin MAXISRCTDATA14 MAXISRCTDATA14 output)
		(pin MAXISRCTDATA13 MAXISRCTDATA13 output)
		(pin MAXISRCTDATA12 MAXISRCTDATA12 output)
		(pin MAXISRCTDATA11 MAXISRCTDATA11 output)
		(pin MAXISRCTDATA10 MAXISRCTDATA10 output)
		(pin MAXISRCTDATA9 MAXISRCTDATA9 output)
		(pin MAXISRCTDATA8 MAXISRCTDATA8 output)
		(pin MAXISRCTDATA7 MAXISRCTDATA7 output)
		(pin MAXISRCTDATA6 MAXISRCTDATA6 output)
		(pin MAXISRCTDATA5 MAXISRCTDATA5 output)
		(pin MAXISRCTDATA4 MAXISRCTDATA4 output)
		(pin MAXISRCTDATA3 MAXISRCTDATA3 output)
		(pin MAXISRCTDATA2 MAXISRCTDATA2 output)
		(pin MAXISRCTDATA1 MAXISRCTDATA1 output)
		(pin MAXISRCTDATA0 MAXISRCTDATA0 output)
		(pin MAXISRCTKEEP7 MAXISRCTKEEP7 output)
		(pin MAXISRCTKEEP6 MAXISRCTKEEP6 output)
		(pin MAXISRCTKEEP5 MAXISRCTKEEP5 output)
		(pin MAXISRCTKEEP4 MAXISRCTKEEP4 output)
		(pin MAXISRCTKEEP3 MAXISRCTKEEP3 output)
		(pin MAXISRCTKEEP2 MAXISRCTKEEP2 output)
		(pin MAXISRCTKEEP1 MAXISRCTKEEP1 output)
		(pin MAXISRCTKEEP0 MAXISRCTKEEP0 output)
		(pin MAXISRCTLAST MAXISRCTLAST output)
		(pin MAXISRCTREADY21 MAXISRCTREADY21 input)
		(pin MAXISRCTREADY20 MAXISRCTREADY20 input)
		(pin MAXISRCTREADY19 MAXISRCTREADY19 input)
		(pin MAXISRCTREADY18 MAXISRCTREADY18 input)
		(pin MAXISRCTREADY17 MAXISRCTREADY17 input)
		(pin MAXISRCTREADY16 MAXISRCTREADY16 input)
		(pin MAXISRCTREADY15 MAXISRCTREADY15 input)
		(pin MAXISRCTREADY14 MAXISRCTREADY14 input)
		(pin MAXISRCTREADY13 MAXISRCTREADY13 input)
		(pin MAXISRCTREADY12 MAXISRCTREADY12 input)
		(pin MAXISRCTREADY11 MAXISRCTREADY11 input)
		(pin MAXISRCTREADY10 MAXISRCTREADY10 input)
		(pin MAXISRCTREADY9 MAXISRCTREADY9 input)
		(pin MAXISRCTREADY8 MAXISRCTREADY8 input)
		(pin MAXISRCTREADY7 MAXISRCTREADY7 input)
		(pin MAXISRCTREADY6 MAXISRCTREADY6 input)
		(pin MAXISRCTREADY5 MAXISRCTREADY5 input)
		(pin MAXISRCTREADY4 MAXISRCTREADY4 input)
		(pin MAXISRCTREADY3 MAXISRCTREADY3 input)
		(pin MAXISRCTREADY2 MAXISRCTREADY2 input)
		(pin MAXISRCTREADY1 MAXISRCTREADY1 input)
		(pin MAXISRCTREADY0 MAXISRCTREADY0 input)
		(pin MAXISRCTUSER74 MAXISRCTUSER74 output)
		(pin MAXISRCTUSER73 MAXISRCTUSER73 output)
		(pin MAXISRCTUSER72 MAXISRCTUSER72 output)
		(pin MAXISRCTUSER71 MAXISRCTUSER71 output)
		(pin MAXISRCTUSER70 MAXISRCTUSER70 output)
		(pin MAXISRCTUSER69 MAXISRCTUSER69 output)
		(pin MAXISRCTUSER68 MAXISRCTUSER68 output)
		(pin MAXISRCTUSER67 MAXISRCTUSER67 output)
		(pin MAXISRCTUSER66 MAXISRCTUSER66 output)
		(pin MAXISRCTUSER65 MAXISRCTUSER65 output)
		(pin MAXISRCTUSER64 MAXISRCTUSER64 output)
		(pin MAXISRCTUSER63 MAXISRCTUSER63 output)
		(pin MAXISRCTUSER62 MAXISRCTUSER62 output)
		(pin MAXISRCTUSER61 MAXISRCTUSER61 output)
		(pin MAXISRCTUSER60 MAXISRCTUSER60 output)
		(pin MAXISRCTUSER59 MAXISRCTUSER59 output)
		(pin MAXISRCTUSER58 MAXISRCTUSER58 output)
		(pin MAXISRCTUSER57 MAXISRCTUSER57 output)
		(pin MAXISRCTUSER56 MAXISRCTUSER56 output)
		(pin MAXISRCTUSER55 MAXISRCTUSER55 output)
		(pin MAXISRCTUSER54 MAXISRCTUSER54 output)
		(pin MAXISRCTUSER53 MAXISRCTUSER53 output)
		(pin MAXISRCTUSER52 MAXISRCTUSER52 output)
		(pin MAXISRCTUSER51 MAXISRCTUSER51 output)
		(pin MAXISRCTUSER50 MAXISRCTUSER50 output)
		(pin MAXISRCTUSER49 MAXISRCTUSER49 output)
		(pin MAXISRCTUSER48 MAXISRCTUSER48 output)
		(pin MAXISRCTUSER47 MAXISRCTUSER47 output)
		(pin MAXISRCTUSER46 MAXISRCTUSER46 output)
		(pin MAXISRCTUSER45 MAXISRCTUSER45 output)
		(pin MAXISRCTUSER44 MAXISRCTUSER44 output)
		(pin MAXISRCTUSER43 MAXISRCTUSER43 output)
		(pin MAXISRCTUSER42 MAXISRCTUSER42 output)
		(pin MAXISRCTUSER41 MAXISRCTUSER41 output)
		(pin MAXISRCTUSER40 MAXISRCTUSER40 output)
		(pin MAXISRCTUSER39 MAXISRCTUSER39 output)
		(pin MAXISRCTUSER38 MAXISRCTUSER38 output)
		(pin MAXISRCTUSER37 MAXISRCTUSER37 output)
		(pin MAXISRCTUSER36 MAXISRCTUSER36 output)
		(pin MAXISRCTUSER35 MAXISRCTUSER35 output)
		(pin MAXISRCTUSER34 MAXISRCTUSER34 output)
		(pin MAXISRCTUSER33 MAXISRCTUSER33 output)
		(pin MAXISRCTUSER32 MAXISRCTUSER32 output)
		(pin MAXISRCTUSER31 MAXISRCTUSER31 output)
		(pin MAXISRCTUSER30 MAXISRCTUSER30 output)
		(pin MAXISRCTUSER29 MAXISRCTUSER29 output)
		(pin MAXISRCTUSER28 MAXISRCTUSER28 output)
		(pin MAXISRCTUSER27 MAXISRCTUSER27 output)
		(pin MAXISRCTUSER26 MAXISRCTUSER26 output)
		(pin MAXISRCTUSER25 MAXISRCTUSER25 output)
		(pin MAXISRCTUSER24 MAXISRCTUSER24 output)
		(pin MAXISRCTUSER23 MAXISRCTUSER23 output)
		(pin MAXISRCTUSER22 MAXISRCTUSER22 output)
		(pin MAXISRCTUSER21 MAXISRCTUSER21 output)
		(pin MAXISRCTUSER20 MAXISRCTUSER20 output)
		(pin MAXISRCTUSER19 MAXISRCTUSER19 output)
		(pin MAXISRCTUSER18 MAXISRCTUSER18 output)
		(pin MAXISRCTUSER17 MAXISRCTUSER17 output)
		(pin MAXISRCTUSER16 MAXISRCTUSER16 output)
		(pin MAXISRCTUSER15 MAXISRCTUSER15 output)
		(pin MAXISRCTUSER14 MAXISRCTUSER14 output)
		(pin MAXISRCTUSER13 MAXISRCTUSER13 output)
		(pin MAXISRCTUSER12 MAXISRCTUSER12 output)
		(pin MAXISRCTUSER11 MAXISRCTUSER11 output)
		(pin MAXISRCTUSER10 MAXISRCTUSER10 output)
		(pin MAXISRCTUSER9 MAXISRCTUSER9 output)
		(pin MAXISRCTUSER8 MAXISRCTUSER8 output)
		(pin MAXISRCTUSER7 MAXISRCTUSER7 output)
		(pin MAXISRCTUSER6 MAXISRCTUSER6 output)
		(pin MAXISRCTUSER5 MAXISRCTUSER5 output)
		(pin MAXISRCTUSER4 MAXISRCTUSER4 output)
		(pin MAXISRCTUSER3 MAXISRCTUSER3 output)
		(pin MAXISRCTUSER2 MAXISRCTUSER2 output)
		(pin MAXISRCTUSER1 MAXISRCTUSER1 output)
		(pin MAXISRCTUSER0 MAXISRCTUSER0 output)
		(pin MAXISRCTVALID MAXISRCTVALID output)
		(pin MGMTRESETN MGMTRESETN input)
		(pin MGMTSTICKYRESETN MGMTSTICKYRESETN input)
		(pin MICOMPLETIONRAMREADADDRESSAL9 MICOMPLETIONRAMREADADDRESSAL9 output)
		(pin MICOMPLETIONRAMREADADDRESSAL8 MICOMPLETIONRAMREADADDRESSAL8 output)
		(pin MICOMPLETIONRAMREADADDRESSAL7 MICOMPLETIONRAMREADADDRESSAL7 output)
		(pin MICOMPLETIONRAMREADADDRESSAL6 MICOMPLETIONRAMREADADDRESSAL6 output)
		(pin MICOMPLETIONRAMREADADDRESSAL5 MICOMPLETIONRAMREADADDRESSAL5 output)
		(pin MICOMPLETIONRAMREADADDRESSAL4 MICOMPLETIONRAMREADADDRESSAL4 output)
		(pin MICOMPLETIONRAMREADADDRESSAL3 MICOMPLETIONRAMREADADDRESSAL3 output)
		(pin MICOMPLETIONRAMREADADDRESSAL2 MICOMPLETIONRAMREADADDRESSAL2 output)
		(pin MICOMPLETIONRAMREADADDRESSAL1 MICOMPLETIONRAMREADADDRESSAL1 output)
		(pin MICOMPLETIONRAMREADADDRESSAL0 MICOMPLETIONRAMREADADDRESSAL0 output)
		(pin MICOMPLETIONRAMREADADDRESSAU9 MICOMPLETIONRAMREADADDRESSAU9 output)
		(pin MICOMPLETIONRAMREADADDRESSAU8 MICOMPLETIONRAMREADADDRESSAU8 output)
		(pin MICOMPLETIONRAMREADADDRESSAU7 MICOMPLETIONRAMREADADDRESSAU7 output)
		(pin MICOMPLETIONRAMREADADDRESSAU6 MICOMPLETIONRAMREADADDRESSAU6 output)
		(pin MICOMPLETIONRAMREADADDRESSAU5 MICOMPLETIONRAMREADADDRESSAU5 output)
		(pin MICOMPLETIONRAMREADADDRESSAU4 MICOMPLETIONRAMREADADDRESSAU4 output)
		(pin MICOMPLETIONRAMREADADDRESSAU3 MICOMPLETIONRAMREADADDRESSAU3 output)
		(pin MICOMPLETIONRAMREADADDRESSAU2 MICOMPLETIONRAMREADADDRESSAU2 output)
		(pin MICOMPLETIONRAMREADADDRESSAU1 MICOMPLETIONRAMREADADDRESSAU1 output)
		(pin MICOMPLETIONRAMREADADDRESSAU0 MICOMPLETIONRAMREADADDRESSAU0 output)
		(pin MICOMPLETIONRAMREADADDRESSBL9 MICOMPLETIONRAMREADADDRESSBL9 output)
		(pin MICOMPLETIONRAMREADADDRESSBL8 MICOMPLETIONRAMREADADDRESSBL8 output)
		(pin MICOMPLETIONRAMREADADDRESSBL7 MICOMPLETIONRAMREADADDRESSBL7 output)
		(pin MICOMPLETIONRAMREADADDRESSBL6 MICOMPLETIONRAMREADADDRESSBL6 output)
		(pin MICOMPLETIONRAMREADADDRESSBL5 MICOMPLETIONRAMREADADDRESSBL5 output)
		(pin MICOMPLETIONRAMREADADDRESSBL4 MICOMPLETIONRAMREADADDRESSBL4 output)
		(pin MICOMPLETIONRAMREADADDRESSBL3 MICOMPLETIONRAMREADADDRESSBL3 output)
		(pin MICOMPLETIONRAMREADADDRESSBL2 MICOMPLETIONRAMREADADDRESSBL2 output)
		(pin MICOMPLETIONRAMREADADDRESSBL1 MICOMPLETIONRAMREADADDRESSBL1 output)
		(pin MICOMPLETIONRAMREADADDRESSBL0 MICOMPLETIONRAMREADADDRESSBL0 output)
		(pin MICOMPLETIONRAMREADADDRESSBU9 MICOMPLETIONRAMREADADDRESSBU9 output)
		(pin MICOMPLETIONRAMREADADDRESSBU8 MICOMPLETIONRAMREADADDRESSBU8 output)
		(pin MICOMPLETIONRAMREADADDRESSBU7 MICOMPLETIONRAMREADADDRESSBU7 output)
		(pin MICOMPLETIONRAMREADADDRESSBU6 MICOMPLETIONRAMREADADDRESSBU6 output)
		(pin MICOMPLETIONRAMREADADDRESSBU5 MICOMPLETIONRAMREADADDRESSBU5 output)
		(pin MICOMPLETIONRAMREADADDRESSBU4 MICOMPLETIONRAMREADADDRESSBU4 output)
		(pin MICOMPLETIONRAMREADADDRESSBU3 MICOMPLETIONRAMREADADDRESSBU3 output)
		(pin MICOMPLETIONRAMREADADDRESSBU2 MICOMPLETIONRAMREADADDRESSBU2 output)
		(pin MICOMPLETIONRAMREADADDRESSBU1 MICOMPLETIONRAMREADADDRESSBU1 output)
		(pin MICOMPLETIONRAMREADADDRESSBU0 MICOMPLETIONRAMREADADDRESSBU0 output)
		(pin MICOMPLETIONRAMREADDATA143 MICOMPLETIONRAMREADDATA143 input)
		(pin MICOMPLETIONRAMREADDATA142 MICOMPLETIONRAMREADDATA142 input)
		(pin MICOMPLETIONRAMREADDATA141 MICOMPLETIONRAMREADDATA141 input)
		(pin MICOMPLETIONRAMREADDATA140 MICOMPLETIONRAMREADDATA140 input)
		(pin MICOMPLETIONRAMREADDATA139 MICOMPLETIONRAMREADDATA139 input)
		(pin MICOMPLETIONRAMREADDATA138 MICOMPLETIONRAMREADDATA138 input)
		(pin MICOMPLETIONRAMREADDATA137 MICOMPLETIONRAMREADDATA137 input)
		(pin MICOMPLETIONRAMREADDATA136 MICOMPLETIONRAMREADDATA136 input)
		(pin MICOMPLETIONRAMREADDATA135 MICOMPLETIONRAMREADDATA135 input)
		(pin MICOMPLETIONRAMREADDATA134 MICOMPLETIONRAMREADDATA134 input)
		(pin MICOMPLETIONRAMREADDATA133 MICOMPLETIONRAMREADDATA133 input)
		(pin MICOMPLETIONRAMREADDATA132 MICOMPLETIONRAMREADDATA132 input)
		(pin MICOMPLETIONRAMREADDATA131 MICOMPLETIONRAMREADDATA131 input)
		(pin MICOMPLETIONRAMREADDATA130 MICOMPLETIONRAMREADDATA130 input)
		(pin MICOMPLETIONRAMREADDATA129 MICOMPLETIONRAMREADDATA129 input)
		(pin MICOMPLETIONRAMREADDATA128 MICOMPLETIONRAMREADDATA128 input)
		(pin MICOMPLETIONRAMREADDATA127 MICOMPLETIONRAMREADDATA127 input)
		(pin MICOMPLETIONRAMREADDATA126 MICOMPLETIONRAMREADDATA126 input)
		(pin MICOMPLETIONRAMREADDATA125 MICOMPLETIONRAMREADDATA125 input)
		(pin MICOMPLETIONRAMREADDATA124 MICOMPLETIONRAMREADDATA124 input)
		(pin MICOMPLETIONRAMREADDATA123 MICOMPLETIONRAMREADDATA123 input)
		(pin MICOMPLETIONRAMREADDATA122 MICOMPLETIONRAMREADDATA122 input)
		(pin MICOMPLETIONRAMREADDATA121 MICOMPLETIONRAMREADDATA121 input)
		(pin MICOMPLETIONRAMREADDATA120 MICOMPLETIONRAMREADDATA120 input)
		(pin MICOMPLETIONRAMREADDATA119 MICOMPLETIONRAMREADDATA119 input)
		(pin MICOMPLETIONRAMREADDATA118 MICOMPLETIONRAMREADDATA118 input)
		(pin MICOMPLETIONRAMREADDATA117 MICOMPLETIONRAMREADDATA117 input)
		(pin MICOMPLETIONRAMREADDATA116 MICOMPLETIONRAMREADDATA116 input)
		(pin MICOMPLETIONRAMREADDATA115 MICOMPLETIONRAMREADDATA115 input)
		(pin MICOMPLETIONRAMREADDATA114 MICOMPLETIONRAMREADDATA114 input)
		(pin MICOMPLETIONRAMREADDATA113 MICOMPLETIONRAMREADDATA113 input)
		(pin MICOMPLETIONRAMREADDATA112 MICOMPLETIONRAMREADDATA112 input)
		(pin MICOMPLETIONRAMREADDATA111 MICOMPLETIONRAMREADDATA111 input)
		(pin MICOMPLETIONRAMREADDATA110 MICOMPLETIONRAMREADDATA110 input)
		(pin MICOMPLETIONRAMREADDATA109 MICOMPLETIONRAMREADDATA109 input)
		(pin MICOMPLETIONRAMREADDATA108 MICOMPLETIONRAMREADDATA108 input)
		(pin MICOMPLETIONRAMREADDATA107 MICOMPLETIONRAMREADDATA107 input)
		(pin MICOMPLETIONRAMREADDATA106 MICOMPLETIONRAMREADDATA106 input)
		(pin MICOMPLETIONRAMREADDATA105 MICOMPLETIONRAMREADDATA105 input)
		(pin MICOMPLETIONRAMREADDATA104 MICOMPLETIONRAMREADDATA104 input)
		(pin MICOMPLETIONRAMREADDATA103 MICOMPLETIONRAMREADDATA103 input)
		(pin MICOMPLETIONRAMREADDATA102 MICOMPLETIONRAMREADDATA102 input)
		(pin MICOMPLETIONRAMREADDATA101 MICOMPLETIONRAMREADDATA101 input)
		(pin MICOMPLETIONRAMREADDATA100 MICOMPLETIONRAMREADDATA100 input)
		(pin MICOMPLETIONRAMREADDATA99 MICOMPLETIONRAMREADDATA99 input)
		(pin MICOMPLETIONRAMREADDATA98 MICOMPLETIONRAMREADDATA98 input)
		(pin MICOMPLETIONRAMREADDATA97 MICOMPLETIONRAMREADDATA97 input)
		(pin MICOMPLETIONRAMREADDATA96 MICOMPLETIONRAMREADDATA96 input)
		(pin MICOMPLETIONRAMREADDATA95 MICOMPLETIONRAMREADDATA95 input)
		(pin MICOMPLETIONRAMREADDATA94 MICOMPLETIONRAMREADDATA94 input)
		(pin MICOMPLETIONRAMREADDATA93 MICOMPLETIONRAMREADDATA93 input)
		(pin MICOMPLETIONRAMREADDATA92 MICOMPLETIONRAMREADDATA92 input)
		(pin MICOMPLETIONRAMREADDATA91 MICOMPLETIONRAMREADDATA91 input)
		(pin MICOMPLETIONRAMREADDATA90 MICOMPLETIONRAMREADDATA90 input)
		(pin MICOMPLETIONRAMREADDATA89 MICOMPLETIONRAMREADDATA89 input)
		(pin MICOMPLETIONRAMREADDATA88 MICOMPLETIONRAMREADDATA88 input)
		(pin MICOMPLETIONRAMREADDATA87 MICOMPLETIONRAMREADDATA87 input)
		(pin MICOMPLETIONRAMREADDATA86 MICOMPLETIONRAMREADDATA86 input)
		(pin MICOMPLETIONRAMREADDATA85 MICOMPLETIONRAMREADDATA85 input)
		(pin MICOMPLETIONRAMREADDATA84 MICOMPLETIONRAMREADDATA84 input)
		(pin MICOMPLETIONRAMREADDATA83 MICOMPLETIONRAMREADDATA83 input)
		(pin MICOMPLETIONRAMREADDATA82 MICOMPLETIONRAMREADDATA82 input)
		(pin MICOMPLETIONRAMREADDATA81 MICOMPLETIONRAMREADDATA81 input)
		(pin MICOMPLETIONRAMREADDATA80 MICOMPLETIONRAMREADDATA80 input)
		(pin MICOMPLETIONRAMREADDATA79 MICOMPLETIONRAMREADDATA79 input)
		(pin MICOMPLETIONRAMREADDATA78 MICOMPLETIONRAMREADDATA78 input)
		(pin MICOMPLETIONRAMREADDATA77 MICOMPLETIONRAMREADDATA77 input)
		(pin MICOMPLETIONRAMREADDATA76 MICOMPLETIONRAMREADDATA76 input)
		(pin MICOMPLETIONRAMREADDATA75 MICOMPLETIONRAMREADDATA75 input)
		(pin MICOMPLETIONRAMREADDATA74 MICOMPLETIONRAMREADDATA74 input)
		(pin MICOMPLETIONRAMREADDATA73 MICOMPLETIONRAMREADDATA73 input)
		(pin MICOMPLETIONRAMREADDATA72 MICOMPLETIONRAMREADDATA72 input)
		(pin MICOMPLETIONRAMREADDATA71 MICOMPLETIONRAMREADDATA71 input)
		(pin MICOMPLETIONRAMREADDATA70 MICOMPLETIONRAMREADDATA70 input)
		(pin MICOMPLETIONRAMREADDATA69 MICOMPLETIONRAMREADDATA69 input)
		(pin MICOMPLETIONRAMREADDATA68 MICOMPLETIONRAMREADDATA68 input)
		(pin MICOMPLETIONRAMREADDATA67 MICOMPLETIONRAMREADDATA67 input)
		(pin MICOMPLETIONRAMREADDATA66 MICOMPLETIONRAMREADDATA66 input)
		(pin MICOMPLETIONRAMREADDATA65 MICOMPLETIONRAMREADDATA65 input)
		(pin MICOMPLETIONRAMREADDATA64 MICOMPLETIONRAMREADDATA64 input)
		(pin MICOMPLETIONRAMREADDATA63 MICOMPLETIONRAMREADDATA63 input)
		(pin MICOMPLETIONRAMREADDATA62 MICOMPLETIONRAMREADDATA62 input)
		(pin MICOMPLETIONRAMREADDATA61 MICOMPLETIONRAMREADDATA61 input)
		(pin MICOMPLETIONRAMREADDATA60 MICOMPLETIONRAMREADDATA60 input)
		(pin MICOMPLETIONRAMREADDATA59 MICOMPLETIONRAMREADDATA59 input)
		(pin MICOMPLETIONRAMREADDATA58 MICOMPLETIONRAMREADDATA58 input)
		(pin MICOMPLETIONRAMREADDATA57 MICOMPLETIONRAMREADDATA57 input)
		(pin MICOMPLETIONRAMREADDATA56 MICOMPLETIONRAMREADDATA56 input)
		(pin MICOMPLETIONRAMREADDATA55 MICOMPLETIONRAMREADDATA55 input)
		(pin MICOMPLETIONRAMREADDATA54 MICOMPLETIONRAMREADDATA54 input)
		(pin MICOMPLETIONRAMREADDATA53 MICOMPLETIONRAMREADDATA53 input)
		(pin MICOMPLETIONRAMREADDATA52 MICOMPLETIONRAMREADDATA52 input)
		(pin MICOMPLETIONRAMREADDATA51 MICOMPLETIONRAMREADDATA51 input)
		(pin MICOMPLETIONRAMREADDATA50 MICOMPLETIONRAMREADDATA50 input)
		(pin MICOMPLETIONRAMREADDATA49 MICOMPLETIONRAMREADDATA49 input)
		(pin MICOMPLETIONRAMREADDATA48 MICOMPLETIONRAMREADDATA48 input)
		(pin MICOMPLETIONRAMREADDATA47 MICOMPLETIONRAMREADDATA47 input)
		(pin MICOMPLETIONRAMREADDATA46 MICOMPLETIONRAMREADDATA46 input)
		(pin MICOMPLETIONRAMREADDATA45 MICOMPLETIONRAMREADDATA45 input)
		(pin MICOMPLETIONRAMREADDATA44 MICOMPLETIONRAMREADDATA44 input)
		(pin MICOMPLETIONRAMREADDATA43 MICOMPLETIONRAMREADDATA43 input)
		(pin MICOMPLETIONRAMREADDATA42 MICOMPLETIONRAMREADDATA42 input)
		(pin MICOMPLETIONRAMREADDATA41 MICOMPLETIONRAMREADDATA41 input)
		(pin MICOMPLETIONRAMREADDATA40 MICOMPLETIONRAMREADDATA40 input)
		(pin MICOMPLETIONRAMREADDATA39 MICOMPLETIONRAMREADDATA39 input)
		(pin MICOMPLETIONRAMREADDATA38 MICOMPLETIONRAMREADDATA38 input)
		(pin MICOMPLETIONRAMREADDATA37 MICOMPLETIONRAMREADDATA37 input)
		(pin MICOMPLETIONRAMREADDATA36 MICOMPLETIONRAMREADDATA36 input)
		(pin MICOMPLETIONRAMREADDATA35 MICOMPLETIONRAMREADDATA35 input)
		(pin MICOMPLETIONRAMREADDATA34 MICOMPLETIONRAMREADDATA34 input)
		(pin MICOMPLETIONRAMREADDATA33 MICOMPLETIONRAMREADDATA33 input)
		(pin MICOMPLETIONRAMREADDATA32 MICOMPLETIONRAMREADDATA32 input)
		(pin MICOMPLETIONRAMREADDATA31 MICOMPLETIONRAMREADDATA31 input)
		(pin MICOMPLETIONRAMREADDATA30 MICOMPLETIONRAMREADDATA30 input)
		(pin MICOMPLETIONRAMREADDATA29 MICOMPLETIONRAMREADDATA29 input)
		(pin MICOMPLETIONRAMREADDATA28 MICOMPLETIONRAMREADDATA28 input)
		(pin MICOMPLETIONRAMREADDATA27 MICOMPLETIONRAMREADDATA27 input)
		(pin MICOMPLETIONRAMREADDATA26 MICOMPLETIONRAMREADDATA26 input)
		(pin MICOMPLETIONRAMREADDATA25 MICOMPLETIONRAMREADDATA25 input)
		(pin MICOMPLETIONRAMREADDATA24 MICOMPLETIONRAMREADDATA24 input)
		(pin MICOMPLETIONRAMREADDATA23 MICOMPLETIONRAMREADDATA23 input)
		(pin MICOMPLETIONRAMREADDATA22 MICOMPLETIONRAMREADDATA22 input)
		(pin MICOMPLETIONRAMREADDATA21 MICOMPLETIONRAMREADDATA21 input)
		(pin MICOMPLETIONRAMREADDATA20 MICOMPLETIONRAMREADDATA20 input)
		(pin MICOMPLETIONRAMREADDATA19 MICOMPLETIONRAMREADDATA19 input)
		(pin MICOMPLETIONRAMREADDATA18 MICOMPLETIONRAMREADDATA18 input)
		(pin MICOMPLETIONRAMREADDATA17 MICOMPLETIONRAMREADDATA17 input)
		(pin MICOMPLETIONRAMREADDATA16 MICOMPLETIONRAMREADDATA16 input)
		(pin MICOMPLETIONRAMREADDATA15 MICOMPLETIONRAMREADDATA15 input)
		(pin MICOMPLETIONRAMREADDATA14 MICOMPLETIONRAMREADDATA14 input)
		(pin MICOMPLETIONRAMREADDATA13 MICOMPLETIONRAMREADDATA13 input)
		(pin MICOMPLETIONRAMREADDATA12 MICOMPLETIONRAMREADDATA12 input)
		(pin MICOMPLETIONRAMREADDATA11 MICOMPLETIONRAMREADDATA11 input)
		(pin MICOMPLETIONRAMREADDATA10 MICOMPLETIONRAMREADDATA10 input)
		(pin MICOMPLETIONRAMREADDATA9 MICOMPLETIONRAMREADDATA9 input)
		(pin MICOMPLETIONRAMREADDATA8 MICOMPLETIONRAMREADDATA8 input)
		(pin MICOMPLETIONRAMREADDATA7 MICOMPLETIONRAMREADDATA7 input)
		(pin MICOMPLETIONRAMREADDATA6 MICOMPLETIONRAMREADDATA6 input)
		(pin MICOMPLETIONRAMREADDATA5 MICOMPLETIONRAMREADDATA5 input)
		(pin MICOMPLETIONRAMREADDATA4 MICOMPLETIONRAMREADDATA4 input)
		(pin MICOMPLETIONRAMREADDATA3 MICOMPLETIONRAMREADDATA3 input)
		(pin MICOMPLETIONRAMREADDATA2 MICOMPLETIONRAMREADDATA2 input)
		(pin MICOMPLETIONRAMREADDATA1 MICOMPLETIONRAMREADDATA1 input)
		(pin MICOMPLETIONRAMREADDATA0 MICOMPLETIONRAMREADDATA0 input)
		(pin MICOMPLETIONRAMREADENABLEL3 MICOMPLETIONRAMREADENABLEL3 output)
		(pin MICOMPLETIONRAMREADENABLEL2 MICOMPLETIONRAMREADENABLEL2 output)
		(pin MICOMPLETIONRAMREADENABLEL1 MICOMPLETIONRAMREADENABLEL1 output)
		(pin MICOMPLETIONRAMREADENABLEL0 MICOMPLETIONRAMREADENABLEL0 output)
		(pin MICOMPLETIONRAMREADENABLEU3 MICOMPLETIONRAMREADENABLEU3 output)
		(pin MICOMPLETIONRAMREADENABLEU2 MICOMPLETIONRAMREADENABLEU2 output)
		(pin MICOMPLETIONRAMREADENABLEU1 MICOMPLETIONRAMREADENABLEU1 output)
		(pin MICOMPLETIONRAMREADENABLEU0 MICOMPLETIONRAMREADENABLEU0 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAL9 MICOMPLETIONRAMWRITEADDRESSAL9 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAL8 MICOMPLETIONRAMWRITEADDRESSAL8 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAL7 MICOMPLETIONRAMWRITEADDRESSAL7 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAL6 MICOMPLETIONRAMWRITEADDRESSAL6 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAL5 MICOMPLETIONRAMWRITEADDRESSAL5 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAL4 MICOMPLETIONRAMWRITEADDRESSAL4 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAL3 MICOMPLETIONRAMWRITEADDRESSAL3 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAL2 MICOMPLETIONRAMWRITEADDRESSAL2 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAL1 MICOMPLETIONRAMWRITEADDRESSAL1 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAL0 MICOMPLETIONRAMWRITEADDRESSAL0 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAU9 MICOMPLETIONRAMWRITEADDRESSAU9 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAU8 MICOMPLETIONRAMWRITEADDRESSAU8 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAU7 MICOMPLETIONRAMWRITEADDRESSAU7 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAU6 MICOMPLETIONRAMWRITEADDRESSAU6 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAU5 MICOMPLETIONRAMWRITEADDRESSAU5 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAU4 MICOMPLETIONRAMWRITEADDRESSAU4 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAU3 MICOMPLETIONRAMWRITEADDRESSAU3 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAU2 MICOMPLETIONRAMWRITEADDRESSAU2 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAU1 MICOMPLETIONRAMWRITEADDRESSAU1 output)
		(pin MICOMPLETIONRAMWRITEADDRESSAU0 MICOMPLETIONRAMWRITEADDRESSAU0 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBL9 MICOMPLETIONRAMWRITEADDRESSBL9 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBL8 MICOMPLETIONRAMWRITEADDRESSBL8 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBL7 MICOMPLETIONRAMWRITEADDRESSBL7 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBL6 MICOMPLETIONRAMWRITEADDRESSBL6 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBL5 MICOMPLETIONRAMWRITEADDRESSBL5 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBL4 MICOMPLETIONRAMWRITEADDRESSBL4 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBL3 MICOMPLETIONRAMWRITEADDRESSBL3 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBL2 MICOMPLETIONRAMWRITEADDRESSBL2 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBL1 MICOMPLETIONRAMWRITEADDRESSBL1 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBL0 MICOMPLETIONRAMWRITEADDRESSBL0 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBU9 MICOMPLETIONRAMWRITEADDRESSBU9 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBU8 MICOMPLETIONRAMWRITEADDRESSBU8 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBU7 MICOMPLETIONRAMWRITEADDRESSBU7 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBU6 MICOMPLETIONRAMWRITEADDRESSBU6 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBU5 MICOMPLETIONRAMWRITEADDRESSBU5 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBU4 MICOMPLETIONRAMWRITEADDRESSBU4 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBU3 MICOMPLETIONRAMWRITEADDRESSBU3 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBU2 MICOMPLETIONRAMWRITEADDRESSBU2 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBU1 MICOMPLETIONRAMWRITEADDRESSBU1 output)
		(pin MICOMPLETIONRAMWRITEADDRESSBU0 MICOMPLETIONRAMWRITEADDRESSBU0 output)
		(pin MICOMPLETIONRAMWRITEDATAL71 MICOMPLETIONRAMWRITEDATAL71 output)
		(pin MICOMPLETIONRAMWRITEDATAL70 MICOMPLETIONRAMWRITEDATAL70 output)
		(pin MICOMPLETIONRAMWRITEDATAL69 MICOMPLETIONRAMWRITEDATAL69 output)
		(pin MICOMPLETIONRAMWRITEDATAL68 MICOMPLETIONRAMWRITEDATAL68 output)
		(pin MICOMPLETIONRAMWRITEDATAL67 MICOMPLETIONRAMWRITEDATAL67 output)
		(pin MICOMPLETIONRAMWRITEDATAL66 MICOMPLETIONRAMWRITEDATAL66 output)
		(pin MICOMPLETIONRAMWRITEDATAL65 MICOMPLETIONRAMWRITEDATAL65 output)
		(pin MICOMPLETIONRAMWRITEDATAL64 MICOMPLETIONRAMWRITEDATAL64 output)
		(pin MICOMPLETIONRAMWRITEDATAL63 MICOMPLETIONRAMWRITEDATAL63 output)
		(pin MICOMPLETIONRAMWRITEDATAL62 MICOMPLETIONRAMWRITEDATAL62 output)
		(pin MICOMPLETIONRAMWRITEDATAL61 MICOMPLETIONRAMWRITEDATAL61 output)
		(pin MICOMPLETIONRAMWRITEDATAL60 MICOMPLETIONRAMWRITEDATAL60 output)
		(pin MICOMPLETIONRAMWRITEDATAL59 MICOMPLETIONRAMWRITEDATAL59 output)
		(pin MICOMPLETIONRAMWRITEDATAL58 MICOMPLETIONRAMWRITEDATAL58 output)
		(pin MICOMPLETIONRAMWRITEDATAL57 MICOMPLETIONRAMWRITEDATAL57 output)
		(pin MICOMPLETIONRAMWRITEDATAL56 MICOMPLETIONRAMWRITEDATAL56 output)
		(pin MICOMPLETIONRAMWRITEDATAL55 MICOMPLETIONRAMWRITEDATAL55 output)
		(pin MICOMPLETIONRAMWRITEDATAL54 MICOMPLETIONRAMWRITEDATAL54 output)
		(pin MICOMPLETIONRAMWRITEDATAL53 MICOMPLETIONRAMWRITEDATAL53 output)
		(pin MICOMPLETIONRAMWRITEDATAL52 MICOMPLETIONRAMWRITEDATAL52 output)
		(pin MICOMPLETIONRAMWRITEDATAL51 MICOMPLETIONRAMWRITEDATAL51 output)
		(pin MICOMPLETIONRAMWRITEDATAL50 MICOMPLETIONRAMWRITEDATAL50 output)
		(pin MICOMPLETIONRAMWRITEDATAL49 MICOMPLETIONRAMWRITEDATAL49 output)
		(pin MICOMPLETIONRAMWRITEDATAL48 MICOMPLETIONRAMWRITEDATAL48 output)
		(pin MICOMPLETIONRAMWRITEDATAL47 MICOMPLETIONRAMWRITEDATAL47 output)
		(pin MICOMPLETIONRAMWRITEDATAL46 MICOMPLETIONRAMWRITEDATAL46 output)
		(pin MICOMPLETIONRAMWRITEDATAL45 MICOMPLETIONRAMWRITEDATAL45 output)
		(pin MICOMPLETIONRAMWRITEDATAL44 MICOMPLETIONRAMWRITEDATAL44 output)
		(pin MICOMPLETIONRAMWRITEDATAL43 MICOMPLETIONRAMWRITEDATAL43 output)
		(pin MICOMPLETIONRAMWRITEDATAL42 MICOMPLETIONRAMWRITEDATAL42 output)
		(pin MICOMPLETIONRAMWRITEDATAL41 MICOMPLETIONRAMWRITEDATAL41 output)
		(pin MICOMPLETIONRAMWRITEDATAL40 MICOMPLETIONRAMWRITEDATAL40 output)
		(pin MICOMPLETIONRAMWRITEDATAL39 MICOMPLETIONRAMWRITEDATAL39 output)
		(pin MICOMPLETIONRAMWRITEDATAL38 MICOMPLETIONRAMWRITEDATAL38 output)
		(pin MICOMPLETIONRAMWRITEDATAL37 MICOMPLETIONRAMWRITEDATAL37 output)
		(pin MICOMPLETIONRAMWRITEDATAL36 MICOMPLETIONRAMWRITEDATAL36 output)
		(pin MICOMPLETIONRAMWRITEDATAL35 MICOMPLETIONRAMWRITEDATAL35 output)
		(pin MICOMPLETIONRAMWRITEDATAL34 MICOMPLETIONRAMWRITEDATAL34 output)
		(pin MICOMPLETIONRAMWRITEDATAL33 MICOMPLETIONRAMWRITEDATAL33 output)
		(pin MICOMPLETIONRAMWRITEDATAL32 MICOMPLETIONRAMWRITEDATAL32 output)
		(pin MICOMPLETIONRAMWRITEDATAL31 MICOMPLETIONRAMWRITEDATAL31 output)
		(pin MICOMPLETIONRAMWRITEDATAL30 MICOMPLETIONRAMWRITEDATAL30 output)
		(pin MICOMPLETIONRAMWRITEDATAL29 MICOMPLETIONRAMWRITEDATAL29 output)
		(pin MICOMPLETIONRAMWRITEDATAL28 MICOMPLETIONRAMWRITEDATAL28 output)
		(pin MICOMPLETIONRAMWRITEDATAL27 MICOMPLETIONRAMWRITEDATAL27 output)
		(pin MICOMPLETIONRAMWRITEDATAL26 MICOMPLETIONRAMWRITEDATAL26 output)
		(pin MICOMPLETIONRAMWRITEDATAL25 MICOMPLETIONRAMWRITEDATAL25 output)
		(pin MICOMPLETIONRAMWRITEDATAL24 MICOMPLETIONRAMWRITEDATAL24 output)
		(pin MICOMPLETIONRAMWRITEDATAL23 MICOMPLETIONRAMWRITEDATAL23 output)
		(pin MICOMPLETIONRAMWRITEDATAL22 MICOMPLETIONRAMWRITEDATAL22 output)
		(pin MICOMPLETIONRAMWRITEDATAL21 MICOMPLETIONRAMWRITEDATAL21 output)
		(pin MICOMPLETIONRAMWRITEDATAL20 MICOMPLETIONRAMWRITEDATAL20 output)
		(pin MICOMPLETIONRAMWRITEDATAL19 MICOMPLETIONRAMWRITEDATAL19 output)
		(pin MICOMPLETIONRAMWRITEDATAL18 MICOMPLETIONRAMWRITEDATAL18 output)
		(pin MICOMPLETIONRAMWRITEDATAL17 MICOMPLETIONRAMWRITEDATAL17 output)
		(pin MICOMPLETIONRAMWRITEDATAL16 MICOMPLETIONRAMWRITEDATAL16 output)
		(pin MICOMPLETIONRAMWRITEDATAL15 MICOMPLETIONRAMWRITEDATAL15 output)
		(pin MICOMPLETIONRAMWRITEDATAL14 MICOMPLETIONRAMWRITEDATAL14 output)
		(pin MICOMPLETIONRAMWRITEDATAL13 MICOMPLETIONRAMWRITEDATAL13 output)
		(pin MICOMPLETIONRAMWRITEDATAL12 MICOMPLETIONRAMWRITEDATAL12 output)
		(pin MICOMPLETIONRAMWRITEDATAL11 MICOMPLETIONRAMWRITEDATAL11 output)
		(pin MICOMPLETIONRAMWRITEDATAL10 MICOMPLETIONRAMWRITEDATAL10 output)
		(pin MICOMPLETIONRAMWRITEDATAL9 MICOMPLETIONRAMWRITEDATAL9 output)
		(pin MICOMPLETIONRAMWRITEDATAL8 MICOMPLETIONRAMWRITEDATAL8 output)
		(pin MICOMPLETIONRAMWRITEDATAL7 MICOMPLETIONRAMWRITEDATAL7 output)
		(pin MICOMPLETIONRAMWRITEDATAL6 MICOMPLETIONRAMWRITEDATAL6 output)
		(pin MICOMPLETIONRAMWRITEDATAL5 MICOMPLETIONRAMWRITEDATAL5 output)
		(pin MICOMPLETIONRAMWRITEDATAL4 MICOMPLETIONRAMWRITEDATAL4 output)
		(pin MICOMPLETIONRAMWRITEDATAL3 MICOMPLETIONRAMWRITEDATAL3 output)
		(pin MICOMPLETIONRAMWRITEDATAL2 MICOMPLETIONRAMWRITEDATAL2 output)
		(pin MICOMPLETIONRAMWRITEDATAL1 MICOMPLETIONRAMWRITEDATAL1 output)
		(pin MICOMPLETIONRAMWRITEDATAL0 MICOMPLETIONRAMWRITEDATAL0 output)
		(pin MICOMPLETIONRAMWRITEDATAU71 MICOMPLETIONRAMWRITEDATAU71 output)
		(pin MICOMPLETIONRAMWRITEDATAU70 MICOMPLETIONRAMWRITEDATAU70 output)
		(pin MICOMPLETIONRAMWRITEDATAU69 MICOMPLETIONRAMWRITEDATAU69 output)
		(pin MICOMPLETIONRAMWRITEDATAU68 MICOMPLETIONRAMWRITEDATAU68 output)
		(pin MICOMPLETIONRAMWRITEDATAU67 MICOMPLETIONRAMWRITEDATAU67 output)
		(pin MICOMPLETIONRAMWRITEDATAU66 MICOMPLETIONRAMWRITEDATAU66 output)
		(pin MICOMPLETIONRAMWRITEDATAU65 MICOMPLETIONRAMWRITEDATAU65 output)
		(pin MICOMPLETIONRAMWRITEDATAU64 MICOMPLETIONRAMWRITEDATAU64 output)
		(pin MICOMPLETIONRAMWRITEDATAU63 MICOMPLETIONRAMWRITEDATAU63 output)
		(pin MICOMPLETIONRAMWRITEDATAU62 MICOMPLETIONRAMWRITEDATAU62 output)
		(pin MICOMPLETIONRAMWRITEDATAU61 MICOMPLETIONRAMWRITEDATAU61 output)
		(pin MICOMPLETIONRAMWRITEDATAU60 MICOMPLETIONRAMWRITEDATAU60 output)
		(pin MICOMPLETIONRAMWRITEDATAU59 MICOMPLETIONRAMWRITEDATAU59 output)
		(pin MICOMPLETIONRAMWRITEDATAU58 MICOMPLETIONRAMWRITEDATAU58 output)
		(pin MICOMPLETIONRAMWRITEDATAU57 MICOMPLETIONRAMWRITEDATAU57 output)
		(pin MICOMPLETIONRAMWRITEDATAU56 MICOMPLETIONRAMWRITEDATAU56 output)
		(pin MICOMPLETIONRAMWRITEDATAU55 MICOMPLETIONRAMWRITEDATAU55 output)
		(pin MICOMPLETIONRAMWRITEDATAU54 MICOMPLETIONRAMWRITEDATAU54 output)
		(pin MICOMPLETIONRAMWRITEDATAU53 MICOMPLETIONRAMWRITEDATAU53 output)
		(pin MICOMPLETIONRAMWRITEDATAU52 MICOMPLETIONRAMWRITEDATAU52 output)
		(pin MICOMPLETIONRAMWRITEDATAU51 MICOMPLETIONRAMWRITEDATAU51 output)
		(pin MICOMPLETIONRAMWRITEDATAU50 MICOMPLETIONRAMWRITEDATAU50 output)
		(pin MICOMPLETIONRAMWRITEDATAU49 MICOMPLETIONRAMWRITEDATAU49 output)
		(pin MICOMPLETIONRAMWRITEDATAU48 MICOMPLETIONRAMWRITEDATAU48 output)
		(pin MICOMPLETIONRAMWRITEDATAU47 MICOMPLETIONRAMWRITEDATAU47 output)
		(pin MICOMPLETIONRAMWRITEDATAU46 MICOMPLETIONRAMWRITEDATAU46 output)
		(pin MICOMPLETIONRAMWRITEDATAU45 MICOMPLETIONRAMWRITEDATAU45 output)
		(pin MICOMPLETIONRAMWRITEDATAU44 MICOMPLETIONRAMWRITEDATAU44 output)
		(pin MICOMPLETIONRAMWRITEDATAU43 MICOMPLETIONRAMWRITEDATAU43 output)
		(pin MICOMPLETIONRAMWRITEDATAU42 MICOMPLETIONRAMWRITEDATAU42 output)
		(pin MICOMPLETIONRAMWRITEDATAU41 MICOMPLETIONRAMWRITEDATAU41 output)
		(pin MICOMPLETIONRAMWRITEDATAU40 MICOMPLETIONRAMWRITEDATAU40 output)
		(pin MICOMPLETIONRAMWRITEDATAU39 MICOMPLETIONRAMWRITEDATAU39 output)
		(pin MICOMPLETIONRAMWRITEDATAU38 MICOMPLETIONRAMWRITEDATAU38 output)
		(pin MICOMPLETIONRAMWRITEDATAU37 MICOMPLETIONRAMWRITEDATAU37 output)
		(pin MICOMPLETIONRAMWRITEDATAU36 MICOMPLETIONRAMWRITEDATAU36 output)
		(pin MICOMPLETIONRAMWRITEDATAU35 MICOMPLETIONRAMWRITEDATAU35 output)
		(pin MICOMPLETIONRAMWRITEDATAU34 MICOMPLETIONRAMWRITEDATAU34 output)
		(pin MICOMPLETIONRAMWRITEDATAU33 MICOMPLETIONRAMWRITEDATAU33 output)
		(pin MICOMPLETIONRAMWRITEDATAU32 MICOMPLETIONRAMWRITEDATAU32 output)
		(pin MICOMPLETIONRAMWRITEDATAU31 MICOMPLETIONRAMWRITEDATAU31 output)
		(pin MICOMPLETIONRAMWRITEDATAU30 MICOMPLETIONRAMWRITEDATAU30 output)
		(pin MICOMPLETIONRAMWRITEDATAU29 MICOMPLETIONRAMWRITEDATAU29 output)
		(pin MICOMPLETIONRAMWRITEDATAU28 MICOMPLETIONRAMWRITEDATAU28 output)
		(pin MICOMPLETIONRAMWRITEDATAU27 MICOMPLETIONRAMWRITEDATAU27 output)
		(pin MICOMPLETIONRAMWRITEDATAU26 MICOMPLETIONRAMWRITEDATAU26 output)
		(pin MICOMPLETIONRAMWRITEDATAU25 MICOMPLETIONRAMWRITEDATAU25 output)
		(pin MICOMPLETIONRAMWRITEDATAU24 MICOMPLETIONRAMWRITEDATAU24 output)
		(pin MICOMPLETIONRAMWRITEDATAU23 MICOMPLETIONRAMWRITEDATAU23 output)
		(pin MICOMPLETIONRAMWRITEDATAU22 MICOMPLETIONRAMWRITEDATAU22 output)
		(pin MICOMPLETIONRAMWRITEDATAU21 MICOMPLETIONRAMWRITEDATAU21 output)
		(pin MICOMPLETIONRAMWRITEDATAU20 MICOMPLETIONRAMWRITEDATAU20 output)
		(pin MICOMPLETIONRAMWRITEDATAU19 MICOMPLETIONRAMWRITEDATAU19 output)
		(pin MICOMPLETIONRAMWRITEDATAU18 MICOMPLETIONRAMWRITEDATAU18 output)
		(pin MICOMPLETIONRAMWRITEDATAU17 MICOMPLETIONRAMWRITEDATAU17 output)
		(pin MICOMPLETIONRAMWRITEDATAU16 MICOMPLETIONRAMWRITEDATAU16 output)
		(pin MICOMPLETIONRAMWRITEDATAU15 MICOMPLETIONRAMWRITEDATAU15 output)
		(pin MICOMPLETIONRAMWRITEDATAU14 MICOMPLETIONRAMWRITEDATAU14 output)
		(pin MICOMPLETIONRAMWRITEDATAU13 MICOMPLETIONRAMWRITEDATAU13 output)
		(pin MICOMPLETIONRAMWRITEDATAU12 MICOMPLETIONRAMWRITEDATAU12 output)
		(pin MICOMPLETIONRAMWRITEDATAU11 MICOMPLETIONRAMWRITEDATAU11 output)
		(pin MICOMPLETIONRAMWRITEDATAU10 MICOMPLETIONRAMWRITEDATAU10 output)
		(pin MICOMPLETIONRAMWRITEDATAU9 MICOMPLETIONRAMWRITEDATAU9 output)
		(pin MICOMPLETIONRAMWRITEDATAU8 MICOMPLETIONRAMWRITEDATAU8 output)
		(pin MICOMPLETIONRAMWRITEDATAU7 MICOMPLETIONRAMWRITEDATAU7 output)
		(pin MICOMPLETIONRAMWRITEDATAU6 MICOMPLETIONRAMWRITEDATAU6 output)
		(pin MICOMPLETIONRAMWRITEDATAU5 MICOMPLETIONRAMWRITEDATAU5 output)
		(pin MICOMPLETIONRAMWRITEDATAU4 MICOMPLETIONRAMWRITEDATAU4 output)
		(pin MICOMPLETIONRAMWRITEDATAU3 MICOMPLETIONRAMWRITEDATAU3 output)
		(pin MICOMPLETIONRAMWRITEDATAU2 MICOMPLETIONRAMWRITEDATAU2 output)
		(pin MICOMPLETIONRAMWRITEDATAU1 MICOMPLETIONRAMWRITEDATAU1 output)
		(pin MICOMPLETIONRAMWRITEDATAU0 MICOMPLETIONRAMWRITEDATAU0 output)
		(pin MICOMPLETIONRAMWRITEENABLEL3 MICOMPLETIONRAMWRITEENABLEL3 output)
		(pin MICOMPLETIONRAMWRITEENABLEL2 MICOMPLETIONRAMWRITEENABLEL2 output)
		(pin MICOMPLETIONRAMWRITEENABLEL1 MICOMPLETIONRAMWRITEENABLEL1 output)
		(pin MICOMPLETIONRAMWRITEENABLEL0 MICOMPLETIONRAMWRITEENABLEL0 output)
		(pin MICOMPLETIONRAMWRITEENABLEU3 MICOMPLETIONRAMWRITEENABLEU3 output)
		(pin MICOMPLETIONRAMWRITEENABLEU2 MICOMPLETIONRAMWRITEENABLEU2 output)
		(pin MICOMPLETIONRAMWRITEENABLEU1 MICOMPLETIONRAMWRITEENABLEU1 output)
		(pin MICOMPLETIONRAMWRITEENABLEU0 MICOMPLETIONRAMWRITEENABLEU0 output)
		(pin MIREPLAYRAMADDRESS8 MIREPLAYRAMADDRESS8 output)
		(pin MIREPLAYRAMADDRESS7 MIREPLAYRAMADDRESS7 output)
		(pin MIREPLAYRAMADDRESS6 MIREPLAYRAMADDRESS6 output)
		(pin MIREPLAYRAMADDRESS5 MIREPLAYRAMADDRESS5 output)
		(pin MIREPLAYRAMADDRESS4 MIREPLAYRAMADDRESS4 output)
		(pin MIREPLAYRAMADDRESS3 MIREPLAYRAMADDRESS3 output)
		(pin MIREPLAYRAMADDRESS2 MIREPLAYRAMADDRESS2 output)
		(pin MIREPLAYRAMADDRESS1 MIREPLAYRAMADDRESS1 output)
		(pin MIREPLAYRAMADDRESS0 MIREPLAYRAMADDRESS0 output)
		(pin MIREPLAYRAMREADDATA143 MIREPLAYRAMREADDATA143 input)
		(pin MIREPLAYRAMREADDATA142 MIREPLAYRAMREADDATA142 input)
		(pin MIREPLAYRAMREADDATA141 MIREPLAYRAMREADDATA141 input)
		(pin MIREPLAYRAMREADDATA140 MIREPLAYRAMREADDATA140 input)
		(pin MIREPLAYRAMREADDATA139 MIREPLAYRAMREADDATA139 input)
		(pin MIREPLAYRAMREADDATA138 MIREPLAYRAMREADDATA138 input)
		(pin MIREPLAYRAMREADDATA137 MIREPLAYRAMREADDATA137 input)
		(pin MIREPLAYRAMREADDATA136 MIREPLAYRAMREADDATA136 input)
		(pin MIREPLAYRAMREADDATA135 MIREPLAYRAMREADDATA135 input)
		(pin MIREPLAYRAMREADDATA134 MIREPLAYRAMREADDATA134 input)
		(pin MIREPLAYRAMREADDATA133 MIREPLAYRAMREADDATA133 input)
		(pin MIREPLAYRAMREADDATA132 MIREPLAYRAMREADDATA132 input)
		(pin MIREPLAYRAMREADDATA131 MIREPLAYRAMREADDATA131 input)
		(pin MIREPLAYRAMREADDATA130 MIREPLAYRAMREADDATA130 input)
		(pin MIREPLAYRAMREADDATA129 MIREPLAYRAMREADDATA129 input)
		(pin MIREPLAYRAMREADDATA128 MIREPLAYRAMREADDATA128 input)
		(pin MIREPLAYRAMREADDATA127 MIREPLAYRAMREADDATA127 input)
		(pin MIREPLAYRAMREADDATA126 MIREPLAYRAMREADDATA126 input)
		(pin MIREPLAYRAMREADDATA125 MIREPLAYRAMREADDATA125 input)
		(pin MIREPLAYRAMREADDATA124 MIREPLAYRAMREADDATA124 input)
		(pin MIREPLAYRAMREADDATA123 MIREPLAYRAMREADDATA123 input)
		(pin MIREPLAYRAMREADDATA122 MIREPLAYRAMREADDATA122 input)
		(pin MIREPLAYRAMREADDATA121 MIREPLAYRAMREADDATA121 input)
		(pin MIREPLAYRAMREADDATA120 MIREPLAYRAMREADDATA120 input)
		(pin MIREPLAYRAMREADDATA119 MIREPLAYRAMREADDATA119 input)
		(pin MIREPLAYRAMREADDATA118 MIREPLAYRAMREADDATA118 input)
		(pin MIREPLAYRAMREADDATA117 MIREPLAYRAMREADDATA117 input)
		(pin MIREPLAYRAMREADDATA116 MIREPLAYRAMREADDATA116 input)
		(pin MIREPLAYRAMREADDATA115 MIREPLAYRAMREADDATA115 input)
		(pin MIREPLAYRAMREADDATA114 MIREPLAYRAMREADDATA114 input)
		(pin MIREPLAYRAMREADDATA113 MIREPLAYRAMREADDATA113 input)
		(pin MIREPLAYRAMREADDATA112 MIREPLAYRAMREADDATA112 input)
		(pin MIREPLAYRAMREADDATA111 MIREPLAYRAMREADDATA111 input)
		(pin MIREPLAYRAMREADDATA110 MIREPLAYRAMREADDATA110 input)
		(pin MIREPLAYRAMREADDATA109 MIREPLAYRAMREADDATA109 input)
		(pin MIREPLAYRAMREADDATA108 MIREPLAYRAMREADDATA108 input)
		(pin MIREPLAYRAMREADDATA107 MIREPLAYRAMREADDATA107 input)
		(pin MIREPLAYRAMREADDATA106 MIREPLAYRAMREADDATA106 input)
		(pin MIREPLAYRAMREADDATA105 MIREPLAYRAMREADDATA105 input)
		(pin MIREPLAYRAMREADDATA104 MIREPLAYRAMREADDATA104 input)
		(pin MIREPLAYRAMREADDATA103 MIREPLAYRAMREADDATA103 input)
		(pin MIREPLAYRAMREADDATA102 MIREPLAYRAMREADDATA102 input)
		(pin MIREPLAYRAMREADDATA101 MIREPLAYRAMREADDATA101 input)
		(pin MIREPLAYRAMREADDATA100 MIREPLAYRAMREADDATA100 input)
		(pin MIREPLAYRAMREADDATA99 MIREPLAYRAMREADDATA99 input)
		(pin MIREPLAYRAMREADDATA98 MIREPLAYRAMREADDATA98 input)
		(pin MIREPLAYRAMREADDATA97 MIREPLAYRAMREADDATA97 input)
		(pin MIREPLAYRAMREADDATA96 MIREPLAYRAMREADDATA96 input)
		(pin MIREPLAYRAMREADDATA95 MIREPLAYRAMREADDATA95 input)
		(pin MIREPLAYRAMREADDATA94 MIREPLAYRAMREADDATA94 input)
		(pin MIREPLAYRAMREADDATA93 MIREPLAYRAMREADDATA93 input)
		(pin MIREPLAYRAMREADDATA92 MIREPLAYRAMREADDATA92 input)
		(pin MIREPLAYRAMREADDATA91 MIREPLAYRAMREADDATA91 input)
		(pin MIREPLAYRAMREADDATA90 MIREPLAYRAMREADDATA90 input)
		(pin MIREPLAYRAMREADDATA89 MIREPLAYRAMREADDATA89 input)
		(pin MIREPLAYRAMREADDATA88 MIREPLAYRAMREADDATA88 input)
		(pin MIREPLAYRAMREADDATA87 MIREPLAYRAMREADDATA87 input)
		(pin MIREPLAYRAMREADDATA86 MIREPLAYRAMREADDATA86 input)
		(pin MIREPLAYRAMREADDATA85 MIREPLAYRAMREADDATA85 input)
		(pin MIREPLAYRAMREADDATA84 MIREPLAYRAMREADDATA84 input)
		(pin MIREPLAYRAMREADDATA83 MIREPLAYRAMREADDATA83 input)
		(pin MIREPLAYRAMREADDATA82 MIREPLAYRAMREADDATA82 input)
		(pin MIREPLAYRAMREADDATA81 MIREPLAYRAMREADDATA81 input)
		(pin MIREPLAYRAMREADDATA80 MIREPLAYRAMREADDATA80 input)
		(pin MIREPLAYRAMREADDATA79 MIREPLAYRAMREADDATA79 input)
		(pin MIREPLAYRAMREADDATA78 MIREPLAYRAMREADDATA78 input)
		(pin MIREPLAYRAMREADDATA77 MIREPLAYRAMREADDATA77 input)
		(pin MIREPLAYRAMREADDATA76 MIREPLAYRAMREADDATA76 input)
		(pin MIREPLAYRAMREADDATA75 MIREPLAYRAMREADDATA75 input)
		(pin MIREPLAYRAMREADDATA74 MIREPLAYRAMREADDATA74 input)
		(pin MIREPLAYRAMREADDATA73 MIREPLAYRAMREADDATA73 input)
		(pin MIREPLAYRAMREADDATA72 MIREPLAYRAMREADDATA72 input)
		(pin MIREPLAYRAMREADDATA71 MIREPLAYRAMREADDATA71 input)
		(pin MIREPLAYRAMREADDATA70 MIREPLAYRAMREADDATA70 input)
		(pin MIREPLAYRAMREADDATA69 MIREPLAYRAMREADDATA69 input)
		(pin MIREPLAYRAMREADDATA68 MIREPLAYRAMREADDATA68 input)
		(pin MIREPLAYRAMREADDATA67 MIREPLAYRAMREADDATA67 input)
		(pin MIREPLAYRAMREADDATA66 MIREPLAYRAMREADDATA66 input)
		(pin MIREPLAYRAMREADDATA65 MIREPLAYRAMREADDATA65 input)
		(pin MIREPLAYRAMREADDATA64 MIREPLAYRAMREADDATA64 input)
		(pin MIREPLAYRAMREADDATA63 MIREPLAYRAMREADDATA63 input)
		(pin MIREPLAYRAMREADDATA62 MIREPLAYRAMREADDATA62 input)
		(pin MIREPLAYRAMREADDATA61 MIREPLAYRAMREADDATA61 input)
		(pin MIREPLAYRAMREADDATA60 MIREPLAYRAMREADDATA60 input)
		(pin MIREPLAYRAMREADDATA59 MIREPLAYRAMREADDATA59 input)
		(pin MIREPLAYRAMREADDATA58 MIREPLAYRAMREADDATA58 input)
		(pin MIREPLAYRAMREADDATA57 MIREPLAYRAMREADDATA57 input)
		(pin MIREPLAYRAMREADDATA56 MIREPLAYRAMREADDATA56 input)
		(pin MIREPLAYRAMREADDATA55 MIREPLAYRAMREADDATA55 input)
		(pin MIREPLAYRAMREADDATA54 MIREPLAYRAMREADDATA54 input)
		(pin MIREPLAYRAMREADDATA53 MIREPLAYRAMREADDATA53 input)
		(pin MIREPLAYRAMREADDATA52 MIREPLAYRAMREADDATA52 input)
		(pin MIREPLAYRAMREADDATA51 MIREPLAYRAMREADDATA51 input)
		(pin MIREPLAYRAMREADDATA50 MIREPLAYRAMREADDATA50 input)
		(pin MIREPLAYRAMREADDATA49 MIREPLAYRAMREADDATA49 input)
		(pin MIREPLAYRAMREADDATA48 MIREPLAYRAMREADDATA48 input)
		(pin MIREPLAYRAMREADDATA47 MIREPLAYRAMREADDATA47 input)
		(pin MIREPLAYRAMREADDATA46 MIREPLAYRAMREADDATA46 input)
		(pin MIREPLAYRAMREADDATA45 MIREPLAYRAMREADDATA45 input)
		(pin MIREPLAYRAMREADDATA44 MIREPLAYRAMREADDATA44 input)
		(pin MIREPLAYRAMREADDATA43 MIREPLAYRAMREADDATA43 input)
		(pin MIREPLAYRAMREADDATA42 MIREPLAYRAMREADDATA42 input)
		(pin MIREPLAYRAMREADDATA41 MIREPLAYRAMREADDATA41 input)
		(pin MIREPLAYRAMREADDATA40 MIREPLAYRAMREADDATA40 input)
		(pin MIREPLAYRAMREADDATA39 MIREPLAYRAMREADDATA39 input)
		(pin MIREPLAYRAMREADDATA38 MIREPLAYRAMREADDATA38 input)
		(pin MIREPLAYRAMREADDATA37 MIREPLAYRAMREADDATA37 input)
		(pin MIREPLAYRAMREADDATA36 MIREPLAYRAMREADDATA36 input)
		(pin MIREPLAYRAMREADDATA35 MIREPLAYRAMREADDATA35 input)
		(pin MIREPLAYRAMREADDATA34 MIREPLAYRAMREADDATA34 input)
		(pin MIREPLAYRAMREADDATA33 MIREPLAYRAMREADDATA33 input)
		(pin MIREPLAYRAMREADDATA32 MIREPLAYRAMREADDATA32 input)
		(pin MIREPLAYRAMREADDATA31 MIREPLAYRAMREADDATA31 input)
		(pin MIREPLAYRAMREADDATA30 MIREPLAYRAMREADDATA30 input)
		(pin MIREPLAYRAMREADDATA29 MIREPLAYRAMREADDATA29 input)
		(pin MIREPLAYRAMREADDATA28 MIREPLAYRAMREADDATA28 input)
		(pin MIREPLAYRAMREADDATA27 MIREPLAYRAMREADDATA27 input)
		(pin MIREPLAYRAMREADDATA26 MIREPLAYRAMREADDATA26 input)
		(pin MIREPLAYRAMREADDATA25 MIREPLAYRAMREADDATA25 input)
		(pin MIREPLAYRAMREADDATA24 MIREPLAYRAMREADDATA24 input)
		(pin MIREPLAYRAMREADDATA23 MIREPLAYRAMREADDATA23 input)
		(pin MIREPLAYRAMREADDATA22 MIREPLAYRAMREADDATA22 input)
		(pin MIREPLAYRAMREADDATA21 MIREPLAYRAMREADDATA21 input)
		(pin MIREPLAYRAMREADDATA20 MIREPLAYRAMREADDATA20 input)
		(pin MIREPLAYRAMREADDATA19 MIREPLAYRAMREADDATA19 input)
		(pin MIREPLAYRAMREADDATA18 MIREPLAYRAMREADDATA18 input)
		(pin MIREPLAYRAMREADDATA17 MIREPLAYRAMREADDATA17 input)
		(pin MIREPLAYRAMREADDATA16 MIREPLAYRAMREADDATA16 input)
		(pin MIREPLAYRAMREADDATA15 MIREPLAYRAMREADDATA15 input)
		(pin MIREPLAYRAMREADDATA14 MIREPLAYRAMREADDATA14 input)
		(pin MIREPLAYRAMREADDATA13 MIREPLAYRAMREADDATA13 input)
		(pin MIREPLAYRAMREADDATA12 MIREPLAYRAMREADDATA12 input)
		(pin MIREPLAYRAMREADDATA11 MIREPLAYRAMREADDATA11 input)
		(pin MIREPLAYRAMREADDATA10 MIREPLAYRAMREADDATA10 input)
		(pin MIREPLAYRAMREADDATA9 MIREPLAYRAMREADDATA9 input)
		(pin MIREPLAYRAMREADDATA8 MIREPLAYRAMREADDATA8 input)
		(pin MIREPLAYRAMREADDATA7 MIREPLAYRAMREADDATA7 input)
		(pin MIREPLAYRAMREADDATA6 MIREPLAYRAMREADDATA6 input)
		(pin MIREPLAYRAMREADDATA5 MIREPLAYRAMREADDATA5 input)
		(pin MIREPLAYRAMREADDATA4 MIREPLAYRAMREADDATA4 input)
		(pin MIREPLAYRAMREADDATA3 MIREPLAYRAMREADDATA3 input)
		(pin MIREPLAYRAMREADDATA2 MIREPLAYRAMREADDATA2 input)
		(pin MIREPLAYRAMREADDATA1 MIREPLAYRAMREADDATA1 input)
		(pin MIREPLAYRAMREADDATA0 MIREPLAYRAMREADDATA0 input)
		(pin MIREPLAYRAMREADENABLE1 MIREPLAYRAMREADENABLE1 output)
		(pin MIREPLAYRAMREADENABLE0 MIREPLAYRAMREADENABLE0 output)
		(pin MIREPLAYRAMWRITEDATA143 MIREPLAYRAMWRITEDATA143 output)
		(pin MIREPLAYRAMWRITEDATA142 MIREPLAYRAMWRITEDATA142 output)
		(pin MIREPLAYRAMWRITEDATA141 MIREPLAYRAMWRITEDATA141 output)
		(pin MIREPLAYRAMWRITEDATA140 MIREPLAYRAMWRITEDATA140 output)
		(pin MIREPLAYRAMWRITEDATA139 MIREPLAYRAMWRITEDATA139 output)
		(pin MIREPLAYRAMWRITEDATA138 MIREPLAYRAMWRITEDATA138 output)
		(pin MIREPLAYRAMWRITEDATA137 MIREPLAYRAMWRITEDATA137 output)
		(pin MIREPLAYRAMWRITEDATA136 MIREPLAYRAMWRITEDATA136 output)
		(pin MIREPLAYRAMWRITEDATA135 MIREPLAYRAMWRITEDATA135 output)
		(pin MIREPLAYRAMWRITEDATA134 MIREPLAYRAMWRITEDATA134 output)
		(pin MIREPLAYRAMWRITEDATA133 MIREPLAYRAMWRITEDATA133 output)
		(pin MIREPLAYRAMWRITEDATA132 MIREPLAYRAMWRITEDATA132 output)
		(pin MIREPLAYRAMWRITEDATA131 MIREPLAYRAMWRITEDATA131 output)
		(pin MIREPLAYRAMWRITEDATA130 MIREPLAYRAMWRITEDATA130 output)
		(pin MIREPLAYRAMWRITEDATA129 MIREPLAYRAMWRITEDATA129 output)
		(pin MIREPLAYRAMWRITEDATA128 MIREPLAYRAMWRITEDATA128 output)
		(pin MIREPLAYRAMWRITEDATA127 MIREPLAYRAMWRITEDATA127 output)
		(pin MIREPLAYRAMWRITEDATA126 MIREPLAYRAMWRITEDATA126 output)
		(pin MIREPLAYRAMWRITEDATA125 MIREPLAYRAMWRITEDATA125 output)
		(pin MIREPLAYRAMWRITEDATA124 MIREPLAYRAMWRITEDATA124 output)
		(pin MIREPLAYRAMWRITEDATA123 MIREPLAYRAMWRITEDATA123 output)
		(pin MIREPLAYRAMWRITEDATA122 MIREPLAYRAMWRITEDATA122 output)
		(pin MIREPLAYRAMWRITEDATA121 MIREPLAYRAMWRITEDATA121 output)
		(pin MIREPLAYRAMWRITEDATA120 MIREPLAYRAMWRITEDATA120 output)
		(pin MIREPLAYRAMWRITEDATA119 MIREPLAYRAMWRITEDATA119 output)
		(pin MIREPLAYRAMWRITEDATA118 MIREPLAYRAMWRITEDATA118 output)
		(pin MIREPLAYRAMWRITEDATA117 MIREPLAYRAMWRITEDATA117 output)
		(pin MIREPLAYRAMWRITEDATA116 MIREPLAYRAMWRITEDATA116 output)
		(pin MIREPLAYRAMWRITEDATA115 MIREPLAYRAMWRITEDATA115 output)
		(pin MIREPLAYRAMWRITEDATA114 MIREPLAYRAMWRITEDATA114 output)
		(pin MIREPLAYRAMWRITEDATA113 MIREPLAYRAMWRITEDATA113 output)
		(pin MIREPLAYRAMWRITEDATA112 MIREPLAYRAMWRITEDATA112 output)
		(pin MIREPLAYRAMWRITEDATA111 MIREPLAYRAMWRITEDATA111 output)
		(pin MIREPLAYRAMWRITEDATA110 MIREPLAYRAMWRITEDATA110 output)
		(pin MIREPLAYRAMWRITEDATA109 MIREPLAYRAMWRITEDATA109 output)
		(pin MIREPLAYRAMWRITEDATA108 MIREPLAYRAMWRITEDATA108 output)
		(pin MIREPLAYRAMWRITEDATA107 MIREPLAYRAMWRITEDATA107 output)
		(pin MIREPLAYRAMWRITEDATA106 MIREPLAYRAMWRITEDATA106 output)
		(pin MIREPLAYRAMWRITEDATA105 MIREPLAYRAMWRITEDATA105 output)
		(pin MIREPLAYRAMWRITEDATA104 MIREPLAYRAMWRITEDATA104 output)
		(pin MIREPLAYRAMWRITEDATA103 MIREPLAYRAMWRITEDATA103 output)
		(pin MIREPLAYRAMWRITEDATA102 MIREPLAYRAMWRITEDATA102 output)
		(pin MIREPLAYRAMWRITEDATA101 MIREPLAYRAMWRITEDATA101 output)
		(pin MIREPLAYRAMWRITEDATA100 MIREPLAYRAMWRITEDATA100 output)
		(pin MIREPLAYRAMWRITEDATA99 MIREPLAYRAMWRITEDATA99 output)
		(pin MIREPLAYRAMWRITEDATA98 MIREPLAYRAMWRITEDATA98 output)
		(pin MIREPLAYRAMWRITEDATA97 MIREPLAYRAMWRITEDATA97 output)
		(pin MIREPLAYRAMWRITEDATA96 MIREPLAYRAMWRITEDATA96 output)
		(pin MIREPLAYRAMWRITEDATA95 MIREPLAYRAMWRITEDATA95 output)
		(pin MIREPLAYRAMWRITEDATA94 MIREPLAYRAMWRITEDATA94 output)
		(pin MIREPLAYRAMWRITEDATA93 MIREPLAYRAMWRITEDATA93 output)
		(pin MIREPLAYRAMWRITEDATA92 MIREPLAYRAMWRITEDATA92 output)
		(pin MIREPLAYRAMWRITEDATA91 MIREPLAYRAMWRITEDATA91 output)
		(pin MIREPLAYRAMWRITEDATA90 MIREPLAYRAMWRITEDATA90 output)
		(pin MIREPLAYRAMWRITEDATA89 MIREPLAYRAMWRITEDATA89 output)
		(pin MIREPLAYRAMWRITEDATA88 MIREPLAYRAMWRITEDATA88 output)
		(pin MIREPLAYRAMWRITEDATA87 MIREPLAYRAMWRITEDATA87 output)
		(pin MIREPLAYRAMWRITEDATA86 MIREPLAYRAMWRITEDATA86 output)
		(pin MIREPLAYRAMWRITEDATA85 MIREPLAYRAMWRITEDATA85 output)
		(pin MIREPLAYRAMWRITEDATA84 MIREPLAYRAMWRITEDATA84 output)
		(pin MIREPLAYRAMWRITEDATA83 MIREPLAYRAMWRITEDATA83 output)
		(pin MIREPLAYRAMWRITEDATA82 MIREPLAYRAMWRITEDATA82 output)
		(pin MIREPLAYRAMWRITEDATA81 MIREPLAYRAMWRITEDATA81 output)
		(pin MIREPLAYRAMWRITEDATA80 MIREPLAYRAMWRITEDATA80 output)
		(pin MIREPLAYRAMWRITEDATA79 MIREPLAYRAMWRITEDATA79 output)
		(pin MIREPLAYRAMWRITEDATA78 MIREPLAYRAMWRITEDATA78 output)
		(pin MIREPLAYRAMWRITEDATA77 MIREPLAYRAMWRITEDATA77 output)
		(pin MIREPLAYRAMWRITEDATA76 MIREPLAYRAMWRITEDATA76 output)
		(pin MIREPLAYRAMWRITEDATA75 MIREPLAYRAMWRITEDATA75 output)
		(pin MIREPLAYRAMWRITEDATA74 MIREPLAYRAMWRITEDATA74 output)
		(pin MIREPLAYRAMWRITEDATA73 MIREPLAYRAMWRITEDATA73 output)
		(pin MIREPLAYRAMWRITEDATA72 MIREPLAYRAMWRITEDATA72 output)
		(pin MIREPLAYRAMWRITEDATA71 MIREPLAYRAMWRITEDATA71 output)
		(pin MIREPLAYRAMWRITEDATA70 MIREPLAYRAMWRITEDATA70 output)
		(pin MIREPLAYRAMWRITEDATA69 MIREPLAYRAMWRITEDATA69 output)
		(pin MIREPLAYRAMWRITEDATA68 MIREPLAYRAMWRITEDATA68 output)
		(pin MIREPLAYRAMWRITEDATA67 MIREPLAYRAMWRITEDATA67 output)
		(pin MIREPLAYRAMWRITEDATA66 MIREPLAYRAMWRITEDATA66 output)
		(pin MIREPLAYRAMWRITEDATA65 MIREPLAYRAMWRITEDATA65 output)
		(pin MIREPLAYRAMWRITEDATA64 MIREPLAYRAMWRITEDATA64 output)
		(pin MIREPLAYRAMWRITEDATA63 MIREPLAYRAMWRITEDATA63 output)
		(pin MIREPLAYRAMWRITEDATA62 MIREPLAYRAMWRITEDATA62 output)
		(pin MIREPLAYRAMWRITEDATA61 MIREPLAYRAMWRITEDATA61 output)
		(pin MIREPLAYRAMWRITEDATA60 MIREPLAYRAMWRITEDATA60 output)
		(pin MIREPLAYRAMWRITEDATA59 MIREPLAYRAMWRITEDATA59 output)
		(pin MIREPLAYRAMWRITEDATA58 MIREPLAYRAMWRITEDATA58 output)
		(pin MIREPLAYRAMWRITEDATA57 MIREPLAYRAMWRITEDATA57 output)
		(pin MIREPLAYRAMWRITEDATA56 MIREPLAYRAMWRITEDATA56 output)
		(pin MIREPLAYRAMWRITEDATA55 MIREPLAYRAMWRITEDATA55 output)
		(pin MIREPLAYRAMWRITEDATA54 MIREPLAYRAMWRITEDATA54 output)
		(pin MIREPLAYRAMWRITEDATA53 MIREPLAYRAMWRITEDATA53 output)
		(pin MIREPLAYRAMWRITEDATA52 MIREPLAYRAMWRITEDATA52 output)
		(pin MIREPLAYRAMWRITEDATA51 MIREPLAYRAMWRITEDATA51 output)
		(pin MIREPLAYRAMWRITEDATA50 MIREPLAYRAMWRITEDATA50 output)
		(pin MIREPLAYRAMWRITEDATA49 MIREPLAYRAMWRITEDATA49 output)
		(pin MIREPLAYRAMWRITEDATA48 MIREPLAYRAMWRITEDATA48 output)
		(pin MIREPLAYRAMWRITEDATA47 MIREPLAYRAMWRITEDATA47 output)
		(pin MIREPLAYRAMWRITEDATA46 MIREPLAYRAMWRITEDATA46 output)
		(pin MIREPLAYRAMWRITEDATA45 MIREPLAYRAMWRITEDATA45 output)
		(pin MIREPLAYRAMWRITEDATA44 MIREPLAYRAMWRITEDATA44 output)
		(pin MIREPLAYRAMWRITEDATA43 MIREPLAYRAMWRITEDATA43 output)
		(pin MIREPLAYRAMWRITEDATA42 MIREPLAYRAMWRITEDATA42 output)
		(pin MIREPLAYRAMWRITEDATA41 MIREPLAYRAMWRITEDATA41 output)
		(pin MIREPLAYRAMWRITEDATA40 MIREPLAYRAMWRITEDATA40 output)
		(pin MIREPLAYRAMWRITEDATA39 MIREPLAYRAMWRITEDATA39 output)
		(pin MIREPLAYRAMWRITEDATA38 MIREPLAYRAMWRITEDATA38 output)
		(pin MIREPLAYRAMWRITEDATA37 MIREPLAYRAMWRITEDATA37 output)
		(pin MIREPLAYRAMWRITEDATA36 MIREPLAYRAMWRITEDATA36 output)
		(pin MIREPLAYRAMWRITEDATA35 MIREPLAYRAMWRITEDATA35 output)
		(pin MIREPLAYRAMWRITEDATA34 MIREPLAYRAMWRITEDATA34 output)
		(pin MIREPLAYRAMWRITEDATA33 MIREPLAYRAMWRITEDATA33 output)
		(pin MIREPLAYRAMWRITEDATA32 MIREPLAYRAMWRITEDATA32 output)
		(pin MIREPLAYRAMWRITEDATA31 MIREPLAYRAMWRITEDATA31 output)
		(pin MIREPLAYRAMWRITEDATA30 MIREPLAYRAMWRITEDATA30 output)
		(pin MIREPLAYRAMWRITEDATA29 MIREPLAYRAMWRITEDATA29 output)
		(pin MIREPLAYRAMWRITEDATA28 MIREPLAYRAMWRITEDATA28 output)
		(pin MIREPLAYRAMWRITEDATA27 MIREPLAYRAMWRITEDATA27 output)
		(pin MIREPLAYRAMWRITEDATA26 MIREPLAYRAMWRITEDATA26 output)
		(pin MIREPLAYRAMWRITEDATA25 MIREPLAYRAMWRITEDATA25 output)
		(pin MIREPLAYRAMWRITEDATA24 MIREPLAYRAMWRITEDATA24 output)
		(pin MIREPLAYRAMWRITEDATA23 MIREPLAYRAMWRITEDATA23 output)
		(pin MIREPLAYRAMWRITEDATA22 MIREPLAYRAMWRITEDATA22 output)
		(pin MIREPLAYRAMWRITEDATA21 MIREPLAYRAMWRITEDATA21 output)
		(pin MIREPLAYRAMWRITEDATA20 MIREPLAYRAMWRITEDATA20 output)
		(pin MIREPLAYRAMWRITEDATA19 MIREPLAYRAMWRITEDATA19 output)
		(pin MIREPLAYRAMWRITEDATA18 MIREPLAYRAMWRITEDATA18 output)
		(pin MIREPLAYRAMWRITEDATA17 MIREPLAYRAMWRITEDATA17 output)
		(pin MIREPLAYRAMWRITEDATA16 MIREPLAYRAMWRITEDATA16 output)
		(pin MIREPLAYRAMWRITEDATA15 MIREPLAYRAMWRITEDATA15 output)
		(pin MIREPLAYRAMWRITEDATA14 MIREPLAYRAMWRITEDATA14 output)
		(pin MIREPLAYRAMWRITEDATA13 MIREPLAYRAMWRITEDATA13 output)
		(pin MIREPLAYRAMWRITEDATA12 MIREPLAYRAMWRITEDATA12 output)
		(pin MIREPLAYRAMWRITEDATA11 MIREPLAYRAMWRITEDATA11 output)
		(pin MIREPLAYRAMWRITEDATA10 MIREPLAYRAMWRITEDATA10 output)
		(pin MIREPLAYRAMWRITEDATA9 MIREPLAYRAMWRITEDATA9 output)
		(pin MIREPLAYRAMWRITEDATA8 MIREPLAYRAMWRITEDATA8 output)
		(pin MIREPLAYRAMWRITEDATA7 MIREPLAYRAMWRITEDATA7 output)
		(pin MIREPLAYRAMWRITEDATA6 MIREPLAYRAMWRITEDATA6 output)
		(pin MIREPLAYRAMWRITEDATA5 MIREPLAYRAMWRITEDATA5 output)
		(pin MIREPLAYRAMWRITEDATA4 MIREPLAYRAMWRITEDATA4 output)
		(pin MIREPLAYRAMWRITEDATA3 MIREPLAYRAMWRITEDATA3 output)
		(pin MIREPLAYRAMWRITEDATA2 MIREPLAYRAMWRITEDATA2 output)
		(pin MIREPLAYRAMWRITEDATA1 MIREPLAYRAMWRITEDATA1 output)
		(pin MIREPLAYRAMWRITEDATA0 MIREPLAYRAMWRITEDATA0 output)
		(pin MIREPLAYRAMWRITEENABLE1 MIREPLAYRAMWRITEENABLE1 output)
		(pin MIREPLAYRAMWRITEENABLE0 MIREPLAYRAMWRITEENABLE0 output)
		(pin MIREQUESTRAMREADADDRESSA8 MIREQUESTRAMREADADDRESSA8 output)
		(pin MIREQUESTRAMREADADDRESSA7 MIREQUESTRAMREADADDRESSA7 output)
		(pin MIREQUESTRAMREADADDRESSA6 MIREQUESTRAMREADADDRESSA6 output)
		(pin MIREQUESTRAMREADADDRESSA5 MIREQUESTRAMREADADDRESSA5 output)
		(pin MIREQUESTRAMREADADDRESSA4 MIREQUESTRAMREADADDRESSA4 output)
		(pin MIREQUESTRAMREADADDRESSA3 MIREQUESTRAMREADADDRESSA3 output)
		(pin MIREQUESTRAMREADADDRESSA2 MIREQUESTRAMREADADDRESSA2 output)
		(pin MIREQUESTRAMREADADDRESSA1 MIREQUESTRAMREADADDRESSA1 output)
		(pin MIREQUESTRAMREADADDRESSA0 MIREQUESTRAMREADADDRESSA0 output)
		(pin MIREQUESTRAMREADADDRESSB8 MIREQUESTRAMREADADDRESSB8 output)
		(pin MIREQUESTRAMREADADDRESSB7 MIREQUESTRAMREADADDRESSB7 output)
		(pin MIREQUESTRAMREADADDRESSB6 MIREQUESTRAMREADADDRESSB6 output)
		(pin MIREQUESTRAMREADADDRESSB5 MIREQUESTRAMREADADDRESSB5 output)
		(pin MIREQUESTRAMREADADDRESSB4 MIREQUESTRAMREADADDRESSB4 output)
		(pin MIREQUESTRAMREADADDRESSB3 MIREQUESTRAMREADADDRESSB3 output)
		(pin MIREQUESTRAMREADADDRESSB2 MIREQUESTRAMREADADDRESSB2 output)
		(pin MIREQUESTRAMREADADDRESSB1 MIREQUESTRAMREADADDRESSB1 output)
		(pin MIREQUESTRAMREADADDRESSB0 MIREQUESTRAMREADADDRESSB0 output)
		(pin MIREQUESTRAMREADDATA143 MIREQUESTRAMREADDATA143 input)
		(pin MIREQUESTRAMREADDATA142 MIREQUESTRAMREADDATA142 input)
		(pin MIREQUESTRAMREADDATA141 MIREQUESTRAMREADDATA141 input)
		(pin MIREQUESTRAMREADDATA140 MIREQUESTRAMREADDATA140 input)
		(pin MIREQUESTRAMREADDATA139 MIREQUESTRAMREADDATA139 input)
		(pin MIREQUESTRAMREADDATA138 MIREQUESTRAMREADDATA138 input)
		(pin MIREQUESTRAMREADDATA137 MIREQUESTRAMREADDATA137 input)
		(pin MIREQUESTRAMREADDATA136 MIREQUESTRAMREADDATA136 input)
		(pin MIREQUESTRAMREADDATA135 MIREQUESTRAMREADDATA135 input)
		(pin MIREQUESTRAMREADDATA134 MIREQUESTRAMREADDATA134 input)
		(pin MIREQUESTRAMREADDATA133 MIREQUESTRAMREADDATA133 input)
		(pin MIREQUESTRAMREADDATA132 MIREQUESTRAMREADDATA132 input)
		(pin MIREQUESTRAMREADDATA131 MIREQUESTRAMREADDATA131 input)
		(pin MIREQUESTRAMREADDATA130 MIREQUESTRAMREADDATA130 input)
		(pin MIREQUESTRAMREADDATA129 MIREQUESTRAMREADDATA129 input)
		(pin MIREQUESTRAMREADDATA128 MIREQUESTRAMREADDATA128 input)
		(pin MIREQUESTRAMREADDATA127 MIREQUESTRAMREADDATA127 input)
		(pin MIREQUESTRAMREADDATA126 MIREQUESTRAMREADDATA126 input)
		(pin MIREQUESTRAMREADDATA125 MIREQUESTRAMREADDATA125 input)
		(pin MIREQUESTRAMREADDATA124 MIREQUESTRAMREADDATA124 input)
		(pin MIREQUESTRAMREADDATA123 MIREQUESTRAMREADDATA123 input)
		(pin MIREQUESTRAMREADDATA122 MIREQUESTRAMREADDATA122 input)
		(pin MIREQUESTRAMREADDATA121 MIREQUESTRAMREADDATA121 input)
		(pin MIREQUESTRAMREADDATA120 MIREQUESTRAMREADDATA120 input)
		(pin MIREQUESTRAMREADDATA119 MIREQUESTRAMREADDATA119 input)
		(pin MIREQUESTRAMREADDATA118 MIREQUESTRAMREADDATA118 input)
		(pin MIREQUESTRAMREADDATA117 MIREQUESTRAMREADDATA117 input)
		(pin MIREQUESTRAMREADDATA116 MIREQUESTRAMREADDATA116 input)
		(pin MIREQUESTRAMREADDATA115 MIREQUESTRAMREADDATA115 input)
		(pin MIREQUESTRAMREADDATA114 MIREQUESTRAMREADDATA114 input)
		(pin MIREQUESTRAMREADDATA113 MIREQUESTRAMREADDATA113 input)
		(pin MIREQUESTRAMREADDATA112 MIREQUESTRAMREADDATA112 input)
		(pin MIREQUESTRAMREADDATA111 MIREQUESTRAMREADDATA111 input)
		(pin MIREQUESTRAMREADDATA110 MIREQUESTRAMREADDATA110 input)
		(pin MIREQUESTRAMREADDATA109 MIREQUESTRAMREADDATA109 input)
		(pin MIREQUESTRAMREADDATA108 MIREQUESTRAMREADDATA108 input)
		(pin MIREQUESTRAMREADDATA107 MIREQUESTRAMREADDATA107 input)
		(pin MIREQUESTRAMREADDATA106 MIREQUESTRAMREADDATA106 input)
		(pin MIREQUESTRAMREADDATA105 MIREQUESTRAMREADDATA105 input)
		(pin MIREQUESTRAMREADDATA104 MIREQUESTRAMREADDATA104 input)
		(pin MIREQUESTRAMREADDATA103 MIREQUESTRAMREADDATA103 input)
		(pin MIREQUESTRAMREADDATA102 MIREQUESTRAMREADDATA102 input)
		(pin MIREQUESTRAMREADDATA101 MIREQUESTRAMREADDATA101 input)
		(pin MIREQUESTRAMREADDATA100 MIREQUESTRAMREADDATA100 input)
		(pin MIREQUESTRAMREADDATA99 MIREQUESTRAMREADDATA99 input)
		(pin MIREQUESTRAMREADDATA98 MIREQUESTRAMREADDATA98 input)
		(pin MIREQUESTRAMREADDATA97 MIREQUESTRAMREADDATA97 input)
		(pin MIREQUESTRAMREADDATA96 MIREQUESTRAMREADDATA96 input)
		(pin MIREQUESTRAMREADDATA95 MIREQUESTRAMREADDATA95 input)
		(pin MIREQUESTRAMREADDATA94 MIREQUESTRAMREADDATA94 input)
		(pin MIREQUESTRAMREADDATA93 MIREQUESTRAMREADDATA93 input)
		(pin MIREQUESTRAMREADDATA92 MIREQUESTRAMREADDATA92 input)
		(pin MIREQUESTRAMREADDATA91 MIREQUESTRAMREADDATA91 input)
		(pin MIREQUESTRAMREADDATA90 MIREQUESTRAMREADDATA90 input)
		(pin MIREQUESTRAMREADDATA89 MIREQUESTRAMREADDATA89 input)
		(pin MIREQUESTRAMREADDATA88 MIREQUESTRAMREADDATA88 input)
		(pin MIREQUESTRAMREADDATA87 MIREQUESTRAMREADDATA87 input)
		(pin MIREQUESTRAMREADDATA86 MIREQUESTRAMREADDATA86 input)
		(pin MIREQUESTRAMREADDATA85 MIREQUESTRAMREADDATA85 input)
		(pin MIREQUESTRAMREADDATA84 MIREQUESTRAMREADDATA84 input)
		(pin MIREQUESTRAMREADDATA83 MIREQUESTRAMREADDATA83 input)
		(pin MIREQUESTRAMREADDATA82 MIREQUESTRAMREADDATA82 input)
		(pin MIREQUESTRAMREADDATA81 MIREQUESTRAMREADDATA81 input)
		(pin MIREQUESTRAMREADDATA80 MIREQUESTRAMREADDATA80 input)
		(pin MIREQUESTRAMREADDATA79 MIREQUESTRAMREADDATA79 input)
		(pin MIREQUESTRAMREADDATA78 MIREQUESTRAMREADDATA78 input)
		(pin MIREQUESTRAMREADDATA77 MIREQUESTRAMREADDATA77 input)
		(pin MIREQUESTRAMREADDATA76 MIREQUESTRAMREADDATA76 input)
		(pin MIREQUESTRAMREADDATA75 MIREQUESTRAMREADDATA75 input)
		(pin MIREQUESTRAMREADDATA74 MIREQUESTRAMREADDATA74 input)
		(pin MIREQUESTRAMREADDATA73 MIREQUESTRAMREADDATA73 input)
		(pin MIREQUESTRAMREADDATA72 MIREQUESTRAMREADDATA72 input)
		(pin MIREQUESTRAMREADDATA71 MIREQUESTRAMREADDATA71 input)
		(pin MIREQUESTRAMREADDATA70 MIREQUESTRAMREADDATA70 input)
		(pin MIREQUESTRAMREADDATA69 MIREQUESTRAMREADDATA69 input)
		(pin MIREQUESTRAMREADDATA68 MIREQUESTRAMREADDATA68 input)
		(pin MIREQUESTRAMREADDATA67 MIREQUESTRAMREADDATA67 input)
		(pin MIREQUESTRAMREADDATA66 MIREQUESTRAMREADDATA66 input)
		(pin MIREQUESTRAMREADDATA65 MIREQUESTRAMREADDATA65 input)
		(pin MIREQUESTRAMREADDATA64 MIREQUESTRAMREADDATA64 input)
		(pin MIREQUESTRAMREADDATA63 MIREQUESTRAMREADDATA63 input)
		(pin MIREQUESTRAMREADDATA62 MIREQUESTRAMREADDATA62 input)
		(pin MIREQUESTRAMREADDATA61 MIREQUESTRAMREADDATA61 input)
		(pin MIREQUESTRAMREADDATA60 MIREQUESTRAMREADDATA60 input)
		(pin MIREQUESTRAMREADDATA59 MIREQUESTRAMREADDATA59 input)
		(pin MIREQUESTRAMREADDATA58 MIREQUESTRAMREADDATA58 input)
		(pin MIREQUESTRAMREADDATA57 MIREQUESTRAMREADDATA57 input)
		(pin MIREQUESTRAMREADDATA56 MIREQUESTRAMREADDATA56 input)
		(pin MIREQUESTRAMREADDATA55 MIREQUESTRAMREADDATA55 input)
		(pin MIREQUESTRAMREADDATA54 MIREQUESTRAMREADDATA54 input)
		(pin MIREQUESTRAMREADDATA53 MIREQUESTRAMREADDATA53 input)
		(pin MIREQUESTRAMREADDATA52 MIREQUESTRAMREADDATA52 input)
		(pin MIREQUESTRAMREADDATA51 MIREQUESTRAMREADDATA51 input)
		(pin MIREQUESTRAMREADDATA50 MIREQUESTRAMREADDATA50 input)
		(pin MIREQUESTRAMREADDATA49 MIREQUESTRAMREADDATA49 input)
		(pin MIREQUESTRAMREADDATA48 MIREQUESTRAMREADDATA48 input)
		(pin MIREQUESTRAMREADDATA47 MIREQUESTRAMREADDATA47 input)
		(pin MIREQUESTRAMREADDATA46 MIREQUESTRAMREADDATA46 input)
		(pin MIREQUESTRAMREADDATA45 MIREQUESTRAMREADDATA45 input)
		(pin MIREQUESTRAMREADDATA44 MIREQUESTRAMREADDATA44 input)
		(pin MIREQUESTRAMREADDATA43 MIREQUESTRAMREADDATA43 input)
		(pin MIREQUESTRAMREADDATA42 MIREQUESTRAMREADDATA42 input)
		(pin MIREQUESTRAMREADDATA41 MIREQUESTRAMREADDATA41 input)
		(pin MIREQUESTRAMREADDATA40 MIREQUESTRAMREADDATA40 input)
		(pin MIREQUESTRAMREADDATA39 MIREQUESTRAMREADDATA39 input)
		(pin MIREQUESTRAMREADDATA38 MIREQUESTRAMREADDATA38 input)
		(pin MIREQUESTRAMREADDATA37 MIREQUESTRAMREADDATA37 input)
		(pin MIREQUESTRAMREADDATA36 MIREQUESTRAMREADDATA36 input)
		(pin MIREQUESTRAMREADDATA35 MIREQUESTRAMREADDATA35 input)
		(pin MIREQUESTRAMREADDATA34 MIREQUESTRAMREADDATA34 input)
		(pin MIREQUESTRAMREADDATA33 MIREQUESTRAMREADDATA33 input)
		(pin MIREQUESTRAMREADDATA32 MIREQUESTRAMREADDATA32 input)
		(pin MIREQUESTRAMREADDATA31 MIREQUESTRAMREADDATA31 input)
		(pin MIREQUESTRAMREADDATA30 MIREQUESTRAMREADDATA30 input)
		(pin MIREQUESTRAMREADDATA29 MIREQUESTRAMREADDATA29 input)
		(pin MIREQUESTRAMREADDATA28 MIREQUESTRAMREADDATA28 input)
		(pin MIREQUESTRAMREADDATA27 MIREQUESTRAMREADDATA27 input)
		(pin MIREQUESTRAMREADDATA26 MIREQUESTRAMREADDATA26 input)
		(pin MIREQUESTRAMREADDATA25 MIREQUESTRAMREADDATA25 input)
		(pin MIREQUESTRAMREADDATA24 MIREQUESTRAMREADDATA24 input)
		(pin MIREQUESTRAMREADDATA23 MIREQUESTRAMREADDATA23 input)
		(pin MIREQUESTRAMREADDATA22 MIREQUESTRAMREADDATA22 input)
		(pin MIREQUESTRAMREADDATA21 MIREQUESTRAMREADDATA21 input)
		(pin MIREQUESTRAMREADDATA20 MIREQUESTRAMREADDATA20 input)
		(pin MIREQUESTRAMREADDATA19 MIREQUESTRAMREADDATA19 input)
		(pin MIREQUESTRAMREADDATA18 MIREQUESTRAMREADDATA18 input)
		(pin MIREQUESTRAMREADDATA17 MIREQUESTRAMREADDATA17 input)
		(pin MIREQUESTRAMREADDATA16 MIREQUESTRAMREADDATA16 input)
		(pin MIREQUESTRAMREADDATA15 MIREQUESTRAMREADDATA15 input)
		(pin MIREQUESTRAMREADDATA14 MIREQUESTRAMREADDATA14 input)
		(pin MIREQUESTRAMREADDATA13 MIREQUESTRAMREADDATA13 input)
		(pin MIREQUESTRAMREADDATA12 MIREQUESTRAMREADDATA12 input)
		(pin MIREQUESTRAMREADDATA11 MIREQUESTRAMREADDATA11 input)
		(pin MIREQUESTRAMREADDATA10 MIREQUESTRAMREADDATA10 input)
		(pin MIREQUESTRAMREADDATA9 MIREQUESTRAMREADDATA9 input)
		(pin MIREQUESTRAMREADDATA8 MIREQUESTRAMREADDATA8 input)
		(pin MIREQUESTRAMREADDATA7 MIREQUESTRAMREADDATA7 input)
		(pin MIREQUESTRAMREADDATA6 MIREQUESTRAMREADDATA6 input)
		(pin MIREQUESTRAMREADDATA5 MIREQUESTRAMREADDATA5 input)
		(pin MIREQUESTRAMREADDATA4 MIREQUESTRAMREADDATA4 input)
		(pin MIREQUESTRAMREADDATA3 MIREQUESTRAMREADDATA3 input)
		(pin MIREQUESTRAMREADDATA2 MIREQUESTRAMREADDATA2 input)
		(pin MIREQUESTRAMREADDATA1 MIREQUESTRAMREADDATA1 input)
		(pin MIREQUESTRAMREADDATA0 MIREQUESTRAMREADDATA0 input)
		(pin MIREQUESTRAMREADENABLE3 MIREQUESTRAMREADENABLE3 output)
		(pin MIREQUESTRAMREADENABLE2 MIREQUESTRAMREADENABLE2 output)
		(pin MIREQUESTRAMREADENABLE1 MIREQUESTRAMREADENABLE1 output)
		(pin MIREQUESTRAMREADENABLE0 MIREQUESTRAMREADENABLE0 output)
		(pin MIREQUESTRAMWRITEADDRESSA8 MIREQUESTRAMWRITEADDRESSA8 output)
		(pin MIREQUESTRAMWRITEADDRESSA7 MIREQUESTRAMWRITEADDRESSA7 output)
		(pin MIREQUESTRAMWRITEADDRESSA6 MIREQUESTRAMWRITEADDRESSA6 output)
		(pin MIREQUESTRAMWRITEADDRESSA5 MIREQUESTRAMWRITEADDRESSA5 output)
		(pin MIREQUESTRAMWRITEADDRESSA4 MIREQUESTRAMWRITEADDRESSA4 output)
		(pin MIREQUESTRAMWRITEADDRESSA3 MIREQUESTRAMWRITEADDRESSA3 output)
		(pin MIREQUESTRAMWRITEADDRESSA2 MIREQUESTRAMWRITEADDRESSA2 output)
		(pin MIREQUESTRAMWRITEADDRESSA1 MIREQUESTRAMWRITEADDRESSA1 output)
		(pin MIREQUESTRAMWRITEADDRESSA0 MIREQUESTRAMWRITEADDRESSA0 output)
		(pin MIREQUESTRAMWRITEADDRESSB8 MIREQUESTRAMWRITEADDRESSB8 output)
		(pin MIREQUESTRAMWRITEADDRESSB7 MIREQUESTRAMWRITEADDRESSB7 output)
		(pin MIREQUESTRAMWRITEADDRESSB6 MIREQUESTRAMWRITEADDRESSB6 output)
		(pin MIREQUESTRAMWRITEADDRESSB5 MIREQUESTRAMWRITEADDRESSB5 output)
		(pin MIREQUESTRAMWRITEADDRESSB4 MIREQUESTRAMWRITEADDRESSB4 output)
		(pin MIREQUESTRAMWRITEADDRESSB3 MIREQUESTRAMWRITEADDRESSB3 output)
		(pin MIREQUESTRAMWRITEADDRESSB2 MIREQUESTRAMWRITEADDRESSB2 output)
		(pin MIREQUESTRAMWRITEADDRESSB1 MIREQUESTRAMWRITEADDRESSB1 output)
		(pin MIREQUESTRAMWRITEADDRESSB0 MIREQUESTRAMWRITEADDRESSB0 output)
		(pin MIREQUESTRAMWRITEDATA143 MIREQUESTRAMWRITEDATA143 output)
		(pin MIREQUESTRAMWRITEDATA142 MIREQUESTRAMWRITEDATA142 output)
		(pin MIREQUESTRAMWRITEDATA141 MIREQUESTRAMWRITEDATA141 output)
		(pin MIREQUESTRAMWRITEDATA140 MIREQUESTRAMWRITEDATA140 output)
		(pin MIREQUESTRAMWRITEDATA139 MIREQUESTRAMWRITEDATA139 output)
		(pin MIREQUESTRAMWRITEDATA138 MIREQUESTRAMWRITEDATA138 output)
		(pin MIREQUESTRAMWRITEDATA137 MIREQUESTRAMWRITEDATA137 output)
		(pin MIREQUESTRAMWRITEDATA136 MIREQUESTRAMWRITEDATA136 output)
		(pin MIREQUESTRAMWRITEDATA135 MIREQUESTRAMWRITEDATA135 output)
		(pin MIREQUESTRAMWRITEDATA134 MIREQUESTRAMWRITEDATA134 output)
		(pin MIREQUESTRAMWRITEDATA133 MIREQUESTRAMWRITEDATA133 output)
		(pin MIREQUESTRAMWRITEDATA132 MIREQUESTRAMWRITEDATA132 output)
		(pin MIREQUESTRAMWRITEDATA131 MIREQUESTRAMWRITEDATA131 output)
		(pin MIREQUESTRAMWRITEDATA130 MIREQUESTRAMWRITEDATA130 output)
		(pin MIREQUESTRAMWRITEDATA129 MIREQUESTRAMWRITEDATA129 output)
		(pin MIREQUESTRAMWRITEDATA128 MIREQUESTRAMWRITEDATA128 output)
		(pin MIREQUESTRAMWRITEDATA127 MIREQUESTRAMWRITEDATA127 output)
		(pin MIREQUESTRAMWRITEDATA126 MIREQUESTRAMWRITEDATA126 output)
		(pin MIREQUESTRAMWRITEDATA125 MIREQUESTRAMWRITEDATA125 output)
		(pin MIREQUESTRAMWRITEDATA124 MIREQUESTRAMWRITEDATA124 output)
		(pin MIREQUESTRAMWRITEDATA123 MIREQUESTRAMWRITEDATA123 output)
		(pin MIREQUESTRAMWRITEDATA122 MIREQUESTRAMWRITEDATA122 output)
		(pin MIREQUESTRAMWRITEDATA121 MIREQUESTRAMWRITEDATA121 output)
		(pin MIREQUESTRAMWRITEDATA120 MIREQUESTRAMWRITEDATA120 output)
		(pin MIREQUESTRAMWRITEDATA119 MIREQUESTRAMWRITEDATA119 output)
		(pin MIREQUESTRAMWRITEDATA118 MIREQUESTRAMWRITEDATA118 output)
		(pin MIREQUESTRAMWRITEDATA117 MIREQUESTRAMWRITEDATA117 output)
		(pin MIREQUESTRAMWRITEDATA116 MIREQUESTRAMWRITEDATA116 output)
		(pin MIREQUESTRAMWRITEDATA115 MIREQUESTRAMWRITEDATA115 output)
		(pin MIREQUESTRAMWRITEDATA114 MIREQUESTRAMWRITEDATA114 output)
		(pin MIREQUESTRAMWRITEDATA113 MIREQUESTRAMWRITEDATA113 output)
		(pin MIREQUESTRAMWRITEDATA112 MIREQUESTRAMWRITEDATA112 output)
		(pin MIREQUESTRAMWRITEDATA111 MIREQUESTRAMWRITEDATA111 output)
		(pin MIREQUESTRAMWRITEDATA110 MIREQUESTRAMWRITEDATA110 output)
		(pin MIREQUESTRAMWRITEDATA109 MIREQUESTRAMWRITEDATA109 output)
		(pin MIREQUESTRAMWRITEDATA108 MIREQUESTRAMWRITEDATA108 output)
		(pin MIREQUESTRAMWRITEDATA107 MIREQUESTRAMWRITEDATA107 output)
		(pin MIREQUESTRAMWRITEDATA106 MIREQUESTRAMWRITEDATA106 output)
		(pin MIREQUESTRAMWRITEDATA105 MIREQUESTRAMWRITEDATA105 output)
		(pin MIREQUESTRAMWRITEDATA104 MIREQUESTRAMWRITEDATA104 output)
		(pin MIREQUESTRAMWRITEDATA103 MIREQUESTRAMWRITEDATA103 output)
		(pin MIREQUESTRAMWRITEDATA102 MIREQUESTRAMWRITEDATA102 output)
		(pin MIREQUESTRAMWRITEDATA101 MIREQUESTRAMWRITEDATA101 output)
		(pin MIREQUESTRAMWRITEDATA100 MIREQUESTRAMWRITEDATA100 output)
		(pin MIREQUESTRAMWRITEDATA99 MIREQUESTRAMWRITEDATA99 output)
		(pin MIREQUESTRAMWRITEDATA98 MIREQUESTRAMWRITEDATA98 output)
		(pin MIREQUESTRAMWRITEDATA97 MIREQUESTRAMWRITEDATA97 output)
		(pin MIREQUESTRAMWRITEDATA96 MIREQUESTRAMWRITEDATA96 output)
		(pin MIREQUESTRAMWRITEDATA95 MIREQUESTRAMWRITEDATA95 output)
		(pin MIREQUESTRAMWRITEDATA94 MIREQUESTRAMWRITEDATA94 output)
		(pin MIREQUESTRAMWRITEDATA93 MIREQUESTRAMWRITEDATA93 output)
		(pin MIREQUESTRAMWRITEDATA92 MIREQUESTRAMWRITEDATA92 output)
		(pin MIREQUESTRAMWRITEDATA91 MIREQUESTRAMWRITEDATA91 output)
		(pin MIREQUESTRAMWRITEDATA90 MIREQUESTRAMWRITEDATA90 output)
		(pin MIREQUESTRAMWRITEDATA89 MIREQUESTRAMWRITEDATA89 output)
		(pin MIREQUESTRAMWRITEDATA88 MIREQUESTRAMWRITEDATA88 output)
		(pin MIREQUESTRAMWRITEDATA87 MIREQUESTRAMWRITEDATA87 output)
		(pin MIREQUESTRAMWRITEDATA86 MIREQUESTRAMWRITEDATA86 output)
		(pin MIREQUESTRAMWRITEDATA85 MIREQUESTRAMWRITEDATA85 output)
		(pin MIREQUESTRAMWRITEDATA84 MIREQUESTRAMWRITEDATA84 output)
		(pin MIREQUESTRAMWRITEDATA83 MIREQUESTRAMWRITEDATA83 output)
		(pin MIREQUESTRAMWRITEDATA82 MIREQUESTRAMWRITEDATA82 output)
		(pin MIREQUESTRAMWRITEDATA81 MIREQUESTRAMWRITEDATA81 output)
		(pin MIREQUESTRAMWRITEDATA80 MIREQUESTRAMWRITEDATA80 output)
		(pin MIREQUESTRAMWRITEDATA79 MIREQUESTRAMWRITEDATA79 output)
		(pin MIREQUESTRAMWRITEDATA78 MIREQUESTRAMWRITEDATA78 output)
		(pin MIREQUESTRAMWRITEDATA77 MIREQUESTRAMWRITEDATA77 output)
		(pin MIREQUESTRAMWRITEDATA76 MIREQUESTRAMWRITEDATA76 output)
		(pin MIREQUESTRAMWRITEDATA75 MIREQUESTRAMWRITEDATA75 output)
		(pin MIREQUESTRAMWRITEDATA74 MIREQUESTRAMWRITEDATA74 output)
		(pin MIREQUESTRAMWRITEDATA73 MIREQUESTRAMWRITEDATA73 output)
		(pin MIREQUESTRAMWRITEDATA72 MIREQUESTRAMWRITEDATA72 output)
		(pin MIREQUESTRAMWRITEDATA71 MIREQUESTRAMWRITEDATA71 output)
		(pin MIREQUESTRAMWRITEDATA70 MIREQUESTRAMWRITEDATA70 output)
		(pin MIREQUESTRAMWRITEDATA69 MIREQUESTRAMWRITEDATA69 output)
		(pin MIREQUESTRAMWRITEDATA68 MIREQUESTRAMWRITEDATA68 output)
		(pin MIREQUESTRAMWRITEDATA67 MIREQUESTRAMWRITEDATA67 output)
		(pin MIREQUESTRAMWRITEDATA66 MIREQUESTRAMWRITEDATA66 output)
		(pin MIREQUESTRAMWRITEDATA65 MIREQUESTRAMWRITEDATA65 output)
		(pin MIREQUESTRAMWRITEDATA64 MIREQUESTRAMWRITEDATA64 output)
		(pin MIREQUESTRAMWRITEDATA63 MIREQUESTRAMWRITEDATA63 output)
		(pin MIREQUESTRAMWRITEDATA62 MIREQUESTRAMWRITEDATA62 output)
		(pin MIREQUESTRAMWRITEDATA61 MIREQUESTRAMWRITEDATA61 output)
		(pin MIREQUESTRAMWRITEDATA60 MIREQUESTRAMWRITEDATA60 output)
		(pin MIREQUESTRAMWRITEDATA59 MIREQUESTRAMWRITEDATA59 output)
		(pin MIREQUESTRAMWRITEDATA58 MIREQUESTRAMWRITEDATA58 output)
		(pin MIREQUESTRAMWRITEDATA57 MIREQUESTRAMWRITEDATA57 output)
		(pin MIREQUESTRAMWRITEDATA56 MIREQUESTRAMWRITEDATA56 output)
		(pin MIREQUESTRAMWRITEDATA55 MIREQUESTRAMWRITEDATA55 output)
		(pin MIREQUESTRAMWRITEDATA54 MIREQUESTRAMWRITEDATA54 output)
		(pin MIREQUESTRAMWRITEDATA53 MIREQUESTRAMWRITEDATA53 output)
		(pin MIREQUESTRAMWRITEDATA52 MIREQUESTRAMWRITEDATA52 output)
		(pin MIREQUESTRAMWRITEDATA51 MIREQUESTRAMWRITEDATA51 output)
		(pin MIREQUESTRAMWRITEDATA50 MIREQUESTRAMWRITEDATA50 output)
		(pin MIREQUESTRAMWRITEDATA49 MIREQUESTRAMWRITEDATA49 output)
		(pin MIREQUESTRAMWRITEDATA48 MIREQUESTRAMWRITEDATA48 output)
		(pin MIREQUESTRAMWRITEDATA47 MIREQUESTRAMWRITEDATA47 output)
		(pin MIREQUESTRAMWRITEDATA46 MIREQUESTRAMWRITEDATA46 output)
		(pin MIREQUESTRAMWRITEDATA45 MIREQUESTRAMWRITEDATA45 output)
		(pin MIREQUESTRAMWRITEDATA44 MIREQUESTRAMWRITEDATA44 output)
		(pin MIREQUESTRAMWRITEDATA43 MIREQUESTRAMWRITEDATA43 output)
		(pin MIREQUESTRAMWRITEDATA42 MIREQUESTRAMWRITEDATA42 output)
		(pin MIREQUESTRAMWRITEDATA41 MIREQUESTRAMWRITEDATA41 output)
		(pin MIREQUESTRAMWRITEDATA40 MIREQUESTRAMWRITEDATA40 output)
		(pin MIREQUESTRAMWRITEDATA39 MIREQUESTRAMWRITEDATA39 output)
		(pin MIREQUESTRAMWRITEDATA38 MIREQUESTRAMWRITEDATA38 output)
		(pin MIREQUESTRAMWRITEDATA37 MIREQUESTRAMWRITEDATA37 output)
		(pin MIREQUESTRAMWRITEDATA36 MIREQUESTRAMWRITEDATA36 output)
		(pin MIREQUESTRAMWRITEDATA35 MIREQUESTRAMWRITEDATA35 output)
		(pin MIREQUESTRAMWRITEDATA34 MIREQUESTRAMWRITEDATA34 output)
		(pin MIREQUESTRAMWRITEDATA33 MIREQUESTRAMWRITEDATA33 output)
		(pin MIREQUESTRAMWRITEDATA32 MIREQUESTRAMWRITEDATA32 output)
		(pin MIREQUESTRAMWRITEDATA31 MIREQUESTRAMWRITEDATA31 output)
		(pin MIREQUESTRAMWRITEDATA30 MIREQUESTRAMWRITEDATA30 output)
		(pin MIREQUESTRAMWRITEDATA29 MIREQUESTRAMWRITEDATA29 output)
		(pin MIREQUESTRAMWRITEDATA28 MIREQUESTRAMWRITEDATA28 output)
		(pin MIREQUESTRAMWRITEDATA27 MIREQUESTRAMWRITEDATA27 output)
		(pin MIREQUESTRAMWRITEDATA26 MIREQUESTRAMWRITEDATA26 output)
		(pin MIREQUESTRAMWRITEDATA25 MIREQUESTRAMWRITEDATA25 output)
		(pin MIREQUESTRAMWRITEDATA24 MIREQUESTRAMWRITEDATA24 output)
		(pin MIREQUESTRAMWRITEDATA23 MIREQUESTRAMWRITEDATA23 output)
		(pin MIREQUESTRAMWRITEDATA22 MIREQUESTRAMWRITEDATA22 output)
		(pin MIREQUESTRAMWRITEDATA21 MIREQUESTRAMWRITEDATA21 output)
		(pin MIREQUESTRAMWRITEDATA20 MIREQUESTRAMWRITEDATA20 output)
		(pin MIREQUESTRAMWRITEDATA19 MIREQUESTRAMWRITEDATA19 output)
		(pin MIREQUESTRAMWRITEDATA18 MIREQUESTRAMWRITEDATA18 output)
		(pin MIREQUESTRAMWRITEDATA17 MIREQUESTRAMWRITEDATA17 output)
		(pin MIREQUESTRAMWRITEDATA16 MIREQUESTRAMWRITEDATA16 output)
		(pin MIREQUESTRAMWRITEDATA15 MIREQUESTRAMWRITEDATA15 output)
		(pin MIREQUESTRAMWRITEDATA14 MIREQUESTRAMWRITEDATA14 output)
		(pin MIREQUESTRAMWRITEDATA13 MIREQUESTRAMWRITEDATA13 output)
		(pin MIREQUESTRAMWRITEDATA12 MIREQUESTRAMWRITEDATA12 output)
		(pin MIREQUESTRAMWRITEDATA11 MIREQUESTRAMWRITEDATA11 output)
		(pin MIREQUESTRAMWRITEDATA10 MIREQUESTRAMWRITEDATA10 output)
		(pin MIREQUESTRAMWRITEDATA9 MIREQUESTRAMWRITEDATA9 output)
		(pin MIREQUESTRAMWRITEDATA8 MIREQUESTRAMWRITEDATA8 output)
		(pin MIREQUESTRAMWRITEDATA7 MIREQUESTRAMWRITEDATA7 output)
		(pin MIREQUESTRAMWRITEDATA6 MIREQUESTRAMWRITEDATA6 output)
		(pin MIREQUESTRAMWRITEDATA5 MIREQUESTRAMWRITEDATA5 output)
		(pin MIREQUESTRAMWRITEDATA4 MIREQUESTRAMWRITEDATA4 output)
		(pin MIREQUESTRAMWRITEDATA3 MIREQUESTRAMWRITEDATA3 output)
		(pin MIREQUESTRAMWRITEDATA2 MIREQUESTRAMWRITEDATA2 output)
		(pin MIREQUESTRAMWRITEDATA1 MIREQUESTRAMWRITEDATA1 output)
		(pin MIREQUESTRAMWRITEDATA0 MIREQUESTRAMWRITEDATA0 output)
		(pin MIREQUESTRAMWRITEENABLE3 MIREQUESTRAMWRITEENABLE3 output)
		(pin MIREQUESTRAMWRITEENABLE2 MIREQUESTRAMWRITEENABLE2 output)
		(pin MIREQUESTRAMWRITEENABLE1 MIREQUESTRAMWRITEENABLE1 output)
		(pin MIREQUESTRAMWRITEENABLE0 MIREQUESTRAMWRITEENABLE0 output)
		(pin PCIECQNPREQ PCIECQNPREQ input)
		(pin PCIECQNPREQCOUNT5 PCIECQNPREQCOUNT5 output)
		(pin PCIECQNPREQCOUNT4 PCIECQNPREQCOUNT4 output)
		(pin PCIECQNPREQCOUNT3 PCIECQNPREQCOUNT3 output)
		(pin PCIECQNPREQCOUNT2 PCIECQNPREQCOUNT2 output)
		(pin PCIECQNPREQCOUNT1 PCIECQNPREQCOUNT1 output)
		(pin PCIECQNPREQCOUNT0 PCIECQNPREQCOUNT0 output)
		(pin PCIERQSEQNUM3 PCIERQSEQNUM3 output)
		(pin PCIERQSEQNUM2 PCIERQSEQNUM2 output)
		(pin PCIERQSEQNUM1 PCIERQSEQNUM1 output)
		(pin PCIERQSEQNUM0 PCIERQSEQNUM0 output)
		(pin PCIERQSEQNUMVLD PCIERQSEQNUMVLD output)
		(pin PCIERQTAG5 PCIERQTAG5 output)
		(pin PCIERQTAG4 PCIERQTAG4 output)
		(pin PCIERQTAG3 PCIERQTAG3 output)
		(pin PCIERQTAG2 PCIERQTAG2 output)
		(pin PCIERQTAG1 PCIERQTAG1 output)
		(pin PCIERQTAG0 PCIERQTAG0 output)
		(pin PCIERQTAGAV1 PCIERQTAGAV1 output)
		(pin PCIERQTAGAV0 PCIERQTAGAV0 output)
		(pin PCIERQTAGVLD PCIERQTAGVLD output)
		(pin PCIETFCNPDAV1 PCIETFCNPDAV1 output)
		(pin PCIETFCNPDAV0 PCIETFCNPDAV0 output)
		(pin PCIETFCNPHAV1 PCIETFCNPHAV1 output)
		(pin PCIETFCNPHAV0 PCIETFCNPHAV0 output)
		(pin PIPECLK PIPECLK input)
		(pin PIPEEQFS5 PIPEEQFS5 input)
		(pin PIPEEQFS4 PIPEEQFS4 input)
		(pin PIPEEQFS3 PIPEEQFS3 input)
		(pin PIPEEQFS2 PIPEEQFS2 input)
		(pin PIPEEQFS1 PIPEEQFS1 input)
		(pin PIPEEQFS0 PIPEEQFS0 input)
		(pin PIPEEQLF5 PIPEEQLF5 input)
		(pin PIPEEQLF4 PIPEEQLF4 input)
		(pin PIPEEQLF3 PIPEEQLF3 input)
		(pin PIPEEQLF2 PIPEEQLF2 input)
		(pin PIPEEQLF1 PIPEEQLF1 input)
		(pin PIPEEQLF0 PIPEEQLF0 input)
		(pin PIPERESETN PIPERESETN input)
		(pin PIPERX0CHARISK1 PIPERX0CHARISK1 input)
		(pin PIPERX0CHARISK0 PIPERX0CHARISK0 input)
		(pin PIPERX0DATA31 PIPERX0DATA31 input)
		(pin PIPERX0DATA30 PIPERX0DATA30 input)
		(pin PIPERX0DATA29 PIPERX0DATA29 input)
		(pin PIPERX0DATA28 PIPERX0DATA28 input)
		(pin PIPERX0DATA27 PIPERX0DATA27 input)
		(pin PIPERX0DATA26 PIPERX0DATA26 input)
		(pin PIPERX0DATA25 PIPERX0DATA25 input)
		(pin PIPERX0DATA24 PIPERX0DATA24 input)
		(pin PIPERX0DATA23 PIPERX0DATA23 input)
		(pin PIPERX0DATA22 PIPERX0DATA22 input)
		(pin PIPERX0DATA21 PIPERX0DATA21 input)
		(pin PIPERX0DATA20 PIPERX0DATA20 input)
		(pin PIPERX0DATA19 PIPERX0DATA19 input)
		(pin PIPERX0DATA18 PIPERX0DATA18 input)
		(pin PIPERX0DATA17 PIPERX0DATA17 input)
		(pin PIPERX0DATA16 PIPERX0DATA16 input)
		(pin PIPERX0DATA15 PIPERX0DATA15 input)
		(pin PIPERX0DATA14 PIPERX0DATA14 input)
		(pin PIPERX0DATA13 PIPERX0DATA13 input)
		(pin PIPERX0DATA12 PIPERX0DATA12 input)
		(pin PIPERX0DATA11 PIPERX0DATA11 input)
		(pin PIPERX0DATA10 PIPERX0DATA10 input)
		(pin PIPERX0DATA9 PIPERX0DATA9 input)
		(pin PIPERX0DATA8 PIPERX0DATA8 input)
		(pin PIPERX0DATA7 PIPERX0DATA7 input)
		(pin PIPERX0DATA6 PIPERX0DATA6 input)
		(pin PIPERX0DATA5 PIPERX0DATA5 input)
		(pin PIPERX0DATA4 PIPERX0DATA4 input)
		(pin PIPERX0DATA3 PIPERX0DATA3 input)
		(pin PIPERX0DATA2 PIPERX0DATA2 input)
		(pin PIPERX0DATA1 PIPERX0DATA1 input)
		(pin PIPERX0DATA0 PIPERX0DATA0 input)
		(pin PIPERX0DATAVALID PIPERX0DATAVALID input)
		(pin PIPERX0ELECIDLE PIPERX0ELECIDLE input)
		(pin PIPERX0EQCONTROL1 PIPERX0EQCONTROL1 output)
		(pin PIPERX0EQCONTROL0 PIPERX0EQCONTROL0 output)
		(pin PIPERX0EQDONE PIPERX0EQDONE input)
		(pin PIPERX0EQLPADAPTDONE PIPERX0EQLPADAPTDONE input)
		(pin PIPERX0EQLPLFFS5 PIPERX0EQLPLFFS5 output)
		(pin PIPERX0EQLPLFFS4 PIPERX0EQLPLFFS4 output)
		(pin PIPERX0EQLPLFFS3 PIPERX0EQLPLFFS3 output)
		(pin PIPERX0EQLPLFFS2 PIPERX0EQLPLFFS2 output)
		(pin PIPERX0EQLPLFFS1 PIPERX0EQLPLFFS1 output)
		(pin PIPERX0EQLPLFFS0 PIPERX0EQLPLFFS0 output)
		(pin PIPERX0EQLPLFFSSEL PIPERX0EQLPLFFSSEL input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET17 PIPERX0EQLPNEWTXCOEFFORPRESET17 input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET16 PIPERX0EQLPNEWTXCOEFFORPRESET16 input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET15 PIPERX0EQLPNEWTXCOEFFORPRESET15 input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET14 PIPERX0EQLPNEWTXCOEFFORPRESET14 input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET13 PIPERX0EQLPNEWTXCOEFFORPRESET13 input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET12 PIPERX0EQLPNEWTXCOEFFORPRESET12 input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET11 PIPERX0EQLPNEWTXCOEFFORPRESET11 input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET10 PIPERX0EQLPNEWTXCOEFFORPRESET10 input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET9 PIPERX0EQLPNEWTXCOEFFORPRESET9 input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET8 PIPERX0EQLPNEWTXCOEFFORPRESET8 input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET7 PIPERX0EQLPNEWTXCOEFFORPRESET7 input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET6 PIPERX0EQLPNEWTXCOEFFORPRESET6 input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET5 PIPERX0EQLPNEWTXCOEFFORPRESET5 input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET4 PIPERX0EQLPNEWTXCOEFFORPRESET4 input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET3 PIPERX0EQLPNEWTXCOEFFORPRESET3 input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET2 PIPERX0EQLPNEWTXCOEFFORPRESET2 input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET1 PIPERX0EQLPNEWTXCOEFFORPRESET1 input)
		(pin PIPERX0EQLPNEWTXCOEFFORPRESET0 PIPERX0EQLPNEWTXCOEFFORPRESET0 input)
		(pin PIPERX0EQLPTXPRESET3 PIPERX0EQLPTXPRESET3 output)
		(pin PIPERX0EQLPTXPRESET2 PIPERX0EQLPTXPRESET2 output)
		(pin PIPERX0EQLPTXPRESET1 PIPERX0EQLPTXPRESET1 output)
		(pin PIPERX0EQLPTXPRESET0 PIPERX0EQLPTXPRESET0 output)
		(pin PIPERX0EQPRESET2 PIPERX0EQPRESET2 output)
		(pin PIPERX0EQPRESET1 PIPERX0EQPRESET1 output)
		(pin PIPERX0EQPRESET0 PIPERX0EQPRESET0 output)
		(pin PIPERX0PHYSTATUS PIPERX0PHYSTATUS input)
		(pin PIPERX0POLARITY PIPERX0POLARITY output)
		(pin PIPERX0STARTBLOCK PIPERX0STARTBLOCK input)
		(pin PIPERX0STATUS2 PIPERX0STATUS2 input)
		(pin PIPERX0STATUS1 PIPERX0STATUS1 input)
		(pin PIPERX0STATUS0 PIPERX0STATUS0 input)
		(pin PIPERX0SYNCHEADER1 PIPERX0SYNCHEADER1 input)
		(pin PIPERX0SYNCHEADER0 PIPERX0SYNCHEADER0 input)
		(pin PIPERX0VALID PIPERX0VALID input)
		(pin PIPERX1CHARISK1 PIPERX1CHARISK1 input)
		(pin PIPERX1CHARISK0 PIPERX1CHARISK0 input)
		(pin PIPERX1DATA31 PIPERX1DATA31 input)
		(pin PIPERX1DATA30 PIPERX1DATA30 input)
		(pin PIPERX1DATA29 PIPERX1DATA29 input)
		(pin PIPERX1DATA28 PIPERX1DATA28 input)
		(pin PIPERX1DATA27 PIPERX1DATA27 input)
		(pin PIPERX1DATA26 PIPERX1DATA26 input)
		(pin PIPERX1DATA25 PIPERX1DATA25 input)
		(pin PIPERX1DATA24 PIPERX1DATA24 input)
		(pin PIPERX1DATA23 PIPERX1DATA23 input)
		(pin PIPERX1DATA22 PIPERX1DATA22 input)
		(pin PIPERX1DATA21 PIPERX1DATA21 input)
		(pin PIPERX1DATA20 PIPERX1DATA20 input)
		(pin PIPERX1DATA19 PIPERX1DATA19 input)
		(pin PIPERX1DATA18 PIPERX1DATA18 input)
		(pin PIPERX1DATA17 PIPERX1DATA17 input)
		(pin PIPERX1DATA16 PIPERX1DATA16 input)
		(pin PIPERX1DATA15 PIPERX1DATA15 input)
		(pin PIPERX1DATA14 PIPERX1DATA14 input)
		(pin PIPERX1DATA13 PIPERX1DATA13 input)
		(pin PIPERX1DATA12 PIPERX1DATA12 input)
		(pin PIPERX1DATA11 PIPERX1DATA11 input)
		(pin PIPERX1DATA10 PIPERX1DATA10 input)
		(pin PIPERX1DATA9 PIPERX1DATA9 input)
		(pin PIPERX1DATA8 PIPERX1DATA8 input)
		(pin PIPERX1DATA7 PIPERX1DATA7 input)
		(pin PIPERX1DATA6 PIPERX1DATA6 input)
		(pin PIPERX1DATA5 PIPERX1DATA5 input)
		(pin PIPERX1DATA4 PIPERX1DATA4 input)
		(pin PIPERX1DATA3 PIPERX1DATA3 input)
		(pin PIPERX1DATA2 PIPERX1DATA2 input)
		(pin PIPERX1DATA1 PIPERX1DATA1 input)
		(pin PIPERX1DATA0 PIPERX1DATA0 input)
		(pin PIPERX1DATAVALID PIPERX1DATAVALID input)
		(pin PIPERX1ELECIDLE PIPERX1ELECIDLE input)
		(pin PIPERX1EQCONTROL1 PIPERX1EQCONTROL1 output)
		(pin PIPERX1EQCONTROL0 PIPERX1EQCONTROL0 output)
		(pin PIPERX1EQDONE PIPERX1EQDONE input)
		(pin PIPERX1EQLPADAPTDONE PIPERX1EQLPADAPTDONE input)
		(pin PIPERX1EQLPLFFS5 PIPERX1EQLPLFFS5 output)
		(pin PIPERX1EQLPLFFS4 PIPERX1EQLPLFFS4 output)
		(pin PIPERX1EQLPLFFS3 PIPERX1EQLPLFFS3 output)
		(pin PIPERX1EQLPLFFS2 PIPERX1EQLPLFFS2 output)
		(pin PIPERX1EQLPLFFS1 PIPERX1EQLPLFFS1 output)
		(pin PIPERX1EQLPLFFS0 PIPERX1EQLPLFFS0 output)
		(pin PIPERX1EQLPLFFSSEL PIPERX1EQLPLFFSSEL input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET17 PIPERX1EQLPNEWTXCOEFFORPRESET17 input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET16 PIPERX1EQLPNEWTXCOEFFORPRESET16 input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET15 PIPERX1EQLPNEWTXCOEFFORPRESET15 input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET14 PIPERX1EQLPNEWTXCOEFFORPRESET14 input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET13 PIPERX1EQLPNEWTXCOEFFORPRESET13 input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET12 PIPERX1EQLPNEWTXCOEFFORPRESET12 input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET11 PIPERX1EQLPNEWTXCOEFFORPRESET11 input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET10 PIPERX1EQLPNEWTXCOEFFORPRESET10 input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET9 PIPERX1EQLPNEWTXCOEFFORPRESET9 input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET8 PIPERX1EQLPNEWTXCOEFFORPRESET8 input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET7 PIPERX1EQLPNEWTXCOEFFORPRESET7 input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET6 PIPERX1EQLPNEWTXCOEFFORPRESET6 input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET5 PIPERX1EQLPNEWTXCOEFFORPRESET5 input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET4 PIPERX1EQLPNEWTXCOEFFORPRESET4 input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET3 PIPERX1EQLPNEWTXCOEFFORPRESET3 input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET2 PIPERX1EQLPNEWTXCOEFFORPRESET2 input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET1 PIPERX1EQLPNEWTXCOEFFORPRESET1 input)
		(pin PIPERX1EQLPNEWTXCOEFFORPRESET0 PIPERX1EQLPNEWTXCOEFFORPRESET0 input)
		(pin PIPERX1EQLPTXPRESET3 PIPERX1EQLPTXPRESET3 output)
		(pin PIPERX1EQLPTXPRESET2 PIPERX1EQLPTXPRESET2 output)
		(pin PIPERX1EQLPTXPRESET1 PIPERX1EQLPTXPRESET1 output)
		(pin PIPERX1EQLPTXPRESET0 PIPERX1EQLPTXPRESET0 output)
		(pin PIPERX1EQPRESET2 PIPERX1EQPRESET2 output)
		(pin PIPERX1EQPRESET1 PIPERX1EQPRESET1 output)
		(pin PIPERX1EQPRESET0 PIPERX1EQPRESET0 output)
		(pin PIPERX1PHYSTATUS PIPERX1PHYSTATUS input)
		(pin PIPERX1POLARITY PIPERX1POLARITY output)
		(pin PIPERX1STARTBLOCK PIPERX1STARTBLOCK input)
		(pin PIPERX1STATUS2 PIPERX1STATUS2 input)
		(pin PIPERX1STATUS1 PIPERX1STATUS1 input)
		(pin PIPERX1STATUS0 PIPERX1STATUS0 input)
		(pin PIPERX1SYNCHEADER1 PIPERX1SYNCHEADER1 input)
		(pin PIPERX1SYNCHEADER0 PIPERX1SYNCHEADER0 input)
		(pin PIPERX1VALID PIPERX1VALID input)
		(pin PIPERX2CHARISK1 PIPERX2CHARISK1 input)
		(pin PIPERX2CHARISK0 PIPERX2CHARISK0 input)
		(pin PIPERX2DATA31 PIPERX2DATA31 input)
		(pin PIPERX2DATA30 PIPERX2DATA30 input)
		(pin PIPERX2DATA29 PIPERX2DATA29 input)
		(pin PIPERX2DATA28 PIPERX2DATA28 input)
		(pin PIPERX2DATA27 PIPERX2DATA27 input)
		(pin PIPERX2DATA26 PIPERX2DATA26 input)
		(pin PIPERX2DATA25 PIPERX2DATA25 input)
		(pin PIPERX2DATA24 PIPERX2DATA24 input)
		(pin PIPERX2DATA23 PIPERX2DATA23 input)
		(pin PIPERX2DATA22 PIPERX2DATA22 input)
		(pin PIPERX2DATA21 PIPERX2DATA21 input)
		(pin PIPERX2DATA20 PIPERX2DATA20 input)
		(pin PIPERX2DATA19 PIPERX2DATA19 input)
		(pin PIPERX2DATA18 PIPERX2DATA18 input)
		(pin PIPERX2DATA17 PIPERX2DATA17 input)
		(pin PIPERX2DATA16 PIPERX2DATA16 input)
		(pin PIPERX2DATA15 PIPERX2DATA15 input)
		(pin PIPERX2DATA14 PIPERX2DATA14 input)
		(pin PIPERX2DATA13 PIPERX2DATA13 input)
		(pin PIPERX2DATA12 PIPERX2DATA12 input)
		(pin PIPERX2DATA11 PIPERX2DATA11 input)
		(pin PIPERX2DATA10 PIPERX2DATA10 input)
		(pin PIPERX2DATA9 PIPERX2DATA9 input)
		(pin PIPERX2DATA8 PIPERX2DATA8 input)
		(pin PIPERX2DATA7 PIPERX2DATA7 input)
		(pin PIPERX2DATA6 PIPERX2DATA6 input)
		(pin PIPERX2DATA5 PIPERX2DATA5 input)
		(pin PIPERX2DATA4 PIPERX2DATA4 input)
		(pin PIPERX2DATA3 PIPERX2DATA3 input)
		(pin PIPERX2DATA2 PIPERX2DATA2 input)
		(pin PIPERX2DATA1 PIPERX2DATA1 input)
		(pin PIPERX2DATA0 PIPERX2DATA0 input)
		(pin PIPERX2DATAVALID PIPERX2DATAVALID input)
		(pin PIPERX2ELECIDLE PIPERX2ELECIDLE input)
		(pin PIPERX2EQCONTROL1 PIPERX2EQCONTROL1 output)
		(pin PIPERX2EQCONTROL0 PIPERX2EQCONTROL0 output)
		(pin PIPERX2EQDONE PIPERX2EQDONE input)
		(pin PIPERX2EQLPADAPTDONE PIPERX2EQLPADAPTDONE input)
		(pin PIPERX2EQLPLFFS5 PIPERX2EQLPLFFS5 output)
		(pin PIPERX2EQLPLFFS4 PIPERX2EQLPLFFS4 output)
		(pin PIPERX2EQLPLFFS3 PIPERX2EQLPLFFS3 output)
		(pin PIPERX2EQLPLFFS2 PIPERX2EQLPLFFS2 output)
		(pin PIPERX2EQLPLFFS1 PIPERX2EQLPLFFS1 output)
		(pin PIPERX2EQLPLFFS0 PIPERX2EQLPLFFS0 output)
		(pin PIPERX2EQLPLFFSSEL PIPERX2EQLPLFFSSEL input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET17 PIPERX2EQLPNEWTXCOEFFORPRESET17 input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET16 PIPERX2EQLPNEWTXCOEFFORPRESET16 input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET15 PIPERX2EQLPNEWTXCOEFFORPRESET15 input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET14 PIPERX2EQLPNEWTXCOEFFORPRESET14 input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET13 PIPERX2EQLPNEWTXCOEFFORPRESET13 input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET12 PIPERX2EQLPNEWTXCOEFFORPRESET12 input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET11 PIPERX2EQLPNEWTXCOEFFORPRESET11 input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET10 PIPERX2EQLPNEWTXCOEFFORPRESET10 input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET9 PIPERX2EQLPNEWTXCOEFFORPRESET9 input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET8 PIPERX2EQLPNEWTXCOEFFORPRESET8 input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET7 PIPERX2EQLPNEWTXCOEFFORPRESET7 input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET6 PIPERX2EQLPNEWTXCOEFFORPRESET6 input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET5 PIPERX2EQLPNEWTXCOEFFORPRESET5 input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET4 PIPERX2EQLPNEWTXCOEFFORPRESET4 input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET3 PIPERX2EQLPNEWTXCOEFFORPRESET3 input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET2 PIPERX2EQLPNEWTXCOEFFORPRESET2 input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET1 PIPERX2EQLPNEWTXCOEFFORPRESET1 input)
		(pin PIPERX2EQLPNEWTXCOEFFORPRESET0 PIPERX2EQLPNEWTXCOEFFORPRESET0 input)
		(pin PIPERX2EQLPTXPRESET3 PIPERX2EQLPTXPRESET3 output)
		(pin PIPERX2EQLPTXPRESET2 PIPERX2EQLPTXPRESET2 output)
		(pin PIPERX2EQLPTXPRESET1 PIPERX2EQLPTXPRESET1 output)
		(pin PIPERX2EQLPTXPRESET0 PIPERX2EQLPTXPRESET0 output)
		(pin PIPERX2EQPRESET2 PIPERX2EQPRESET2 output)
		(pin PIPERX2EQPRESET1 PIPERX2EQPRESET1 output)
		(pin PIPERX2EQPRESET0 PIPERX2EQPRESET0 output)
		(pin PIPERX2PHYSTATUS PIPERX2PHYSTATUS input)
		(pin PIPERX2POLARITY PIPERX2POLARITY output)
		(pin PIPERX2STARTBLOCK PIPERX2STARTBLOCK input)
		(pin PIPERX2STATUS2 PIPERX2STATUS2 input)
		(pin PIPERX2STATUS1 PIPERX2STATUS1 input)
		(pin PIPERX2STATUS0 PIPERX2STATUS0 input)
		(pin PIPERX2SYNCHEADER1 PIPERX2SYNCHEADER1 input)
		(pin PIPERX2SYNCHEADER0 PIPERX2SYNCHEADER0 input)
		(pin PIPERX2VALID PIPERX2VALID input)
		(pin PIPERX3CHARISK1 PIPERX3CHARISK1 input)
		(pin PIPERX3CHARISK0 PIPERX3CHARISK0 input)
		(pin PIPERX3DATA31 PIPERX3DATA31 input)
		(pin PIPERX3DATA30 PIPERX3DATA30 input)
		(pin PIPERX3DATA29 PIPERX3DATA29 input)
		(pin PIPERX3DATA28 PIPERX3DATA28 input)
		(pin PIPERX3DATA27 PIPERX3DATA27 input)
		(pin PIPERX3DATA26 PIPERX3DATA26 input)
		(pin PIPERX3DATA25 PIPERX3DATA25 input)
		(pin PIPERX3DATA24 PIPERX3DATA24 input)
		(pin PIPERX3DATA23 PIPERX3DATA23 input)
		(pin PIPERX3DATA22 PIPERX3DATA22 input)
		(pin PIPERX3DATA21 PIPERX3DATA21 input)
		(pin PIPERX3DATA20 PIPERX3DATA20 input)
		(pin PIPERX3DATA19 PIPERX3DATA19 input)
		(pin PIPERX3DATA18 PIPERX3DATA18 input)
		(pin PIPERX3DATA17 PIPERX3DATA17 input)
		(pin PIPERX3DATA16 PIPERX3DATA16 input)
		(pin PIPERX3DATA15 PIPERX3DATA15 input)
		(pin PIPERX3DATA14 PIPERX3DATA14 input)
		(pin PIPERX3DATA13 PIPERX3DATA13 input)
		(pin PIPERX3DATA12 PIPERX3DATA12 input)
		(pin PIPERX3DATA11 PIPERX3DATA11 input)
		(pin PIPERX3DATA10 PIPERX3DATA10 input)
		(pin PIPERX3DATA9 PIPERX3DATA9 input)
		(pin PIPERX3DATA8 PIPERX3DATA8 input)
		(pin PIPERX3DATA7 PIPERX3DATA7 input)
		(pin PIPERX3DATA6 PIPERX3DATA6 input)
		(pin PIPERX3DATA5 PIPERX3DATA5 input)
		(pin PIPERX3DATA4 PIPERX3DATA4 input)
		(pin PIPERX3DATA3 PIPERX3DATA3 input)
		(pin PIPERX3DATA2 PIPERX3DATA2 input)
		(pin PIPERX3DATA1 PIPERX3DATA1 input)
		(pin PIPERX3DATA0 PIPERX3DATA0 input)
		(pin PIPERX3DATAVALID PIPERX3DATAVALID input)
		(pin PIPERX3ELECIDLE PIPERX3ELECIDLE input)
		(pin PIPERX3EQCONTROL1 PIPERX3EQCONTROL1 output)
		(pin PIPERX3EQCONTROL0 PIPERX3EQCONTROL0 output)
		(pin PIPERX3EQDONE PIPERX3EQDONE input)
		(pin PIPERX3EQLPADAPTDONE PIPERX3EQLPADAPTDONE input)
		(pin PIPERX3EQLPLFFS5 PIPERX3EQLPLFFS5 output)
		(pin PIPERX3EQLPLFFS4 PIPERX3EQLPLFFS4 output)
		(pin PIPERX3EQLPLFFS3 PIPERX3EQLPLFFS3 output)
		(pin PIPERX3EQLPLFFS2 PIPERX3EQLPLFFS2 output)
		(pin PIPERX3EQLPLFFS1 PIPERX3EQLPLFFS1 output)
		(pin PIPERX3EQLPLFFS0 PIPERX3EQLPLFFS0 output)
		(pin PIPERX3EQLPLFFSSEL PIPERX3EQLPLFFSSEL input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET17 PIPERX3EQLPNEWTXCOEFFORPRESET17 input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET16 PIPERX3EQLPNEWTXCOEFFORPRESET16 input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET15 PIPERX3EQLPNEWTXCOEFFORPRESET15 input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET14 PIPERX3EQLPNEWTXCOEFFORPRESET14 input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET13 PIPERX3EQLPNEWTXCOEFFORPRESET13 input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET12 PIPERX3EQLPNEWTXCOEFFORPRESET12 input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET11 PIPERX3EQLPNEWTXCOEFFORPRESET11 input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET10 PIPERX3EQLPNEWTXCOEFFORPRESET10 input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET9 PIPERX3EQLPNEWTXCOEFFORPRESET9 input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET8 PIPERX3EQLPNEWTXCOEFFORPRESET8 input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET7 PIPERX3EQLPNEWTXCOEFFORPRESET7 input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET6 PIPERX3EQLPNEWTXCOEFFORPRESET6 input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET5 PIPERX3EQLPNEWTXCOEFFORPRESET5 input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET4 PIPERX3EQLPNEWTXCOEFFORPRESET4 input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET3 PIPERX3EQLPNEWTXCOEFFORPRESET3 input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET2 PIPERX3EQLPNEWTXCOEFFORPRESET2 input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET1 PIPERX3EQLPNEWTXCOEFFORPRESET1 input)
		(pin PIPERX3EQLPNEWTXCOEFFORPRESET0 PIPERX3EQLPNEWTXCOEFFORPRESET0 input)
		(pin PIPERX3EQLPTXPRESET3 PIPERX3EQLPTXPRESET3 output)
		(pin PIPERX3EQLPTXPRESET2 PIPERX3EQLPTXPRESET2 output)
		(pin PIPERX3EQLPTXPRESET1 PIPERX3EQLPTXPRESET1 output)
		(pin PIPERX3EQLPTXPRESET0 PIPERX3EQLPTXPRESET0 output)
		(pin PIPERX3EQPRESET2 PIPERX3EQPRESET2 output)
		(pin PIPERX3EQPRESET1 PIPERX3EQPRESET1 output)
		(pin PIPERX3EQPRESET0 PIPERX3EQPRESET0 output)
		(pin PIPERX3PHYSTATUS PIPERX3PHYSTATUS input)
		(pin PIPERX3POLARITY PIPERX3POLARITY output)
		(pin PIPERX3STARTBLOCK PIPERX3STARTBLOCK input)
		(pin PIPERX3STATUS2 PIPERX3STATUS2 input)
		(pin PIPERX3STATUS1 PIPERX3STATUS1 input)
		(pin PIPERX3STATUS0 PIPERX3STATUS0 input)
		(pin PIPERX3SYNCHEADER1 PIPERX3SYNCHEADER1 input)
		(pin PIPERX3SYNCHEADER0 PIPERX3SYNCHEADER0 input)
		(pin PIPERX3VALID PIPERX3VALID input)
		(pin PIPERX4CHARISK1 PIPERX4CHARISK1 input)
		(pin PIPERX4CHARISK0 PIPERX4CHARISK0 input)
		(pin PIPERX4DATA31 PIPERX4DATA31 input)
		(pin PIPERX4DATA30 PIPERX4DATA30 input)
		(pin PIPERX4DATA29 PIPERX4DATA29 input)
		(pin PIPERX4DATA28 PIPERX4DATA28 input)
		(pin PIPERX4DATA27 PIPERX4DATA27 input)
		(pin PIPERX4DATA26 PIPERX4DATA26 input)
		(pin PIPERX4DATA25 PIPERX4DATA25 input)
		(pin PIPERX4DATA24 PIPERX4DATA24 input)
		(pin PIPERX4DATA23 PIPERX4DATA23 input)
		(pin PIPERX4DATA22 PIPERX4DATA22 input)
		(pin PIPERX4DATA21 PIPERX4DATA21 input)
		(pin PIPERX4DATA20 PIPERX4DATA20 input)
		(pin PIPERX4DATA19 PIPERX4DATA19 input)
		(pin PIPERX4DATA18 PIPERX4DATA18 input)
		(pin PIPERX4DATA17 PIPERX4DATA17 input)
		(pin PIPERX4DATA16 PIPERX4DATA16 input)
		(pin PIPERX4DATA15 PIPERX4DATA15 input)
		(pin PIPERX4DATA14 PIPERX4DATA14 input)
		(pin PIPERX4DATA13 PIPERX4DATA13 input)
		(pin PIPERX4DATA12 PIPERX4DATA12 input)
		(pin PIPERX4DATA11 PIPERX4DATA11 input)
		(pin PIPERX4DATA10 PIPERX4DATA10 input)
		(pin PIPERX4DATA9 PIPERX4DATA9 input)
		(pin PIPERX4DATA8 PIPERX4DATA8 input)
		(pin PIPERX4DATA7 PIPERX4DATA7 input)
		(pin PIPERX4DATA6 PIPERX4DATA6 input)
		(pin PIPERX4DATA5 PIPERX4DATA5 input)
		(pin PIPERX4DATA4 PIPERX4DATA4 input)
		(pin PIPERX4DATA3 PIPERX4DATA3 input)
		(pin PIPERX4DATA2 PIPERX4DATA2 input)
		(pin PIPERX4DATA1 PIPERX4DATA1 input)
		(pin PIPERX4DATA0 PIPERX4DATA0 input)
		(pin PIPERX4DATAVALID PIPERX4DATAVALID input)
		(pin PIPERX4ELECIDLE PIPERX4ELECIDLE input)
		(pin PIPERX4EQCONTROL1 PIPERX4EQCONTROL1 output)
		(pin PIPERX4EQCONTROL0 PIPERX4EQCONTROL0 output)
		(pin PIPERX4EQDONE PIPERX4EQDONE input)
		(pin PIPERX4EQLPADAPTDONE PIPERX4EQLPADAPTDONE input)
		(pin PIPERX4EQLPLFFS5 PIPERX4EQLPLFFS5 output)
		(pin PIPERX4EQLPLFFS4 PIPERX4EQLPLFFS4 output)
		(pin PIPERX4EQLPLFFS3 PIPERX4EQLPLFFS3 output)
		(pin PIPERX4EQLPLFFS2 PIPERX4EQLPLFFS2 output)
		(pin PIPERX4EQLPLFFS1 PIPERX4EQLPLFFS1 output)
		(pin PIPERX4EQLPLFFS0 PIPERX4EQLPLFFS0 output)
		(pin PIPERX4EQLPLFFSSEL PIPERX4EQLPLFFSSEL input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET17 PIPERX4EQLPNEWTXCOEFFORPRESET17 input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET16 PIPERX4EQLPNEWTXCOEFFORPRESET16 input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET15 PIPERX4EQLPNEWTXCOEFFORPRESET15 input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET14 PIPERX4EQLPNEWTXCOEFFORPRESET14 input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET13 PIPERX4EQLPNEWTXCOEFFORPRESET13 input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET12 PIPERX4EQLPNEWTXCOEFFORPRESET12 input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET11 PIPERX4EQLPNEWTXCOEFFORPRESET11 input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET10 PIPERX4EQLPNEWTXCOEFFORPRESET10 input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET9 PIPERX4EQLPNEWTXCOEFFORPRESET9 input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET8 PIPERX4EQLPNEWTXCOEFFORPRESET8 input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET7 PIPERX4EQLPNEWTXCOEFFORPRESET7 input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET6 PIPERX4EQLPNEWTXCOEFFORPRESET6 input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET5 PIPERX4EQLPNEWTXCOEFFORPRESET5 input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET4 PIPERX4EQLPNEWTXCOEFFORPRESET4 input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET3 PIPERX4EQLPNEWTXCOEFFORPRESET3 input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET2 PIPERX4EQLPNEWTXCOEFFORPRESET2 input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET1 PIPERX4EQLPNEWTXCOEFFORPRESET1 input)
		(pin PIPERX4EQLPNEWTXCOEFFORPRESET0 PIPERX4EQLPNEWTXCOEFFORPRESET0 input)
		(pin PIPERX4EQLPTXPRESET3 PIPERX4EQLPTXPRESET3 output)
		(pin PIPERX4EQLPTXPRESET2 PIPERX4EQLPTXPRESET2 output)
		(pin PIPERX4EQLPTXPRESET1 PIPERX4EQLPTXPRESET1 output)
		(pin PIPERX4EQLPTXPRESET0 PIPERX4EQLPTXPRESET0 output)
		(pin PIPERX4EQPRESET2 PIPERX4EQPRESET2 output)
		(pin PIPERX4EQPRESET1 PIPERX4EQPRESET1 output)
		(pin PIPERX4EQPRESET0 PIPERX4EQPRESET0 output)
		(pin PIPERX4PHYSTATUS PIPERX4PHYSTATUS input)
		(pin PIPERX4POLARITY PIPERX4POLARITY output)
		(pin PIPERX4STARTBLOCK PIPERX4STARTBLOCK input)
		(pin PIPERX4STATUS2 PIPERX4STATUS2 input)
		(pin PIPERX4STATUS1 PIPERX4STATUS1 input)
		(pin PIPERX4STATUS0 PIPERX4STATUS0 input)
		(pin PIPERX4SYNCHEADER1 PIPERX4SYNCHEADER1 input)
		(pin PIPERX4SYNCHEADER0 PIPERX4SYNCHEADER0 input)
		(pin PIPERX4VALID PIPERX4VALID input)
		(pin PIPERX5CHARISK1 PIPERX5CHARISK1 input)
		(pin PIPERX5CHARISK0 PIPERX5CHARISK0 input)
		(pin PIPERX5DATA31 PIPERX5DATA31 input)
		(pin PIPERX5DATA30 PIPERX5DATA30 input)
		(pin PIPERX5DATA29 PIPERX5DATA29 input)
		(pin PIPERX5DATA28 PIPERX5DATA28 input)
		(pin PIPERX5DATA27 PIPERX5DATA27 input)
		(pin PIPERX5DATA26 PIPERX5DATA26 input)
		(pin PIPERX5DATA25 PIPERX5DATA25 input)
		(pin PIPERX5DATA24 PIPERX5DATA24 input)
		(pin PIPERX5DATA23 PIPERX5DATA23 input)
		(pin PIPERX5DATA22 PIPERX5DATA22 input)
		(pin PIPERX5DATA21 PIPERX5DATA21 input)
		(pin PIPERX5DATA20 PIPERX5DATA20 input)
		(pin PIPERX5DATA19 PIPERX5DATA19 input)
		(pin PIPERX5DATA18 PIPERX5DATA18 input)
		(pin PIPERX5DATA17 PIPERX5DATA17 input)
		(pin PIPERX5DATA16 PIPERX5DATA16 input)
		(pin PIPERX5DATA15 PIPERX5DATA15 input)
		(pin PIPERX5DATA14 PIPERX5DATA14 input)
		(pin PIPERX5DATA13 PIPERX5DATA13 input)
		(pin PIPERX5DATA12 PIPERX5DATA12 input)
		(pin PIPERX5DATA11 PIPERX5DATA11 input)
		(pin PIPERX5DATA10 PIPERX5DATA10 input)
		(pin PIPERX5DATA9 PIPERX5DATA9 input)
		(pin PIPERX5DATA8 PIPERX5DATA8 input)
		(pin PIPERX5DATA7 PIPERX5DATA7 input)
		(pin PIPERX5DATA6 PIPERX5DATA6 input)
		(pin PIPERX5DATA5 PIPERX5DATA5 input)
		(pin PIPERX5DATA4 PIPERX5DATA4 input)
		(pin PIPERX5DATA3 PIPERX5DATA3 input)
		(pin PIPERX5DATA2 PIPERX5DATA2 input)
		(pin PIPERX5DATA1 PIPERX5DATA1 input)
		(pin PIPERX5DATA0 PIPERX5DATA0 input)
		(pin PIPERX5DATAVALID PIPERX5DATAVALID input)
		(pin PIPERX5ELECIDLE PIPERX5ELECIDLE input)
		(pin PIPERX5EQCONTROL1 PIPERX5EQCONTROL1 output)
		(pin PIPERX5EQCONTROL0 PIPERX5EQCONTROL0 output)
		(pin PIPERX5EQDONE PIPERX5EQDONE input)
		(pin PIPERX5EQLPADAPTDONE PIPERX5EQLPADAPTDONE input)
		(pin PIPERX5EQLPLFFS5 PIPERX5EQLPLFFS5 output)
		(pin PIPERX5EQLPLFFS4 PIPERX5EQLPLFFS4 output)
		(pin PIPERX5EQLPLFFS3 PIPERX5EQLPLFFS3 output)
		(pin PIPERX5EQLPLFFS2 PIPERX5EQLPLFFS2 output)
		(pin PIPERX5EQLPLFFS1 PIPERX5EQLPLFFS1 output)
		(pin PIPERX5EQLPLFFS0 PIPERX5EQLPLFFS0 output)
		(pin PIPERX5EQLPLFFSSEL PIPERX5EQLPLFFSSEL input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET17 PIPERX5EQLPNEWTXCOEFFORPRESET17 input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET16 PIPERX5EQLPNEWTXCOEFFORPRESET16 input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET15 PIPERX5EQLPNEWTXCOEFFORPRESET15 input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET14 PIPERX5EQLPNEWTXCOEFFORPRESET14 input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET13 PIPERX5EQLPNEWTXCOEFFORPRESET13 input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET12 PIPERX5EQLPNEWTXCOEFFORPRESET12 input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET11 PIPERX5EQLPNEWTXCOEFFORPRESET11 input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET10 PIPERX5EQLPNEWTXCOEFFORPRESET10 input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET9 PIPERX5EQLPNEWTXCOEFFORPRESET9 input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET8 PIPERX5EQLPNEWTXCOEFFORPRESET8 input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET7 PIPERX5EQLPNEWTXCOEFFORPRESET7 input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET6 PIPERX5EQLPNEWTXCOEFFORPRESET6 input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET5 PIPERX5EQLPNEWTXCOEFFORPRESET5 input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET4 PIPERX5EQLPNEWTXCOEFFORPRESET4 input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET3 PIPERX5EQLPNEWTXCOEFFORPRESET3 input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET2 PIPERX5EQLPNEWTXCOEFFORPRESET2 input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET1 PIPERX5EQLPNEWTXCOEFFORPRESET1 input)
		(pin PIPERX5EQLPNEWTXCOEFFORPRESET0 PIPERX5EQLPNEWTXCOEFFORPRESET0 input)
		(pin PIPERX5EQLPTXPRESET3 PIPERX5EQLPTXPRESET3 output)
		(pin PIPERX5EQLPTXPRESET2 PIPERX5EQLPTXPRESET2 output)
		(pin PIPERX5EQLPTXPRESET1 PIPERX5EQLPTXPRESET1 output)
		(pin PIPERX5EQLPTXPRESET0 PIPERX5EQLPTXPRESET0 output)
		(pin PIPERX5EQPRESET2 PIPERX5EQPRESET2 output)
		(pin PIPERX5EQPRESET1 PIPERX5EQPRESET1 output)
		(pin PIPERX5EQPRESET0 PIPERX5EQPRESET0 output)
		(pin PIPERX5PHYSTATUS PIPERX5PHYSTATUS input)
		(pin PIPERX5POLARITY PIPERX5POLARITY output)
		(pin PIPERX5STARTBLOCK PIPERX5STARTBLOCK input)
		(pin PIPERX5STATUS2 PIPERX5STATUS2 input)
		(pin PIPERX5STATUS1 PIPERX5STATUS1 input)
		(pin PIPERX5STATUS0 PIPERX5STATUS0 input)
		(pin PIPERX5SYNCHEADER1 PIPERX5SYNCHEADER1 input)
		(pin PIPERX5SYNCHEADER0 PIPERX5SYNCHEADER0 input)
		(pin PIPERX5VALID PIPERX5VALID input)
		(pin PIPERX6CHARISK1 PIPERX6CHARISK1 input)
		(pin PIPERX6CHARISK0 PIPERX6CHARISK0 input)
		(pin PIPERX6DATA31 PIPERX6DATA31 input)
		(pin PIPERX6DATA30 PIPERX6DATA30 input)
		(pin PIPERX6DATA29 PIPERX6DATA29 input)
		(pin PIPERX6DATA28 PIPERX6DATA28 input)
		(pin PIPERX6DATA27 PIPERX6DATA27 input)
		(pin PIPERX6DATA26 PIPERX6DATA26 input)
		(pin PIPERX6DATA25 PIPERX6DATA25 input)
		(pin PIPERX6DATA24 PIPERX6DATA24 input)
		(pin PIPERX6DATA23 PIPERX6DATA23 input)
		(pin PIPERX6DATA22 PIPERX6DATA22 input)
		(pin PIPERX6DATA21 PIPERX6DATA21 input)
		(pin PIPERX6DATA20 PIPERX6DATA20 input)
		(pin PIPERX6DATA19 PIPERX6DATA19 input)
		(pin PIPERX6DATA18 PIPERX6DATA18 input)
		(pin PIPERX6DATA17 PIPERX6DATA17 input)
		(pin PIPERX6DATA16 PIPERX6DATA16 input)
		(pin PIPERX6DATA15 PIPERX6DATA15 input)
		(pin PIPERX6DATA14 PIPERX6DATA14 input)
		(pin PIPERX6DATA13 PIPERX6DATA13 input)
		(pin PIPERX6DATA12 PIPERX6DATA12 input)
		(pin PIPERX6DATA11 PIPERX6DATA11 input)
		(pin PIPERX6DATA10 PIPERX6DATA10 input)
		(pin PIPERX6DATA9 PIPERX6DATA9 input)
		(pin PIPERX6DATA8 PIPERX6DATA8 input)
		(pin PIPERX6DATA7 PIPERX6DATA7 input)
		(pin PIPERX6DATA6 PIPERX6DATA6 input)
		(pin PIPERX6DATA5 PIPERX6DATA5 input)
		(pin PIPERX6DATA4 PIPERX6DATA4 input)
		(pin PIPERX6DATA3 PIPERX6DATA3 input)
		(pin PIPERX6DATA2 PIPERX6DATA2 input)
		(pin PIPERX6DATA1 PIPERX6DATA1 input)
		(pin PIPERX6DATA0 PIPERX6DATA0 input)
		(pin PIPERX6DATAVALID PIPERX6DATAVALID input)
		(pin PIPERX6ELECIDLE PIPERX6ELECIDLE input)
		(pin PIPERX6EQCONTROL1 PIPERX6EQCONTROL1 output)
		(pin PIPERX6EQCONTROL0 PIPERX6EQCONTROL0 output)
		(pin PIPERX6EQDONE PIPERX6EQDONE input)
		(pin PIPERX6EQLPADAPTDONE PIPERX6EQLPADAPTDONE input)
		(pin PIPERX6EQLPLFFS5 PIPERX6EQLPLFFS5 output)
		(pin PIPERX6EQLPLFFS4 PIPERX6EQLPLFFS4 output)
		(pin PIPERX6EQLPLFFS3 PIPERX6EQLPLFFS3 output)
		(pin PIPERX6EQLPLFFS2 PIPERX6EQLPLFFS2 output)
		(pin PIPERX6EQLPLFFS1 PIPERX6EQLPLFFS1 output)
		(pin PIPERX6EQLPLFFS0 PIPERX6EQLPLFFS0 output)
		(pin PIPERX6EQLPLFFSSEL PIPERX6EQLPLFFSSEL input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET17 PIPERX6EQLPNEWTXCOEFFORPRESET17 input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET16 PIPERX6EQLPNEWTXCOEFFORPRESET16 input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET15 PIPERX6EQLPNEWTXCOEFFORPRESET15 input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET14 PIPERX6EQLPNEWTXCOEFFORPRESET14 input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET13 PIPERX6EQLPNEWTXCOEFFORPRESET13 input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET12 PIPERX6EQLPNEWTXCOEFFORPRESET12 input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET11 PIPERX6EQLPNEWTXCOEFFORPRESET11 input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET10 PIPERX6EQLPNEWTXCOEFFORPRESET10 input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET9 PIPERX6EQLPNEWTXCOEFFORPRESET9 input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET8 PIPERX6EQLPNEWTXCOEFFORPRESET8 input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET7 PIPERX6EQLPNEWTXCOEFFORPRESET7 input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET6 PIPERX6EQLPNEWTXCOEFFORPRESET6 input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET5 PIPERX6EQLPNEWTXCOEFFORPRESET5 input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET4 PIPERX6EQLPNEWTXCOEFFORPRESET4 input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET3 PIPERX6EQLPNEWTXCOEFFORPRESET3 input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET2 PIPERX6EQLPNEWTXCOEFFORPRESET2 input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET1 PIPERX6EQLPNEWTXCOEFFORPRESET1 input)
		(pin PIPERX6EQLPNEWTXCOEFFORPRESET0 PIPERX6EQLPNEWTXCOEFFORPRESET0 input)
		(pin PIPERX6EQLPTXPRESET3 PIPERX6EQLPTXPRESET3 output)
		(pin PIPERX6EQLPTXPRESET2 PIPERX6EQLPTXPRESET2 output)
		(pin PIPERX6EQLPTXPRESET1 PIPERX6EQLPTXPRESET1 output)
		(pin PIPERX6EQLPTXPRESET0 PIPERX6EQLPTXPRESET0 output)
		(pin PIPERX6EQPRESET2 PIPERX6EQPRESET2 output)
		(pin PIPERX6EQPRESET1 PIPERX6EQPRESET1 output)
		(pin PIPERX6EQPRESET0 PIPERX6EQPRESET0 output)
		(pin PIPERX6PHYSTATUS PIPERX6PHYSTATUS input)
		(pin PIPERX6POLARITY PIPERX6POLARITY output)
		(pin PIPERX6STARTBLOCK PIPERX6STARTBLOCK input)
		(pin PIPERX6STATUS2 PIPERX6STATUS2 input)
		(pin PIPERX6STATUS1 PIPERX6STATUS1 input)
		(pin PIPERX6STATUS0 PIPERX6STATUS0 input)
		(pin PIPERX6SYNCHEADER1 PIPERX6SYNCHEADER1 input)
		(pin PIPERX6SYNCHEADER0 PIPERX6SYNCHEADER0 input)
		(pin PIPERX6VALID PIPERX6VALID input)
		(pin PIPERX7CHARISK1 PIPERX7CHARISK1 input)
		(pin PIPERX7CHARISK0 PIPERX7CHARISK0 input)
		(pin PIPERX7DATA31 PIPERX7DATA31 input)
		(pin PIPERX7DATA30 PIPERX7DATA30 input)
		(pin PIPERX7DATA29 PIPERX7DATA29 input)
		(pin PIPERX7DATA28 PIPERX7DATA28 input)
		(pin PIPERX7DATA27 PIPERX7DATA27 input)
		(pin PIPERX7DATA26 PIPERX7DATA26 input)
		(pin PIPERX7DATA25 PIPERX7DATA25 input)
		(pin PIPERX7DATA24 PIPERX7DATA24 input)
		(pin PIPERX7DATA23 PIPERX7DATA23 input)
		(pin PIPERX7DATA22 PIPERX7DATA22 input)
		(pin PIPERX7DATA21 PIPERX7DATA21 input)
		(pin PIPERX7DATA20 PIPERX7DATA20 input)
		(pin PIPERX7DATA19 PIPERX7DATA19 input)
		(pin PIPERX7DATA18 PIPERX7DATA18 input)
		(pin PIPERX7DATA17 PIPERX7DATA17 input)
		(pin PIPERX7DATA16 PIPERX7DATA16 input)
		(pin PIPERX7DATA15 PIPERX7DATA15 input)
		(pin PIPERX7DATA14 PIPERX7DATA14 input)
		(pin PIPERX7DATA13 PIPERX7DATA13 input)
		(pin PIPERX7DATA12 PIPERX7DATA12 input)
		(pin PIPERX7DATA11 PIPERX7DATA11 input)
		(pin PIPERX7DATA10 PIPERX7DATA10 input)
		(pin PIPERX7DATA9 PIPERX7DATA9 input)
		(pin PIPERX7DATA8 PIPERX7DATA8 input)
		(pin PIPERX7DATA7 PIPERX7DATA7 input)
		(pin PIPERX7DATA6 PIPERX7DATA6 input)
		(pin PIPERX7DATA5 PIPERX7DATA5 input)
		(pin PIPERX7DATA4 PIPERX7DATA4 input)
		(pin PIPERX7DATA3 PIPERX7DATA3 input)
		(pin PIPERX7DATA2 PIPERX7DATA2 input)
		(pin PIPERX7DATA1 PIPERX7DATA1 input)
		(pin PIPERX7DATA0 PIPERX7DATA0 input)
		(pin PIPERX7DATAVALID PIPERX7DATAVALID input)
		(pin PIPERX7ELECIDLE PIPERX7ELECIDLE input)
		(pin PIPERX7EQCONTROL1 PIPERX7EQCONTROL1 output)
		(pin PIPERX7EQCONTROL0 PIPERX7EQCONTROL0 output)
		(pin PIPERX7EQDONE PIPERX7EQDONE input)
		(pin PIPERX7EQLPADAPTDONE PIPERX7EQLPADAPTDONE input)
		(pin PIPERX7EQLPLFFS5 PIPERX7EQLPLFFS5 output)
		(pin PIPERX7EQLPLFFS4 PIPERX7EQLPLFFS4 output)
		(pin PIPERX7EQLPLFFS3 PIPERX7EQLPLFFS3 output)
		(pin PIPERX7EQLPLFFS2 PIPERX7EQLPLFFS2 output)
		(pin PIPERX7EQLPLFFS1 PIPERX7EQLPLFFS1 output)
		(pin PIPERX7EQLPLFFS0 PIPERX7EQLPLFFS0 output)
		(pin PIPERX7EQLPLFFSSEL PIPERX7EQLPLFFSSEL input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET17 PIPERX7EQLPNEWTXCOEFFORPRESET17 input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET16 PIPERX7EQLPNEWTXCOEFFORPRESET16 input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET15 PIPERX7EQLPNEWTXCOEFFORPRESET15 input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET14 PIPERX7EQLPNEWTXCOEFFORPRESET14 input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET13 PIPERX7EQLPNEWTXCOEFFORPRESET13 input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET12 PIPERX7EQLPNEWTXCOEFFORPRESET12 input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET11 PIPERX7EQLPNEWTXCOEFFORPRESET11 input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET10 PIPERX7EQLPNEWTXCOEFFORPRESET10 input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET9 PIPERX7EQLPNEWTXCOEFFORPRESET9 input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET8 PIPERX7EQLPNEWTXCOEFFORPRESET8 input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET7 PIPERX7EQLPNEWTXCOEFFORPRESET7 input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET6 PIPERX7EQLPNEWTXCOEFFORPRESET6 input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET5 PIPERX7EQLPNEWTXCOEFFORPRESET5 input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET4 PIPERX7EQLPNEWTXCOEFFORPRESET4 input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET3 PIPERX7EQLPNEWTXCOEFFORPRESET3 input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET2 PIPERX7EQLPNEWTXCOEFFORPRESET2 input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET1 PIPERX7EQLPNEWTXCOEFFORPRESET1 input)
		(pin PIPERX7EQLPNEWTXCOEFFORPRESET0 PIPERX7EQLPNEWTXCOEFFORPRESET0 input)
		(pin PIPERX7EQLPTXPRESET3 PIPERX7EQLPTXPRESET3 output)
		(pin PIPERX7EQLPTXPRESET2 PIPERX7EQLPTXPRESET2 output)
		(pin PIPERX7EQLPTXPRESET1 PIPERX7EQLPTXPRESET1 output)
		(pin PIPERX7EQLPTXPRESET0 PIPERX7EQLPTXPRESET0 output)
		(pin PIPERX7EQPRESET2 PIPERX7EQPRESET2 output)
		(pin PIPERX7EQPRESET1 PIPERX7EQPRESET1 output)
		(pin PIPERX7EQPRESET0 PIPERX7EQPRESET0 output)
		(pin PIPERX7PHYSTATUS PIPERX7PHYSTATUS input)
		(pin PIPERX7POLARITY PIPERX7POLARITY output)
		(pin PIPERX7STARTBLOCK PIPERX7STARTBLOCK input)
		(pin PIPERX7STATUS2 PIPERX7STATUS2 input)
		(pin PIPERX7STATUS1 PIPERX7STATUS1 input)
		(pin PIPERX7STATUS0 PIPERX7STATUS0 input)
		(pin PIPERX7SYNCHEADER1 PIPERX7SYNCHEADER1 input)
		(pin PIPERX7SYNCHEADER0 PIPERX7SYNCHEADER0 input)
		(pin PIPERX7VALID PIPERX7VALID input)
		(pin PIPETXDEEMPH PIPETXDEEMPH output)
		(pin PIPETXMARGIN2 PIPETXMARGIN2 output)
		(pin PIPETXMARGIN1 PIPETXMARGIN1 output)
		(pin PIPETXMARGIN0 PIPETXMARGIN0 output)
		(pin PIPETXRATE1 PIPETXRATE1 output)
		(pin PIPETXRATE0 PIPETXRATE0 output)
		(pin PIPETXRCVRDET PIPETXRCVRDET output)
		(pin PIPETXRESET PIPETXRESET output)
		(pin PIPETXSWING PIPETXSWING output)
		(pin PIPETX0CHARISK1 PIPETX0CHARISK1 output)
		(pin PIPETX0CHARISK0 PIPETX0CHARISK0 output)
		(pin PIPETX0COMPLIANCE PIPETX0COMPLIANCE output)
		(pin PIPETX0DATA31 PIPETX0DATA31 output)
		(pin PIPETX0DATA30 PIPETX0DATA30 output)
		(pin PIPETX0DATA29 PIPETX0DATA29 output)
		(pin PIPETX0DATA28 PIPETX0DATA28 output)
		(pin PIPETX0DATA27 PIPETX0DATA27 output)
		(pin PIPETX0DATA26 PIPETX0DATA26 output)
		(pin PIPETX0DATA25 PIPETX0DATA25 output)
		(pin PIPETX0DATA24 PIPETX0DATA24 output)
		(pin PIPETX0DATA23 PIPETX0DATA23 output)
		(pin PIPETX0DATA22 PIPETX0DATA22 output)
		(pin PIPETX0DATA21 PIPETX0DATA21 output)
		(pin PIPETX0DATA20 PIPETX0DATA20 output)
		(pin PIPETX0DATA19 PIPETX0DATA19 output)
		(pin PIPETX0DATA18 PIPETX0DATA18 output)
		(pin PIPETX0DATA17 PIPETX0DATA17 output)
		(pin PIPETX0DATA16 PIPETX0DATA16 output)
		(pin PIPETX0DATA15 PIPETX0DATA15 output)
		(pin PIPETX0DATA14 PIPETX0DATA14 output)
		(pin PIPETX0DATA13 PIPETX0DATA13 output)
		(pin PIPETX0DATA12 PIPETX0DATA12 output)
		(pin PIPETX0DATA11 PIPETX0DATA11 output)
		(pin PIPETX0DATA10 PIPETX0DATA10 output)
		(pin PIPETX0DATA9 PIPETX0DATA9 output)
		(pin PIPETX0DATA8 PIPETX0DATA8 output)
		(pin PIPETX0DATA7 PIPETX0DATA7 output)
		(pin PIPETX0DATA6 PIPETX0DATA6 output)
		(pin PIPETX0DATA5 PIPETX0DATA5 output)
		(pin PIPETX0DATA4 PIPETX0DATA4 output)
		(pin PIPETX0DATA3 PIPETX0DATA3 output)
		(pin PIPETX0DATA2 PIPETX0DATA2 output)
		(pin PIPETX0DATA1 PIPETX0DATA1 output)
		(pin PIPETX0DATA0 PIPETX0DATA0 output)
		(pin PIPETX0DATAVALID PIPETX0DATAVALID output)
		(pin PIPETX0ELECIDLE PIPETX0ELECIDLE output)
		(pin PIPETX0EQCOEFF17 PIPETX0EQCOEFF17 input)
		(pin PIPETX0EQCOEFF16 PIPETX0EQCOEFF16 input)
		(pin PIPETX0EQCOEFF15 PIPETX0EQCOEFF15 input)
		(pin PIPETX0EQCOEFF14 PIPETX0EQCOEFF14 input)
		(pin PIPETX0EQCOEFF13 PIPETX0EQCOEFF13 input)
		(pin PIPETX0EQCOEFF12 PIPETX0EQCOEFF12 input)
		(pin PIPETX0EQCOEFF11 PIPETX0EQCOEFF11 input)
		(pin PIPETX0EQCOEFF10 PIPETX0EQCOEFF10 input)
		(pin PIPETX0EQCOEFF9 PIPETX0EQCOEFF9 input)
		(pin PIPETX0EQCOEFF8 PIPETX0EQCOEFF8 input)
		(pin PIPETX0EQCOEFF7 PIPETX0EQCOEFF7 input)
		(pin PIPETX0EQCOEFF6 PIPETX0EQCOEFF6 input)
		(pin PIPETX0EQCOEFF5 PIPETX0EQCOEFF5 input)
		(pin PIPETX0EQCOEFF4 PIPETX0EQCOEFF4 input)
		(pin PIPETX0EQCOEFF3 PIPETX0EQCOEFF3 input)
		(pin PIPETX0EQCOEFF2 PIPETX0EQCOEFF2 input)
		(pin PIPETX0EQCOEFF1 PIPETX0EQCOEFF1 input)
		(pin PIPETX0EQCOEFF0 PIPETX0EQCOEFF0 input)
		(pin PIPETX0EQCONTROL1 PIPETX0EQCONTROL1 output)
		(pin PIPETX0EQCONTROL0 PIPETX0EQCONTROL0 output)
		(pin PIPETX0EQDEEMPH5 PIPETX0EQDEEMPH5 output)
		(pin PIPETX0EQDEEMPH4 PIPETX0EQDEEMPH4 output)
		(pin PIPETX0EQDEEMPH3 PIPETX0EQDEEMPH3 output)
		(pin PIPETX0EQDEEMPH2 PIPETX0EQDEEMPH2 output)
		(pin PIPETX0EQDEEMPH1 PIPETX0EQDEEMPH1 output)
		(pin PIPETX0EQDEEMPH0 PIPETX0EQDEEMPH0 output)
		(pin PIPETX0EQDONE PIPETX0EQDONE input)
		(pin PIPETX0EQPRESET3 PIPETX0EQPRESET3 output)
		(pin PIPETX0EQPRESET2 PIPETX0EQPRESET2 output)
		(pin PIPETX0EQPRESET1 PIPETX0EQPRESET1 output)
		(pin PIPETX0EQPRESET0 PIPETX0EQPRESET0 output)
		(pin PIPETX0POWERDOWN1 PIPETX0POWERDOWN1 output)
		(pin PIPETX0POWERDOWN0 PIPETX0POWERDOWN0 output)
		(pin PIPETX0STARTBLOCK PIPETX0STARTBLOCK output)
		(pin PIPETX0SYNCHEADER1 PIPETX0SYNCHEADER1 output)
		(pin PIPETX0SYNCHEADER0 PIPETX0SYNCHEADER0 output)
		(pin PIPETX1CHARISK1 PIPETX1CHARISK1 output)
		(pin PIPETX1CHARISK0 PIPETX1CHARISK0 output)
		(pin PIPETX1COMPLIANCE PIPETX1COMPLIANCE output)
		(pin PIPETX1DATA31 PIPETX1DATA31 output)
		(pin PIPETX1DATA30 PIPETX1DATA30 output)
		(pin PIPETX1DATA29 PIPETX1DATA29 output)
		(pin PIPETX1DATA28 PIPETX1DATA28 output)
		(pin PIPETX1DATA27 PIPETX1DATA27 output)
		(pin PIPETX1DATA26 PIPETX1DATA26 output)
		(pin PIPETX1DATA25 PIPETX1DATA25 output)
		(pin PIPETX1DATA24 PIPETX1DATA24 output)
		(pin PIPETX1DATA23 PIPETX1DATA23 output)
		(pin PIPETX1DATA22 PIPETX1DATA22 output)
		(pin PIPETX1DATA21 PIPETX1DATA21 output)
		(pin PIPETX1DATA20 PIPETX1DATA20 output)
		(pin PIPETX1DATA19 PIPETX1DATA19 output)
		(pin PIPETX1DATA18 PIPETX1DATA18 output)
		(pin PIPETX1DATA17 PIPETX1DATA17 output)
		(pin PIPETX1DATA16 PIPETX1DATA16 output)
		(pin PIPETX1DATA15 PIPETX1DATA15 output)
		(pin PIPETX1DATA14 PIPETX1DATA14 output)
		(pin PIPETX1DATA13 PIPETX1DATA13 output)
		(pin PIPETX1DATA12 PIPETX1DATA12 output)
		(pin PIPETX1DATA11 PIPETX1DATA11 output)
		(pin PIPETX1DATA10 PIPETX1DATA10 output)
		(pin PIPETX1DATA9 PIPETX1DATA9 output)
		(pin PIPETX1DATA8 PIPETX1DATA8 output)
		(pin PIPETX1DATA7 PIPETX1DATA7 output)
		(pin PIPETX1DATA6 PIPETX1DATA6 output)
		(pin PIPETX1DATA5 PIPETX1DATA5 output)
		(pin PIPETX1DATA4 PIPETX1DATA4 output)
		(pin PIPETX1DATA3 PIPETX1DATA3 output)
		(pin PIPETX1DATA2 PIPETX1DATA2 output)
		(pin PIPETX1DATA1 PIPETX1DATA1 output)
		(pin PIPETX1DATA0 PIPETX1DATA0 output)
		(pin PIPETX1DATAVALID PIPETX1DATAVALID output)
		(pin PIPETX1ELECIDLE PIPETX1ELECIDLE output)
		(pin PIPETX1EQCOEFF17 PIPETX1EQCOEFF17 input)
		(pin PIPETX1EQCOEFF16 PIPETX1EQCOEFF16 input)
		(pin PIPETX1EQCOEFF15 PIPETX1EQCOEFF15 input)
		(pin PIPETX1EQCOEFF14 PIPETX1EQCOEFF14 input)
		(pin PIPETX1EQCOEFF13 PIPETX1EQCOEFF13 input)
		(pin PIPETX1EQCOEFF12 PIPETX1EQCOEFF12 input)
		(pin PIPETX1EQCOEFF11 PIPETX1EQCOEFF11 input)
		(pin PIPETX1EQCOEFF10 PIPETX1EQCOEFF10 input)
		(pin PIPETX1EQCOEFF9 PIPETX1EQCOEFF9 input)
		(pin PIPETX1EQCOEFF8 PIPETX1EQCOEFF8 input)
		(pin PIPETX1EQCOEFF7 PIPETX1EQCOEFF7 input)
		(pin PIPETX1EQCOEFF6 PIPETX1EQCOEFF6 input)
		(pin PIPETX1EQCOEFF5 PIPETX1EQCOEFF5 input)
		(pin PIPETX1EQCOEFF4 PIPETX1EQCOEFF4 input)
		(pin PIPETX1EQCOEFF3 PIPETX1EQCOEFF3 input)
		(pin PIPETX1EQCOEFF2 PIPETX1EQCOEFF2 input)
		(pin PIPETX1EQCOEFF1 PIPETX1EQCOEFF1 input)
		(pin PIPETX1EQCOEFF0 PIPETX1EQCOEFF0 input)
		(pin PIPETX1EQCONTROL1 PIPETX1EQCONTROL1 output)
		(pin PIPETX1EQCONTROL0 PIPETX1EQCONTROL0 output)
		(pin PIPETX1EQDEEMPH5 PIPETX1EQDEEMPH5 output)
		(pin PIPETX1EQDEEMPH4 PIPETX1EQDEEMPH4 output)
		(pin PIPETX1EQDEEMPH3 PIPETX1EQDEEMPH3 output)
		(pin PIPETX1EQDEEMPH2 PIPETX1EQDEEMPH2 output)
		(pin PIPETX1EQDEEMPH1 PIPETX1EQDEEMPH1 output)
		(pin PIPETX1EQDEEMPH0 PIPETX1EQDEEMPH0 output)
		(pin PIPETX1EQDONE PIPETX1EQDONE input)
		(pin PIPETX1EQPRESET3 PIPETX1EQPRESET3 output)
		(pin PIPETX1EQPRESET2 PIPETX1EQPRESET2 output)
		(pin PIPETX1EQPRESET1 PIPETX1EQPRESET1 output)
		(pin PIPETX1EQPRESET0 PIPETX1EQPRESET0 output)
		(pin PIPETX1POWERDOWN1 PIPETX1POWERDOWN1 output)
		(pin PIPETX1POWERDOWN0 PIPETX1POWERDOWN0 output)
		(pin PIPETX1STARTBLOCK PIPETX1STARTBLOCK output)
		(pin PIPETX1SYNCHEADER1 PIPETX1SYNCHEADER1 output)
		(pin PIPETX1SYNCHEADER0 PIPETX1SYNCHEADER0 output)
		(pin PIPETX2CHARISK1 PIPETX2CHARISK1 output)
		(pin PIPETX2CHARISK0 PIPETX2CHARISK0 output)
		(pin PIPETX2COMPLIANCE PIPETX2COMPLIANCE output)
		(pin PIPETX2DATA31 PIPETX2DATA31 output)
		(pin PIPETX2DATA30 PIPETX2DATA30 output)
		(pin PIPETX2DATA29 PIPETX2DATA29 output)
		(pin PIPETX2DATA28 PIPETX2DATA28 output)
		(pin PIPETX2DATA27 PIPETX2DATA27 output)
		(pin PIPETX2DATA26 PIPETX2DATA26 output)
		(pin PIPETX2DATA25 PIPETX2DATA25 output)
		(pin PIPETX2DATA24 PIPETX2DATA24 output)
		(pin PIPETX2DATA23 PIPETX2DATA23 output)
		(pin PIPETX2DATA22 PIPETX2DATA22 output)
		(pin PIPETX2DATA21 PIPETX2DATA21 output)
		(pin PIPETX2DATA20 PIPETX2DATA20 output)
		(pin PIPETX2DATA19 PIPETX2DATA19 output)
		(pin PIPETX2DATA18 PIPETX2DATA18 output)
		(pin PIPETX2DATA17 PIPETX2DATA17 output)
		(pin PIPETX2DATA16 PIPETX2DATA16 output)
		(pin PIPETX2DATA15 PIPETX2DATA15 output)
		(pin PIPETX2DATA14 PIPETX2DATA14 output)
		(pin PIPETX2DATA13 PIPETX2DATA13 output)
		(pin PIPETX2DATA12 PIPETX2DATA12 output)
		(pin PIPETX2DATA11 PIPETX2DATA11 output)
		(pin PIPETX2DATA10 PIPETX2DATA10 output)
		(pin PIPETX2DATA9 PIPETX2DATA9 output)
		(pin PIPETX2DATA8 PIPETX2DATA8 output)
		(pin PIPETX2DATA7 PIPETX2DATA7 output)
		(pin PIPETX2DATA6 PIPETX2DATA6 output)
		(pin PIPETX2DATA5 PIPETX2DATA5 output)
		(pin PIPETX2DATA4 PIPETX2DATA4 output)
		(pin PIPETX2DATA3 PIPETX2DATA3 output)
		(pin PIPETX2DATA2 PIPETX2DATA2 output)
		(pin PIPETX2DATA1 PIPETX2DATA1 output)
		(pin PIPETX2DATA0 PIPETX2DATA0 output)
		(pin PIPETX2DATAVALID PIPETX2DATAVALID output)
		(pin PIPETX2ELECIDLE PIPETX2ELECIDLE output)
		(pin PIPETX2EQCOEFF17 PIPETX2EQCOEFF17 input)
		(pin PIPETX2EQCOEFF16 PIPETX2EQCOEFF16 input)
		(pin PIPETX2EQCOEFF15 PIPETX2EQCOEFF15 input)
		(pin PIPETX2EQCOEFF14 PIPETX2EQCOEFF14 input)
		(pin PIPETX2EQCOEFF13 PIPETX2EQCOEFF13 input)
		(pin PIPETX2EQCOEFF12 PIPETX2EQCOEFF12 input)
		(pin PIPETX2EQCOEFF11 PIPETX2EQCOEFF11 input)
		(pin PIPETX2EQCOEFF10 PIPETX2EQCOEFF10 input)
		(pin PIPETX2EQCOEFF9 PIPETX2EQCOEFF9 input)
		(pin PIPETX2EQCOEFF8 PIPETX2EQCOEFF8 input)
		(pin PIPETX2EQCOEFF7 PIPETX2EQCOEFF7 input)
		(pin PIPETX2EQCOEFF6 PIPETX2EQCOEFF6 input)
		(pin PIPETX2EQCOEFF5 PIPETX2EQCOEFF5 input)
		(pin PIPETX2EQCOEFF4 PIPETX2EQCOEFF4 input)
		(pin PIPETX2EQCOEFF3 PIPETX2EQCOEFF3 input)
		(pin PIPETX2EQCOEFF2 PIPETX2EQCOEFF2 input)
		(pin PIPETX2EQCOEFF1 PIPETX2EQCOEFF1 input)
		(pin PIPETX2EQCOEFF0 PIPETX2EQCOEFF0 input)
		(pin PIPETX2EQCONTROL1 PIPETX2EQCONTROL1 output)
		(pin PIPETX2EQCONTROL0 PIPETX2EQCONTROL0 output)
		(pin PIPETX2EQDEEMPH5 PIPETX2EQDEEMPH5 output)
		(pin PIPETX2EQDEEMPH4 PIPETX2EQDEEMPH4 output)
		(pin PIPETX2EQDEEMPH3 PIPETX2EQDEEMPH3 output)
		(pin PIPETX2EQDEEMPH2 PIPETX2EQDEEMPH2 output)
		(pin PIPETX2EQDEEMPH1 PIPETX2EQDEEMPH1 output)
		(pin PIPETX2EQDEEMPH0 PIPETX2EQDEEMPH0 output)
		(pin PIPETX2EQDONE PIPETX2EQDONE input)
		(pin PIPETX2EQPRESET3 PIPETX2EQPRESET3 output)
		(pin PIPETX2EQPRESET2 PIPETX2EQPRESET2 output)
		(pin PIPETX2EQPRESET1 PIPETX2EQPRESET1 output)
		(pin PIPETX2EQPRESET0 PIPETX2EQPRESET0 output)
		(pin PIPETX2POWERDOWN1 PIPETX2POWERDOWN1 output)
		(pin PIPETX2POWERDOWN0 PIPETX2POWERDOWN0 output)
		(pin PIPETX2STARTBLOCK PIPETX2STARTBLOCK output)
		(pin PIPETX2SYNCHEADER1 PIPETX2SYNCHEADER1 output)
		(pin PIPETX2SYNCHEADER0 PIPETX2SYNCHEADER0 output)
		(pin PIPETX3CHARISK1 PIPETX3CHARISK1 output)
		(pin PIPETX3CHARISK0 PIPETX3CHARISK0 output)
		(pin PIPETX3COMPLIANCE PIPETX3COMPLIANCE output)
		(pin PIPETX3DATA31 PIPETX3DATA31 output)
		(pin PIPETX3DATA30 PIPETX3DATA30 output)
		(pin PIPETX3DATA29 PIPETX3DATA29 output)
		(pin PIPETX3DATA28 PIPETX3DATA28 output)
		(pin PIPETX3DATA27 PIPETX3DATA27 output)
		(pin PIPETX3DATA26 PIPETX3DATA26 output)
		(pin PIPETX3DATA25 PIPETX3DATA25 output)
		(pin PIPETX3DATA24 PIPETX3DATA24 output)
		(pin PIPETX3DATA23 PIPETX3DATA23 output)
		(pin PIPETX3DATA22 PIPETX3DATA22 output)
		(pin PIPETX3DATA21 PIPETX3DATA21 output)
		(pin PIPETX3DATA20 PIPETX3DATA20 output)
		(pin PIPETX3DATA19 PIPETX3DATA19 output)
		(pin PIPETX3DATA18 PIPETX3DATA18 output)
		(pin PIPETX3DATA17 PIPETX3DATA17 output)
		(pin PIPETX3DATA16 PIPETX3DATA16 output)
		(pin PIPETX3DATA15 PIPETX3DATA15 output)
		(pin PIPETX3DATA14 PIPETX3DATA14 output)
		(pin PIPETX3DATA13 PIPETX3DATA13 output)
		(pin PIPETX3DATA12 PIPETX3DATA12 output)
		(pin PIPETX3DATA11 PIPETX3DATA11 output)
		(pin PIPETX3DATA10 PIPETX3DATA10 output)
		(pin PIPETX3DATA9 PIPETX3DATA9 output)
		(pin PIPETX3DATA8 PIPETX3DATA8 output)
		(pin PIPETX3DATA7 PIPETX3DATA7 output)
		(pin PIPETX3DATA6 PIPETX3DATA6 output)
		(pin PIPETX3DATA5 PIPETX3DATA5 output)
		(pin PIPETX3DATA4 PIPETX3DATA4 output)
		(pin PIPETX3DATA3 PIPETX3DATA3 output)
		(pin PIPETX3DATA2 PIPETX3DATA2 output)
		(pin PIPETX3DATA1 PIPETX3DATA1 output)
		(pin PIPETX3DATA0 PIPETX3DATA0 output)
		(pin PIPETX3DATAVALID PIPETX3DATAVALID output)
		(pin PIPETX3ELECIDLE PIPETX3ELECIDLE output)
		(pin PIPETX3EQCOEFF17 PIPETX3EQCOEFF17 input)
		(pin PIPETX3EQCOEFF16 PIPETX3EQCOEFF16 input)
		(pin PIPETX3EQCOEFF15 PIPETX3EQCOEFF15 input)
		(pin PIPETX3EQCOEFF14 PIPETX3EQCOEFF14 input)
		(pin PIPETX3EQCOEFF13 PIPETX3EQCOEFF13 input)
		(pin PIPETX3EQCOEFF12 PIPETX3EQCOEFF12 input)
		(pin PIPETX3EQCOEFF11 PIPETX3EQCOEFF11 input)
		(pin PIPETX3EQCOEFF10 PIPETX3EQCOEFF10 input)
		(pin PIPETX3EQCOEFF9 PIPETX3EQCOEFF9 input)
		(pin PIPETX3EQCOEFF8 PIPETX3EQCOEFF8 input)
		(pin PIPETX3EQCOEFF7 PIPETX3EQCOEFF7 input)
		(pin PIPETX3EQCOEFF6 PIPETX3EQCOEFF6 input)
		(pin PIPETX3EQCOEFF5 PIPETX3EQCOEFF5 input)
		(pin PIPETX3EQCOEFF4 PIPETX3EQCOEFF4 input)
		(pin PIPETX3EQCOEFF3 PIPETX3EQCOEFF3 input)
		(pin PIPETX3EQCOEFF2 PIPETX3EQCOEFF2 input)
		(pin PIPETX3EQCOEFF1 PIPETX3EQCOEFF1 input)
		(pin PIPETX3EQCOEFF0 PIPETX3EQCOEFF0 input)
		(pin PIPETX3EQCONTROL1 PIPETX3EQCONTROL1 output)
		(pin PIPETX3EQCONTROL0 PIPETX3EQCONTROL0 output)
		(pin PIPETX3EQDEEMPH5 PIPETX3EQDEEMPH5 output)
		(pin PIPETX3EQDEEMPH4 PIPETX3EQDEEMPH4 output)
		(pin PIPETX3EQDEEMPH3 PIPETX3EQDEEMPH3 output)
		(pin PIPETX3EQDEEMPH2 PIPETX3EQDEEMPH2 output)
		(pin PIPETX3EQDEEMPH1 PIPETX3EQDEEMPH1 output)
		(pin PIPETX3EQDEEMPH0 PIPETX3EQDEEMPH0 output)
		(pin PIPETX3EQDONE PIPETX3EQDONE input)
		(pin PIPETX3EQPRESET3 PIPETX3EQPRESET3 output)
		(pin PIPETX3EQPRESET2 PIPETX3EQPRESET2 output)
		(pin PIPETX3EQPRESET1 PIPETX3EQPRESET1 output)
		(pin PIPETX3EQPRESET0 PIPETX3EQPRESET0 output)
		(pin PIPETX3POWERDOWN1 PIPETX3POWERDOWN1 output)
		(pin PIPETX3POWERDOWN0 PIPETX3POWERDOWN0 output)
		(pin PIPETX3STARTBLOCK PIPETX3STARTBLOCK output)
		(pin PIPETX3SYNCHEADER1 PIPETX3SYNCHEADER1 output)
		(pin PIPETX3SYNCHEADER0 PIPETX3SYNCHEADER0 output)
		(pin PIPETX4CHARISK1 PIPETX4CHARISK1 output)
		(pin PIPETX4CHARISK0 PIPETX4CHARISK0 output)
		(pin PIPETX4COMPLIANCE PIPETX4COMPLIANCE output)
		(pin PIPETX4DATA31 PIPETX4DATA31 output)
		(pin PIPETX4DATA30 PIPETX4DATA30 output)
		(pin PIPETX4DATA29 PIPETX4DATA29 output)
		(pin PIPETX4DATA28 PIPETX4DATA28 output)
		(pin PIPETX4DATA27 PIPETX4DATA27 output)
		(pin PIPETX4DATA26 PIPETX4DATA26 output)
		(pin PIPETX4DATA25 PIPETX4DATA25 output)
		(pin PIPETX4DATA24 PIPETX4DATA24 output)
		(pin PIPETX4DATA23 PIPETX4DATA23 output)
		(pin PIPETX4DATA22 PIPETX4DATA22 output)
		(pin PIPETX4DATA21 PIPETX4DATA21 output)
		(pin PIPETX4DATA20 PIPETX4DATA20 output)
		(pin PIPETX4DATA19 PIPETX4DATA19 output)
		(pin PIPETX4DATA18 PIPETX4DATA18 output)
		(pin PIPETX4DATA17 PIPETX4DATA17 output)
		(pin PIPETX4DATA16 PIPETX4DATA16 output)
		(pin PIPETX4DATA15 PIPETX4DATA15 output)
		(pin PIPETX4DATA14 PIPETX4DATA14 output)
		(pin PIPETX4DATA13 PIPETX4DATA13 output)
		(pin PIPETX4DATA12 PIPETX4DATA12 output)
		(pin PIPETX4DATA11 PIPETX4DATA11 output)
		(pin PIPETX4DATA10 PIPETX4DATA10 output)
		(pin PIPETX4DATA9 PIPETX4DATA9 output)
		(pin PIPETX4DATA8 PIPETX4DATA8 output)
		(pin PIPETX4DATA7 PIPETX4DATA7 output)
		(pin PIPETX4DATA6 PIPETX4DATA6 output)
		(pin PIPETX4DATA5 PIPETX4DATA5 output)
		(pin PIPETX4DATA4 PIPETX4DATA4 output)
		(pin PIPETX4DATA3 PIPETX4DATA3 output)
		(pin PIPETX4DATA2 PIPETX4DATA2 output)
		(pin PIPETX4DATA1 PIPETX4DATA1 output)
		(pin PIPETX4DATA0 PIPETX4DATA0 output)
		(pin PIPETX4DATAVALID PIPETX4DATAVALID output)
		(pin PIPETX4ELECIDLE PIPETX4ELECIDLE output)
		(pin PIPETX4EQCOEFF17 PIPETX4EQCOEFF17 input)
		(pin PIPETX4EQCOEFF16 PIPETX4EQCOEFF16 input)
		(pin PIPETX4EQCOEFF15 PIPETX4EQCOEFF15 input)
		(pin PIPETX4EQCOEFF14 PIPETX4EQCOEFF14 input)
		(pin PIPETX4EQCOEFF13 PIPETX4EQCOEFF13 input)
		(pin PIPETX4EQCOEFF12 PIPETX4EQCOEFF12 input)
		(pin PIPETX4EQCOEFF11 PIPETX4EQCOEFF11 input)
		(pin PIPETX4EQCOEFF10 PIPETX4EQCOEFF10 input)
		(pin PIPETX4EQCOEFF9 PIPETX4EQCOEFF9 input)
		(pin PIPETX4EQCOEFF8 PIPETX4EQCOEFF8 input)
		(pin PIPETX4EQCOEFF7 PIPETX4EQCOEFF7 input)
		(pin PIPETX4EQCOEFF6 PIPETX4EQCOEFF6 input)
		(pin PIPETX4EQCOEFF5 PIPETX4EQCOEFF5 input)
		(pin PIPETX4EQCOEFF4 PIPETX4EQCOEFF4 input)
		(pin PIPETX4EQCOEFF3 PIPETX4EQCOEFF3 input)
		(pin PIPETX4EQCOEFF2 PIPETX4EQCOEFF2 input)
		(pin PIPETX4EQCOEFF1 PIPETX4EQCOEFF1 input)
		(pin PIPETX4EQCOEFF0 PIPETX4EQCOEFF0 input)
		(pin PIPETX4EQCONTROL1 PIPETX4EQCONTROL1 output)
		(pin PIPETX4EQCONTROL0 PIPETX4EQCONTROL0 output)
		(pin PIPETX4EQDEEMPH5 PIPETX4EQDEEMPH5 output)
		(pin PIPETX4EQDEEMPH4 PIPETX4EQDEEMPH4 output)
		(pin PIPETX4EQDEEMPH3 PIPETX4EQDEEMPH3 output)
		(pin PIPETX4EQDEEMPH2 PIPETX4EQDEEMPH2 output)
		(pin PIPETX4EQDEEMPH1 PIPETX4EQDEEMPH1 output)
		(pin PIPETX4EQDEEMPH0 PIPETX4EQDEEMPH0 output)
		(pin PIPETX4EQDONE PIPETX4EQDONE input)
		(pin PIPETX4EQPRESET3 PIPETX4EQPRESET3 output)
		(pin PIPETX4EQPRESET2 PIPETX4EQPRESET2 output)
		(pin PIPETX4EQPRESET1 PIPETX4EQPRESET1 output)
		(pin PIPETX4EQPRESET0 PIPETX4EQPRESET0 output)
		(pin PIPETX4POWERDOWN1 PIPETX4POWERDOWN1 output)
		(pin PIPETX4POWERDOWN0 PIPETX4POWERDOWN0 output)
		(pin PIPETX4STARTBLOCK PIPETX4STARTBLOCK output)
		(pin PIPETX4SYNCHEADER1 PIPETX4SYNCHEADER1 output)
		(pin PIPETX4SYNCHEADER0 PIPETX4SYNCHEADER0 output)
		(pin PIPETX5CHARISK1 PIPETX5CHARISK1 output)
		(pin PIPETX5CHARISK0 PIPETX5CHARISK0 output)
		(pin PIPETX5COMPLIANCE PIPETX5COMPLIANCE output)
		(pin PIPETX5DATA31 PIPETX5DATA31 output)
		(pin PIPETX5DATA30 PIPETX5DATA30 output)
		(pin PIPETX5DATA29 PIPETX5DATA29 output)
		(pin PIPETX5DATA28 PIPETX5DATA28 output)
		(pin PIPETX5DATA27 PIPETX5DATA27 output)
		(pin PIPETX5DATA26 PIPETX5DATA26 output)
		(pin PIPETX5DATA25 PIPETX5DATA25 output)
		(pin PIPETX5DATA24 PIPETX5DATA24 output)
		(pin PIPETX5DATA23 PIPETX5DATA23 output)
		(pin PIPETX5DATA22 PIPETX5DATA22 output)
		(pin PIPETX5DATA21 PIPETX5DATA21 output)
		(pin PIPETX5DATA20 PIPETX5DATA20 output)
		(pin PIPETX5DATA19 PIPETX5DATA19 output)
		(pin PIPETX5DATA18 PIPETX5DATA18 output)
		(pin PIPETX5DATA17 PIPETX5DATA17 output)
		(pin PIPETX5DATA16 PIPETX5DATA16 output)
		(pin PIPETX5DATA15 PIPETX5DATA15 output)
		(pin PIPETX5DATA14 PIPETX5DATA14 output)
		(pin PIPETX5DATA13 PIPETX5DATA13 output)
		(pin PIPETX5DATA12 PIPETX5DATA12 output)
		(pin PIPETX5DATA11 PIPETX5DATA11 output)
		(pin PIPETX5DATA10 PIPETX5DATA10 output)
		(pin PIPETX5DATA9 PIPETX5DATA9 output)
		(pin PIPETX5DATA8 PIPETX5DATA8 output)
		(pin PIPETX5DATA7 PIPETX5DATA7 output)
		(pin PIPETX5DATA6 PIPETX5DATA6 output)
		(pin PIPETX5DATA5 PIPETX5DATA5 output)
		(pin PIPETX5DATA4 PIPETX5DATA4 output)
		(pin PIPETX5DATA3 PIPETX5DATA3 output)
		(pin PIPETX5DATA2 PIPETX5DATA2 output)
		(pin PIPETX5DATA1 PIPETX5DATA1 output)
		(pin PIPETX5DATA0 PIPETX5DATA0 output)
		(pin PIPETX5DATAVALID PIPETX5DATAVALID output)
		(pin PIPETX5ELECIDLE PIPETX5ELECIDLE output)
		(pin PIPETX5EQCOEFF17 PIPETX5EQCOEFF17 input)
		(pin PIPETX5EQCOEFF16 PIPETX5EQCOEFF16 input)
		(pin PIPETX5EQCOEFF15 PIPETX5EQCOEFF15 input)
		(pin PIPETX5EQCOEFF14 PIPETX5EQCOEFF14 input)
		(pin PIPETX5EQCOEFF13 PIPETX5EQCOEFF13 input)
		(pin PIPETX5EQCOEFF12 PIPETX5EQCOEFF12 input)
		(pin PIPETX5EQCOEFF11 PIPETX5EQCOEFF11 input)
		(pin PIPETX5EQCOEFF10 PIPETX5EQCOEFF10 input)
		(pin PIPETX5EQCOEFF9 PIPETX5EQCOEFF9 input)
		(pin PIPETX5EQCOEFF8 PIPETX5EQCOEFF8 input)
		(pin PIPETX5EQCOEFF7 PIPETX5EQCOEFF7 input)
		(pin PIPETX5EQCOEFF6 PIPETX5EQCOEFF6 input)
		(pin PIPETX5EQCOEFF5 PIPETX5EQCOEFF5 input)
		(pin PIPETX5EQCOEFF4 PIPETX5EQCOEFF4 input)
		(pin PIPETX5EQCOEFF3 PIPETX5EQCOEFF3 input)
		(pin PIPETX5EQCOEFF2 PIPETX5EQCOEFF2 input)
		(pin PIPETX5EQCOEFF1 PIPETX5EQCOEFF1 input)
		(pin PIPETX5EQCOEFF0 PIPETX5EQCOEFF0 input)
		(pin PIPETX5EQCONTROL1 PIPETX5EQCONTROL1 output)
		(pin PIPETX5EQCONTROL0 PIPETX5EQCONTROL0 output)
		(pin PIPETX5EQDEEMPH5 PIPETX5EQDEEMPH5 output)
		(pin PIPETX5EQDEEMPH4 PIPETX5EQDEEMPH4 output)
		(pin PIPETX5EQDEEMPH3 PIPETX5EQDEEMPH3 output)
		(pin PIPETX5EQDEEMPH2 PIPETX5EQDEEMPH2 output)
		(pin PIPETX5EQDEEMPH1 PIPETX5EQDEEMPH1 output)
		(pin PIPETX5EQDEEMPH0 PIPETX5EQDEEMPH0 output)
		(pin PIPETX5EQDONE PIPETX5EQDONE input)
		(pin PIPETX5EQPRESET3 PIPETX5EQPRESET3 output)
		(pin PIPETX5EQPRESET2 PIPETX5EQPRESET2 output)
		(pin PIPETX5EQPRESET1 PIPETX5EQPRESET1 output)
		(pin PIPETX5EQPRESET0 PIPETX5EQPRESET0 output)
		(pin PIPETX5POWERDOWN1 PIPETX5POWERDOWN1 output)
		(pin PIPETX5POWERDOWN0 PIPETX5POWERDOWN0 output)
		(pin PIPETX5STARTBLOCK PIPETX5STARTBLOCK output)
		(pin PIPETX5SYNCHEADER1 PIPETX5SYNCHEADER1 output)
		(pin PIPETX5SYNCHEADER0 PIPETX5SYNCHEADER0 output)
		(pin PIPETX6CHARISK1 PIPETX6CHARISK1 output)
		(pin PIPETX6CHARISK0 PIPETX6CHARISK0 output)
		(pin PIPETX6COMPLIANCE PIPETX6COMPLIANCE output)
		(pin PIPETX6DATA31 PIPETX6DATA31 output)
		(pin PIPETX6DATA30 PIPETX6DATA30 output)
		(pin PIPETX6DATA29 PIPETX6DATA29 output)
		(pin PIPETX6DATA28 PIPETX6DATA28 output)
		(pin PIPETX6DATA27 PIPETX6DATA27 output)
		(pin PIPETX6DATA26 PIPETX6DATA26 output)
		(pin PIPETX6DATA25 PIPETX6DATA25 output)
		(pin PIPETX6DATA24 PIPETX6DATA24 output)
		(pin PIPETX6DATA23 PIPETX6DATA23 output)
		(pin PIPETX6DATA22 PIPETX6DATA22 output)
		(pin PIPETX6DATA21 PIPETX6DATA21 output)
		(pin PIPETX6DATA20 PIPETX6DATA20 output)
		(pin PIPETX6DATA19 PIPETX6DATA19 output)
		(pin PIPETX6DATA18 PIPETX6DATA18 output)
		(pin PIPETX6DATA17 PIPETX6DATA17 output)
		(pin PIPETX6DATA16 PIPETX6DATA16 output)
		(pin PIPETX6DATA15 PIPETX6DATA15 output)
		(pin PIPETX6DATA14 PIPETX6DATA14 output)
		(pin PIPETX6DATA13 PIPETX6DATA13 output)
		(pin PIPETX6DATA12 PIPETX6DATA12 output)
		(pin PIPETX6DATA11 PIPETX6DATA11 output)
		(pin PIPETX6DATA10 PIPETX6DATA10 output)
		(pin PIPETX6DATA9 PIPETX6DATA9 output)
		(pin PIPETX6DATA8 PIPETX6DATA8 output)
		(pin PIPETX6DATA7 PIPETX6DATA7 output)
		(pin PIPETX6DATA6 PIPETX6DATA6 output)
		(pin PIPETX6DATA5 PIPETX6DATA5 output)
		(pin PIPETX6DATA4 PIPETX6DATA4 output)
		(pin PIPETX6DATA3 PIPETX6DATA3 output)
		(pin PIPETX6DATA2 PIPETX6DATA2 output)
		(pin PIPETX6DATA1 PIPETX6DATA1 output)
		(pin PIPETX6DATA0 PIPETX6DATA0 output)
		(pin PIPETX6DATAVALID PIPETX6DATAVALID output)
		(pin PIPETX6ELECIDLE PIPETX6ELECIDLE output)
		(pin PIPETX6EQCOEFF17 PIPETX6EQCOEFF17 input)
		(pin PIPETX6EQCOEFF16 PIPETX6EQCOEFF16 input)
		(pin PIPETX6EQCOEFF15 PIPETX6EQCOEFF15 input)
		(pin PIPETX6EQCOEFF14 PIPETX6EQCOEFF14 input)
		(pin PIPETX6EQCOEFF13 PIPETX6EQCOEFF13 input)
		(pin PIPETX6EQCOEFF12 PIPETX6EQCOEFF12 input)
		(pin PIPETX6EQCOEFF11 PIPETX6EQCOEFF11 input)
		(pin PIPETX6EQCOEFF10 PIPETX6EQCOEFF10 input)
		(pin PIPETX6EQCOEFF9 PIPETX6EQCOEFF9 input)
		(pin PIPETX6EQCOEFF8 PIPETX6EQCOEFF8 input)
		(pin PIPETX6EQCOEFF7 PIPETX6EQCOEFF7 input)
		(pin PIPETX6EQCOEFF6 PIPETX6EQCOEFF6 input)
		(pin PIPETX6EQCOEFF5 PIPETX6EQCOEFF5 input)
		(pin PIPETX6EQCOEFF4 PIPETX6EQCOEFF4 input)
		(pin PIPETX6EQCOEFF3 PIPETX6EQCOEFF3 input)
		(pin PIPETX6EQCOEFF2 PIPETX6EQCOEFF2 input)
		(pin PIPETX6EQCOEFF1 PIPETX6EQCOEFF1 input)
		(pin PIPETX6EQCOEFF0 PIPETX6EQCOEFF0 input)
		(pin PIPETX6EQCONTROL1 PIPETX6EQCONTROL1 output)
		(pin PIPETX6EQCONTROL0 PIPETX6EQCONTROL0 output)
		(pin PIPETX6EQDEEMPH5 PIPETX6EQDEEMPH5 output)
		(pin PIPETX6EQDEEMPH4 PIPETX6EQDEEMPH4 output)
		(pin PIPETX6EQDEEMPH3 PIPETX6EQDEEMPH3 output)
		(pin PIPETX6EQDEEMPH2 PIPETX6EQDEEMPH2 output)
		(pin PIPETX6EQDEEMPH1 PIPETX6EQDEEMPH1 output)
		(pin PIPETX6EQDEEMPH0 PIPETX6EQDEEMPH0 output)
		(pin PIPETX6EQDONE PIPETX6EQDONE input)
		(pin PIPETX6EQPRESET3 PIPETX6EQPRESET3 output)
		(pin PIPETX6EQPRESET2 PIPETX6EQPRESET2 output)
		(pin PIPETX6EQPRESET1 PIPETX6EQPRESET1 output)
		(pin PIPETX6EQPRESET0 PIPETX6EQPRESET0 output)
		(pin PIPETX6POWERDOWN1 PIPETX6POWERDOWN1 output)
		(pin PIPETX6POWERDOWN0 PIPETX6POWERDOWN0 output)
		(pin PIPETX6STARTBLOCK PIPETX6STARTBLOCK output)
		(pin PIPETX6SYNCHEADER1 PIPETX6SYNCHEADER1 output)
		(pin PIPETX6SYNCHEADER0 PIPETX6SYNCHEADER0 output)
		(pin PIPETX7CHARISK1 PIPETX7CHARISK1 output)
		(pin PIPETX7CHARISK0 PIPETX7CHARISK0 output)
		(pin PIPETX7COMPLIANCE PIPETX7COMPLIANCE output)
		(pin PIPETX7DATA31 PIPETX7DATA31 output)
		(pin PIPETX7DATA30 PIPETX7DATA30 output)
		(pin PIPETX7DATA29 PIPETX7DATA29 output)
		(pin PIPETX7DATA28 PIPETX7DATA28 output)
		(pin PIPETX7DATA27 PIPETX7DATA27 output)
		(pin PIPETX7DATA26 PIPETX7DATA26 output)
		(pin PIPETX7DATA25 PIPETX7DATA25 output)
		(pin PIPETX7DATA24 PIPETX7DATA24 output)
		(pin PIPETX7DATA23 PIPETX7DATA23 output)
		(pin PIPETX7DATA22 PIPETX7DATA22 output)
		(pin PIPETX7DATA21 PIPETX7DATA21 output)
		(pin PIPETX7DATA20 PIPETX7DATA20 output)
		(pin PIPETX7DATA19 PIPETX7DATA19 output)
		(pin PIPETX7DATA18 PIPETX7DATA18 output)
		(pin PIPETX7DATA17 PIPETX7DATA17 output)
		(pin PIPETX7DATA16 PIPETX7DATA16 output)
		(pin PIPETX7DATA15 PIPETX7DATA15 output)
		(pin PIPETX7DATA14 PIPETX7DATA14 output)
		(pin PIPETX7DATA13 PIPETX7DATA13 output)
		(pin PIPETX7DATA12 PIPETX7DATA12 output)
		(pin PIPETX7DATA11 PIPETX7DATA11 output)
		(pin PIPETX7DATA10 PIPETX7DATA10 output)
		(pin PIPETX7DATA9 PIPETX7DATA9 output)
		(pin PIPETX7DATA8 PIPETX7DATA8 output)
		(pin PIPETX7DATA7 PIPETX7DATA7 output)
		(pin PIPETX7DATA6 PIPETX7DATA6 output)
		(pin PIPETX7DATA5 PIPETX7DATA5 output)
		(pin PIPETX7DATA4 PIPETX7DATA4 output)
		(pin PIPETX7DATA3 PIPETX7DATA3 output)
		(pin PIPETX7DATA2 PIPETX7DATA2 output)
		(pin PIPETX7DATA1 PIPETX7DATA1 output)
		(pin PIPETX7DATA0 PIPETX7DATA0 output)
		(pin PIPETX7DATAVALID PIPETX7DATAVALID output)
		(pin PIPETX7ELECIDLE PIPETX7ELECIDLE output)
		(pin PIPETX7EQCOEFF17 PIPETX7EQCOEFF17 input)
		(pin PIPETX7EQCOEFF16 PIPETX7EQCOEFF16 input)
		(pin PIPETX7EQCOEFF15 PIPETX7EQCOEFF15 input)
		(pin PIPETX7EQCOEFF14 PIPETX7EQCOEFF14 input)
		(pin PIPETX7EQCOEFF13 PIPETX7EQCOEFF13 input)
		(pin PIPETX7EQCOEFF12 PIPETX7EQCOEFF12 input)
		(pin PIPETX7EQCOEFF11 PIPETX7EQCOEFF11 input)
		(pin PIPETX7EQCOEFF10 PIPETX7EQCOEFF10 input)
		(pin PIPETX7EQCOEFF9 PIPETX7EQCOEFF9 input)
		(pin PIPETX7EQCOEFF8 PIPETX7EQCOEFF8 input)
		(pin PIPETX7EQCOEFF7 PIPETX7EQCOEFF7 input)
		(pin PIPETX7EQCOEFF6 PIPETX7EQCOEFF6 input)
		(pin PIPETX7EQCOEFF5 PIPETX7EQCOEFF5 input)
		(pin PIPETX7EQCOEFF4 PIPETX7EQCOEFF4 input)
		(pin PIPETX7EQCOEFF3 PIPETX7EQCOEFF3 input)
		(pin PIPETX7EQCOEFF2 PIPETX7EQCOEFF2 input)
		(pin PIPETX7EQCOEFF1 PIPETX7EQCOEFF1 input)
		(pin PIPETX7EQCOEFF0 PIPETX7EQCOEFF0 input)
		(pin PIPETX7EQCONTROL1 PIPETX7EQCONTROL1 output)
		(pin PIPETX7EQCONTROL0 PIPETX7EQCONTROL0 output)
		(pin PIPETX7EQDEEMPH5 PIPETX7EQDEEMPH5 output)
		(pin PIPETX7EQDEEMPH4 PIPETX7EQDEEMPH4 output)
		(pin PIPETX7EQDEEMPH3 PIPETX7EQDEEMPH3 output)
		(pin PIPETX7EQDEEMPH2 PIPETX7EQDEEMPH2 output)
		(pin PIPETX7EQDEEMPH1 PIPETX7EQDEEMPH1 output)
		(pin PIPETX7EQDEEMPH0 PIPETX7EQDEEMPH0 output)
		(pin PIPETX7EQDONE PIPETX7EQDONE input)
		(pin PIPETX7EQPRESET3 PIPETX7EQPRESET3 output)
		(pin PIPETX7EQPRESET2 PIPETX7EQPRESET2 output)
		(pin PIPETX7EQPRESET1 PIPETX7EQPRESET1 output)
		(pin PIPETX7EQPRESET0 PIPETX7EQPRESET0 output)
		(pin PIPETX7POWERDOWN1 PIPETX7POWERDOWN1 output)
		(pin PIPETX7POWERDOWN0 PIPETX7POWERDOWN0 output)
		(pin PIPETX7STARTBLOCK PIPETX7STARTBLOCK output)
		(pin PIPETX7SYNCHEADER1 PIPETX7SYNCHEADER1 output)
		(pin PIPETX7SYNCHEADER0 PIPETX7SYNCHEADER0 output)
		(pin PLDISABLESCRAMBLER PLDISABLESCRAMBLER input)
		(pin PLEQINPROGRESS PLEQINPROGRESS output)
		(pin PLEQPHASE1 PLEQPHASE1 output)
		(pin PLEQPHASE0 PLEQPHASE0 output)
		(pin PLEQRESETEIEOSCOUNT PLEQRESETEIEOSCOUNT input)
		(pin PLGEN3PCSDISABLE PLGEN3PCSDISABLE input)
		(pin PLGEN3PCSRXSLIDE7 PLGEN3PCSRXSLIDE7 output)
		(pin PLGEN3PCSRXSLIDE6 PLGEN3PCSRXSLIDE6 output)
		(pin PLGEN3PCSRXSLIDE5 PLGEN3PCSRXSLIDE5 output)
		(pin PLGEN3PCSRXSLIDE4 PLGEN3PCSRXSLIDE4 output)
		(pin PLGEN3PCSRXSLIDE3 PLGEN3PCSRXSLIDE3 output)
		(pin PLGEN3PCSRXSLIDE2 PLGEN3PCSRXSLIDE2 output)
		(pin PLGEN3PCSRXSLIDE1 PLGEN3PCSRXSLIDE1 output)
		(pin PLGEN3PCSRXSLIDE0 PLGEN3PCSRXSLIDE0 output)
		(pin PLGEN3PCSRXSYNCDONE7 PLGEN3PCSRXSYNCDONE7 input)
		(pin PLGEN3PCSRXSYNCDONE6 PLGEN3PCSRXSYNCDONE6 input)
		(pin PLGEN3PCSRXSYNCDONE5 PLGEN3PCSRXSYNCDONE5 input)
		(pin PLGEN3PCSRXSYNCDONE4 PLGEN3PCSRXSYNCDONE4 input)
		(pin PLGEN3PCSRXSYNCDONE3 PLGEN3PCSRXSYNCDONE3 input)
		(pin PLGEN3PCSRXSYNCDONE2 PLGEN3PCSRXSYNCDONE2 input)
		(pin PLGEN3PCSRXSYNCDONE1 PLGEN3PCSRXSYNCDONE1 input)
		(pin PLGEN3PCSRXSYNCDONE0 PLGEN3PCSRXSYNCDONE0 input)
		(pin RECCLK RECCLK input)
		(pin RESETN RESETN input)
		(pin SAXISCCTDATA255 SAXISCCTDATA255 input)
		(pin SAXISCCTDATA254 SAXISCCTDATA254 input)
		(pin SAXISCCTDATA253 SAXISCCTDATA253 input)
		(pin SAXISCCTDATA252 SAXISCCTDATA252 input)
		(pin SAXISCCTDATA251 SAXISCCTDATA251 input)
		(pin SAXISCCTDATA250 SAXISCCTDATA250 input)
		(pin SAXISCCTDATA249 SAXISCCTDATA249 input)
		(pin SAXISCCTDATA248 SAXISCCTDATA248 input)
		(pin SAXISCCTDATA247 SAXISCCTDATA247 input)
		(pin SAXISCCTDATA246 SAXISCCTDATA246 input)
		(pin SAXISCCTDATA245 SAXISCCTDATA245 input)
		(pin SAXISCCTDATA244 SAXISCCTDATA244 input)
		(pin SAXISCCTDATA243 SAXISCCTDATA243 input)
		(pin SAXISCCTDATA242 SAXISCCTDATA242 input)
		(pin SAXISCCTDATA241 SAXISCCTDATA241 input)
		(pin SAXISCCTDATA240 SAXISCCTDATA240 input)
		(pin SAXISCCTDATA239 SAXISCCTDATA239 input)
		(pin SAXISCCTDATA238 SAXISCCTDATA238 input)
		(pin SAXISCCTDATA237 SAXISCCTDATA237 input)
		(pin SAXISCCTDATA236 SAXISCCTDATA236 input)
		(pin SAXISCCTDATA235 SAXISCCTDATA235 input)
		(pin SAXISCCTDATA234 SAXISCCTDATA234 input)
		(pin SAXISCCTDATA233 SAXISCCTDATA233 input)
		(pin SAXISCCTDATA232 SAXISCCTDATA232 input)
		(pin SAXISCCTDATA231 SAXISCCTDATA231 input)
		(pin SAXISCCTDATA230 SAXISCCTDATA230 input)
		(pin SAXISCCTDATA229 SAXISCCTDATA229 input)
		(pin SAXISCCTDATA228 SAXISCCTDATA228 input)
		(pin SAXISCCTDATA227 SAXISCCTDATA227 input)
		(pin SAXISCCTDATA226 SAXISCCTDATA226 input)
		(pin SAXISCCTDATA225 SAXISCCTDATA225 input)
		(pin SAXISCCTDATA224 SAXISCCTDATA224 input)
		(pin SAXISCCTDATA223 SAXISCCTDATA223 input)
		(pin SAXISCCTDATA222 SAXISCCTDATA222 input)
		(pin SAXISCCTDATA221 SAXISCCTDATA221 input)
		(pin SAXISCCTDATA220 SAXISCCTDATA220 input)
		(pin SAXISCCTDATA219 SAXISCCTDATA219 input)
		(pin SAXISCCTDATA218 SAXISCCTDATA218 input)
		(pin SAXISCCTDATA217 SAXISCCTDATA217 input)
		(pin SAXISCCTDATA216 SAXISCCTDATA216 input)
		(pin SAXISCCTDATA215 SAXISCCTDATA215 input)
		(pin SAXISCCTDATA214 SAXISCCTDATA214 input)
		(pin SAXISCCTDATA213 SAXISCCTDATA213 input)
		(pin SAXISCCTDATA212 SAXISCCTDATA212 input)
		(pin SAXISCCTDATA211 SAXISCCTDATA211 input)
		(pin SAXISCCTDATA210 SAXISCCTDATA210 input)
		(pin SAXISCCTDATA209 SAXISCCTDATA209 input)
		(pin SAXISCCTDATA208 SAXISCCTDATA208 input)
		(pin SAXISCCTDATA207 SAXISCCTDATA207 input)
		(pin SAXISCCTDATA206 SAXISCCTDATA206 input)
		(pin SAXISCCTDATA205 SAXISCCTDATA205 input)
		(pin SAXISCCTDATA204 SAXISCCTDATA204 input)
		(pin SAXISCCTDATA203 SAXISCCTDATA203 input)
		(pin SAXISCCTDATA202 SAXISCCTDATA202 input)
		(pin SAXISCCTDATA201 SAXISCCTDATA201 input)
		(pin SAXISCCTDATA200 SAXISCCTDATA200 input)
		(pin SAXISCCTDATA199 SAXISCCTDATA199 input)
		(pin SAXISCCTDATA198 SAXISCCTDATA198 input)
		(pin SAXISCCTDATA197 SAXISCCTDATA197 input)
		(pin SAXISCCTDATA196 SAXISCCTDATA196 input)
		(pin SAXISCCTDATA195 SAXISCCTDATA195 input)
		(pin SAXISCCTDATA194 SAXISCCTDATA194 input)
		(pin SAXISCCTDATA193 SAXISCCTDATA193 input)
		(pin SAXISCCTDATA192 SAXISCCTDATA192 input)
		(pin SAXISCCTDATA191 SAXISCCTDATA191 input)
		(pin SAXISCCTDATA190 SAXISCCTDATA190 input)
		(pin SAXISCCTDATA189 SAXISCCTDATA189 input)
		(pin SAXISCCTDATA188 SAXISCCTDATA188 input)
		(pin SAXISCCTDATA187 SAXISCCTDATA187 input)
		(pin SAXISCCTDATA186 SAXISCCTDATA186 input)
		(pin SAXISCCTDATA185 SAXISCCTDATA185 input)
		(pin SAXISCCTDATA184 SAXISCCTDATA184 input)
		(pin SAXISCCTDATA183 SAXISCCTDATA183 input)
		(pin SAXISCCTDATA182 SAXISCCTDATA182 input)
		(pin SAXISCCTDATA181 SAXISCCTDATA181 input)
		(pin SAXISCCTDATA180 SAXISCCTDATA180 input)
		(pin SAXISCCTDATA179 SAXISCCTDATA179 input)
		(pin SAXISCCTDATA178 SAXISCCTDATA178 input)
		(pin SAXISCCTDATA177 SAXISCCTDATA177 input)
		(pin SAXISCCTDATA176 SAXISCCTDATA176 input)
		(pin SAXISCCTDATA175 SAXISCCTDATA175 input)
		(pin SAXISCCTDATA174 SAXISCCTDATA174 input)
		(pin SAXISCCTDATA173 SAXISCCTDATA173 input)
		(pin SAXISCCTDATA172 SAXISCCTDATA172 input)
		(pin SAXISCCTDATA171 SAXISCCTDATA171 input)
		(pin SAXISCCTDATA170 SAXISCCTDATA170 input)
		(pin SAXISCCTDATA169 SAXISCCTDATA169 input)
		(pin SAXISCCTDATA168 SAXISCCTDATA168 input)
		(pin SAXISCCTDATA167 SAXISCCTDATA167 input)
		(pin SAXISCCTDATA166 SAXISCCTDATA166 input)
		(pin SAXISCCTDATA165 SAXISCCTDATA165 input)
		(pin SAXISCCTDATA164 SAXISCCTDATA164 input)
		(pin SAXISCCTDATA163 SAXISCCTDATA163 input)
		(pin SAXISCCTDATA162 SAXISCCTDATA162 input)
		(pin SAXISCCTDATA161 SAXISCCTDATA161 input)
		(pin SAXISCCTDATA160 SAXISCCTDATA160 input)
		(pin SAXISCCTDATA159 SAXISCCTDATA159 input)
		(pin SAXISCCTDATA158 SAXISCCTDATA158 input)
		(pin SAXISCCTDATA157 SAXISCCTDATA157 input)
		(pin SAXISCCTDATA156 SAXISCCTDATA156 input)
		(pin SAXISCCTDATA155 SAXISCCTDATA155 input)
		(pin SAXISCCTDATA154 SAXISCCTDATA154 input)
		(pin SAXISCCTDATA153 SAXISCCTDATA153 input)
		(pin SAXISCCTDATA152 SAXISCCTDATA152 input)
		(pin SAXISCCTDATA151 SAXISCCTDATA151 input)
		(pin SAXISCCTDATA150 SAXISCCTDATA150 input)
		(pin SAXISCCTDATA149 SAXISCCTDATA149 input)
		(pin SAXISCCTDATA148 SAXISCCTDATA148 input)
		(pin SAXISCCTDATA147 SAXISCCTDATA147 input)
		(pin SAXISCCTDATA146 SAXISCCTDATA146 input)
		(pin SAXISCCTDATA145 SAXISCCTDATA145 input)
		(pin SAXISCCTDATA144 SAXISCCTDATA144 input)
		(pin SAXISCCTDATA143 SAXISCCTDATA143 input)
		(pin SAXISCCTDATA142 SAXISCCTDATA142 input)
		(pin SAXISCCTDATA141 SAXISCCTDATA141 input)
		(pin SAXISCCTDATA140 SAXISCCTDATA140 input)
		(pin SAXISCCTDATA139 SAXISCCTDATA139 input)
		(pin SAXISCCTDATA138 SAXISCCTDATA138 input)
		(pin SAXISCCTDATA137 SAXISCCTDATA137 input)
		(pin SAXISCCTDATA136 SAXISCCTDATA136 input)
		(pin SAXISCCTDATA135 SAXISCCTDATA135 input)
		(pin SAXISCCTDATA134 SAXISCCTDATA134 input)
		(pin SAXISCCTDATA133 SAXISCCTDATA133 input)
		(pin SAXISCCTDATA132 SAXISCCTDATA132 input)
		(pin SAXISCCTDATA131 SAXISCCTDATA131 input)
		(pin SAXISCCTDATA130 SAXISCCTDATA130 input)
		(pin SAXISCCTDATA129 SAXISCCTDATA129 input)
		(pin SAXISCCTDATA128 SAXISCCTDATA128 input)
		(pin SAXISCCTDATA127 SAXISCCTDATA127 input)
		(pin SAXISCCTDATA126 SAXISCCTDATA126 input)
		(pin SAXISCCTDATA125 SAXISCCTDATA125 input)
		(pin SAXISCCTDATA124 SAXISCCTDATA124 input)
		(pin SAXISCCTDATA123 SAXISCCTDATA123 input)
		(pin SAXISCCTDATA122 SAXISCCTDATA122 input)
		(pin SAXISCCTDATA121 SAXISCCTDATA121 input)
		(pin SAXISCCTDATA120 SAXISCCTDATA120 input)
		(pin SAXISCCTDATA119 SAXISCCTDATA119 input)
		(pin SAXISCCTDATA118 SAXISCCTDATA118 input)
		(pin SAXISCCTDATA117 SAXISCCTDATA117 input)
		(pin SAXISCCTDATA116 SAXISCCTDATA116 input)
		(pin SAXISCCTDATA115 SAXISCCTDATA115 input)
		(pin SAXISCCTDATA114 SAXISCCTDATA114 input)
		(pin SAXISCCTDATA113 SAXISCCTDATA113 input)
		(pin SAXISCCTDATA112 SAXISCCTDATA112 input)
		(pin SAXISCCTDATA111 SAXISCCTDATA111 input)
		(pin SAXISCCTDATA110 SAXISCCTDATA110 input)
		(pin SAXISCCTDATA109 SAXISCCTDATA109 input)
		(pin SAXISCCTDATA108 SAXISCCTDATA108 input)
		(pin SAXISCCTDATA107 SAXISCCTDATA107 input)
		(pin SAXISCCTDATA106 SAXISCCTDATA106 input)
		(pin SAXISCCTDATA105 SAXISCCTDATA105 input)
		(pin SAXISCCTDATA104 SAXISCCTDATA104 input)
		(pin SAXISCCTDATA103 SAXISCCTDATA103 input)
		(pin SAXISCCTDATA102 SAXISCCTDATA102 input)
		(pin SAXISCCTDATA101 SAXISCCTDATA101 input)
		(pin SAXISCCTDATA100 SAXISCCTDATA100 input)
		(pin SAXISCCTDATA99 SAXISCCTDATA99 input)
		(pin SAXISCCTDATA98 SAXISCCTDATA98 input)
		(pin SAXISCCTDATA97 SAXISCCTDATA97 input)
		(pin SAXISCCTDATA96 SAXISCCTDATA96 input)
		(pin SAXISCCTDATA95 SAXISCCTDATA95 input)
		(pin SAXISCCTDATA94 SAXISCCTDATA94 input)
		(pin SAXISCCTDATA93 SAXISCCTDATA93 input)
		(pin SAXISCCTDATA92 SAXISCCTDATA92 input)
		(pin SAXISCCTDATA91 SAXISCCTDATA91 input)
		(pin SAXISCCTDATA90 SAXISCCTDATA90 input)
		(pin SAXISCCTDATA89 SAXISCCTDATA89 input)
		(pin SAXISCCTDATA88 SAXISCCTDATA88 input)
		(pin SAXISCCTDATA87 SAXISCCTDATA87 input)
		(pin SAXISCCTDATA86 SAXISCCTDATA86 input)
		(pin SAXISCCTDATA85 SAXISCCTDATA85 input)
		(pin SAXISCCTDATA84 SAXISCCTDATA84 input)
		(pin SAXISCCTDATA83 SAXISCCTDATA83 input)
		(pin SAXISCCTDATA82 SAXISCCTDATA82 input)
		(pin SAXISCCTDATA81 SAXISCCTDATA81 input)
		(pin SAXISCCTDATA80 SAXISCCTDATA80 input)
		(pin SAXISCCTDATA79 SAXISCCTDATA79 input)
		(pin SAXISCCTDATA78 SAXISCCTDATA78 input)
		(pin SAXISCCTDATA77 SAXISCCTDATA77 input)
		(pin SAXISCCTDATA76 SAXISCCTDATA76 input)
		(pin SAXISCCTDATA75 SAXISCCTDATA75 input)
		(pin SAXISCCTDATA74 SAXISCCTDATA74 input)
		(pin SAXISCCTDATA73 SAXISCCTDATA73 input)
		(pin SAXISCCTDATA72 SAXISCCTDATA72 input)
		(pin SAXISCCTDATA71 SAXISCCTDATA71 input)
		(pin SAXISCCTDATA70 SAXISCCTDATA70 input)
		(pin SAXISCCTDATA69 SAXISCCTDATA69 input)
		(pin SAXISCCTDATA68 SAXISCCTDATA68 input)
		(pin SAXISCCTDATA67 SAXISCCTDATA67 input)
		(pin SAXISCCTDATA66 SAXISCCTDATA66 input)
		(pin SAXISCCTDATA65 SAXISCCTDATA65 input)
		(pin SAXISCCTDATA64 SAXISCCTDATA64 input)
		(pin SAXISCCTDATA63 SAXISCCTDATA63 input)
		(pin SAXISCCTDATA62 SAXISCCTDATA62 input)
		(pin SAXISCCTDATA61 SAXISCCTDATA61 input)
		(pin SAXISCCTDATA60 SAXISCCTDATA60 input)
		(pin SAXISCCTDATA59 SAXISCCTDATA59 input)
		(pin SAXISCCTDATA58 SAXISCCTDATA58 input)
		(pin SAXISCCTDATA57 SAXISCCTDATA57 input)
		(pin SAXISCCTDATA56 SAXISCCTDATA56 input)
		(pin SAXISCCTDATA55 SAXISCCTDATA55 input)
		(pin SAXISCCTDATA54 SAXISCCTDATA54 input)
		(pin SAXISCCTDATA53 SAXISCCTDATA53 input)
		(pin SAXISCCTDATA52 SAXISCCTDATA52 input)
		(pin SAXISCCTDATA51 SAXISCCTDATA51 input)
		(pin SAXISCCTDATA50 SAXISCCTDATA50 input)
		(pin SAXISCCTDATA49 SAXISCCTDATA49 input)
		(pin SAXISCCTDATA48 SAXISCCTDATA48 input)
		(pin SAXISCCTDATA47 SAXISCCTDATA47 input)
		(pin SAXISCCTDATA46 SAXISCCTDATA46 input)
		(pin SAXISCCTDATA45 SAXISCCTDATA45 input)
		(pin SAXISCCTDATA44 SAXISCCTDATA44 input)
		(pin SAXISCCTDATA43 SAXISCCTDATA43 input)
		(pin SAXISCCTDATA42 SAXISCCTDATA42 input)
		(pin SAXISCCTDATA41 SAXISCCTDATA41 input)
		(pin SAXISCCTDATA40 SAXISCCTDATA40 input)
		(pin SAXISCCTDATA39 SAXISCCTDATA39 input)
		(pin SAXISCCTDATA38 SAXISCCTDATA38 input)
		(pin SAXISCCTDATA37 SAXISCCTDATA37 input)
		(pin SAXISCCTDATA36 SAXISCCTDATA36 input)
		(pin SAXISCCTDATA35 SAXISCCTDATA35 input)
		(pin SAXISCCTDATA34 SAXISCCTDATA34 input)
		(pin SAXISCCTDATA33 SAXISCCTDATA33 input)
		(pin SAXISCCTDATA32 SAXISCCTDATA32 input)
		(pin SAXISCCTDATA31 SAXISCCTDATA31 input)
		(pin SAXISCCTDATA30 SAXISCCTDATA30 input)
		(pin SAXISCCTDATA29 SAXISCCTDATA29 input)
		(pin SAXISCCTDATA28 SAXISCCTDATA28 input)
		(pin SAXISCCTDATA27 SAXISCCTDATA27 input)
		(pin SAXISCCTDATA26 SAXISCCTDATA26 input)
		(pin SAXISCCTDATA25 SAXISCCTDATA25 input)
		(pin SAXISCCTDATA24 SAXISCCTDATA24 input)
		(pin SAXISCCTDATA23 SAXISCCTDATA23 input)
		(pin SAXISCCTDATA22 SAXISCCTDATA22 input)
		(pin SAXISCCTDATA21 SAXISCCTDATA21 input)
		(pin SAXISCCTDATA20 SAXISCCTDATA20 input)
		(pin SAXISCCTDATA19 SAXISCCTDATA19 input)
		(pin SAXISCCTDATA18 SAXISCCTDATA18 input)
		(pin SAXISCCTDATA17 SAXISCCTDATA17 input)
		(pin SAXISCCTDATA16 SAXISCCTDATA16 input)
		(pin SAXISCCTDATA15 SAXISCCTDATA15 input)
		(pin SAXISCCTDATA14 SAXISCCTDATA14 input)
		(pin SAXISCCTDATA13 SAXISCCTDATA13 input)
		(pin SAXISCCTDATA12 SAXISCCTDATA12 input)
		(pin SAXISCCTDATA11 SAXISCCTDATA11 input)
		(pin SAXISCCTDATA10 SAXISCCTDATA10 input)
		(pin SAXISCCTDATA9 SAXISCCTDATA9 input)
		(pin SAXISCCTDATA8 SAXISCCTDATA8 input)
		(pin SAXISCCTDATA7 SAXISCCTDATA7 input)
		(pin SAXISCCTDATA6 SAXISCCTDATA6 input)
		(pin SAXISCCTDATA5 SAXISCCTDATA5 input)
		(pin SAXISCCTDATA4 SAXISCCTDATA4 input)
		(pin SAXISCCTDATA3 SAXISCCTDATA3 input)
		(pin SAXISCCTDATA2 SAXISCCTDATA2 input)
		(pin SAXISCCTDATA1 SAXISCCTDATA1 input)
		(pin SAXISCCTDATA0 SAXISCCTDATA0 input)
		(pin SAXISCCTKEEP7 SAXISCCTKEEP7 input)
		(pin SAXISCCTKEEP6 SAXISCCTKEEP6 input)
		(pin SAXISCCTKEEP5 SAXISCCTKEEP5 input)
		(pin SAXISCCTKEEP4 SAXISCCTKEEP4 input)
		(pin SAXISCCTKEEP3 SAXISCCTKEEP3 input)
		(pin SAXISCCTKEEP2 SAXISCCTKEEP2 input)
		(pin SAXISCCTKEEP1 SAXISCCTKEEP1 input)
		(pin SAXISCCTKEEP0 SAXISCCTKEEP0 input)
		(pin SAXISCCTLAST SAXISCCTLAST input)
		(pin SAXISCCTREADY3 SAXISCCTREADY3 output)
		(pin SAXISCCTREADY2 SAXISCCTREADY2 output)
		(pin SAXISCCTREADY1 SAXISCCTREADY1 output)
		(pin SAXISCCTREADY0 SAXISCCTREADY0 output)
		(pin SAXISCCTUSER32 SAXISCCTUSER32 input)
		(pin SAXISCCTUSER31 SAXISCCTUSER31 input)
		(pin SAXISCCTUSER30 SAXISCCTUSER30 input)
		(pin SAXISCCTUSER29 SAXISCCTUSER29 input)
		(pin SAXISCCTUSER28 SAXISCCTUSER28 input)
		(pin SAXISCCTUSER27 SAXISCCTUSER27 input)
		(pin SAXISCCTUSER26 SAXISCCTUSER26 input)
		(pin SAXISCCTUSER25 SAXISCCTUSER25 input)
		(pin SAXISCCTUSER24 SAXISCCTUSER24 input)
		(pin SAXISCCTUSER23 SAXISCCTUSER23 input)
		(pin SAXISCCTUSER22 SAXISCCTUSER22 input)
		(pin SAXISCCTUSER21 SAXISCCTUSER21 input)
		(pin SAXISCCTUSER20 SAXISCCTUSER20 input)
		(pin SAXISCCTUSER19 SAXISCCTUSER19 input)
		(pin SAXISCCTUSER18 SAXISCCTUSER18 input)
		(pin SAXISCCTUSER17 SAXISCCTUSER17 input)
		(pin SAXISCCTUSER16 SAXISCCTUSER16 input)
		(pin SAXISCCTUSER15 SAXISCCTUSER15 input)
		(pin SAXISCCTUSER14 SAXISCCTUSER14 input)
		(pin SAXISCCTUSER13 SAXISCCTUSER13 input)
		(pin SAXISCCTUSER12 SAXISCCTUSER12 input)
		(pin SAXISCCTUSER11 SAXISCCTUSER11 input)
		(pin SAXISCCTUSER10 SAXISCCTUSER10 input)
		(pin SAXISCCTUSER9 SAXISCCTUSER9 input)
		(pin SAXISCCTUSER8 SAXISCCTUSER8 input)
		(pin SAXISCCTUSER7 SAXISCCTUSER7 input)
		(pin SAXISCCTUSER6 SAXISCCTUSER6 input)
		(pin SAXISCCTUSER5 SAXISCCTUSER5 input)
		(pin SAXISCCTUSER4 SAXISCCTUSER4 input)
		(pin SAXISCCTUSER3 SAXISCCTUSER3 input)
		(pin SAXISCCTUSER2 SAXISCCTUSER2 input)
		(pin SAXISCCTUSER1 SAXISCCTUSER1 input)
		(pin SAXISCCTUSER0 SAXISCCTUSER0 input)
		(pin SAXISCCTVALID SAXISCCTVALID input)
		(pin SAXISRQTDATA255 SAXISRQTDATA255 input)
		(pin SAXISRQTDATA254 SAXISRQTDATA254 input)
		(pin SAXISRQTDATA253 SAXISRQTDATA253 input)
		(pin SAXISRQTDATA252 SAXISRQTDATA252 input)
		(pin SAXISRQTDATA251 SAXISRQTDATA251 input)
		(pin SAXISRQTDATA250 SAXISRQTDATA250 input)
		(pin SAXISRQTDATA249 SAXISRQTDATA249 input)
		(pin SAXISRQTDATA248 SAXISRQTDATA248 input)
		(pin SAXISRQTDATA247 SAXISRQTDATA247 input)
		(pin SAXISRQTDATA246 SAXISRQTDATA246 input)
		(pin SAXISRQTDATA245 SAXISRQTDATA245 input)
		(pin SAXISRQTDATA244 SAXISRQTDATA244 input)
		(pin SAXISRQTDATA243 SAXISRQTDATA243 input)
		(pin SAXISRQTDATA242 SAXISRQTDATA242 input)
		(pin SAXISRQTDATA241 SAXISRQTDATA241 input)
		(pin SAXISRQTDATA240 SAXISRQTDATA240 input)
		(pin SAXISRQTDATA239 SAXISRQTDATA239 input)
		(pin SAXISRQTDATA238 SAXISRQTDATA238 input)
		(pin SAXISRQTDATA237 SAXISRQTDATA237 input)
		(pin SAXISRQTDATA236 SAXISRQTDATA236 input)
		(pin SAXISRQTDATA235 SAXISRQTDATA235 input)
		(pin SAXISRQTDATA234 SAXISRQTDATA234 input)
		(pin SAXISRQTDATA233 SAXISRQTDATA233 input)
		(pin SAXISRQTDATA232 SAXISRQTDATA232 input)
		(pin SAXISRQTDATA231 SAXISRQTDATA231 input)
		(pin SAXISRQTDATA230 SAXISRQTDATA230 input)
		(pin SAXISRQTDATA229 SAXISRQTDATA229 input)
		(pin SAXISRQTDATA228 SAXISRQTDATA228 input)
		(pin SAXISRQTDATA227 SAXISRQTDATA227 input)
		(pin SAXISRQTDATA226 SAXISRQTDATA226 input)
		(pin SAXISRQTDATA225 SAXISRQTDATA225 input)
		(pin SAXISRQTDATA224 SAXISRQTDATA224 input)
		(pin SAXISRQTDATA223 SAXISRQTDATA223 input)
		(pin SAXISRQTDATA222 SAXISRQTDATA222 input)
		(pin SAXISRQTDATA221 SAXISRQTDATA221 input)
		(pin SAXISRQTDATA220 SAXISRQTDATA220 input)
		(pin SAXISRQTDATA219 SAXISRQTDATA219 input)
		(pin SAXISRQTDATA218 SAXISRQTDATA218 input)
		(pin SAXISRQTDATA217 SAXISRQTDATA217 input)
		(pin SAXISRQTDATA216 SAXISRQTDATA216 input)
		(pin SAXISRQTDATA215 SAXISRQTDATA215 input)
		(pin SAXISRQTDATA214 SAXISRQTDATA214 input)
		(pin SAXISRQTDATA213 SAXISRQTDATA213 input)
		(pin SAXISRQTDATA212 SAXISRQTDATA212 input)
		(pin SAXISRQTDATA211 SAXISRQTDATA211 input)
		(pin SAXISRQTDATA210 SAXISRQTDATA210 input)
		(pin SAXISRQTDATA209 SAXISRQTDATA209 input)
		(pin SAXISRQTDATA208 SAXISRQTDATA208 input)
		(pin SAXISRQTDATA207 SAXISRQTDATA207 input)
		(pin SAXISRQTDATA206 SAXISRQTDATA206 input)
		(pin SAXISRQTDATA205 SAXISRQTDATA205 input)
		(pin SAXISRQTDATA204 SAXISRQTDATA204 input)
		(pin SAXISRQTDATA203 SAXISRQTDATA203 input)
		(pin SAXISRQTDATA202 SAXISRQTDATA202 input)
		(pin SAXISRQTDATA201 SAXISRQTDATA201 input)
		(pin SAXISRQTDATA200 SAXISRQTDATA200 input)
		(pin SAXISRQTDATA199 SAXISRQTDATA199 input)
		(pin SAXISRQTDATA198 SAXISRQTDATA198 input)
		(pin SAXISRQTDATA197 SAXISRQTDATA197 input)
		(pin SAXISRQTDATA196 SAXISRQTDATA196 input)
		(pin SAXISRQTDATA195 SAXISRQTDATA195 input)
		(pin SAXISRQTDATA194 SAXISRQTDATA194 input)
		(pin SAXISRQTDATA193 SAXISRQTDATA193 input)
		(pin SAXISRQTDATA192 SAXISRQTDATA192 input)
		(pin SAXISRQTDATA191 SAXISRQTDATA191 input)
		(pin SAXISRQTDATA190 SAXISRQTDATA190 input)
		(pin SAXISRQTDATA189 SAXISRQTDATA189 input)
		(pin SAXISRQTDATA188 SAXISRQTDATA188 input)
		(pin SAXISRQTDATA187 SAXISRQTDATA187 input)
		(pin SAXISRQTDATA186 SAXISRQTDATA186 input)
		(pin SAXISRQTDATA185 SAXISRQTDATA185 input)
		(pin SAXISRQTDATA184 SAXISRQTDATA184 input)
		(pin SAXISRQTDATA183 SAXISRQTDATA183 input)
		(pin SAXISRQTDATA182 SAXISRQTDATA182 input)
		(pin SAXISRQTDATA181 SAXISRQTDATA181 input)
		(pin SAXISRQTDATA180 SAXISRQTDATA180 input)
		(pin SAXISRQTDATA179 SAXISRQTDATA179 input)
		(pin SAXISRQTDATA178 SAXISRQTDATA178 input)
		(pin SAXISRQTDATA177 SAXISRQTDATA177 input)
		(pin SAXISRQTDATA176 SAXISRQTDATA176 input)
		(pin SAXISRQTDATA175 SAXISRQTDATA175 input)
		(pin SAXISRQTDATA174 SAXISRQTDATA174 input)
		(pin SAXISRQTDATA173 SAXISRQTDATA173 input)
		(pin SAXISRQTDATA172 SAXISRQTDATA172 input)
		(pin SAXISRQTDATA171 SAXISRQTDATA171 input)
		(pin SAXISRQTDATA170 SAXISRQTDATA170 input)
		(pin SAXISRQTDATA169 SAXISRQTDATA169 input)
		(pin SAXISRQTDATA168 SAXISRQTDATA168 input)
		(pin SAXISRQTDATA167 SAXISRQTDATA167 input)
		(pin SAXISRQTDATA166 SAXISRQTDATA166 input)
		(pin SAXISRQTDATA165 SAXISRQTDATA165 input)
		(pin SAXISRQTDATA164 SAXISRQTDATA164 input)
		(pin SAXISRQTDATA163 SAXISRQTDATA163 input)
		(pin SAXISRQTDATA162 SAXISRQTDATA162 input)
		(pin SAXISRQTDATA161 SAXISRQTDATA161 input)
		(pin SAXISRQTDATA160 SAXISRQTDATA160 input)
		(pin SAXISRQTDATA159 SAXISRQTDATA159 input)
		(pin SAXISRQTDATA158 SAXISRQTDATA158 input)
		(pin SAXISRQTDATA157 SAXISRQTDATA157 input)
		(pin SAXISRQTDATA156 SAXISRQTDATA156 input)
		(pin SAXISRQTDATA155 SAXISRQTDATA155 input)
		(pin SAXISRQTDATA154 SAXISRQTDATA154 input)
		(pin SAXISRQTDATA153 SAXISRQTDATA153 input)
		(pin SAXISRQTDATA152 SAXISRQTDATA152 input)
		(pin SAXISRQTDATA151 SAXISRQTDATA151 input)
		(pin SAXISRQTDATA150 SAXISRQTDATA150 input)
		(pin SAXISRQTDATA149 SAXISRQTDATA149 input)
		(pin SAXISRQTDATA148 SAXISRQTDATA148 input)
		(pin SAXISRQTDATA147 SAXISRQTDATA147 input)
		(pin SAXISRQTDATA146 SAXISRQTDATA146 input)
		(pin SAXISRQTDATA145 SAXISRQTDATA145 input)
		(pin SAXISRQTDATA144 SAXISRQTDATA144 input)
		(pin SAXISRQTDATA143 SAXISRQTDATA143 input)
		(pin SAXISRQTDATA142 SAXISRQTDATA142 input)
		(pin SAXISRQTDATA141 SAXISRQTDATA141 input)
		(pin SAXISRQTDATA140 SAXISRQTDATA140 input)
		(pin SAXISRQTDATA139 SAXISRQTDATA139 input)
		(pin SAXISRQTDATA138 SAXISRQTDATA138 input)
		(pin SAXISRQTDATA137 SAXISRQTDATA137 input)
		(pin SAXISRQTDATA136 SAXISRQTDATA136 input)
		(pin SAXISRQTDATA135 SAXISRQTDATA135 input)
		(pin SAXISRQTDATA134 SAXISRQTDATA134 input)
		(pin SAXISRQTDATA133 SAXISRQTDATA133 input)
		(pin SAXISRQTDATA132 SAXISRQTDATA132 input)
		(pin SAXISRQTDATA131 SAXISRQTDATA131 input)
		(pin SAXISRQTDATA130 SAXISRQTDATA130 input)
		(pin SAXISRQTDATA129 SAXISRQTDATA129 input)
		(pin SAXISRQTDATA128 SAXISRQTDATA128 input)
		(pin SAXISRQTDATA127 SAXISRQTDATA127 input)
		(pin SAXISRQTDATA126 SAXISRQTDATA126 input)
		(pin SAXISRQTDATA125 SAXISRQTDATA125 input)
		(pin SAXISRQTDATA124 SAXISRQTDATA124 input)
		(pin SAXISRQTDATA123 SAXISRQTDATA123 input)
		(pin SAXISRQTDATA122 SAXISRQTDATA122 input)
		(pin SAXISRQTDATA121 SAXISRQTDATA121 input)
		(pin SAXISRQTDATA120 SAXISRQTDATA120 input)
		(pin SAXISRQTDATA119 SAXISRQTDATA119 input)
		(pin SAXISRQTDATA118 SAXISRQTDATA118 input)
		(pin SAXISRQTDATA117 SAXISRQTDATA117 input)
		(pin SAXISRQTDATA116 SAXISRQTDATA116 input)
		(pin SAXISRQTDATA115 SAXISRQTDATA115 input)
		(pin SAXISRQTDATA114 SAXISRQTDATA114 input)
		(pin SAXISRQTDATA113 SAXISRQTDATA113 input)
		(pin SAXISRQTDATA112 SAXISRQTDATA112 input)
		(pin SAXISRQTDATA111 SAXISRQTDATA111 input)
		(pin SAXISRQTDATA110 SAXISRQTDATA110 input)
		(pin SAXISRQTDATA109 SAXISRQTDATA109 input)
		(pin SAXISRQTDATA108 SAXISRQTDATA108 input)
		(pin SAXISRQTDATA107 SAXISRQTDATA107 input)
		(pin SAXISRQTDATA106 SAXISRQTDATA106 input)
		(pin SAXISRQTDATA105 SAXISRQTDATA105 input)
		(pin SAXISRQTDATA104 SAXISRQTDATA104 input)
		(pin SAXISRQTDATA103 SAXISRQTDATA103 input)
		(pin SAXISRQTDATA102 SAXISRQTDATA102 input)
		(pin SAXISRQTDATA101 SAXISRQTDATA101 input)
		(pin SAXISRQTDATA100 SAXISRQTDATA100 input)
		(pin SAXISRQTDATA99 SAXISRQTDATA99 input)
		(pin SAXISRQTDATA98 SAXISRQTDATA98 input)
		(pin SAXISRQTDATA97 SAXISRQTDATA97 input)
		(pin SAXISRQTDATA96 SAXISRQTDATA96 input)
		(pin SAXISRQTDATA95 SAXISRQTDATA95 input)
		(pin SAXISRQTDATA94 SAXISRQTDATA94 input)
		(pin SAXISRQTDATA93 SAXISRQTDATA93 input)
		(pin SAXISRQTDATA92 SAXISRQTDATA92 input)
		(pin SAXISRQTDATA91 SAXISRQTDATA91 input)
		(pin SAXISRQTDATA90 SAXISRQTDATA90 input)
		(pin SAXISRQTDATA89 SAXISRQTDATA89 input)
		(pin SAXISRQTDATA88 SAXISRQTDATA88 input)
		(pin SAXISRQTDATA87 SAXISRQTDATA87 input)
		(pin SAXISRQTDATA86 SAXISRQTDATA86 input)
		(pin SAXISRQTDATA85 SAXISRQTDATA85 input)
		(pin SAXISRQTDATA84 SAXISRQTDATA84 input)
		(pin SAXISRQTDATA83 SAXISRQTDATA83 input)
		(pin SAXISRQTDATA82 SAXISRQTDATA82 input)
		(pin SAXISRQTDATA81 SAXISRQTDATA81 input)
		(pin SAXISRQTDATA80 SAXISRQTDATA80 input)
		(pin SAXISRQTDATA79 SAXISRQTDATA79 input)
		(pin SAXISRQTDATA78 SAXISRQTDATA78 input)
		(pin SAXISRQTDATA77 SAXISRQTDATA77 input)
		(pin SAXISRQTDATA76 SAXISRQTDATA76 input)
		(pin SAXISRQTDATA75 SAXISRQTDATA75 input)
		(pin SAXISRQTDATA74 SAXISRQTDATA74 input)
		(pin SAXISRQTDATA73 SAXISRQTDATA73 input)
		(pin SAXISRQTDATA72 SAXISRQTDATA72 input)
		(pin SAXISRQTDATA71 SAXISRQTDATA71 input)
		(pin SAXISRQTDATA70 SAXISRQTDATA70 input)
		(pin SAXISRQTDATA69 SAXISRQTDATA69 input)
		(pin SAXISRQTDATA68 SAXISRQTDATA68 input)
		(pin SAXISRQTDATA67 SAXISRQTDATA67 input)
		(pin SAXISRQTDATA66 SAXISRQTDATA66 input)
		(pin SAXISRQTDATA65 SAXISRQTDATA65 input)
		(pin SAXISRQTDATA64 SAXISRQTDATA64 input)
		(pin SAXISRQTDATA63 SAXISRQTDATA63 input)
		(pin SAXISRQTDATA62 SAXISRQTDATA62 input)
		(pin SAXISRQTDATA61 SAXISRQTDATA61 input)
		(pin SAXISRQTDATA60 SAXISRQTDATA60 input)
		(pin SAXISRQTDATA59 SAXISRQTDATA59 input)
		(pin SAXISRQTDATA58 SAXISRQTDATA58 input)
		(pin SAXISRQTDATA57 SAXISRQTDATA57 input)
		(pin SAXISRQTDATA56 SAXISRQTDATA56 input)
		(pin SAXISRQTDATA55 SAXISRQTDATA55 input)
		(pin SAXISRQTDATA54 SAXISRQTDATA54 input)
		(pin SAXISRQTDATA53 SAXISRQTDATA53 input)
		(pin SAXISRQTDATA52 SAXISRQTDATA52 input)
		(pin SAXISRQTDATA51 SAXISRQTDATA51 input)
		(pin SAXISRQTDATA50 SAXISRQTDATA50 input)
		(pin SAXISRQTDATA49 SAXISRQTDATA49 input)
		(pin SAXISRQTDATA48 SAXISRQTDATA48 input)
		(pin SAXISRQTDATA47 SAXISRQTDATA47 input)
		(pin SAXISRQTDATA46 SAXISRQTDATA46 input)
		(pin SAXISRQTDATA45 SAXISRQTDATA45 input)
		(pin SAXISRQTDATA44 SAXISRQTDATA44 input)
		(pin SAXISRQTDATA43 SAXISRQTDATA43 input)
		(pin SAXISRQTDATA42 SAXISRQTDATA42 input)
		(pin SAXISRQTDATA41 SAXISRQTDATA41 input)
		(pin SAXISRQTDATA40 SAXISRQTDATA40 input)
		(pin SAXISRQTDATA39 SAXISRQTDATA39 input)
		(pin SAXISRQTDATA38 SAXISRQTDATA38 input)
		(pin SAXISRQTDATA37 SAXISRQTDATA37 input)
		(pin SAXISRQTDATA36 SAXISRQTDATA36 input)
		(pin SAXISRQTDATA35 SAXISRQTDATA35 input)
		(pin SAXISRQTDATA34 SAXISRQTDATA34 input)
		(pin SAXISRQTDATA33 SAXISRQTDATA33 input)
		(pin SAXISRQTDATA32 SAXISRQTDATA32 input)
		(pin SAXISRQTDATA31 SAXISRQTDATA31 input)
		(pin SAXISRQTDATA30 SAXISRQTDATA30 input)
		(pin SAXISRQTDATA29 SAXISRQTDATA29 input)
		(pin SAXISRQTDATA28 SAXISRQTDATA28 input)
		(pin SAXISRQTDATA27 SAXISRQTDATA27 input)
		(pin SAXISRQTDATA26 SAXISRQTDATA26 input)
		(pin SAXISRQTDATA25 SAXISRQTDATA25 input)
		(pin SAXISRQTDATA24 SAXISRQTDATA24 input)
		(pin SAXISRQTDATA23 SAXISRQTDATA23 input)
		(pin SAXISRQTDATA22 SAXISRQTDATA22 input)
		(pin SAXISRQTDATA21 SAXISRQTDATA21 input)
		(pin SAXISRQTDATA20 SAXISRQTDATA20 input)
		(pin SAXISRQTDATA19 SAXISRQTDATA19 input)
		(pin SAXISRQTDATA18 SAXISRQTDATA18 input)
		(pin SAXISRQTDATA17 SAXISRQTDATA17 input)
		(pin SAXISRQTDATA16 SAXISRQTDATA16 input)
		(pin SAXISRQTDATA15 SAXISRQTDATA15 input)
		(pin SAXISRQTDATA14 SAXISRQTDATA14 input)
		(pin SAXISRQTDATA13 SAXISRQTDATA13 input)
		(pin SAXISRQTDATA12 SAXISRQTDATA12 input)
		(pin SAXISRQTDATA11 SAXISRQTDATA11 input)
		(pin SAXISRQTDATA10 SAXISRQTDATA10 input)
		(pin SAXISRQTDATA9 SAXISRQTDATA9 input)
		(pin SAXISRQTDATA8 SAXISRQTDATA8 input)
		(pin SAXISRQTDATA7 SAXISRQTDATA7 input)
		(pin SAXISRQTDATA6 SAXISRQTDATA6 input)
		(pin SAXISRQTDATA5 SAXISRQTDATA5 input)
		(pin SAXISRQTDATA4 SAXISRQTDATA4 input)
		(pin SAXISRQTDATA3 SAXISRQTDATA3 input)
		(pin SAXISRQTDATA2 SAXISRQTDATA2 input)
		(pin SAXISRQTDATA1 SAXISRQTDATA1 input)
		(pin SAXISRQTDATA0 SAXISRQTDATA0 input)
		(pin SAXISRQTKEEP7 SAXISRQTKEEP7 input)
		(pin SAXISRQTKEEP6 SAXISRQTKEEP6 input)
		(pin SAXISRQTKEEP5 SAXISRQTKEEP5 input)
		(pin SAXISRQTKEEP4 SAXISRQTKEEP4 input)
		(pin SAXISRQTKEEP3 SAXISRQTKEEP3 input)
		(pin SAXISRQTKEEP2 SAXISRQTKEEP2 input)
		(pin SAXISRQTKEEP1 SAXISRQTKEEP1 input)
		(pin SAXISRQTKEEP0 SAXISRQTKEEP0 input)
		(pin SAXISRQTLAST SAXISRQTLAST input)
		(pin SAXISRQTREADY3 SAXISRQTREADY3 output)
		(pin SAXISRQTREADY2 SAXISRQTREADY2 output)
		(pin SAXISRQTREADY1 SAXISRQTREADY1 output)
		(pin SAXISRQTREADY0 SAXISRQTREADY0 output)
		(pin SAXISRQTUSER59 SAXISRQTUSER59 input)
		(pin SAXISRQTUSER58 SAXISRQTUSER58 input)
		(pin SAXISRQTUSER57 SAXISRQTUSER57 input)
		(pin SAXISRQTUSER56 SAXISRQTUSER56 input)
		(pin SAXISRQTUSER55 SAXISRQTUSER55 input)
		(pin SAXISRQTUSER54 SAXISRQTUSER54 input)
		(pin SAXISRQTUSER53 SAXISRQTUSER53 input)
		(pin SAXISRQTUSER52 SAXISRQTUSER52 input)
		(pin SAXISRQTUSER51 SAXISRQTUSER51 input)
		(pin SAXISRQTUSER50 SAXISRQTUSER50 input)
		(pin SAXISRQTUSER49 SAXISRQTUSER49 input)
		(pin SAXISRQTUSER48 SAXISRQTUSER48 input)
		(pin SAXISRQTUSER47 SAXISRQTUSER47 input)
		(pin SAXISRQTUSER46 SAXISRQTUSER46 input)
		(pin SAXISRQTUSER45 SAXISRQTUSER45 input)
		(pin SAXISRQTUSER44 SAXISRQTUSER44 input)
		(pin SAXISRQTUSER43 SAXISRQTUSER43 input)
		(pin SAXISRQTUSER42 SAXISRQTUSER42 input)
		(pin SAXISRQTUSER41 SAXISRQTUSER41 input)
		(pin SAXISRQTUSER40 SAXISRQTUSER40 input)
		(pin SAXISRQTUSER39 SAXISRQTUSER39 input)
		(pin SAXISRQTUSER38 SAXISRQTUSER38 input)
		(pin SAXISRQTUSER37 SAXISRQTUSER37 input)
		(pin SAXISRQTUSER36 SAXISRQTUSER36 input)
		(pin SAXISRQTUSER35 SAXISRQTUSER35 input)
		(pin SAXISRQTUSER34 SAXISRQTUSER34 input)
		(pin SAXISRQTUSER33 SAXISRQTUSER33 input)
		(pin SAXISRQTUSER32 SAXISRQTUSER32 input)
		(pin SAXISRQTUSER31 SAXISRQTUSER31 input)
		(pin SAXISRQTUSER30 SAXISRQTUSER30 input)
		(pin SAXISRQTUSER29 SAXISRQTUSER29 input)
		(pin SAXISRQTUSER28 SAXISRQTUSER28 input)
		(pin SAXISRQTUSER27 SAXISRQTUSER27 input)
		(pin SAXISRQTUSER26 SAXISRQTUSER26 input)
		(pin SAXISRQTUSER25 SAXISRQTUSER25 input)
		(pin SAXISRQTUSER24 SAXISRQTUSER24 input)
		(pin SAXISRQTUSER23 SAXISRQTUSER23 input)
		(pin SAXISRQTUSER22 SAXISRQTUSER22 input)
		(pin SAXISRQTUSER21 SAXISRQTUSER21 input)
		(pin SAXISRQTUSER20 SAXISRQTUSER20 input)
		(pin SAXISRQTUSER19 SAXISRQTUSER19 input)
		(pin SAXISRQTUSER18 SAXISRQTUSER18 input)
		(pin SAXISRQTUSER17 SAXISRQTUSER17 input)
		(pin SAXISRQTUSER16 SAXISRQTUSER16 input)
		(pin SAXISRQTUSER15 SAXISRQTUSER15 input)
		(pin SAXISRQTUSER14 SAXISRQTUSER14 input)
		(pin SAXISRQTUSER13 SAXISRQTUSER13 input)
		(pin SAXISRQTUSER12 SAXISRQTUSER12 input)
		(pin SAXISRQTUSER11 SAXISRQTUSER11 input)
		(pin SAXISRQTUSER10 SAXISRQTUSER10 input)
		(pin SAXISRQTUSER9 SAXISRQTUSER9 input)
		(pin SAXISRQTUSER8 SAXISRQTUSER8 input)
		(pin SAXISRQTUSER7 SAXISRQTUSER7 input)
		(pin SAXISRQTUSER6 SAXISRQTUSER6 input)
		(pin SAXISRQTUSER5 SAXISRQTUSER5 input)
		(pin SAXISRQTUSER4 SAXISRQTUSER4 input)
		(pin SAXISRQTUSER3 SAXISRQTUSER3 input)
		(pin SAXISRQTUSER2 SAXISRQTUSER2 input)
		(pin SAXISRQTUSER1 SAXISRQTUSER1 input)
		(pin SAXISRQTUSER0 SAXISRQTUSER0 input)
		(pin SAXISRQTVALID SAXISRQTVALID input)
		(pin SCANENABLEN SCANENABLEN input)
		(pin SCANIN24 SCANIN24 input)
		(pin SCANIN23 SCANIN23 input)
		(pin SCANIN22 SCANIN22 input)
		(pin SCANIN21 SCANIN21 input)
		(pin SCANIN20 SCANIN20 input)
		(pin SCANIN19 SCANIN19 input)
		(pin SCANIN18 SCANIN18 input)
		(pin SCANIN17 SCANIN17 input)
		(pin SCANIN16 SCANIN16 input)
		(pin SCANIN15 SCANIN15 input)
		(pin SCANIN14 SCANIN14 input)
		(pin SCANIN13 SCANIN13 input)
		(pin SCANIN12 SCANIN12 input)
		(pin SCANIN11 SCANIN11 input)
		(pin SCANIN10 SCANIN10 input)
		(pin SCANIN9 SCANIN9 input)
		(pin SCANIN8 SCANIN8 input)
		(pin SCANIN7 SCANIN7 input)
		(pin SCANIN6 SCANIN6 input)
		(pin SCANIN5 SCANIN5 input)
		(pin SCANIN4 SCANIN4 input)
		(pin SCANIN3 SCANIN3 input)
		(pin SCANIN2 SCANIN2 input)
		(pin SCANIN1 SCANIN1 input)
		(pin SCANIN0 SCANIN0 input)
		(pin SCANMODEN SCANMODEN input)
		(pin SCANOUT24 SCANOUT24 output)
		(pin SCANOUT23 SCANOUT23 output)
		(pin SCANOUT22 SCANOUT22 output)
		(pin SCANOUT21 SCANOUT21 output)
		(pin SCANOUT20 SCANOUT20 output)
		(pin SCANOUT19 SCANOUT19 output)
		(pin SCANOUT18 SCANOUT18 output)
		(pin SCANOUT17 SCANOUT17 output)
		(pin SCANOUT16 SCANOUT16 output)
		(pin SCANOUT15 SCANOUT15 output)
		(pin SCANOUT14 SCANOUT14 output)
		(pin SCANOUT13 SCANOUT13 output)
		(pin SCANOUT12 SCANOUT12 output)
		(pin SCANOUT11 SCANOUT11 output)
		(pin SCANOUT10 SCANOUT10 output)
		(pin SCANOUT9 SCANOUT9 output)
		(pin SCANOUT8 SCANOUT8 output)
		(pin SCANOUT7 SCANOUT7 output)
		(pin SCANOUT6 SCANOUT6 output)
		(pin SCANOUT5 SCANOUT5 output)
		(pin SCANOUT4 SCANOUT4 output)
		(pin SCANOUT3 SCANOUT3 output)
		(pin SCANOUT2 SCANOUT2 output)
		(pin SCANOUT1 SCANOUT1 output)
		(pin SCANOUT0 SCANOUT0 output)
		(pin USERCLK USERCLK input)
		(pin XILUNCONNOUT29 XILUNCONNOUT29 output)
		(pin XILUNCONNOUT28 XILUNCONNOUT28 output)
		(pin XILUNCONNOUT27 XILUNCONNOUT27 output)
		(pin XILUNCONNOUT26 XILUNCONNOUT26 output)
		(pin XILUNCONNOUT25 XILUNCONNOUT25 output)
		(pin XILUNCONNOUT24 XILUNCONNOUT24 output)
		(pin XILUNCONNOUT23 XILUNCONNOUT23 output)
		(pin XILUNCONNOUT22 XILUNCONNOUT22 output)
		(pin XILUNCONNOUT21 XILUNCONNOUT21 output)
		(pin XILUNCONNOUT20 XILUNCONNOUT20 output)
		(pin XILUNCONNOUT19 XILUNCONNOUT19 output)
		(pin XILUNCONNOUT18 XILUNCONNOUT18 output)
		(pin XILUNCONNOUT17 XILUNCONNOUT17 output)
		(pin XILUNCONNOUT16 XILUNCONNOUT16 output)
		(pin XILUNCONNOUT15 XILUNCONNOUT15 output)
		(pin XILUNCONNOUT14 XILUNCONNOUT14 output)
		(pin XILUNCONNOUT13 XILUNCONNOUT13 output)
		(pin XILUNCONNOUT12 XILUNCONNOUT12 output)
		(pin XILUNCONNOUT11 XILUNCONNOUT11 output)
		(pin XILUNCONNOUT10 XILUNCONNOUT10 output)
		(pin XILUNCONNOUT9 XILUNCONNOUT9 output)
		(pin XILUNCONNOUT8 XILUNCONNOUT8 output)
		(pin XILUNCONNOUT7 XILUNCONNOUT7 output)
		(pin XILUNCONNOUT6 XILUNCONNOUT6 output)
		(pin XILUNCONNOUT5 XILUNCONNOUT5 output)
		(pin XILUNCONNOUT4 XILUNCONNOUT4 output)
		(pin XILUNCONNOUT3 XILUNCONNOUT3 output)
		(pin XILUNCONNOUT2 XILUNCONNOUT2 output)
		(pin XILUNCONNOUT1 XILUNCONNOUT1 output)
		(pin XILUNCONNOUT0 XILUNCONNOUT0 output)
		(element ARI_CAP_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element AXISTEN_IF_CC_ALIGNMENT_MODE 0
			(cfg FALSE TRUE)
		)
		(element AXISTEN_IF_CC_PARITY_CHK 0
			(cfg TRUE FALSE)
		)
		(element AXISTEN_IF_CQ_ALIGNMENT_MODE 0
			(cfg FALSE TRUE)
		)
		(element AXISTEN_IF_ENABLE_CLIENT_TAG 0
			(cfg FALSE TRUE)
		)
		(element AXISTEN_IF_ENABLE_RX_MSG_INTFC 0
			(cfg FALSE TRUE)
		)
		(element AXISTEN_IF_RC_ALIGNMENT_MODE 0
			(cfg FALSE TRUE)
		)
		(element AXISTEN_IF_RC_STRADDLE 0
			(cfg FALSE TRUE)
		)
		(element AXISTEN_IF_RQ_ALIGNMENT_MODE 0
			(cfg FALSE TRUE)
		)
		(element AXISTEN_IF_RQ_PARITY_CHK 0
			(cfg TRUE FALSE)
		)
		(element CRM_CORE_CLK_FREQ_500 0
			(cfg TRUE FALSE)
		)
		(element GEN3_PCS_RX_ELECIDLE_INTERNAL 0
			(cfg TRUE FALSE)
		)
		(element LL_ACK_TIMEOUT_EN 0
			(cfg FALSE TRUE)
		)
		(element LL_ACK_TIMEOUT_FUNC 0
			(cfg 0 1 2 3)
		)
		(element LL_CPL_FC_UPDATE_TIMER_OVERRIDE 0
			(cfg FALSE TRUE)
		)
		(element LL_FC_UPDATE_TIMER_OVERRIDE 0
			(cfg FALSE TRUE)
		)
		(element LL_NP_FC_UPDATE_TIMER_OVERRIDE 0
			(cfg FALSE TRUE)
		)
		(element LL_P_FC_UPDATE_TIMER_OVERRIDE 0
			(cfg FALSE TRUE)
		)
		(element LL_REPLAY_TIMEOUT_EN 0
			(cfg FALSE TRUE)
		)
		(element LL_REPLAY_TIMEOUT_FUNC 0
			(cfg 0 1 2 3)
		)
		(element LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE 0
			(cfg FALSE TRUE)
		)
		(element LTR_TX_MESSAGE_ON_LTR_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element PF0_AER_CAP_ECRC_CHECK_CAPABLE 0
			(cfg FALSE TRUE)
		)
		(element PF0_AER_CAP_ECRC_GEN_CAPABLE 0
			(cfg FALSE TRUE)
		)
		(element PF0_DEV_CAP_ENDPOINT_L0S_LATENCY 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element PF0_DEV_CAP_ENDPOINT_L1_LATENCY 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element PF0_DEV_CAP_EXT_TAG_SUPPORTED 0
			(cfg TRUE FALSE)
		)
		(element PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0
			(cfg TRUE FALSE)
		)
		(element PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE 0
			(cfg TRUE FALSE)
		)
		(element PF0_DEV_CAP2_LTR_SUPPORT 0
			(cfg TRUE FALSE)
		)
		(element PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT 0
			(cfg FALSE TRUE)
		)
		(element PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT 0
			(cfg TRUE FALSE)
		)
		(element PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT 0
			(cfg TRUE FALSE)
		)
		(element PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT 0
			(cfg TRUE FALSE)
		)
		(element PF0_DPA_CAP_SUB_STATE_CONTROL_EN 0
			(cfg TRUE FALSE)
		)
		(element PF0_EXPANSION_ROM_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element PF0_LINK_CAP_ASPM_SUPPORT 0
			(cfg 0 1 2 3)
		)
		(element PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 0
			(cfg 7 0 1 2 3 4 5 6)
		)
		(element PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 0
			(cfg 7 0 1 2 3 4 5 6)
		)
		(element PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 0
			(cfg 7 0 1 2 3 4 5 6)
		)
		(element PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 0
			(cfg 7 0 1 2 3 4 5 6)
		)
		(element PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 0
			(cfg 7 0 1 2 3 4 5 6)
		)
		(element PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 0
			(cfg 7 0 1 2 3 4 5 6)
		)
		(element PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 0
			(cfg 7 0 1 2 3 4 5 6)
		)
		(element PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 0
			(cfg 7 0 1 2 3 4 5 6)
		)
		(element PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 0
			(cfg 7 0 1 2 3 4 5 6)
		)
		(element PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 0
			(cfg 7 0 1 2 3 4 5 6)
		)
		(element PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 0
			(cfg 7 0 1 2 3 4 5 6)
		)
		(element PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 0
			(cfg 7 0 1 2 3 4 5 6)
		)
		(element PF0_LINK_STATUS_SLOT_CLOCK_CONFIG 0
			(cfg TRUE FALSE)
		)
		(element PF0_MSI_CAP_MULTIMSGCAP 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element PF0_MSIX_CAP_PBA_BIR 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element PF0_MSIX_CAP_TABLE_BIR 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element PF0_PB_CAP_SYSTEM_ALLOCATED 0
			(cfg FALSE TRUE)
		)
		(element PF0_PM_CAP_PMESUPPORT_D0 0
			(cfg TRUE FALSE)
		)
		(element PF0_PM_CAP_PMESUPPORT_D1 0
			(cfg TRUE FALSE)
		)
		(element PF0_PM_CAP_PMESUPPORT_D3HOT 0
			(cfg TRUE FALSE)
		)
		(element PF0_PM_CAP_SUPP_D1_STATE 0
			(cfg TRUE FALSE)
		)
		(element PF0_PM_CSR_NOSOFTRESET 0
			(cfg TRUE FALSE)
		)
		(element PF0_RBAR_CAP_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element PF0_TPHR_CAP_DEV_SPECIFIC_MODE 0
			(cfg TRUE FALSE)
		)
		(element PF0_TPHR_CAP_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element PF0_TPHR_CAP_INT_VEC_MODE 0
			(cfg TRUE FALSE)
		)
		(element PF1_AER_CAP_ECRC_CHECK_CAPABLE 0
			(cfg FALSE TRUE)
		)
		(element PF1_AER_CAP_ECRC_GEN_CAPABLE 0
			(cfg FALSE TRUE)
		)
		(element PF1_DPA_CAP_SUB_STATE_CONTROL_EN 0
			(cfg TRUE FALSE)
		)
		(element PF1_EXPANSION_ROM_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element PF1_MSI_CAP_MULTIMSGCAP 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element PF1_MSIX_CAP_PBA_BIR 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element PF1_MSIX_CAP_TABLE_BIR 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element PF1_PB_CAP_SYSTEM_ALLOCATED 0
			(cfg FALSE TRUE)
		)
		(element PF1_RBAR_CAP_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element PF1_TPHR_CAP_DEV_SPECIFIC_MODE 0
			(cfg TRUE FALSE)
		)
		(element PF1_TPHR_CAP_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element PF1_TPHR_CAP_INT_VEC_MODE 0
			(cfg TRUE FALSE)
		)
		(element PL_DISABLE_EI_INFER_IN_L0 0
			(cfg FALSE TRUE)
		)
		(element PL_DISABLE_GEN3_DC_BALANCE 0
			(cfg FALSE TRUE)
		)
		(element PL_DISABLE_SCRAMBLING 0
			(cfg FALSE TRUE)
		)
		(element PL_DISABLE_UPCONFIG_CAPABLE 0
			(cfg FALSE TRUE)
		)
		(element PL_EQ_ADAPT_DISABLE_COEFF_CHECK 0
			(cfg FALSE TRUE)
		)
		(element PL_EQ_ADAPT_DISABLE_PRESET_CHECK 0
			(cfg FALSE TRUE)
		)
		(element PL_EQ_BYPASS_PHASE23 0
			(cfg FALSE TRUE)
		)
		(element PL_EQ_SHORT_ADAPT_PHASE 0
			(cfg FALSE TRUE)
		)
		(element PL_SIM_FAST_LINK_TRAINING 0
			(cfg FALSE TRUE)
		)
		(element PL_UPSTREAM_FACING 0
			(cfg TRUE FALSE)
		)
		(element PM_ENABLE_SLOT_POWER_CAPTURE 0
			(cfg TRUE FALSE)
		)
		(element SPARE_BIT0 0
			(cfg 0 1)
		)
		(element SPARE_BIT1 0
			(cfg 0 1)
		)
		(element SPARE_BIT2 0
			(cfg 0 1)
		)
		(element SPARE_BIT3 0
			(cfg 0 1)
		)
		(element SPARE_BIT4 0
			(cfg 0 1)
		)
		(element SPARE_BIT5 0
			(cfg 0 1)
		)
		(element SPARE_BIT6 0
			(cfg 0 1)
		)
		(element SPARE_BIT7 0
			(cfg 0 1)
		)
		(element SPARE_BIT8 0
			(cfg 0 1)
		)
		(element SRIOV_CAP_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element TEST_MODE_PIN_CHAR 0
			(cfg FALSE TRUE)
		)
		(element TL_ENABLE_MESSAGE_RID_CHECK_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element TL_LEGACY_MODE_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element TL_PF_ENABLE_REG 0
			(cfg FALSE TRUE)
		)
		(element TL_TAG_MGMT_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element VF0_MSI_CAP_MULTIMSGCAP 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF0_MSIX_CAP_PBA_BIR 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF0_MSIX_CAP_TABLE_BIR 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF0_TPHR_CAP_DEV_SPECIFIC_MODE 0
			(cfg TRUE FALSE)
		)
		(element VF0_TPHR_CAP_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element VF0_TPHR_CAP_INT_VEC_MODE 0
			(cfg TRUE FALSE)
		)
		(element VF1_MSI_CAP_MULTIMSGCAP 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF1_MSIX_CAP_PBA_BIR 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF1_MSIX_CAP_TABLE_BIR 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF1_TPHR_CAP_DEV_SPECIFIC_MODE 0
			(cfg TRUE FALSE)
		)
		(element VF1_TPHR_CAP_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element VF1_TPHR_CAP_INT_VEC_MODE 0
			(cfg TRUE FALSE)
		)
		(element VF2_MSI_CAP_MULTIMSGCAP 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF2_MSIX_CAP_PBA_BIR 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF2_MSIX_CAP_TABLE_BIR 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF2_TPHR_CAP_DEV_SPECIFIC_MODE 0
			(cfg TRUE FALSE)
		)
		(element VF2_TPHR_CAP_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element VF2_TPHR_CAP_INT_VEC_MODE 0
			(cfg TRUE FALSE)
		)
		(element VF3_MSI_CAP_MULTIMSGCAP 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF3_MSIX_CAP_PBA_BIR 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF3_MSIX_CAP_TABLE_BIR 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF3_TPHR_CAP_DEV_SPECIFIC_MODE 0
			(cfg TRUE FALSE)
		)
		(element VF3_TPHR_CAP_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element VF3_TPHR_CAP_INT_VEC_MODE 0
			(cfg TRUE FALSE)
		)
		(element VF4_MSI_CAP_MULTIMSGCAP 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF4_MSIX_CAP_PBA_BIR 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF4_MSIX_CAP_TABLE_BIR 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF4_TPHR_CAP_DEV_SPECIFIC_MODE 0
			(cfg TRUE FALSE)
		)
		(element VF4_TPHR_CAP_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element VF4_TPHR_CAP_INT_VEC_MODE 0
			(cfg TRUE FALSE)
		)
		(element VF5_MSI_CAP_MULTIMSGCAP 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF5_MSIX_CAP_PBA_BIR 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF5_MSIX_CAP_TABLE_BIR 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element VF5_TPHR_CAP_DEV_SPECIFIC_MODE 0
			(cfg TRUE FALSE)
		)
		(element VF5_TPHR_CAP_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element VF5_TPHR_CAP_INT_VEC_MODE 0
			(cfg TRUE FALSE)
		)
		(element CFGCONFIGSPACEENABLE 1
			(pin CFGCONFIGSPACEENABLE output)
			(conn CFGCONFIGSPACEENABLE CFGCONFIGSPACEENABLE ==> PCIE_3_0 CFGCONFIGSPACEENABLE)
		)
		(element CFGCURRENTSPEED0 1
			(pin CFGCURRENTSPEED0 input)
			(conn CFGCURRENTSPEED0 CFGCURRENTSPEED0 <== PCIE_3_0 CFGCURRENTSPEED0)
		)
		(element CFGCURRENTSPEED1 1
			(pin CFGCURRENTSPEED1 input)
			(conn CFGCURRENTSPEED1 CFGCURRENTSPEED1 <== PCIE_3_0 CFGCURRENTSPEED1)
		)
		(element CFGCURRENTSPEED2 1
			(pin CFGCURRENTSPEED2 input)
			(conn CFGCURRENTSPEED2 CFGCURRENTSPEED2 <== PCIE_3_0 CFGCURRENTSPEED2)
		)
		(element CFGDEVID0 1
			(pin CFGDEVID0 output)
			(conn CFGDEVID0 CFGDEVID0 ==> PCIE_3_0 CFGDEVID0)
		)
		(element CFGDEVID1 1
			(pin CFGDEVID1 output)
			(conn CFGDEVID1 CFGDEVID1 ==> PCIE_3_0 CFGDEVID1)
		)
		(element CFGDEVID2 1
			(pin CFGDEVID2 output)
			(conn CFGDEVID2 CFGDEVID2 ==> PCIE_3_0 CFGDEVID2)
		)
		(element CFGDEVID3 1
			(pin CFGDEVID3 output)
			(conn CFGDEVID3 CFGDEVID3 ==> PCIE_3_0 CFGDEVID3)
		)
		(element CFGDEVID4 1
			(pin CFGDEVID4 output)
			(conn CFGDEVID4 CFGDEVID4 ==> PCIE_3_0 CFGDEVID4)
		)
		(element CFGDEVID5 1
			(pin CFGDEVID5 output)
			(conn CFGDEVID5 CFGDEVID5 ==> PCIE_3_0 CFGDEVID5)
		)
		(element CFGDEVID6 1
			(pin CFGDEVID6 output)
			(conn CFGDEVID6 CFGDEVID6 ==> PCIE_3_0 CFGDEVID6)
		)
		(element CFGDEVID7 1
			(pin CFGDEVID7 output)
			(conn CFGDEVID7 CFGDEVID7 ==> PCIE_3_0 CFGDEVID7)
		)
		(element CFGDEVID8 1
			(pin CFGDEVID8 output)
			(conn CFGDEVID8 CFGDEVID8 ==> PCIE_3_0 CFGDEVID8)
		)
		(element CFGDEVID9 1
			(pin CFGDEVID9 output)
			(conn CFGDEVID9 CFGDEVID9 ==> PCIE_3_0 CFGDEVID9)
		)
		(element CFGDEVID10 1
			(pin CFGDEVID10 output)
			(conn CFGDEVID10 CFGDEVID10 ==> PCIE_3_0 CFGDEVID10)
		)
		(element CFGDEVID11 1
			(pin CFGDEVID11 output)
			(conn CFGDEVID11 CFGDEVID11 ==> PCIE_3_0 CFGDEVID11)
		)
		(element CFGDEVID12 1
			(pin CFGDEVID12 output)
			(conn CFGDEVID12 CFGDEVID12 ==> PCIE_3_0 CFGDEVID12)
		)
		(element CFGDEVID13 1
			(pin CFGDEVID13 output)
			(conn CFGDEVID13 CFGDEVID13 ==> PCIE_3_0 CFGDEVID13)
		)
		(element CFGDEVID14 1
			(pin CFGDEVID14 output)
			(conn CFGDEVID14 CFGDEVID14 ==> PCIE_3_0 CFGDEVID14)
		)
		(element CFGDEVID15 1
			(pin CFGDEVID15 output)
			(conn CFGDEVID15 CFGDEVID15 ==> PCIE_3_0 CFGDEVID15)
		)
		(element CFGDPASUBSTATECHANGE0 1
			(pin CFGDPASUBSTATECHANGE0 input)
			(conn CFGDPASUBSTATECHANGE0 CFGDPASUBSTATECHANGE0 <== PCIE_3_0 CFGDPASUBSTATECHANGE0)
		)
		(element CFGDPASUBSTATECHANGE1 1
			(pin CFGDPASUBSTATECHANGE1 input)
			(conn CFGDPASUBSTATECHANGE1 CFGDPASUBSTATECHANGE1 <== PCIE_3_0 CFGDPASUBSTATECHANGE1)
		)
		(element CFGDSBUSNUMBER0 1
			(pin CFGDSBUSNUMBER0 output)
			(conn CFGDSBUSNUMBER0 CFGDSBUSNUMBER0 ==> PCIE_3_0 CFGDSBUSNUMBER0)
		)
		(element CFGDSBUSNUMBER1 1
			(pin CFGDSBUSNUMBER1 output)
			(conn CFGDSBUSNUMBER1 CFGDSBUSNUMBER1 ==> PCIE_3_0 CFGDSBUSNUMBER1)
		)
		(element CFGDSBUSNUMBER2 1
			(pin CFGDSBUSNUMBER2 output)
			(conn CFGDSBUSNUMBER2 CFGDSBUSNUMBER2 ==> PCIE_3_0 CFGDSBUSNUMBER2)
		)
		(element CFGDSBUSNUMBER3 1
			(pin CFGDSBUSNUMBER3 output)
			(conn CFGDSBUSNUMBER3 CFGDSBUSNUMBER3 ==> PCIE_3_0 CFGDSBUSNUMBER3)
		)
		(element CFGDSBUSNUMBER4 1
			(pin CFGDSBUSNUMBER4 output)
			(conn CFGDSBUSNUMBER4 CFGDSBUSNUMBER4 ==> PCIE_3_0 CFGDSBUSNUMBER4)
		)
		(element CFGDSBUSNUMBER5 1
			(pin CFGDSBUSNUMBER5 output)
			(conn CFGDSBUSNUMBER5 CFGDSBUSNUMBER5 ==> PCIE_3_0 CFGDSBUSNUMBER5)
		)
		(element CFGDSBUSNUMBER6 1
			(pin CFGDSBUSNUMBER6 output)
			(conn CFGDSBUSNUMBER6 CFGDSBUSNUMBER6 ==> PCIE_3_0 CFGDSBUSNUMBER6)
		)
		(element CFGDSBUSNUMBER7 1
			(pin CFGDSBUSNUMBER7 output)
			(conn CFGDSBUSNUMBER7 CFGDSBUSNUMBER7 ==> PCIE_3_0 CFGDSBUSNUMBER7)
		)
		(element CFGDSDEVICENUMBER0 1
			(pin CFGDSDEVICENUMBER0 output)
			(conn CFGDSDEVICENUMBER0 CFGDSDEVICENUMBER0 ==> PCIE_3_0 CFGDSDEVICENUMBER0)
		)
		(element CFGDSDEVICENUMBER1 1
			(pin CFGDSDEVICENUMBER1 output)
			(conn CFGDSDEVICENUMBER1 CFGDSDEVICENUMBER1 ==> PCIE_3_0 CFGDSDEVICENUMBER1)
		)
		(element CFGDSDEVICENUMBER2 1
			(pin CFGDSDEVICENUMBER2 output)
			(conn CFGDSDEVICENUMBER2 CFGDSDEVICENUMBER2 ==> PCIE_3_0 CFGDSDEVICENUMBER2)
		)
		(element CFGDSDEVICENUMBER3 1
			(pin CFGDSDEVICENUMBER3 output)
			(conn CFGDSDEVICENUMBER3 CFGDSDEVICENUMBER3 ==> PCIE_3_0 CFGDSDEVICENUMBER3)
		)
		(element CFGDSDEVICENUMBER4 1
			(pin CFGDSDEVICENUMBER4 output)
			(conn CFGDSDEVICENUMBER4 CFGDSDEVICENUMBER4 ==> PCIE_3_0 CFGDSDEVICENUMBER4)
		)
		(element CFGDSFUNCTIONNUMBER0 1
			(pin CFGDSFUNCTIONNUMBER0 output)
			(conn CFGDSFUNCTIONNUMBER0 CFGDSFUNCTIONNUMBER0 ==> PCIE_3_0 CFGDSFUNCTIONNUMBER0)
		)
		(element CFGDSFUNCTIONNUMBER1 1
			(pin CFGDSFUNCTIONNUMBER1 output)
			(conn CFGDSFUNCTIONNUMBER1 CFGDSFUNCTIONNUMBER1 ==> PCIE_3_0 CFGDSFUNCTIONNUMBER1)
		)
		(element CFGDSFUNCTIONNUMBER2 1
			(pin CFGDSFUNCTIONNUMBER2 output)
			(conn CFGDSFUNCTIONNUMBER2 CFGDSFUNCTIONNUMBER2 ==> PCIE_3_0 CFGDSFUNCTIONNUMBER2)
		)
		(element CFGDSN0 1
			(pin CFGDSN0 output)
			(conn CFGDSN0 CFGDSN0 ==> PCIE_3_0 CFGDSN0)
		)
		(element CFGDSN1 1
			(pin CFGDSN1 output)
			(conn CFGDSN1 CFGDSN1 ==> PCIE_3_0 CFGDSN1)
		)
		(element CFGDSN2 1
			(pin CFGDSN2 output)
			(conn CFGDSN2 CFGDSN2 ==> PCIE_3_0 CFGDSN2)
		)
		(element CFGDSN3 1
			(pin CFGDSN3 output)
			(conn CFGDSN3 CFGDSN3 ==> PCIE_3_0 CFGDSN3)
		)
		(element CFGDSN4 1
			(pin CFGDSN4 output)
			(conn CFGDSN4 CFGDSN4 ==> PCIE_3_0 CFGDSN4)
		)
		(element CFGDSN5 1
			(pin CFGDSN5 output)
			(conn CFGDSN5 CFGDSN5 ==> PCIE_3_0 CFGDSN5)
		)
		(element CFGDSN6 1
			(pin CFGDSN6 output)
			(conn CFGDSN6 CFGDSN6 ==> PCIE_3_0 CFGDSN6)
		)
		(element CFGDSN7 1
			(pin CFGDSN7 output)
			(conn CFGDSN7 CFGDSN7 ==> PCIE_3_0 CFGDSN7)
		)
		(element CFGDSN8 1
			(pin CFGDSN8 output)
			(conn CFGDSN8 CFGDSN8 ==> PCIE_3_0 CFGDSN8)
		)
		(element CFGDSN9 1
			(pin CFGDSN9 output)
			(conn CFGDSN9 CFGDSN9 ==> PCIE_3_0 CFGDSN9)
		)
		(element CFGDSN10 1
			(pin CFGDSN10 output)
			(conn CFGDSN10 CFGDSN10 ==> PCIE_3_0 CFGDSN10)
		)
		(element CFGDSN11 1
			(pin CFGDSN11 output)
			(conn CFGDSN11 CFGDSN11 ==> PCIE_3_0 CFGDSN11)
		)
		(element CFGDSN12 1
			(pin CFGDSN12 output)
			(conn CFGDSN12 CFGDSN12 ==> PCIE_3_0 CFGDSN12)
		)
		(element CFGDSN13 1
			(pin CFGDSN13 output)
			(conn CFGDSN13 CFGDSN13 ==> PCIE_3_0 CFGDSN13)
		)
		(element CFGDSN14 1
			(pin CFGDSN14 output)
			(conn CFGDSN14 CFGDSN14 ==> PCIE_3_0 CFGDSN14)
		)
		(element CFGDSN15 1
			(pin CFGDSN15 output)
			(conn CFGDSN15 CFGDSN15 ==> PCIE_3_0 CFGDSN15)
		)
		(element CFGDSN16 1
			(pin CFGDSN16 output)
			(conn CFGDSN16 CFGDSN16 ==> PCIE_3_0 CFGDSN16)
		)
		(element CFGDSN17 1
			(pin CFGDSN17 output)
			(conn CFGDSN17 CFGDSN17 ==> PCIE_3_0 CFGDSN17)
		)
		(element CFGDSN18 1
			(pin CFGDSN18 output)
			(conn CFGDSN18 CFGDSN18 ==> PCIE_3_0 CFGDSN18)
		)
		(element CFGDSN19 1
			(pin CFGDSN19 output)
			(conn CFGDSN19 CFGDSN19 ==> PCIE_3_0 CFGDSN19)
		)
		(element CFGDSN20 1
			(pin CFGDSN20 output)
			(conn CFGDSN20 CFGDSN20 ==> PCIE_3_0 CFGDSN20)
		)
		(element CFGDSN21 1
			(pin CFGDSN21 output)
			(conn CFGDSN21 CFGDSN21 ==> PCIE_3_0 CFGDSN21)
		)
		(element CFGDSN22 1
			(pin CFGDSN22 output)
			(conn CFGDSN22 CFGDSN22 ==> PCIE_3_0 CFGDSN22)
		)
		(element CFGDSN23 1
			(pin CFGDSN23 output)
			(conn CFGDSN23 CFGDSN23 ==> PCIE_3_0 CFGDSN23)
		)
		(element CFGDSN24 1
			(pin CFGDSN24 output)
			(conn CFGDSN24 CFGDSN24 ==> PCIE_3_0 CFGDSN24)
		)
		(element CFGDSN25 1
			(pin CFGDSN25 output)
			(conn CFGDSN25 CFGDSN25 ==> PCIE_3_0 CFGDSN25)
		)
		(element CFGDSN26 1
			(pin CFGDSN26 output)
			(conn CFGDSN26 CFGDSN26 ==> PCIE_3_0 CFGDSN26)
		)
		(element CFGDSN27 1
			(pin CFGDSN27 output)
			(conn CFGDSN27 CFGDSN27 ==> PCIE_3_0 CFGDSN27)
		)
		(element CFGDSN28 1
			(pin CFGDSN28 output)
			(conn CFGDSN28 CFGDSN28 ==> PCIE_3_0 CFGDSN28)
		)
		(element CFGDSN29 1
			(pin CFGDSN29 output)
			(conn CFGDSN29 CFGDSN29 ==> PCIE_3_0 CFGDSN29)
		)
		(element CFGDSN30 1
			(pin CFGDSN30 output)
			(conn CFGDSN30 CFGDSN30 ==> PCIE_3_0 CFGDSN30)
		)
		(element CFGDSN31 1
			(pin CFGDSN31 output)
			(conn CFGDSN31 CFGDSN31 ==> PCIE_3_0 CFGDSN31)
		)
		(element CFGDSN32 1
			(pin CFGDSN32 output)
			(conn CFGDSN32 CFGDSN32 ==> PCIE_3_0 CFGDSN32)
		)
		(element CFGDSN33 1
			(pin CFGDSN33 output)
			(conn CFGDSN33 CFGDSN33 ==> PCIE_3_0 CFGDSN33)
		)
		(element CFGDSN34 1
			(pin CFGDSN34 output)
			(conn CFGDSN34 CFGDSN34 ==> PCIE_3_0 CFGDSN34)
		)
		(element CFGDSN35 1
			(pin CFGDSN35 output)
			(conn CFGDSN35 CFGDSN35 ==> PCIE_3_0 CFGDSN35)
		)
		(element CFGDSN36 1
			(pin CFGDSN36 output)
			(conn CFGDSN36 CFGDSN36 ==> PCIE_3_0 CFGDSN36)
		)
		(element CFGDSN37 1
			(pin CFGDSN37 output)
			(conn CFGDSN37 CFGDSN37 ==> PCIE_3_0 CFGDSN37)
		)
		(element CFGDSN38 1
			(pin CFGDSN38 output)
			(conn CFGDSN38 CFGDSN38 ==> PCIE_3_0 CFGDSN38)
		)
		(element CFGDSN39 1
			(pin CFGDSN39 output)
			(conn CFGDSN39 CFGDSN39 ==> PCIE_3_0 CFGDSN39)
		)
		(element CFGDSN40 1
			(pin CFGDSN40 output)
			(conn CFGDSN40 CFGDSN40 ==> PCIE_3_0 CFGDSN40)
		)
		(element CFGDSN41 1
			(pin CFGDSN41 output)
			(conn CFGDSN41 CFGDSN41 ==> PCIE_3_0 CFGDSN41)
		)
		(element CFGDSN42 1
			(pin CFGDSN42 output)
			(conn CFGDSN42 CFGDSN42 ==> PCIE_3_0 CFGDSN42)
		)
		(element CFGDSN43 1
			(pin CFGDSN43 output)
			(conn CFGDSN43 CFGDSN43 ==> PCIE_3_0 CFGDSN43)
		)
		(element CFGDSN44 1
			(pin CFGDSN44 output)
			(conn CFGDSN44 CFGDSN44 ==> PCIE_3_0 CFGDSN44)
		)
		(element CFGDSN45 1
			(pin CFGDSN45 output)
			(conn CFGDSN45 CFGDSN45 ==> PCIE_3_0 CFGDSN45)
		)
		(element CFGDSN46 1
			(pin CFGDSN46 output)
			(conn CFGDSN46 CFGDSN46 ==> PCIE_3_0 CFGDSN46)
		)
		(element CFGDSN47 1
			(pin CFGDSN47 output)
			(conn CFGDSN47 CFGDSN47 ==> PCIE_3_0 CFGDSN47)
		)
		(element CFGDSN48 1
			(pin CFGDSN48 output)
			(conn CFGDSN48 CFGDSN48 ==> PCIE_3_0 CFGDSN48)
		)
		(element CFGDSN49 1
			(pin CFGDSN49 output)
			(conn CFGDSN49 CFGDSN49 ==> PCIE_3_0 CFGDSN49)
		)
		(element CFGDSN50 1
			(pin CFGDSN50 output)
			(conn CFGDSN50 CFGDSN50 ==> PCIE_3_0 CFGDSN50)
		)
		(element CFGDSN51 1
			(pin CFGDSN51 output)
			(conn CFGDSN51 CFGDSN51 ==> PCIE_3_0 CFGDSN51)
		)
		(element CFGDSN52 1
			(pin CFGDSN52 output)
			(conn CFGDSN52 CFGDSN52 ==> PCIE_3_0 CFGDSN52)
		)
		(element CFGDSN53 1
			(pin CFGDSN53 output)
			(conn CFGDSN53 CFGDSN53 ==> PCIE_3_0 CFGDSN53)
		)
		(element CFGDSN54 1
			(pin CFGDSN54 output)
			(conn CFGDSN54 CFGDSN54 ==> PCIE_3_0 CFGDSN54)
		)
		(element CFGDSN55 1
			(pin CFGDSN55 output)
			(conn CFGDSN55 CFGDSN55 ==> PCIE_3_0 CFGDSN55)
		)
		(element CFGDSN56 1
			(pin CFGDSN56 output)
			(conn CFGDSN56 CFGDSN56 ==> PCIE_3_0 CFGDSN56)
		)
		(element CFGDSN57 1
			(pin CFGDSN57 output)
			(conn CFGDSN57 CFGDSN57 ==> PCIE_3_0 CFGDSN57)
		)
		(element CFGDSN58 1
			(pin CFGDSN58 output)
			(conn CFGDSN58 CFGDSN58 ==> PCIE_3_0 CFGDSN58)
		)
		(element CFGDSN59 1
			(pin CFGDSN59 output)
			(conn CFGDSN59 CFGDSN59 ==> PCIE_3_0 CFGDSN59)
		)
		(element CFGDSN60 1
			(pin CFGDSN60 output)
			(conn CFGDSN60 CFGDSN60 ==> PCIE_3_0 CFGDSN60)
		)
		(element CFGDSN61 1
			(pin CFGDSN61 output)
			(conn CFGDSN61 CFGDSN61 ==> PCIE_3_0 CFGDSN61)
		)
		(element CFGDSN62 1
			(pin CFGDSN62 output)
			(conn CFGDSN62 CFGDSN62 ==> PCIE_3_0 CFGDSN62)
		)
		(element CFGDSN63 1
			(pin CFGDSN63 output)
			(conn CFGDSN63 CFGDSN63 ==> PCIE_3_0 CFGDSN63)
		)
		(element CFGDSPORTNUMBER0 1
			(pin CFGDSPORTNUMBER0 output)
			(conn CFGDSPORTNUMBER0 CFGDSPORTNUMBER0 ==> PCIE_3_0 CFGDSPORTNUMBER0)
		)
		(element CFGDSPORTNUMBER1 1
			(pin CFGDSPORTNUMBER1 output)
			(conn CFGDSPORTNUMBER1 CFGDSPORTNUMBER1 ==> PCIE_3_0 CFGDSPORTNUMBER1)
		)
		(element CFGDSPORTNUMBER2 1
			(pin CFGDSPORTNUMBER2 output)
			(conn CFGDSPORTNUMBER2 CFGDSPORTNUMBER2 ==> PCIE_3_0 CFGDSPORTNUMBER2)
		)
		(element CFGDSPORTNUMBER3 1
			(pin CFGDSPORTNUMBER3 output)
			(conn CFGDSPORTNUMBER3 CFGDSPORTNUMBER3 ==> PCIE_3_0 CFGDSPORTNUMBER3)
		)
		(element CFGDSPORTNUMBER4 1
			(pin CFGDSPORTNUMBER4 output)
			(conn CFGDSPORTNUMBER4 CFGDSPORTNUMBER4 ==> PCIE_3_0 CFGDSPORTNUMBER4)
		)
		(element CFGDSPORTNUMBER5 1
			(pin CFGDSPORTNUMBER5 output)
			(conn CFGDSPORTNUMBER5 CFGDSPORTNUMBER5 ==> PCIE_3_0 CFGDSPORTNUMBER5)
		)
		(element CFGDSPORTNUMBER6 1
			(pin CFGDSPORTNUMBER6 output)
			(conn CFGDSPORTNUMBER6 CFGDSPORTNUMBER6 ==> PCIE_3_0 CFGDSPORTNUMBER6)
		)
		(element CFGDSPORTNUMBER7 1
			(pin CFGDSPORTNUMBER7 output)
			(conn CFGDSPORTNUMBER7 CFGDSPORTNUMBER7 ==> PCIE_3_0 CFGDSPORTNUMBER7)
		)
		(element CFGERRCORIN 1
			(pin CFGERRCORIN output)
			(conn CFGERRCORIN CFGERRCORIN ==> PCIE_3_0 CFGERRCORIN)
		)
		(element CFGERRCOROUT 1
			(pin CFGERRCOROUT input)
			(conn CFGERRCOROUT CFGERRCOROUT <== PCIE_3_0 CFGERRCOROUT)
		)
		(element CFGERRFATALOUT 1
			(pin CFGERRFATALOUT input)
			(conn CFGERRFATALOUT CFGERRFATALOUT <== PCIE_3_0 CFGERRFATALOUT)
		)
		(element CFGERRNONFATALOUT 1
			(pin CFGERRNONFATALOUT input)
			(conn CFGERRNONFATALOUT CFGERRNONFATALOUT <== PCIE_3_0 CFGERRNONFATALOUT)
		)
		(element CFGERRUNCORIN 1
			(pin CFGERRUNCORIN output)
			(conn CFGERRUNCORIN CFGERRUNCORIN ==> PCIE_3_0 CFGERRUNCORIN)
		)
		(element CFGEXTFUNCTIONNUMBER0 1
			(pin CFGEXTFUNCTIONNUMBER0 input)
			(conn CFGEXTFUNCTIONNUMBER0 CFGEXTFUNCTIONNUMBER0 <== PCIE_3_0 CFGEXTFUNCTIONNUMBER0)
		)
		(element CFGEXTFUNCTIONNUMBER1 1
			(pin CFGEXTFUNCTIONNUMBER1 input)
			(conn CFGEXTFUNCTIONNUMBER1 CFGEXTFUNCTIONNUMBER1 <== PCIE_3_0 CFGEXTFUNCTIONNUMBER1)
		)
		(element CFGEXTFUNCTIONNUMBER2 1
			(pin CFGEXTFUNCTIONNUMBER2 input)
			(conn CFGEXTFUNCTIONNUMBER2 CFGEXTFUNCTIONNUMBER2 <== PCIE_3_0 CFGEXTFUNCTIONNUMBER2)
		)
		(element CFGEXTFUNCTIONNUMBER3 1
			(pin CFGEXTFUNCTIONNUMBER3 input)
			(conn CFGEXTFUNCTIONNUMBER3 CFGEXTFUNCTIONNUMBER3 <== PCIE_3_0 CFGEXTFUNCTIONNUMBER3)
		)
		(element CFGEXTFUNCTIONNUMBER4 1
			(pin CFGEXTFUNCTIONNUMBER4 input)
			(conn CFGEXTFUNCTIONNUMBER4 CFGEXTFUNCTIONNUMBER4 <== PCIE_3_0 CFGEXTFUNCTIONNUMBER4)
		)
		(element CFGEXTFUNCTIONNUMBER5 1
			(pin CFGEXTFUNCTIONNUMBER5 input)
			(conn CFGEXTFUNCTIONNUMBER5 CFGEXTFUNCTIONNUMBER5 <== PCIE_3_0 CFGEXTFUNCTIONNUMBER5)
		)
		(element CFGEXTFUNCTIONNUMBER6 1
			(pin CFGEXTFUNCTIONNUMBER6 input)
			(conn CFGEXTFUNCTIONNUMBER6 CFGEXTFUNCTIONNUMBER6 <== PCIE_3_0 CFGEXTFUNCTIONNUMBER6)
		)
		(element CFGEXTFUNCTIONNUMBER7 1
			(pin CFGEXTFUNCTIONNUMBER7 input)
			(conn CFGEXTFUNCTIONNUMBER7 CFGEXTFUNCTIONNUMBER7 <== PCIE_3_0 CFGEXTFUNCTIONNUMBER7)
		)
		(element CFGEXTREADDATAVALID 1
			(pin CFGEXTREADDATAVALID output)
			(conn CFGEXTREADDATAVALID CFGEXTREADDATAVALID ==> PCIE_3_0 CFGEXTREADDATAVALID)
		)
		(element CFGEXTREADDATA0 1
			(pin CFGEXTREADDATA0 output)
			(conn CFGEXTREADDATA0 CFGEXTREADDATA0 ==> PCIE_3_0 CFGEXTREADDATA0)
		)
		(element CFGEXTREADDATA1 1
			(pin CFGEXTREADDATA1 output)
			(conn CFGEXTREADDATA1 CFGEXTREADDATA1 ==> PCIE_3_0 CFGEXTREADDATA1)
		)
		(element CFGEXTREADDATA2 1
			(pin CFGEXTREADDATA2 output)
			(conn CFGEXTREADDATA2 CFGEXTREADDATA2 ==> PCIE_3_0 CFGEXTREADDATA2)
		)
		(element CFGEXTREADDATA3 1
			(pin CFGEXTREADDATA3 output)
			(conn CFGEXTREADDATA3 CFGEXTREADDATA3 ==> PCIE_3_0 CFGEXTREADDATA3)
		)
		(element CFGEXTREADDATA4 1
			(pin CFGEXTREADDATA4 output)
			(conn CFGEXTREADDATA4 CFGEXTREADDATA4 ==> PCIE_3_0 CFGEXTREADDATA4)
		)
		(element CFGEXTREADDATA5 1
			(pin CFGEXTREADDATA5 output)
			(conn CFGEXTREADDATA5 CFGEXTREADDATA5 ==> PCIE_3_0 CFGEXTREADDATA5)
		)
		(element CFGEXTREADDATA6 1
			(pin CFGEXTREADDATA6 output)
			(conn CFGEXTREADDATA6 CFGEXTREADDATA6 ==> PCIE_3_0 CFGEXTREADDATA6)
		)
		(element CFGEXTREADDATA7 1
			(pin CFGEXTREADDATA7 output)
			(conn CFGEXTREADDATA7 CFGEXTREADDATA7 ==> PCIE_3_0 CFGEXTREADDATA7)
		)
		(element CFGEXTREADDATA8 1
			(pin CFGEXTREADDATA8 output)
			(conn CFGEXTREADDATA8 CFGEXTREADDATA8 ==> PCIE_3_0 CFGEXTREADDATA8)
		)
		(element CFGEXTREADDATA9 1
			(pin CFGEXTREADDATA9 output)
			(conn CFGEXTREADDATA9 CFGEXTREADDATA9 ==> PCIE_3_0 CFGEXTREADDATA9)
		)
		(element CFGEXTREADDATA10 1
			(pin CFGEXTREADDATA10 output)
			(conn CFGEXTREADDATA10 CFGEXTREADDATA10 ==> PCIE_3_0 CFGEXTREADDATA10)
		)
		(element CFGEXTREADDATA11 1
			(pin CFGEXTREADDATA11 output)
			(conn CFGEXTREADDATA11 CFGEXTREADDATA11 ==> PCIE_3_0 CFGEXTREADDATA11)
		)
		(element CFGEXTREADDATA12 1
			(pin CFGEXTREADDATA12 output)
			(conn CFGEXTREADDATA12 CFGEXTREADDATA12 ==> PCIE_3_0 CFGEXTREADDATA12)
		)
		(element CFGEXTREADDATA13 1
			(pin CFGEXTREADDATA13 output)
			(conn CFGEXTREADDATA13 CFGEXTREADDATA13 ==> PCIE_3_0 CFGEXTREADDATA13)
		)
		(element CFGEXTREADDATA14 1
			(pin CFGEXTREADDATA14 output)
			(conn CFGEXTREADDATA14 CFGEXTREADDATA14 ==> PCIE_3_0 CFGEXTREADDATA14)
		)
		(element CFGEXTREADDATA15 1
			(pin CFGEXTREADDATA15 output)
			(conn CFGEXTREADDATA15 CFGEXTREADDATA15 ==> PCIE_3_0 CFGEXTREADDATA15)
		)
		(element CFGEXTREADDATA16 1
			(pin CFGEXTREADDATA16 output)
			(conn CFGEXTREADDATA16 CFGEXTREADDATA16 ==> PCIE_3_0 CFGEXTREADDATA16)
		)
		(element CFGEXTREADDATA17 1
			(pin CFGEXTREADDATA17 output)
			(conn CFGEXTREADDATA17 CFGEXTREADDATA17 ==> PCIE_3_0 CFGEXTREADDATA17)
		)
		(element CFGEXTREADDATA18 1
			(pin CFGEXTREADDATA18 output)
			(conn CFGEXTREADDATA18 CFGEXTREADDATA18 ==> PCIE_3_0 CFGEXTREADDATA18)
		)
		(element CFGEXTREADDATA19 1
			(pin CFGEXTREADDATA19 output)
			(conn CFGEXTREADDATA19 CFGEXTREADDATA19 ==> PCIE_3_0 CFGEXTREADDATA19)
		)
		(element CFGEXTREADDATA20 1
			(pin CFGEXTREADDATA20 output)
			(conn CFGEXTREADDATA20 CFGEXTREADDATA20 ==> PCIE_3_0 CFGEXTREADDATA20)
		)
		(element CFGEXTREADDATA21 1
			(pin CFGEXTREADDATA21 output)
			(conn CFGEXTREADDATA21 CFGEXTREADDATA21 ==> PCIE_3_0 CFGEXTREADDATA21)
		)
		(element CFGEXTREADDATA22 1
			(pin CFGEXTREADDATA22 output)
			(conn CFGEXTREADDATA22 CFGEXTREADDATA22 ==> PCIE_3_0 CFGEXTREADDATA22)
		)
		(element CFGEXTREADDATA23 1
			(pin CFGEXTREADDATA23 output)
			(conn CFGEXTREADDATA23 CFGEXTREADDATA23 ==> PCIE_3_0 CFGEXTREADDATA23)
		)
		(element CFGEXTREADDATA24 1
			(pin CFGEXTREADDATA24 output)
			(conn CFGEXTREADDATA24 CFGEXTREADDATA24 ==> PCIE_3_0 CFGEXTREADDATA24)
		)
		(element CFGEXTREADDATA25 1
			(pin CFGEXTREADDATA25 output)
			(conn CFGEXTREADDATA25 CFGEXTREADDATA25 ==> PCIE_3_0 CFGEXTREADDATA25)
		)
		(element CFGEXTREADDATA26 1
			(pin CFGEXTREADDATA26 output)
			(conn CFGEXTREADDATA26 CFGEXTREADDATA26 ==> PCIE_3_0 CFGEXTREADDATA26)
		)
		(element CFGEXTREADDATA27 1
			(pin CFGEXTREADDATA27 output)
			(conn CFGEXTREADDATA27 CFGEXTREADDATA27 ==> PCIE_3_0 CFGEXTREADDATA27)
		)
		(element CFGEXTREADDATA28 1
			(pin CFGEXTREADDATA28 output)
			(conn CFGEXTREADDATA28 CFGEXTREADDATA28 ==> PCIE_3_0 CFGEXTREADDATA28)
		)
		(element CFGEXTREADDATA29 1
			(pin CFGEXTREADDATA29 output)
			(conn CFGEXTREADDATA29 CFGEXTREADDATA29 ==> PCIE_3_0 CFGEXTREADDATA29)
		)
		(element CFGEXTREADDATA30 1
			(pin CFGEXTREADDATA30 output)
			(conn CFGEXTREADDATA30 CFGEXTREADDATA30 ==> PCIE_3_0 CFGEXTREADDATA30)
		)
		(element CFGEXTREADDATA31 1
			(pin CFGEXTREADDATA31 output)
			(conn CFGEXTREADDATA31 CFGEXTREADDATA31 ==> PCIE_3_0 CFGEXTREADDATA31)
		)
		(element CFGEXTREADRECEIVED 1
			(pin CFGEXTREADRECEIVED input)
			(conn CFGEXTREADRECEIVED CFGEXTREADRECEIVED <== PCIE_3_0 CFGEXTREADRECEIVED)
		)
		(element CFGEXTREGISTERNUMBER0 1
			(pin CFGEXTREGISTERNUMBER0 input)
			(conn CFGEXTREGISTERNUMBER0 CFGEXTREGISTERNUMBER0 <== PCIE_3_0 CFGEXTREGISTERNUMBER0)
		)
		(element CFGEXTREGISTERNUMBER1 1
			(pin CFGEXTREGISTERNUMBER1 input)
			(conn CFGEXTREGISTERNUMBER1 CFGEXTREGISTERNUMBER1 <== PCIE_3_0 CFGEXTREGISTERNUMBER1)
		)
		(element CFGEXTREGISTERNUMBER2 1
			(pin CFGEXTREGISTERNUMBER2 input)
			(conn CFGEXTREGISTERNUMBER2 CFGEXTREGISTERNUMBER2 <== PCIE_3_0 CFGEXTREGISTERNUMBER2)
		)
		(element CFGEXTREGISTERNUMBER3 1
			(pin CFGEXTREGISTERNUMBER3 input)
			(conn CFGEXTREGISTERNUMBER3 CFGEXTREGISTERNUMBER3 <== PCIE_3_0 CFGEXTREGISTERNUMBER3)
		)
		(element CFGEXTREGISTERNUMBER4 1
			(pin CFGEXTREGISTERNUMBER4 input)
			(conn CFGEXTREGISTERNUMBER4 CFGEXTREGISTERNUMBER4 <== PCIE_3_0 CFGEXTREGISTERNUMBER4)
		)
		(element CFGEXTREGISTERNUMBER5 1
			(pin CFGEXTREGISTERNUMBER5 input)
			(conn CFGEXTREGISTERNUMBER5 CFGEXTREGISTERNUMBER5 <== PCIE_3_0 CFGEXTREGISTERNUMBER5)
		)
		(element CFGEXTREGISTERNUMBER6 1
			(pin CFGEXTREGISTERNUMBER6 input)
			(conn CFGEXTREGISTERNUMBER6 CFGEXTREGISTERNUMBER6 <== PCIE_3_0 CFGEXTREGISTERNUMBER6)
		)
		(element CFGEXTREGISTERNUMBER7 1
			(pin CFGEXTREGISTERNUMBER7 input)
			(conn CFGEXTREGISTERNUMBER7 CFGEXTREGISTERNUMBER7 <== PCIE_3_0 CFGEXTREGISTERNUMBER7)
		)
		(element CFGEXTREGISTERNUMBER8 1
			(pin CFGEXTREGISTERNUMBER8 input)
			(conn CFGEXTREGISTERNUMBER8 CFGEXTREGISTERNUMBER8 <== PCIE_3_0 CFGEXTREGISTERNUMBER8)
		)
		(element CFGEXTREGISTERNUMBER9 1
			(pin CFGEXTREGISTERNUMBER9 input)
			(conn CFGEXTREGISTERNUMBER9 CFGEXTREGISTERNUMBER9 <== PCIE_3_0 CFGEXTREGISTERNUMBER9)
		)
		(element CFGEXTWRITEBYTEENABLE0 1
			(pin CFGEXTWRITEBYTEENABLE0 input)
			(conn CFGEXTWRITEBYTEENABLE0 CFGEXTWRITEBYTEENABLE0 <== PCIE_3_0 CFGEXTWRITEBYTEENABLE0)
		)
		(element CFGEXTWRITEBYTEENABLE1 1
			(pin CFGEXTWRITEBYTEENABLE1 input)
			(conn CFGEXTWRITEBYTEENABLE1 CFGEXTWRITEBYTEENABLE1 <== PCIE_3_0 CFGEXTWRITEBYTEENABLE1)
		)
		(element CFGEXTWRITEBYTEENABLE2 1
			(pin CFGEXTWRITEBYTEENABLE2 input)
			(conn CFGEXTWRITEBYTEENABLE2 CFGEXTWRITEBYTEENABLE2 <== PCIE_3_0 CFGEXTWRITEBYTEENABLE2)
		)
		(element CFGEXTWRITEBYTEENABLE3 1
			(pin CFGEXTWRITEBYTEENABLE3 input)
			(conn CFGEXTWRITEBYTEENABLE3 CFGEXTWRITEBYTEENABLE3 <== PCIE_3_0 CFGEXTWRITEBYTEENABLE3)
		)
		(element CFGEXTWRITEDATA0 1
			(pin CFGEXTWRITEDATA0 input)
			(conn CFGEXTWRITEDATA0 CFGEXTWRITEDATA0 <== PCIE_3_0 CFGEXTWRITEDATA0)
		)
		(element CFGEXTWRITEDATA1 1
			(pin CFGEXTWRITEDATA1 input)
			(conn CFGEXTWRITEDATA1 CFGEXTWRITEDATA1 <== PCIE_3_0 CFGEXTWRITEDATA1)
		)
		(element CFGEXTWRITEDATA2 1
			(pin CFGEXTWRITEDATA2 input)
			(conn CFGEXTWRITEDATA2 CFGEXTWRITEDATA2 <== PCIE_3_0 CFGEXTWRITEDATA2)
		)
		(element CFGEXTWRITEDATA3 1
			(pin CFGEXTWRITEDATA3 input)
			(conn CFGEXTWRITEDATA3 CFGEXTWRITEDATA3 <== PCIE_3_0 CFGEXTWRITEDATA3)
		)
		(element CFGEXTWRITEDATA4 1
			(pin CFGEXTWRITEDATA4 input)
			(conn CFGEXTWRITEDATA4 CFGEXTWRITEDATA4 <== PCIE_3_0 CFGEXTWRITEDATA4)
		)
		(element CFGEXTWRITEDATA5 1
			(pin CFGEXTWRITEDATA5 input)
			(conn CFGEXTWRITEDATA5 CFGEXTWRITEDATA5 <== PCIE_3_0 CFGEXTWRITEDATA5)
		)
		(element CFGEXTWRITEDATA6 1
			(pin CFGEXTWRITEDATA6 input)
			(conn CFGEXTWRITEDATA6 CFGEXTWRITEDATA6 <== PCIE_3_0 CFGEXTWRITEDATA6)
		)
		(element CFGEXTWRITEDATA7 1
			(pin CFGEXTWRITEDATA7 input)
			(conn CFGEXTWRITEDATA7 CFGEXTWRITEDATA7 <== PCIE_3_0 CFGEXTWRITEDATA7)
		)
		(element CFGEXTWRITEDATA8 1
			(pin CFGEXTWRITEDATA8 input)
			(conn CFGEXTWRITEDATA8 CFGEXTWRITEDATA8 <== PCIE_3_0 CFGEXTWRITEDATA8)
		)
		(element CFGEXTWRITEDATA9 1
			(pin CFGEXTWRITEDATA9 input)
			(conn CFGEXTWRITEDATA9 CFGEXTWRITEDATA9 <== PCIE_3_0 CFGEXTWRITEDATA9)
		)
		(element CFGEXTWRITEDATA10 1
			(pin CFGEXTWRITEDATA10 input)
			(conn CFGEXTWRITEDATA10 CFGEXTWRITEDATA10 <== PCIE_3_0 CFGEXTWRITEDATA10)
		)
		(element CFGEXTWRITEDATA11 1
			(pin CFGEXTWRITEDATA11 input)
			(conn CFGEXTWRITEDATA11 CFGEXTWRITEDATA11 <== PCIE_3_0 CFGEXTWRITEDATA11)
		)
		(element CFGEXTWRITEDATA12 1
			(pin CFGEXTWRITEDATA12 input)
			(conn CFGEXTWRITEDATA12 CFGEXTWRITEDATA12 <== PCIE_3_0 CFGEXTWRITEDATA12)
		)
		(element CFGEXTWRITEDATA13 1
			(pin CFGEXTWRITEDATA13 input)
			(conn CFGEXTWRITEDATA13 CFGEXTWRITEDATA13 <== PCIE_3_0 CFGEXTWRITEDATA13)
		)
		(element CFGEXTWRITEDATA14 1
			(pin CFGEXTWRITEDATA14 input)
			(conn CFGEXTWRITEDATA14 CFGEXTWRITEDATA14 <== PCIE_3_0 CFGEXTWRITEDATA14)
		)
		(element CFGEXTWRITEDATA15 1
			(pin CFGEXTWRITEDATA15 input)
			(conn CFGEXTWRITEDATA15 CFGEXTWRITEDATA15 <== PCIE_3_0 CFGEXTWRITEDATA15)
		)
		(element CFGEXTWRITEDATA16 1
			(pin CFGEXTWRITEDATA16 input)
			(conn CFGEXTWRITEDATA16 CFGEXTWRITEDATA16 <== PCIE_3_0 CFGEXTWRITEDATA16)
		)
		(element CFGEXTWRITEDATA17 1
			(pin CFGEXTWRITEDATA17 input)
			(conn CFGEXTWRITEDATA17 CFGEXTWRITEDATA17 <== PCIE_3_0 CFGEXTWRITEDATA17)
		)
		(element CFGEXTWRITEDATA18 1
			(pin CFGEXTWRITEDATA18 input)
			(conn CFGEXTWRITEDATA18 CFGEXTWRITEDATA18 <== PCIE_3_0 CFGEXTWRITEDATA18)
		)
		(element CFGEXTWRITEDATA19 1
			(pin CFGEXTWRITEDATA19 input)
			(conn CFGEXTWRITEDATA19 CFGEXTWRITEDATA19 <== PCIE_3_0 CFGEXTWRITEDATA19)
		)
		(element CFGEXTWRITEDATA20 1
			(pin CFGEXTWRITEDATA20 input)
			(conn CFGEXTWRITEDATA20 CFGEXTWRITEDATA20 <== PCIE_3_0 CFGEXTWRITEDATA20)
		)
		(element CFGEXTWRITEDATA21 1
			(pin CFGEXTWRITEDATA21 input)
			(conn CFGEXTWRITEDATA21 CFGEXTWRITEDATA21 <== PCIE_3_0 CFGEXTWRITEDATA21)
		)
		(element CFGEXTWRITEDATA22 1
			(pin CFGEXTWRITEDATA22 input)
			(conn CFGEXTWRITEDATA22 CFGEXTWRITEDATA22 <== PCIE_3_0 CFGEXTWRITEDATA22)
		)
		(element CFGEXTWRITEDATA23 1
			(pin CFGEXTWRITEDATA23 input)
			(conn CFGEXTWRITEDATA23 CFGEXTWRITEDATA23 <== PCIE_3_0 CFGEXTWRITEDATA23)
		)
		(element CFGEXTWRITEDATA24 1
			(pin CFGEXTWRITEDATA24 input)
			(conn CFGEXTWRITEDATA24 CFGEXTWRITEDATA24 <== PCIE_3_0 CFGEXTWRITEDATA24)
		)
		(element CFGEXTWRITEDATA25 1
			(pin CFGEXTWRITEDATA25 input)
			(conn CFGEXTWRITEDATA25 CFGEXTWRITEDATA25 <== PCIE_3_0 CFGEXTWRITEDATA25)
		)
		(element CFGEXTWRITEDATA26 1
			(pin CFGEXTWRITEDATA26 input)
			(conn CFGEXTWRITEDATA26 CFGEXTWRITEDATA26 <== PCIE_3_0 CFGEXTWRITEDATA26)
		)
		(element CFGEXTWRITEDATA27 1
			(pin CFGEXTWRITEDATA27 input)
			(conn CFGEXTWRITEDATA27 CFGEXTWRITEDATA27 <== PCIE_3_0 CFGEXTWRITEDATA27)
		)
		(element CFGEXTWRITEDATA28 1
			(pin CFGEXTWRITEDATA28 input)
			(conn CFGEXTWRITEDATA28 CFGEXTWRITEDATA28 <== PCIE_3_0 CFGEXTWRITEDATA28)
		)
		(element CFGEXTWRITEDATA29 1
			(pin CFGEXTWRITEDATA29 input)
			(conn CFGEXTWRITEDATA29 CFGEXTWRITEDATA29 <== PCIE_3_0 CFGEXTWRITEDATA29)
		)
		(element CFGEXTWRITEDATA30 1
			(pin CFGEXTWRITEDATA30 input)
			(conn CFGEXTWRITEDATA30 CFGEXTWRITEDATA30 <== PCIE_3_0 CFGEXTWRITEDATA30)
		)
		(element CFGEXTWRITEDATA31 1
			(pin CFGEXTWRITEDATA31 input)
			(conn CFGEXTWRITEDATA31 CFGEXTWRITEDATA31 <== PCIE_3_0 CFGEXTWRITEDATA31)
		)
		(element CFGEXTWRITERECEIVED 1
			(pin CFGEXTWRITERECEIVED input)
			(conn CFGEXTWRITERECEIVED CFGEXTWRITERECEIVED <== PCIE_3_0 CFGEXTWRITERECEIVED)
		)
		(element CFGFCCPLD0 1
			(pin CFGFCCPLD0 input)
			(conn CFGFCCPLD0 CFGFCCPLD0 <== PCIE_3_0 CFGFCCPLD0)
		)
		(element CFGFCCPLD1 1
			(pin CFGFCCPLD1 input)
			(conn CFGFCCPLD1 CFGFCCPLD1 <== PCIE_3_0 CFGFCCPLD1)
		)
		(element CFGFCCPLD2 1
			(pin CFGFCCPLD2 input)
			(conn CFGFCCPLD2 CFGFCCPLD2 <== PCIE_3_0 CFGFCCPLD2)
		)
		(element CFGFCCPLD3 1
			(pin CFGFCCPLD3 input)
			(conn CFGFCCPLD3 CFGFCCPLD3 <== PCIE_3_0 CFGFCCPLD3)
		)
		(element CFGFCCPLD4 1
			(pin CFGFCCPLD4 input)
			(conn CFGFCCPLD4 CFGFCCPLD4 <== PCIE_3_0 CFGFCCPLD4)
		)
		(element CFGFCCPLD5 1
			(pin CFGFCCPLD5 input)
			(conn CFGFCCPLD5 CFGFCCPLD5 <== PCIE_3_0 CFGFCCPLD5)
		)
		(element CFGFCCPLD6 1
			(pin CFGFCCPLD6 input)
			(conn CFGFCCPLD6 CFGFCCPLD6 <== PCIE_3_0 CFGFCCPLD6)
		)
		(element CFGFCCPLD7 1
			(pin CFGFCCPLD7 input)
			(conn CFGFCCPLD7 CFGFCCPLD7 <== PCIE_3_0 CFGFCCPLD7)
		)
		(element CFGFCCPLD8 1
			(pin CFGFCCPLD8 input)
			(conn CFGFCCPLD8 CFGFCCPLD8 <== PCIE_3_0 CFGFCCPLD8)
		)
		(element CFGFCCPLD9 1
			(pin CFGFCCPLD9 input)
			(conn CFGFCCPLD9 CFGFCCPLD9 <== PCIE_3_0 CFGFCCPLD9)
		)
		(element CFGFCCPLD10 1
			(pin CFGFCCPLD10 input)
			(conn CFGFCCPLD10 CFGFCCPLD10 <== PCIE_3_0 CFGFCCPLD10)
		)
		(element CFGFCCPLD11 1
			(pin CFGFCCPLD11 input)
			(conn CFGFCCPLD11 CFGFCCPLD11 <== PCIE_3_0 CFGFCCPLD11)
		)
		(element CFGFCCPLH0 1
			(pin CFGFCCPLH0 input)
			(conn CFGFCCPLH0 CFGFCCPLH0 <== PCIE_3_0 CFGFCCPLH0)
		)
		(element CFGFCCPLH1 1
			(pin CFGFCCPLH1 input)
			(conn CFGFCCPLH1 CFGFCCPLH1 <== PCIE_3_0 CFGFCCPLH1)
		)
		(element CFGFCCPLH2 1
			(pin CFGFCCPLH2 input)
			(conn CFGFCCPLH2 CFGFCCPLH2 <== PCIE_3_0 CFGFCCPLH2)
		)
		(element CFGFCCPLH3 1
			(pin CFGFCCPLH3 input)
			(conn CFGFCCPLH3 CFGFCCPLH3 <== PCIE_3_0 CFGFCCPLH3)
		)
		(element CFGFCCPLH4 1
			(pin CFGFCCPLH4 input)
			(conn CFGFCCPLH4 CFGFCCPLH4 <== PCIE_3_0 CFGFCCPLH4)
		)
		(element CFGFCCPLH5 1
			(pin CFGFCCPLH5 input)
			(conn CFGFCCPLH5 CFGFCCPLH5 <== PCIE_3_0 CFGFCCPLH5)
		)
		(element CFGFCCPLH6 1
			(pin CFGFCCPLH6 input)
			(conn CFGFCCPLH6 CFGFCCPLH6 <== PCIE_3_0 CFGFCCPLH6)
		)
		(element CFGFCCPLH7 1
			(pin CFGFCCPLH7 input)
			(conn CFGFCCPLH7 CFGFCCPLH7 <== PCIE_3_0 CFGFCCPLH7)
		)
		(element CFGFCNPD0 1
			(pin CFGFCNPD0 input)
			(conn CFGFCNPD0 CFGFCNPD0 <== PCIE_3_0 CFGFCNPD0)
		)
		(element CFGFCNPD1 1
			(pin CFGFCNPD1 input)
			(conn CFGFCNPD1 CFGFCNPD1 <== PCIE_3_0 CFGFCNPD1)
		)
		(element CFGFCNPD2 1
			(pin CFGFCNPD2 input)
			(conn CFGFCNPD2 CFGFCNPD2 <== PCIE_3_0 CFGFCNPD2)
		)
		(element CFGFCNPD3 1
			(pin CFGFCNPD3 input)
			(conn CFGFCNPD3 CFGFCNPD3 <== PCIE_3_0 CFGFCNPD3)
		)
		(element CFGFCNPD4 1
			(pin CFGFCNPD4 input)
			(conn CFGFCNPD4 CFGFCNPD4 <== PCIE_3_0 CFGFCNPD4)
		)
		(element CFGFCNPD5 1
			(pin CFGFCNPD5 input)
			(conn CFGFCNPD5 CFGFCNPD5 <== PCIE_3_0 CFGFCNPD5)
		)
		(element CFGFCNPD6 1
			(pin CFGFCNPD6 input)
			(conn CFGFCNPD6 CFGFCNPD6 <== PCIE_3_0 CFGFCNPD6)
		)
		(element CFGFCNPD7 1
			(pin CFGFCNPD7 input)
			(conn CFGFCNPD7 CFGFCNPD7 <== PCIE_3_0 CFGFCNPD7)
		)
		(element CFGFCNPD8 1
			(pin CFGFCNPD8 input)
			(conn CFGFCNPD8 CFGFCNPD8 <== PCIE_3_0 CFGFCNPD8)
		)
		(element CFGFCNPD9 1
			(pin CFGFCNPD9 input)
			(conn CFGFCNPD9 CFGFCNPD9 <== PCIE_3_0 CFGFCNPD9)
		)
		(element CFGFCNPD10 1
			(pin CFGFCNPD10 input)
			(conn CFGFCNPD10 CFGFCNPD10 <== PCIE_3_0 CFGFCNPD10)
		)
		(element CFGFCNPD11 1
			(pin CFGFCNPD11 input)
			(conn CFGFCNPD11 CFGFCNPD11 <== PCIE_3_0 CFGFCNPD11)
		)
		(element CFGFCNPH0 1
			(pin CFGFCNPH0 input)
			(conn CFGFCNPH0 CFGFCNPH0 <== PCIE_3_0 CFGFCNPH0)
		)
		(element CFGFCNPH1 1
			(pin CFGFCNPH1 input)
			(conn CFGFCNPH1 CFGFCNPH1 <== PCIE_3_0 CFGFCNPH1)
		)
		(element CFGFCNPH2 1
			(pin CFGFCNPH2 input)
			(conn CFGFCNPH2 CFGFCNPH2 <== PCIE_3_0 CFGFCNPH2)
		)
		(element CFGFCNPH3 1
			(pin CFGFCNPH3 input)
			(conn CFGFCNPH3 CFGFCNPH3 <== PCIE_3_0 CFGFCNPH3)
		)
		(element CFGFCNPH4 1
			(pin CFGFCNPH4 input)
			(conn CFGFCNPH4 CFGFCNPH4 <== PCIE_3_0 CFGFCNPH4)
		)
		(element CFGFCNPH5 1
			(pin CFGFCNPH5 input)
			(conn CFGFCNPH5 CFGFCNPH5 <== PCIE_3_0 CFGFCNPH5)
		)
		(element CFGFCNPH6 1
			(pin CFGFCNPH6 input)
			(conn CFGFCNPH6 CFGFCNPH6 <== PCIE_3_0 CFGFCNPH6)
		)
		(element CFGFCNPH7 1
			(pin CFGFCNPH7 input)
			(conn CFGFCNPH7 CFGFCNPH7 <== PCIE_3_0 CFGFCNPH7)
		)
		(element CFGFCPD0 1
			(pin CFGFCPD0 input)
			(conn CFGFCPD0 CFGFCPD0 <== PCIE_3_0 CFGFCPD0)
		)
		(element CFGFCPD1 1
			(pin CFGFCPD1 input)
			(conn CFGFCPD1 CFGFCPD1 <== PCIE_3_0 CFGFCPD1)
		)
		(element CFGFCPD2 1
			(pin CFGFCPD2 input)
			(conn CFGFCPD2 CFGFCPD2 <== PCIE_3_0 CFGFCPD2)
		)
		(element CFGFCPD3 1
			(pin CFGFCPD3 input)
			(conn CFGFCPD3 CFGFCPD3 <== PCIE_3_0 CFGFCPD3)
		)
		(element CFGFCPD4 1
			(pin CFGFCPD4 input)
			(conn CFGFCPD4 CFGFCPD4 <== PCIE_3_0 CFGFCPD4)
		)
		(element CFGFCPD5 1
			(pin CFGFCPD5 input)
			(conn CFGFCPD5 CFGFCPD5 <== PCIE_3_0 CFGFCPD5)
		)
		(element CFGFCPD6 1
			(pin CFGFCPD6 input)
			(conn CFGFCPD6 CFGFCPD6 <== PCIE_3_0 CFGFCPD6)
		)
		(element CFGFCPD7 1
			(pin CFGFCPD7 input)
			(conn CFGFCPD7 CFGFCPD7 <== PCIE_3_0 CFGFCPD7)
		)
		(element CFGFCPD8 1
			(pin CFGFCPD8 input)
			(conn CFGFCPD8 CFGFCPD8 <== PCIE_3_0 CFGFCPD8)
		)
		(element CFGFCPD9 1
			(pin CFGFCPD9 input)
			(conn CFGFCPD9 CFGFCPD9 <== PCIE_3_0 CFGFCPD9)
		)
		(element CFGFCPD10 1
			(pin CFGFCPD10 input)
			(conn CFGFCPD10 CFGFCPD10 <== PCIE_3_0 CFGFCPD10)
		)
		(element CFGFCPD11 1
			(pin CFGFCPD11 input)
			(conn CFGFCPD11 CFGFCPD11 <== PCIE_3_0 CFGFCPD11)
		)
		(element CFGFCPH0 1
			(pin CFGFCPH0 input)
			(conn CFGFCPH0 CFGFCPH0 <== PCIE_3_0 CFGFCPH0)
		)
		(element CFGFCPH1 1
			(pin CFGFCPH1 input)
			(conn CFGFCPH1 CFGFCPH1 <== PCIE_3_0 CFGFCPH1)
		)
		(element CFGFCPH2 1
			(pin CFGFCPH2 input)
			(conn CFGFCPH2 CFGFCPH2 <== PCIE_3_0 CFGFCPH2)
		)
		(element CFGFCPH3 1
			(pin CFGFCPH3 input)
			(conn CFGFCPH3 CFGFCPH3 <== PCIE_3_0 CFGFCPH3)
		)
		(element CFGFCPH4 1
			(pin CFGFCPH4 input)
			(conn CFGFCPH4 CFGFCPH4 <== PCIE_3_0 CFGFCPH4)
		)
		(element CFGFCPH5 1
			(pin CFGFCPH5 input)
			(conn CFGFCPH5 CFGFCPH5 <== PCIE_3_0 CFGFCPH5)
		)
		(element CFGFCPH6 1
			(pin CFGFCPH6 input)
			(conn CFGFCPH6 CFGFCPH6 <== PCIE_3_0 CFGFCPH6)
		)
		(element CFGFCPH7 1
			(pin CFGFCPH7 input)
			(conn CFGFCPH7 CFGFCPH7 <== PCIE_3_0 CFGFCPH7)
		)
		(element CFGFCSEL0 1
			(pin CFGFCSEL0 output)
			(conn CFGFCSEL0 CFGFCSEL0 ==> PCIE_3_0 CFGFCSEL0)
		)
		(element CFGFCSEL1 1
			(pin CFGFCSEL1 output)
			(conn CFGFCSEL1 CFGFCSEL1 ==> PCIE_3_0 CFGFCSEL1)
		)
		(element CFGFCSEL2 1
			(pin CFGFCSEL2 output)
			(conn CFGFCSEL2 CFGFCSEL2 ==> PCIE_3_0 CFGFCSEL2)
		)
		(element CFGFLRDONE0 1
			(pin CFGFLRDONE0 output)
			(conn CFGFLRDONE0 CFGFLRDONE0 ==> PCIE_3_0 CFGFLRDONE0)
		)
		(element CFGFLRDONE1 1
			(pin CFGFLRDONE1 output)
			(conn CFGFLRDONE1 CFGFLRDONE1 ==> PCIE_3_0 CFGFLRDONE1)
		)
		(element CFGFLRINPROCESS0 1
			(pin CFGFLRINPROCESS0 input)
			(conn CFGFLRINPROCESS0 CFGFLRINPROCESS0 <== PCIE_3_0 CFGFLRINPROCESS0)
		)
		(element CFGFLRINPROCESS1 1
			(pin CFGFLRINPROCESS1 input)
			(conn CFGFLRINPROCESS1 CFGFLRINPROCESS1 <== PCIE_3_0 CFGFLRINPROCESS1)
		)
		(element CFGFUNCTIONPOWERSTATE0 1
			(pin CFGFUNCTIONPOWERSTATE0 input)
			(conn CFGFUNCTIONPOWERSTATE0 CFGFUNCTIONPOWERSTATE0 <== PCIE_3_0 CFGFUNCTIONPOWERSTATE0)
		)
		(element CFGFUNCTIONPOWERSTATE1 1
			(pin CFGFUNCTIONPOWERSTATE1 input)
			(conn CFGFUNCTIONPOWERSTATE1 CFGFUNCTIONPOWERSTATE1 <== PCIE_3_0 CFGFUNCTIONPOWERSTATE1)
		)
		(element CFGFUNCTIONPOWERSTATE2 1
			(pin CFGFUNCTIONPOWERSTATE2 input)
			(conn CFGFUNCTIONPOWERSTATE2 CFGFUNCTIONPOWERSTATE2 <== PCIE_3_0 CFGFUNCTIONPOWERSTATE2)
		)
		(element CFGFUNCTIONPOWERSTATE3 1
			(pin CFGFUNCTIONPOWERSTATE3 input)
			(conn CFGFUNCTIONPOWERSTATE3 CFGFUNCTIONPOWERSTATE3 <== PCIE_3_0 CFGFUNCTIONPOWERSTATE3)
		)
		(element CFGFUNCTIONPOWERSTATE4 1
			(pin CFGFUNCTIONPOWERSTATE4 input)
			(conn CFGFUNCTIONPOWERSTATE4 CFGFUNCTIONPOWERSTATE4 <== PCIE_3_0 CFGFUNCTIONPOWERSTATE4)
		)
		(element CFGFUNCTIONPOWERSTATE5 1
			(pin CFGFUNCTIONPOWERSTATE5 input)
			(conn CFGFUNCTIONPOWERSTATE5 CFGFUNCTIONPOWERSTATE5 <== PCIE_3_0 CFGFUNCTIONPOWERSTATE5)
		)
		(element CFGFUNCTIONSTATUS0 1
			(pin CFGFUNCTIONSTATUS0 input)
			(conn CFGFUNCTIONSTATUS0 CFGFUNCTIONSTATUS0 <== PCIE_3_0 CFGFUNCTIONSTATUS0)
		)
		(element CFGFUNCTIONSTATUS1 1
			(pin CFGFUNCTIONSTATUS1 input)
			(conn CFGFUNCTIONSTATUS1 CFGFUNCTIONSTATUS1 <== PCIE_3_0 CFGFUNCTIONSTATUS1)
		)
		(element CFGFUNCTIONSTATUS2 1
			(pin CFGFUNCTIONSTATUS2 input)
			(conn CFGFUNCTIONSTATUS2 CFGFUNCTIONSTATUS2 <== PCIE_3_0 CFGFUNCTIONSTATUS2)
		)
		(element CFGFUNCTIONSTATUS3 1
			(pin CFGFUNCTIONSTATUS3 input)
			(conn CFGFUNCTIONSTATUS3 CFGFUNCTIONSTATUS3 <== PCIE_3_0 CFGFUNCTIONSTATUS3)
		)
		(element CFGFUNCTIONSTATUS4 1
			(pin CFGFUNCTIONSTATUS4 input)
			(conn CFGFUNCTIONSTATUS4 CFGFUNCTIONSTATUS4 <== PCIE_3_0 CFGFUNCTIONSTATUS4)
		)
		(element CFGFUNCTIONSTATUS5 1
			(pin CFGFUNCTIONSTATUS5 input)
			(conn CFGFUNCTIONSTATUS5 CFGFUNCTIONSTATUS5 <== PCIE_3_0 CFGFUNCTIONSTATUS5)
		)
		(element CFGFUNCTIONSTATUS6 1
			(pin CFGFUNCTIONSTATUS6 input)
			(conn CFGFUNCTIONSTATUS6 CFGFUNCTIONSTATUS6 <== PCIE_3_0 CFGFUNCTIONSTATUS6)
		)
		(element CFGFUNCTIONSTATUS7 1
			(pin CFGFUNCTIONSTATUS7 input)
			(conn CFGFUNCTIONSTATUS7 CFGFUNCTIONSTATUS7 <== PCIE_3_0 CFGFUNCTIONSTATUS7)
		)
		(element CFGHOTRESETIN 1
			(pin CFGHOTRESETIN output)
			(conn CFGHOTRESETIN CFGHOTRESETIN ==> PCIE_3_0 CFGHOTRESETIN)
		)
		(element CFGHOTRESETOUT 1
			(pin CFGHOTRESETOUT input)
			(conn CFGHOTRESETOUT CFGHOTRESETOUT <== PCIE_3_0 CFGHOTRESETOUT)
		)
		(element CFGINPUTUPDATEDONE 1
			(pin CFGINPUTUPDATEDONE input)
			(conn CFGINPUTUPDATEDONE CFGINPUTUPDATEDONE <== PCIE_3_0 CFGINPUTUPDATEDONE)
		)
		(element CFGINPUTUPDATEREQUEST 1
			(pin CFGINPUTUPDATEREQUEST output)
			(conn CFGINPUTUPDATEREQUEST CFGINPUTUPDATEREQUEST ==> PCIE_3_0 CFGINPUTUPDATEREQUEST)
		)
		(element CFGINTERRUPTAOUTPUT 1
			(pin CFGINTERRUPTAOUTPUT input)
			(conn CFGINTERRUPTAOUTPUT CFGINTERRUPTAOUTPUT <== PCIE_3_0 CFGINTERRUPTAOUTPUT)
		)
		(element CFGINTERRUPTBOUTPUT 1
			(pin CFGINTERRUPTBOUTPUT input)
			(conn CFGINTERRUPTBOUTPUT CFGINTERRUPTBOUTPUT <== PCIE_3_0 CFGINTERRUPTBOUTPUT)
		)
		(element CFGINTERRUPTCOUTPUT 1
			(pin CFGINTERRUPTCOUTPUT input)
			(conn CFGINTERRUPTCOUTPUT CFGINTERRUPTCOUTPUT <== PCIE_3_0 CFGINTERRUPTCOUTPUT)
		)
		(element CFGINTERRUPTDOUTPUT 1
			(pin CFGINTERRUPTDOUTPUT input)
			(conn CFGINTERRUPTDOUTPUT CFGINTERRUPTDOUTPUT <== PCIE_3_0 CFGINTERRUPTDOUTPUT)
		)
		(element CFGINTERRUPTINT0 1
			(pin CFGINTERRUPTINT0 output)
			(conn CFGINTERRUPTINT0 CFGINTERRUPTINT0 ==> PCIE_3_0 CFGINTERRUPTINT0)
		)
		(element CFGINTERRUPTINT1 1
			(pin CFGINTERRUPTINT1 output)
			(conn CFGINTERRUPTINT1 CFGINTERRUPTINT1 ==> PCIE_3_0 CFGINTERRUPTINT1)
		)
		(element CFGINTERRUPTINT2 1
			(pin CFGINTERRUPTINT2 output)
			(conn CFGINTERRUPTINT2 CFGINTERRUPTINT2 ==> PCIE_3_0 CFGINTERRUPTINT2)
		)
		(element CFGINTERRUPTINT3 1
			(pin CFGINTERRUPTINT3 output)
			(conn CFGINTERRUPTINT3 CFGINTERRUPTINT3 ==> PCIE_3_0 CFGINTERRUPTINT3)
		)
		(element CFGINTERRUPTMSIATTR0 1
			(pin CFGINTERRUPTMSIATTR0 output)
			(conn CFGINTERRUPTMSIATTR0 CFGINTERRUPTMSIATTR0 ==> PCIE_3_0 CFGINTERRUPTMSIATTR0)
		)
		(element CFGINTERRUPTMSIATTR1 1
			(pin CFGINTERRUPTMSIATTR1 output)
			(conn CFGINTERRUPTMSIATTR1 CFGINTERRUPTMSIATTR1 ==> PCIE_3_0 CFGINTERRUPTMSIATTR1)
		)
		(element CFGINTERRUPTMSIATTR2 1
			(pin CFGINTERRUPTMSIATTR2 output)
			(conn CFGINTERRUPTMSIATTR2 CFGINTERRUPTMSIATTR2 ==> PCIE_3_0 CFGINTERRUPTMSIATTR2)
		)
		(element CFGINTERRUPTMSIDATA0 1
			(pin CFGINTERRUPTMSIDATA0 input)
			(conn CFGINTERRUPTMSIDATA0 CFGINTERRUPTMSIDATA0 <== PCIE_3_0 CFGINTERRUPTMSIDATA0)
		)
		(element CFGINTERRUPTMSIDATA1 1
			(pin CFGINTERRUPTMSIDATA1 input)
			(conn CFGINTERRUPTMSIDATA1 CFGINTERRUPTMSIDATA1 <== PCIE_3_0 CFGINTERRUPTMSIDATA1)
		)
		(element CFGINTERRUPTMSIDATA2 1
			(pin CFGINTERRUPTMSIDATA2 input)
			(conn CFGINTERRUPTMSIDATA2 CFGINTERRUPTMSIDATA2 <== PCIE_3_0 CFGINTERRUPTMSIDATA2)
		)
		(element CFGINTERRUPTMSIDATA3 1
			(pin CFGINTERRUPTMSIDATA3 input)
			(conn CFGINTERRUPTMSIDATA3 CFGINTERRUPTMSIDATA3 <== PCIE_3_0 CFGINTERRUPTMSIDATA3)
		)
		(element CFGINTERRUPTMSIDATA4 1
			(pin CFGINTERRUPTMSIDATA4 input)
			(conn CFGINTERRUPTMSIDATA4 CFGINTERRUPTMSIDATA4 <== PCIE_3_0 CFGINTERRUPTMSIDATA4)
		)
		(element CFGINTERRUPTMSIDATA5 1
			(pin CFGINTERRUPTMSIDATA5 input)
			(conn CFGINTERRUPTMSIDATA5 CFGINTERRUPTMSIDATA5 <== PCIE_3_0 CFGINTERRUPTMSIDATA5)
		)
		(element CFGINTERRUPTMSIDATA6 1
			(pin CFGINTERRUPTMSIDATA6 input)
			(conn CFGINTERRUPTMSIDATA6 CFGINTERRUPTMSIDATA6 <== PCIE_3_0 CFGINTERRUPTMSIDATA6)
		)
		(element CFGINTERRUPTMSIDATA7 1
			(pin CFGINTERRUPTMSIDATA7 input)
			(conn CFGINTERRUPTMSIDATA7 CFGINTERRUPTMSIDATA7 <== PCIE_3_0 CFGINTERRUPTMSIDATA7)
		)
		(element CFGINTERRUPTMSIDATA8 1
			(pin CFGINTERRUPTMSIDATA8 input)
			(conn CFGINTERRUPTMSIDATA8 CFGINTERRUPTMSIDATA8 <== PCIE_3_0 CFGINTERRUPTMSIDATA8)
		)
		(element CFGINTERRUPTMSIDATA9 1
			(pin CFGINTERRUPTMSIDATA9 input)
			(conn CFGINTERRUPTMSIDATA9 CFGINTERRUPTMSIDATA9 <== PCIE_3_0 CFGINTERRUPTMSIDATA9)
		)
		(element CFGINTERRUPTMSIDATA10 1
			(pin CFGINTERRUPTMSIDATA10 input)
			(conn CFGINTERRUPTMSIDATA10 CFGINTERRUPTMSIDATA10 <== PCIE_3_0 CFGINTERRUPTMSIDATA10)
		)
		(element CFGINTERRUPTMSIDATA11 1
			(pin CFGINTERRUPTMSIDATA11 input)
			(conn CFGINTERRUPTMSIDATA11 CFGINTERRUPTMSIDATA11 <== PCIE_3_0 CFGINTERRUPTMSIDATA11)
		)
		(element CFGINTERRUPTMSIDATA12 1
			(pin CFGINTERRUPTMSIDATA12 input)
			(conn CFGINTERRUPTMSIDATA12 CFGINTERRUPTMSIDATA12 <== PCIE_3_0 CFGINTERRUPTMSIDATA12)
		)
		(element CFGINTERRUPTMSIDATA13 1
			(pin CFGINTERRUPTMSIDATA13 input)
			(conn CFGINTERRUPTMSIDATA13 CFGINTERRUPTMSIDATA13 <== PCIE_3_0 CFGINTERRUPTMSIDATA13)
		)
		(element CFGINTERRUPTMSIDATA14 1
			(pin CFGINTERRUPTMSIDATA14 input)
			(conn CFGINTERRUPTMSIDATA14 CFGINTERRUPTMSIDATA14 <== PCIE_3_0 CFGINTERRUPTMSIDATA14)
		)
		(element CFGINTERRUPTMSIDATA15 1
			(pin CFGINTERRUPTMSIDATA15 input)
			(conn CFGINTERRUPTMSIDATA15 CFGINTERRUPTMSIDATA15 <== PCIE_3_0 CFGINTERRUPTMSIDATA15)
		)
		(element CFGINTERRUPTMSIDATA16 1
			(pin CFGINTERRUPTMSIDATA16 input)
			(conn CFGINTERRUPTMSIDATA16 CFGINTERRUPTMSIDATA16 <== PCIE_3_0 CFGINTERRUPTMSIDATA16)
		)
		(element CFGINTERRUPTMSIDATA17 1
			(pin CFGINTERRUPTMSIDATA17 input)
			(conn CFGINTERRUPTMSIDATA17 CFGINTERRUPTMSIDATA17 <== PCIE_3_0 CFGINTERRUPTMSIDATA17)
		)
		(element CFGINTERRUPTMSIDATA18 1
			(pin CFGINTERRUPTMSIDATA18 input)
			(conn CFGINTERRUPTMSIDATA18 CFGINTERRUPTMSIDATA18 <== PCIE_3_0 CFGINTERRUPTMSIDATA18)
		)
		(element CFGINTERRUPTMSIDATA19 1
			(pin CFGINTERRUPTMSIDATA19 input)
			(conn CFGINTERRUPTMSIDATA19 CFGINTERRUPTMSIDATA19 <== PCIE_3_0 CFGINTERRUPTMSIDATA19)
		)
		(element CFGINTERRUPTMSIDATA20 1
			(pin CFGINTERRUPTMSIDATA20 input)
			(conn CFGINTERRUPTMSIDATA20 CFGINTERRUPTMSIDATA20 <== PCIE_3_0 CFGINTERRUPTMSIDATA20)
		)
		(element CFGINTERRUPTMSIDATA21 1
			(pin CFGINTERRUPTMSIDATA21 input)
			(conn CFGINTERRUPTMSIDATA21 CFGINTERRUPTMSIDATA21 <== PCIE_3_0 CFGINTERRUPTMSIDATA21)
		)
		(element CFGINTERRUPTMSIDATA22 1
			(pin CFGINTERRUPTMSIDATA22 input)
			(conn CFGINTERRUPTMSIDATA22 CFGINTERRUPTMSIDATA22 <== PCIE_3_0 CFGINTERRUPTMSIDATA22)
		)
		(element CFGINTERRUPTMSIDATA23 1
			(pin CFGINTERRUPTMSIDATA23 input)
			(conn CFGINTERRUPTMSIDATA23 CFGINTERRUPTMSIDATA23 <== PCIE_3_0 CFGINTERRUPTMSIDATA23)
		)
		(element CFGINTERRUPTMSIDATA24 1
			(pin CFGINTERRUPTMSIDATA24 input)
			(conn CFGINTERRUPTMSIDATA24 CFGINTERRUPTMSIDATA24 <== PCIE_3_0 CFGINTERRUPTMSIDATA24)
		)
		(element CFGINTERRUPTMSIDATA25 1
			(pin CFGINTERRUPTMSIDATA25 input)
			(conn CFGINTERRUPTMSIDATA25 CFGINTERRUPTMSIDATA25 <== PCIE_3_0 CFGINTERRUPTMSIDATA25)
		)
		(element CFGINTERRUPTMSIDATA26 1
			(pin CFGINTERRUPTMSIDATA26 input)
			(conn CFGINTERRUPTMSIDATA26 CFGINTERRUPTMSIDATA26 <== PCIE_3_0 CFGINTERRUPTMSIDATA26)
		)
		(element CFGINTERRUPTMSIDATA27 1
			(pin CFGINTERRUPTMSIDATA27 input)
			(conn CFGINTERRUPTMSIDATA27 CFGINTERRUPTMSIDATA27 <== PCIE_3_0 CFGINTERRUPTMSIDATA27)
		)
		(element CFGINTERRUPTMSIDATA28 1
			(pin CFGINTERRUPTMSIDATA28 input)
			(conn CFGINTERRUPTMSIDATA28 CFGINTERRUPTMSIDATA28 <== PCIE_3_0 CFGINTERRUPTMSIDATA28)
		)
		(element CFGINTERRUPTMSIDATA29 1
			(pin CFGINTERRUPTMSIDATA29 input)
			(conn CFGINTERRUPTMSIDATA29 CFGINTERRUPTMSIDATA29 <== PCIE_3_0 CFGINTERRUPTMSIDATA29)
		)
		(element CFGINTERRUPTMSIDATA30 1
			(pin CFGINTERRUPTMSIDATA30 input)
			(conn CFGINTERRUPTMSIDATA30 CFGINTERRUPTMSIDATA30 <== PCIE_3_0 CFGINTERRUPTMSIDATA30)
		)
		(element CFGINTERRUPTMSIDATA31 1
			(pin CFGINTERRUPTMSIDATA31 input)
			(conn CFGINTERRUPTMSIDATA31 CFGINTERRUPTMSIDATA31 <== PCIE_3_0 CFGINTERRUPTMSIDATA31)
		)
		(element CFGINTERRUPTMSIENABLE0 1
			(pin CFGINTERRUPTMSIENABLE0 input)
			(conn CFGINTERRUPTMSIENABLE0 CFGINTERRUPTMSIENABLE0 <== PCIE_3_0 CFGINTERRUPTMSIENABLE0)
		)
		(element CFGINTERRUPTMSIENABLE1 1
			(pin CFGINTERRUPTMSIENABLE1 input)
			(conn CFGINTERRUPTMSIENABLE1 CFGINTERRUPTMSIENABLE1 <== PCIE_3_0 CFGINTERRUPTMSIENABLE1)
		)
		(element CFGINTERRUPTMSIFAIL 1
			(pin CFGINTERRUPTMSIFAIL input)
			(conn CFGINTERRUPTMSIFAIL CFGINTERRUPTMSIFAIL <== PCIE_3_0 CFGINTERRUPTMSIFAIL)
		)
		(element CFGINTERRUPTMSIFUNCTIONNUMBER0 1
			(pin CFGINTERRUPTMSIFUNCTIONNUMBER0 output)
			(conn CFGINTERRUPTMSIFUNCTIONNUMBER0 CFGINTERRUPTMSIFUNCTIONNUMBER0 ==> PCIE_3_0 CFGINTERRUPTMSIFUNCTIONNUMBER0)
		)
		(element CFGINTERRUPTMSIFUNCTIONNUMBER1 1
			(pin CFGINTERRUPTMSIFUNCTIONNUMBER1 output)
			(conn CFGINTERRUPTMSIFUNCTIONNUMBER1 CFGINTERRUPTMSIFUNCTIONNUMBER1 ==> PCIE_3_0 CFGINTERRUPTMSIFUNCTIONNUMBER1)
		)
		(element CFGINTERRUPTMSIFUNCTIONNUMBER2 1
			(pin CFGINTERRUPTMSIFUNCTIONNUMBER2 output)
			(conn CFGINTERRUPTMSIFUNCTIONNUMBER2 CFGINTERRUPTMSIFUNCTIONNUMBER2 ==> PCIE_3_0 CFGINTERRUPTMSIFUNCTIONNUMBER2)
		)
		(element CFGINTERRUPTMSIINT0 1
			(pin CFGINTERRUPTMSIINT0 output)
			(conn CFGINTERRUPTMSIINT0 CFGINTERRUPTMSIINT0 ==> PCIE_3_0 CFGINTERRUPTMSIINT0)
		)
		(element CFGINTERRUPTMSIINT1 1
			(pin CFGINTERRUPTMSIINT1 output)
			(conn CFGINTERRUPTMSIINT1 CFGINTERRUPTMSIINT1 ==> PCIE_3_0 CFGINTERRUPTMSIINT1)
		)
		(element CFGINTERRUPTMSIINT2 1
			(pin CFGINTERRUPTMSIINT2 output)
			(conn CFGINTERRUPTMSIINT2 CFGINTERRUPTMSIINT2 ==> PCIE_3_0 CFGINTERRUPTMSIINT2)
		)
		(element CFGINTERRUPTMSIINT3 1
			(pin CFGINTERRUPTMSIINT3 output)
			(conn CFGINTERRUPTMSIINT3 CFGINTERRUPTMSIINT3 ==> PCIE_3_0 CFGINTERRUPTMSIINT3)
		)
		(element CFGINTERRUPTMSIINT4 1
			(pin CFGINTERRUPTMSIINT4 output)
			(conn CFGINTERRUPTMSIINT4 CFGINTERRUPTMSIINT4 ==> PCIE_3_0 CFGINTERRUPTMSIINT4)
		)
		(element CFGINTERRUPTMSIINT5 1
			(pin CFGINTERRUPTMSIINT5 output)
			(conn CFGINTERRUPTMSIINT5 CFGINTERRUPTMSIINT5 ==> PCIE_3_0 CFGINTERRUPTMSIINT5)
		)
		(element CFGINTERRUPTMSIINT6 1
			(pin CFGINTERRUPTMSIINT6 output)
			(conn CFGINTERRUPTMSIINT6 CFGINTERRUPTMSIINT6 ==> PCIE_3_0 CFGINTERRUPTMSIINT6)
		)
		(element CFGINTERRUPTMSIINT7 1
			(pin CFGINTERRUPTMSIINT7 output)
			(conn CFGINTERRUPTMSIINT7 CFGINTERRUPTMSIINT7 ==> PCIE_3_0 CFGINTERRUPTMSIINT7)
		)
		(element CFGINTERRUPTMSIINT8 1
			(pin CFGINTERRUPTMSIINT8 output)
			(conn CFGINTERRUPTMSIINT8 CFGINTERRUPTMSIINT8 ==> PCIE_3_0 CFGINTERRUPTMSIINT8)
		)
		(element CFGINTERRUPTMSIINT9 1
			(pin CFGINTERRUPTMSIINT9 output)
			(conn CFGINTERRUPTMSIINT9 CFGINTERRUPTMSIINT9 ==> PCIE_3_0 CFGINTERRUPTMSIINT9)
		)
		(element CFGINTERRUPTMSIINT10 1
			(pin CFGINTERRUPTMSIINT10 output)
			(conn CFGINTERRUPTMSIINT10 CFGINTERRUPTMSIINT10 ==> PCIE_3_0 CFGINTERRUPTMSIINT10)
		)
		(element CFGINTERRUPTMSIINT11 1
			(pin CFGINTERRUPTMSIINT11 output)
			(conn CFGINTERRUPTMSIINT11 CFGINTERRUPTMSIINT11 ==> PCIE_3_0 CFGINTERRUPTMSIINT11)
		)
		(element CFGINTERRUPTMSIINT12 1
			(pin CFGINTERRUPTMSIINT12 output)
			(conn CFGINTERRUPTMSIINT12 CFGINTERRUPTMSIINT12 ==> PCIE_3_0 CFGINTERRUPTMSIINT12)
		)
		(element CFGINTERRUPTMSIINT13 1
			(pin CFGINTERRUPTMSIINT13 output)
			(conn CFGINTERRUPTMSIINT13 CFGINTERRUPTMSIINT13 ==> PCIE_3_0 CFGINTERRUPTMSIINT13)
		)
		(element CFGINTERRUPTMSIINT14 1
			(pin CFGINTERRUPTMSIINT14 output)
			(conn CFGINTERRUPTMSIINT14 CFGINTERRUPTMSIINT14 ==> PCIE_3_0 CFGINTERRUPTMSIINT14)
		)
		(element CFGINTERRUPTMSIINT15 1
			(pin CFGINTERRUPTMSIINT15 output)
			(conn CFGINTERRUPTMSIINT15 CFGINTERRUPTMSIINT15 ==> PCIE_3_0 CFGINTERRUPTMSIINT15)
		)
		(element CFGINTERRUPTMSIINT16 1
			(pin CFGINTERRUPTMSIINT16 output)
			(conn CFGINTERRUPTMSIINT16 CFGINTERRUPTMSIINT16 ==> PCIE_3_0 CFGINTERRUPTMSIINT16)
		)
		(element CFGINTERRUPTMSIINT17 1
			(pin CFGINTERRUPTMSIINT17 output)
			(conn CFGINTERRUPTMSIINT17 CFGINTERRUPTMSIINT17 ==> PCIE_3_0 CFGINTERRUPTMSIINT17)
		)
		(element CFGINTERRUPTMSIINT18 1
			(pin CFGINTERRUPTMSIINT18 output)
			(conn CFGINTERRUPTMSIINT18 CFGINTERRUPTMSIINT18 ==> PCIE_3_0 CFGINTERRUPTMSIINT18)
		)
		(element CFGINTERRUPTMSIINT19 1
			(pin CFGINTERRUPTMSIINT19 output)
			(conn CFGINTERRUPTMSIINT19 CFGINTERRUPTMSIINT19 ==> PCIE_3_0 CFGINTERRUPTMSIINT19)
		)
		(element CFGINTERRUPTMSIINT20 1
			(pin CFGINTERRUPTMSIINT20 output)
			(conn CFGINTERRUPTMSIINT20 CFGINTERRUPTMSIINT20 ==> PCIE_3_0 CFGINTERRUPTMSIINT20)
		)
		(element CFGINTERRUPTMSIINT21 1
			(pin CFGINTERRUPTMSIINT21 output)
			(conn CFGINTERRUPTMSIINT21 CFGINTERRUPTMSIINT21 ==> PCIE_3_0 CFGINTERRUPTMSIINT21)
		)
		(element CFGINTERRUPTMSIINT22 1
			(pin CFGINTERRUPTMSIINT22 output)
			(conn CFGINTERRUPTMSIINT22 CFGINTERRUPTMSIINT22 ==> PCIE_3_0 CFGINTERRUPTMSIINT22)
		)
		(element CFGINTERRUPTMSIINT23 1
			(pin CFGINTERRUPTMSIINT23 output)
			(conn CFGINTERRUPTMSIINT23 CFGINTERRUPTMSIINT23 ==> PCIE_3_0 CFGINTERRUPTMSIINT23)
		)
		(element CFGINTERRUPTMSIINT24 1
			(pin CFGINTERRUPTMSIINT24 output)
			(conn CFGINTERRUPTMSIINT24 CFGINTERRUPTMSIINT24 ==> PCIE_3_0 CFGINTERRUPTMSIINT24)
		)
		(element CFGINTERRUPTMSIINT25 1
			(pin CFGINTERRUPTMSIINT25 output)
			(conn CFGINTERRUPTMSIINT25 CFGINTERRUPTMSIINT25 ==> PCIE_3_0 CFGINTERRUPTMSIINT25)
		)
		(element CFGINTERRUPTMSIINT26 1
			(pin CFGINTERRUPTMSIINT26 output)
			(conn CFGINTERRUPTMSIINT26 CFGINTERRUPTMSIINT26 ==> PCIE_3_0 CFGINTERRUPTMSIINT26)
		)
		(element CFGINTERRUPTMSIINT27 1
			(pin CFGINTERRUPTMSIINT27 output)
			(conn CFGINTERRUPTMSIINT27 CFGINTERRUPTMSIINT27 ==> PCIE_3_0 CFGINTERRUPTMSIINT27)
		)
		(element CFGINTERRUPTMSIINT28 1
			(pin CFGINTERRUPTMSIINT28 output)
			(conn CFGINTERRUPTMSIINT28 CFGINTERRUPTMSIINT28 ==> PCIE_3_0 CFGINTERRUPTMSIINT28)
		)
		(element CFGINTERRUPTMSIINT29 1
			(pin CFGINTERRUPTMSIINT29 output)
			(conn CFGINTERRUPTMSIINT29 CFGINTERRUPTMSIINT29 ==> PCIE_3_0 CFGINTERRUPTMSIINT29)
		)
		(element CFGINTERRUPTMSIINT30 1
			(pin CFGINTERRUPTMSIINT30 output)
			(conn CFGINTERRUPTMSIINT30 CFGINTERRUPTMSIINT30 ==> PCIE_3_0 CFGINTERRUPTMSIINT30)
		)
		(element CFGINTERRUPTMSIINT31 1
			(pin CFGINTERRUPTMSIINT31 output)
			(conn CFGINTERRUPTMSIINT31 CFGINTERRUPTMSIINT31 ==> PCIE_3_0 CFGINTERRUPTMSIINT31)
		)
		(element CFGINTERRUPTMSIMASKUPDATE 1
			(pin CFGINTERRUPTMSIMASKUPDATE input)
			(conn CFGINTERRUPTMSIMASKUPDATE CFGINTERRUPTMSIMASKUPDATE <== PCIE_3_0 CFGINTERRUPTMSIMASKUPDATE)
		)
		(element CFGINTERRUPTMSIMMENABLE0 1
			(pin CFGINTERRUPTMSIMMENABLE0 input)
			(conn CFGINTERRUPTMSIMMENABLE0 CFGINTERRUPTMSIMMENABLE0 <== PCIE_3_0 CFGINTERRUPTMSIMMENABLE0)
		)
		(element CFGINTERRUPTMSIMMENABLE1 1
			(pin CFGINTERRUPTMSIMMENABLE1 input)
			(conn CFGINTERRUPTMSIMMENABLE1 CFGINTERRUPTMSIMMENABLE1 <== PCIE_3_0 CFGINTERRUPTMSIMMENABLE1)
		)
		(element CFGINTERRUPTMSIMMENABLE2 1
			(pin CFGINTERRUPTMSIMMENABLE2 input)
			(conn CFGINTERRUPTMSIMMENABLE2 CFGINTERRUPTMSIMMENABLE2 <== PCIE_3_0 CFGINTERRUPTMSIMMENABLE2)
		)
		(element CFGINTERRUPTMSIMMENABLE3 1
			(pin CFGINTERRUPTMSIMMENABLE3 input)
			(conn CFGINTERRUPTMSIMMENABLE3 CFGINTERRUPTMSIMMENABLE3 <== PCIE_3_0 CFGINTERRUPTMSIMMENABLE3)
		)
		(element CFGINTERRUPTMSIMMENABLE4 1
			(pin CFGINTERRUPTMSIMMENABLE4 input)
			(conn CFGINTERRUPTMSIMMENABLE4 CFGINTERRUPTMSIMMENABLE4 <== PCIE_3_0 CFGINTERRUPTMSIMMENABLE4)
		)
		(element CFGINTERRUPTMSIMMENABLE5 1
			(pin CFGINTERRUPTMSIMMENABLE5 input)
			(conn CFGINTERRUPTMSIMMENABLE5 CFGINTERRUPTMSIMMENABLE5 <== PCIE_3_0 CFGINTERRUPTMSIMMENABLE5)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS0 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS0 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS0 CFGINTERRUPTMSIPENDINGSTATUS0 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS0)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS1 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS1 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS1 CFGINTERRUPTMSIPENDINGSTATUS1 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS1)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS2 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS2 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS2 CFGINTERRUPTMSIPENDINGSTATUS2 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS2)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS3 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS3 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS3 CFGINTERRUPTMSIPENDINGSTATUS3 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS3)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS4 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS4 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS4 CFGINTERRUPTMSIPENDINGSTATUS4 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS4)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS5 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS5 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS5 CFGINTERRUPTMSIPENDINGSTATUS5 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS5)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS6 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS6 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS6 CFGINTERRUPTMSIPENDINGSTATUS6 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS6)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS7 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS7 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS7 CFGINTERRUPTMSIPENDINGSTATUS7 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS7)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS8 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS8 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS8 CFGINTERRUPTMSIPENDINGSTATUS8 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS8)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS9 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS9 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS9 CFGINTERRUPTMSIPENDINGSTATUS9 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS9)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS10 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS10 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS10 CFGINTERRUPTMSIPENDINGSTATUS10 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS10)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS11 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS11 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS11 CFGINTERRUPTMSIPENDINGSTATUS11 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS11)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS12 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS12 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS12 CFGINTERRUPTMSIPENDINGSTATUS12 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS12)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS13 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS13 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS13 CFGINTERRUPTMSIPENDINGSTATUS13 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS13)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS14 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS14 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS14 CFGINTERRUPTMSIPENDINGSTATUS14 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS14)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS15 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS15 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS15 CFGINTERRUPTMSIPENDINGSTATUS15 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS15)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS16 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS16 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS16 CFGINTERRUPTMSIPENDINGSTATUS16 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS16)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS17 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS17 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS17 CFGINTERRUPTMSIPENDINGSTATUS17 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS17)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS18 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS18 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS18 CFGINTERRUPTMSIPENDINGSTATUS18 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS18)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS19 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS19 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS19 CFGINTERRUPTMSIPENDINGSTATUS19 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS19)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS20 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS20 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS20 CFGINTERRUPTMSIPENDINGSTATUS20 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS20)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS21 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS21 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS21 CFGINTERRUPTMSIPENDINGSTATUS21 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS21)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS22 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS22 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS22 CFGINTERRUPTMSIPENDINGSTATUS22 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS22)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS23 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS23 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS23 CFGINTERRUPTMSIPENDINGSTATUS23 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS23)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS24 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS24 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS24 CFGINTERRUPTMSIPENDINGSTATUS24 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS24)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS25 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS25 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS25 CFGINTERRUPTMSIPENDINGSTATUS25 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS25)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS26 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS26 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS26 CFGINTERRUPTMSIPENDINGSTATUS26 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS26)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS27 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS27 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS27 CFGINTERRUPTMSIPENDINGSTATUS27 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS27)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS28 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS28 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS28 CFGINTERRUPTMSIPENDINGSTATUS28 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS28)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS29 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS29 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS29 CFGINTERRUPTMSIPENDINGSTATUS29 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS29)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS30 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS30 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS30 CFGINTERRUPTMSIPENDINGSTATUS30 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS30)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS31 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS31 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS31 CFGINTERRUPTMSIPENDINGSTATUS31 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS31)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS32 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS32 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS32 CFGINTERRUPTMSIPENDINGSTATUS32 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS32)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS33 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS33 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS33 CFGINTERRUPTMSIPENDINGSTATUS33 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS33)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS34 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS34 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS34 CFGINTERRUPTMSIPENDINGSTATUS34 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS34)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS35 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS35 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS35 CFGINTERRUPTMSIPENDINGSTATUS35 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS35)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS36 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS36 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS36 CFGINTERRUPTMSIPENDINGSTATUS36 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS36)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS37 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS37 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS37 CFGINTERRUPTMSIPENDINGSTATUS37 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS37)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS38 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS38 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS38 CFGINTERRUPTMSIPENDINGSTATUS38 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS38)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS39 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS39 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS39 CFGINTERRUPTMSIPENDINGSTATUS39 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS39)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS40 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS40 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS40 CFGINTERRUPTMSIPENDINGSTATUS40 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS40)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS41 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS41 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS41 CFGINTERRUPTMSIPENDINGSTATUS41 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS41)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS42 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS42 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS42 CFGINTERRUPTMSIPENDINGSTATUS42 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS42)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS43 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS43 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS43 CFGINTERRUPTMSIPENDINGSTATUS43 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS43)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS44 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS44 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS44 CFGINTERRUPTMSIPENDINGSTATUS44 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS44)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS45 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS45 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS45 CFGINTERRUPTMSIPENDINGSTATUS45 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS45)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS46 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS46 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS46 CFGINTERRUPTMSIPENDINGSTATUS46 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS46)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS47 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS47 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS47 CFGINTERRUPTMSIPENDINGSTATUS47 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS47)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS48 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS48 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS48 CFGINTERRUPTMSIPENDINGSTATUS48 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS48)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS49 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS49 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS49 CFGINTERRUPTMSIPENDINGSTATUS49 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS49)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS50 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS50 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS50 CFGINTERRUPTMSIPENDINGSTATUS50 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS50)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS51 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS51 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS51 CFGINTERRUPTMSIPENDINGSTATUS51 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS51)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS52 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS52 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS52 CFGINTERRUPTMSIPENDINGSTATUS52 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS52)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS53 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS53 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS53 CFGINTERRUPTMSIPENDINGSTATUS53 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS53)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS54 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS54 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS54 CFGINTERRUPTMSIPENDINGSTATUS54 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS54)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS55 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS55 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS55 CFGINTERRUPTMSIPENDINGSTATUS55 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS55)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS56 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS56 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS56 CFGINTERRUPTMSIPENDINGSTATUS56 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS56)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS57 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS57 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS57 CFGINTERRUPTMSIPENDINGSTATUS57 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS57)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS58 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS58 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS58 CFGINTERRUPTMSIPENDINGSTATUS58 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS58)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS59 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS59 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS59 CFGINTERRUPTMSIPENDINGSTATUS59 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS59)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS60 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS60 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS60 CFGINTERRUPTMSIPENDINGSTATUS60 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS60)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS61 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS61 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS61 CFGINTERRUPTMSIPENDINGSTATUS61 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS61)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS62 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS62 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS62 CFGINTERRUPTMSIPENDINGSTATUS62 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS62)
		)
		(element CFGINTERRUPTMSIPENDINGSTATUS63 1
			(pin CFGINTERRUPTMSIPENDINGSTATUS63 output)
			(conn CFGINTERRUPTMSIPENDINGSTATUS63 CFGINTERRUPTMSIPENDINGSTATUS63 ==> PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS63)
		)
		(element CFGINTERRUPTMSISELECT0 1
			(pin CFGINTERRUPTMSISELECT0 output)
			(conn CFGINTERRUPTMSISELECT0 CFGINTERRUPTMSISELECT0 ==> PCIE_3_0 CFGINTERRUPTMSISELECT0)
		)
		(element CFGINTERRUPTMSISELECT1 1
			(pin CFGINTERRUPTMSISELECT1 output)
			(conn CFGINTERRUPTMSISELECT1 CFGINTERRUPTMSISELECT1 ==> PCIE_3_0 CFGINTERRUPTMSISELECT1)
		)
		(element CFGINTERRUPTMSISELECT2 1
			(pin CFGINTERRUPTMSISELECT2 output)
			(conn CFGINTERRUPTMSISELECT2 CFGINTERRUPTMSISELECT2 ==> PCIE_3_0 CFGINTERRUPTMSISELECT2)
		)
		(element CFGINTERRUPTMSISELECT3 1
			(pin CFGINTERRUPTMSISELECT3 output)
			(conn CFGINTERRUPTMSISELECT3 CFGINTERRUPTMSISELECT3 ==> PCIE_3_0 CFGINTERRUPTMSISELECT3)
		)
		(element CFGINTERRUPTMSISENT 1
			(pin CFGINTERRUPTMSISENT input)
			(conn CFGINTERRUPTMSISENT CFGINTERRUPTMSISENT <== PCIE_3_0 CFGINTERRUPTMSISENT)
		)
		(element CFGINTERRUPTMSITPHPRESENT 1
			(pin CFGINTERRUPTMSITPHPRESENT output)
			(conn CFGINTERRUPTMSITPHPRESENT CFGINTERRUPTMSITPHPRESENT ==> PCIE_3_0 CFGINTERRUPTMSITPHPRESENT)
		)
		(element CFGINTERRUPTMSITPHSTTAG0 1
			(pin CFGINTERRUPTMSITPHSTTAG0 output)
			(conn CFGINTERRUPTMSITPHSTTAG0 CFGINTERRUPTMSITPHSTTAG0 ==> PCIE_3_0 CFGINTERRUPTMSITPHSTTAG0)
		)
		(element CFGINTERRUPTMSITPHSTTAG1 1
			(pin CFGINTERRUPTMSITPHSTTAG1 output)
			(conn CFGINTERRUPTMSITPHSTTAG1 CFGINTERRUPTMSITPHSTTAG1 ==> PCIE_3_0 CFGINTERRUPTMSITPHSTTAG1)
		)
		(element CFGINTERRUPTMSITPHSTTAG2 1
			(pin CFGINTERRUPTMSITPHSTTAG2 output)
			(conn CFGINTERRUPTMSITPHSTTAG2 CFGINTERRUPTMSITPHSTTAG2 ==> PCIE_3_0 CFGINTERRUPTMSITPHSTTAG2)
		)
		(element CFGINTERRUPTMSITPHSTTAG3 1
			(pin CFGINTERRUPTMSITPHSTTAG3 output)
			(conn CFGINTERRUPTMSITPHSTTAG3 CFGINTERRUPTMSITPHSTTAG3 ==> PCIE_3_0 CFGINTERRUPTMSITPHSTTAG3)
		)
		(element CFGINTERRUPTMSITPHSTTAG4 1
			(pin CFGINTERRUPTMSITPHSTTAG4 output)
			(conn CFGINTERRUPTMSITPHSTTAG4 CFGINTERRUPTMSITPHSTTAG4 ==> PCIE_3_0 CFGINTERRUPTMSITPHSTTAG4)
		)
		(element CFGINTERRUPTMSITPHSTTAG5 1
			(pin CFGINTERRUPTMSITPHSTTAG5 output)
			(conn CFGINTERRUPTMSITPHSTTAG5 CFGINTERRUPTMSITPHSTTAG5 ==> PCIE_3_0 CFGINTERRUPTMSITPHSTTAG5)
		)
		(element CFGINTERRUPTMSITPHSTTAG6 1
			(pin CFGINTERRUPTMSITPHSTTAG6 output)
			(conn CFGINTERRUPTMSITPHSTTAG6 CFGINTERRUPTMSITPHSTTAG6 ==> PCIE_3_0 CFGINTERRUPTMSITPHSTTAG6)
		)
		(element CFGINTERRUPTMSITPHSTTAG7 1
			(pin CFGINTERRUPTMSITPHSTTAG7 output)
			(conn CFGINTERRUPTMSITPHSTTAG7 CFGINTERRUPTMSITPHSTTAG7 ==> PCIE_3_0 CFGINTERRUPTMSITPHSTTAG7)
		)
		(element CFGINTERRUPTMSITPHSTTAG8 1
			(pin CFGINTERRUPTMSITPHSTTAG8 output)
			(conn CFGINTERRUPTMSITPHSTTAG8 CFGINTERRUPTMSITPHSTTAG8 ==> PCIE_3_0 CFGINTERRUPTMSITPHSTTAG8)
		)
		(element CFGINTERRUPTMSITPHTYPE0 1
			(pin CFGINTERRUPTMSITPHTYPE0 output)
			(conn CFGINTERRUPTMSITPHTYPE0 CFGINTERRUPTMSITPHTYPE0 ==> PCIE_3_0 CFGINTERRUPTMSITPHTYPE0)
		)
		(element CFGINTERRUPTMSITPHTYPE1 1
			(pin CFGINTERRUPTMSITPHTYPE1 output)
			(conn CFGINTERRUPTMSITPHTYPE1 CFGINTERRUPTMSITPHTYPE1 ==> PCIE_3_0 CFGINTERRUPTMSITPHTYPE1)
		)
		(element CFGINTERRUPTMSIVFENABLE0 1
			(pin CFGINTERRUPTMSIVFENABLE0 input)
			(conn CFGINTERRUPTMSIVFENABLE0 CFGINTERRUPTMSIVFENABLE0 <== PCIE_3_0 CFGINTERRUPTMSIVFENABLE0)
		)
		(element CFGINTERRUPTMSIVFENABLE1 1
			(pin CFGINTERRUPTMSIVFENABLE1 input)
			(conn CFGINTERRUPTMSIVFENABLE1 CFGINTERRUPTMSIVFENABLE1 <== PCIE_3_0 CFGINTERRUPTMSIVFENABLE1)
		)
		(element CFGINTERRUPTMSIVFENABLE2 1
			(pin CFGINTERRUPTMSIVFENABLE2 input)
			(conn CFGINTERRUPTMSIVFENABLE2 CFGINTERRUPTMSIVFENABLE2 <== PCIE_3_0 CFGINTERRUPTMSIVFENABLE2)
		)
		(element CFGINTERRUPTMSIVFENABLE3 1
			(pin CFGINTERRUPTMSIVFENABLE3 input)
			(conn CFGINTERRUPTMSIVFENABLE3 CFGINTERRUPTMSIVFENABLE3 <== PCIE_3_0 CFGINTERRUPTMSIVFENABLE3)
		)
		(element CFGINTERRUPTMSIVFENABLE4 1
			(pin CFGINTERRUPTMSIVFENABLE4 input)
			(conn CFGINTERRUPTMSIVFENABLE4 CFGINTERRUPTMSIVFENABLE4 <== PCIE_3_0 CFGINTERRUPTMSIVFENABLE4)
		)
		(element CFGINTERRUPTMSIVFENABLE5 1
			(pin CFGINTERRUPTMSIVFENABLE5 input)
			(conn CFGINTERRUPTMSIVFENABLE5 CFGINTERRUPTMSIVFENABLE5 <== PCIE_3_0 CFGINTERRUPTMSIVFENABLE5)
		)
		(element CFGINTERRUPTMSIXADDRESS0 1
			(pin CFGINTERRUPTMSIXADDRESS0 output)
			(conn CFGINTERRUPTMSIXADDRESS0 CFGINTERRUPTMSIXADDRESS0 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS0)
		)
		(element CFGINTERRUPTMSIXADDRESS1 1
			(pin CFGINTERRUPTMSIXADDRESS1 output)
			(conn CFGINTERRUPTMSIXADDRESS1 CFGINTERRUPTMSIXADDRESS1 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS1)
		)
		(element CFGINTERRUPTMSIXADDRESS2 1
			(pin CFGINTERRUPTMSIXADDRESS2 output)
			(conn CFGINTERRUPTMSIXADDRESS2 CFGINTERRUPTMSIXADDRESS2 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS2)
		)
		(element CFGINTERRUPTMSIXADDRESS3 1
			(pin CFGINTERRUPTMSIXADDRESS3 output)
			(conn CFGINTERRUPTMSIXADDRESS3 CFGINTERRUPTMSIXADDRESS3 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS3)
		)
		(element CFGINTERRUPTMSIXADDRESS4 1
			(pin CFGINTERRUPTMSIXADDRESS4 output)
			(conn CFGINTERRUPTMSIXADDRESS4 CFGINTERRUPTMSIXADDRESS4 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS4)
		)
		(element CFGINTERRUPTMSIXADDRESS5 1
			(pin CFGINTERRUPTMSIXADDRESS5 output)
			(conn CFGINTERRUPTMSIXADDRESS5 CFGINTERRUPTMSIXADDRESS5 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS5)
		)
		(element CFGINTERRUPTMSIXADDRESS6 1
			(pin CFGINTERRUPTMSIXADDRESS6 output)
			(conn CFGINTERRUPTMSIXADDRESS6 CFGINTERRUPTMSIXADDRESS6 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS6)
		)
		(element CFGINTERRUPTMSIXADDRESS7 1
			(pin CFGINTERRUPTMSIXADDRESS7 output)
			(conn CFGINTERRUPTMSIXADDRESS7 CFGINTERRUPTMSIXADDRESS7 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS7)
		)
		(element CFGINTERRUPTMSIXADDRESS8 1
			(pin CFGINTERRUPTMSIXADDRESS8 output)
			(conn CFGINTERRUPTMSIXADDRESS8 CFGINTERRUPTMSIXADDRESS8 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS8)
		)
		(element CFGINTERRUPTMSIXADDRESS9 1
			(pin CFGINTERRUPTMSIXADDRESS9 output)
			(conn CFGINTERRUPTMSIXADDRESS9 CFGINTERRUPTMSIXADDRESS9 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS9)
		)
		(element CFGINTERRUPTMSIXADDRESS10 1
			(pin CFGINTERRUPTMSIXADDRESS10 output)
			(conn CFGINTERRUPTMSIXADDRESS10 CFGINTERRUPTMSIXADDRESS10 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS10)
		)
		(element CFGINTERRUPTMSIXADDRESS11 1
			(pin CFGINTERRUPTMSIXADDRESS11 output)
			(conn CFGINTERRUPTMSIXADDRESS11 CFGINTERRUPTMSIXADDRESS11 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS11)
		)
		(element CFGINTERRUPTMSIXADDRESS12 1
			(pin CFGINTERRUPTMSIXADDRESS12 output)
			(conn CFGINTERRUPTMSIXADDRESS12 CFGINTERRUPTMSIXADDRESS12 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS12)
		)
		(element CFGINTERRUPTMSIXADDRESS13 1
			(pin CFGINTERRUPTMSIXADDRESS13 output)
			(conn CFGINTERRUPTMSIXADDRESS13 CFGINTERRUPTMSIXADDRESS13 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS13)
		)
		(element CFGINTERRUPTMSIXADDRESS14 1
			(pin CFGINTERRUPTMSIXADDRESS14 output)
			(conn CFGINTERRUPTMSIXADDRESS14 CFGINTERRUPTMSIXADDRESS14 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS14)
		)
		(element CFGINTERRUPTMSIXADDRESS15 1
			(pin CFGINTERRUPTMSIXADDRESS15 output)
			(conn CFGINTERRUPTMSIXADDRESS15 CFGINTERRUPTMSIXADDRESS15 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS15)
		)
		(element CFGINTERRUPTMSIXADDRESS16 1
			(pin CFGINTERRUPTMSIXADDRESS16 output)
			(conn CFGINTERRUPTMSIXADDRESS16 CFGINTERRUPTMSIXADDRESS16 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS16)
		)
		(element CFGINTERRUPTMSIXADDRESS17 1
			(pin CFGINTERRUPTMSIXADDRESS17 output)
			(conn CFGINTERRUPTMSIXADDRESS17 CFGINTERRUPTMSIXADDRESS17 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS17)
		)
		(element CFGINTERRUPTMSIXADDRESS18 1
			(pin CFGINTERRUPTMSIXADDRESS18 output)
			(conn CFGINTERRUPTMSIXADDRESS18 CFGINTERRUPTMSIXADDRESS18 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS18)
		)
		(element CFGINTERRUPTMSIXADDRESS19 1
			(pin CFGINTERRUPTMSIXADDRESS19 output)
			(conn CFGINTERRUPTMSIXADDRESS19 CFGINTERRUPTMSIXADDRESS19 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS19)
		)
		(element CFGINTERRUPTMSIXADDRESS20 1
			(pin CFGINTERRUPTMSIXADDRESS20 output)
			(conn CFGINTERRUPTMSIXADDRESS20 CFGINTERRUPTMSIXADDRESS20 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS20)
		)
		(element CFGINTERRUPTMSIXADDRESS21 1
			(pin CFGINTERRUPTMSIXADDRESS21 output)
			(conn CFGINTERRUPTMSIXADDRESS21 CFGINTERRUPTMSIXADDRESS21 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS21)
		)
		(element CFGINTERRUPTMSIXADDRESS22 1
			(pin CFGINTERRUPTMSIXADDRESS22 output)
			(conn CFGINTERRUPTMSIXADDRESS22 CFGINTERRUPTMSIXADDRESS22 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS22)
		)
		(element CFGINTERRUPTMSIXADDRESS23 1
			(pin CFGINTERRUPTMSIXADDRESS23 output)
			(conn CFGINTERRUPTMSIXADDRESS23 CFGINTERRUPTMSIXADDRESS23 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS23)
		)
		(element CFGINTERRUPTMSIXADDRESS24 1
			(pin CFGINTERRUPTMSIXADDRESS24 output)
			(conn CFGINTERRUPTMSIXADDRESS24 CFGINTERRUPTMSIXADDRESS24 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS24)
		)
		(element CFGINTERRUPTMSIXADDRESS25 1
			(pin CFGINTERRUPTMSIXADDRESS25 output)
			(conn CFGINTERRUPTMSIXADDRESS25 CFGINTERRUPTMSIXADDRESS25 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS25)
		)
		(element CFGINTERRUPTMSIXADDRESS26 1
			(pin CFGINTERRUPTMSIXADDRESS26 output)
			(conn CFGINTERRUPTMSIXADDRESS26 CFGINTERRUPTMSIXADDRESS26 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS26)
		)
		(element CFGINTERRUPTMSIXADDRESS27 1
			(pin CFGINTERRUPTMSIXADDRESS27 output)
			(conn CFGINTERRUPTMSIXADDRESS27 CFGINTERRUPTMSIXADDRESS27 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS27)
		)
		(element CFGINTERRUPTMSIXADDRESS28 1
			(pin CFGINTERRUPTMSIXADDRESS28 output)
			(conn CFGINTERRUPTMSIXADDRESS28 CFGINTERRUPTMSIXADDRESS28 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS28)
		)
		(element CFGINTERRUPTMSIXADDRESS29 1
			(pin CFGINTERRUPTMSIXADDRESS29 output)
			(conn CFGINTERRUPTMSIXADDRESS29 CFGINTERRUPTMSIXADDRESS29 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS29)
		)
		(element CFGINTERRUPTMSIXADDRESS30 1
			(pin CFGINTERRUPTMSIXADDRESS30 output)
			(conn CFGINTERRUPTMSIXADDRESS30 CFGINTERRUPTMSIXADDRESS30 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS30)
		)
		(element CFGINTERRUPTMSIXADDRESS31 1
			(pin CFGINTERRUPTMSIXADDRESS31 output)
			(conn CFGINTERRUPTMSIXADDRESS31 CFGINTERRUPTMSIXADDRESS31 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS31)
		)
		(element CFGINTERRUPTMSIXADDRESS32 1
			(pin CFGINTERRUPTMSIXADDRESS32 output)
			(conn CFGINTERRUPTMSIXADDRESS32 CFGINTERRUPTMSIXADDRESS32 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS32)
		)
		(element CFGINTERRUPTMSIXADDRESS33 1
			(pin CFGINTERRUPTMSIXADDRESS33 output)
			(conn CFGINTERRUPTMSIXADDRESS33 CFGINTERRUPTMSIXADDRESS33 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS33)
		)
		(element CFGINTERRUPTMSIXADDRESS34 1
			(pin CFGINTERRUPTMSIXADDRESS34 output)
			(conn CFGINTERRUPTMSIXADDRESS34 CFGINTERRUPTMSIXADDRESS34 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS34)
		)
		(element CFGINTERRUPTMSIXADDRESS35 1
			(pin CFGINTERRUPTMSIXADDRESS35 output)
			(conn CFGINTERRUPTMSIXADDRESS35 CFGINTERRUPTMSIXADDRESS35 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS35)
		)
		(element CFGINTERRUPTMSIXADDRESS36 1
			(pin CFGINTERRUPTMSIXADDRESS36 output)
			(conn CFGINTERRUPTMSIXADDRESS36 CFGINTERRUPTMSIXADDRESS36 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS36)
		)
		(element CFGINTERRUPTMSIXADDRESS37 1
			(pin CFGINTERRUPTMSIXADDRESS37 output)
			(conn CFGINTERRUPTMSIXADDRESS37 CFGINTERRUPTMSIXADDRESS37 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS37)
		)
		(element CFGINTERRUPTMSIXADDRESS38 1
			(pin CFGINTERRUPTMSIXADDRESS38 output)
			(conn CFGINTERRUPTMSIXADDRESS38 CFGINTERRUPTMSIXADDRESS38 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS38)
		)
		(element CFGINTERRUPTMSIXADDRESS39 1
			(pin CFGINTERRUPTMSIXADDRESS39 output)
			(conn CFGINTERRUPTMSIXADDRESS39 CFGINTERRUPTMSIXADDRESS39 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS39)
		)
		(element CFGINTERRUPTMSIXADDRESS40 1
			(pin CFGINTERRUPTMSIXADDRESS40 output)
			(conn CFGINTERRUPTMSIXADDRESS40 CFGINTERRUPTMSIXADDRESS40 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS40)
		)
		(element CFGINTERRUPTMSIXADDRESS41 1
			(pin CFGINTERRUPTMSIXADDRESS41 output)
			(conn CFGINTERRUPTMSIXADDRESS41 CFGINTERRUPTMSIXADDRESS41 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS41)
		)
		(element CFGINTERRUPTMSIXADDRESS42 1
			(pin CFGINTERRUPTMSIXADDRESS42 output)
			(conn CFGINTERRUPTMSIXADDRESS42 CFGINTERRUPTMSIXADDRESS42 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS42)
		)
		(element CFGINTERRUPTMSIXADDRESS43 1
			(pin CFGINTERRUPTMSIXADDRESS43 output)
			(conn CFGINTERRUPTMSIXADDRESS43 CFGINTERRUPTMSIXADDRESS43 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS43)
		)
		(element CFGINTERRUPTMSIXADDRESS44 1
			(pin CFGINTERRUPTMSIXADDRESS44 output)
			(conn CFGINTERRUPTMSIXADDRESS44 CFGINTERRUPTMSIXADDRESS44 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS44)
		)
		(element CFGINTERRUPTMSIXADDRESS45 1
			(pin CFGINTERRUPTMSIXADDRESS45 output)
			(conn CFGINTERRUPTMSIXADDRESS45 CFGINTERRUPTMSIXADDRESS45 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS45)
		)
		(element CFGINTERRUPTMSIXADDRESS46 1
			(pin CFGINTERRUPTMSIXADDRESS46 output)
			(conn CFGINTERRUPTMSIXADDRESS46 CFGINTERRUPTMSIXADDRESS46 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS46)
		)
		(element CFGINTERRUPTMSIXADDRESS47 1
			(pin CFGINTERRUPTMSIXADDRESS47 output)
			(conn CFGINTERRUPTMSIXADDRESS47 CFGINTERRUPTMSIXADDRESS47 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS47)
		)
		(element CFGINTERRUPTMSIXADDRESS48 1
			(pin CFGINTERRUPTMSIXADDRESS48 output)
			(conn CFGINTERRUPTMSIXADDRESS48 CFGINTERRUPTMSIXADDRESS48 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS48)
		)
		(element CFGINTERRUPTMSIXADDRESS49 1
			(pin CFGINTERRUPTMSIXADDRESS49 output)
			(conn CFGINTERRUPTMSIXADDRESS49 CFGINTERRUPTMSIXADDRESS49 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS49)
		)
		(element CFGINTERRUPTMSIXADDRESS50 1
			(pin CFGINTERRUPTMSIXADDRESS50 output)
			(conn CFGINTERRUPTMSIXADDRESS50 CFGINTERRUPTMSIXADDRESS50 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS50)
		)
		(element CFGINTERRUPTMSIXADDRESS51 1
			(pin CFGINTERRUPTMSIXADDRESS51 output)
			(conn CFGINTERRUPTMSIXADDRESS51 CFGINTERRUPTMSIXADDRESS51 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS51)
		)
		(element CFGINTERRUPTMSIXADDRESS52 1
			(pin CFGINTERRUPTMSIXADDRESS52 output)
			(conn CFGINTERRUPTMSIXADDRESS52 CFGINTERRUPTMSIXADDRESS52 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS52)
		)
		(element CFGINTERRUPTMSIXADDRESS53 1
			(pin CFGINTERRUPTMSIXADDRESS53 output)
			(conn CFGINTERRUPTMSIXADDRESS53 CFGINTERRUPTMSIXADDRESS53 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS53)
		)
		(element CFGINTERRUPTMSIXADDRESS54 1
			(pin CFGINTERRUPTMSIXADDRESS54 output)
			(conn CFGINTERRUPTMSIXADDRESS54 CFGINTERRUPTMSIXADDRESS54 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS54)
		)
		(element CFGINTERRUPTMSIXADDRESS55 1
			(pin CFGINTERRUPTMSIXADDRESS55 output)
			(conn CFGINTERRUPTMSIXADDRESS55 CFGINTERRUPTMSIXADDRESS55 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS55)
		)
		(element CFGINTERRUPTMSIXADDRESS56 1
			(pin CFGINTERRUPTMSIXADDRESS56 output)
			(conn CFGINTERRUPTMSIXADDRESS56 CFGINTERRUPTMSIXADDRESS56 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS56)
		)
		(element CFGINTERRUPTMSIXADDRESS57 1
			(pin CFGINTERRUPTMSIXADDRESS57 output)
			(conn CFGINTERRUPTMSIXADDRESS57 CFGINTERRUPTMSIXADDRESS57 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS57)
		)
		(element CFGINTERRUPTMSIXADDRESS58 1
			(pin CFGINTERRUPTMSIXADDRESS58 output)
			(conn CFGINTERRUPTMSIXADDRESS58 CFGINTERRUPTMSIXADDRESS58 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS58)
		)
		(element CFGINTERRUPTMSIXADDRESS59 1
			(pin CFGINTERRUPTMSIXADDRESS59 output)
			(conn CFGINTERRUPTMSIXADDRESS59 CFGINTERRUPTMSIXADDRESS59 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS59)
		)
		(element CFGINTERRUPTMSIXADDRESS60 1
			(pin CFGINTERRUPTMSIXADDRESS60 output)
			(conn CFGINTERRUPTMSIXADDRESS60 CFGINTERRUPTMSIXADDRESS60 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS60)
		)
		(element CFGINTERRUPTMSIXADDRESS61 1
			(pin CFGINTERRUPTMSIXADDRESS61 output)
			(conn CFGINTERRUPTMSIXADDRESS61 CFGINTERRUPTMSIXADDRESS61 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS61)
		)
		(element CFGINTERRUPTMSIXADDRESS62 1
			(pin CFGINTERRUPTMSIXADDRESS62 output)
			(conn CFGINTERRUPTMSIXADDRESS62 CFGINTERRUPTMSIXADDRESS62 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS62)
		)
		(element CFGINTERRUPTMSIXADDRESS63 1
			(pin CFGINTERRUPTMSIXADDRESS63 output)
			(conn CFGINTERRUPTMSIXADDRESS63 CFGINTERRUPTMSIXADDRESS63 ==> PCIE_3_0 CFGINTERRUPTMSIXADDRESS63)
		)
		(element CFGINTERRUPTMSIXDATA0 1
			(pin CFGINTERRUPTMSIXDATA0 output)
			(conn CFGINTERRUPTMSIXDATA0 CFGINTERRUPTMSIXDATA0 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA0)
		)
		(element CFGINTERRUPTMSIXDATA1 1
			(pin CFGINTERRUPTMSIXDATA1 output)
			(conn CFGINTERRUPTMSIXDATA1 CFGINTERRUPTMSIXDATA1 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA1)
		)
		(element CFGINTERRUPTMSIXDATA2 1
			(pin CFGINTERRUPTMSIXDATA2 output)
			(conn CFGINTERRUPTMSIXDATA2 CFGINTERRUPTMSIXDATA2 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA2)
		)
		(element CFGINTERRUPTMSIXDATA3 1
			(pin CFGINTERRUPTMSIXDATA3 output)
			(conn CFGINTERRUPTMSIXDATA3 CFGINTERRUPTMSIXDATA3 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA3)
		)
		(element CFGINTERRUPTMSIXDATA4 1
			(pin CFGINTERRUPTMSIXDATA4 output)
			(conn CFGINTERRUPTMSIXDATA4 CFGINTERRUPTMSIXDATA4 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA4)
		)
		(element CFGINTERRUPTMSIXDATA5 1
			(pin CFGINTERRUPTMSIXDATA5 output)
			(conn CFGINTERRUPTMSIXDATA5 CFGINTERRUPTMSIXDATA5 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA5)
		)
		(element CFGINTERRUPTMSIXDATA6 1
			(pin CFGINTERRUPTMSIXDATA6 output)
			(conn CFGINTERRUPTMSIXDATA6 CFGINTERRUPTMSIXDATA6 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA6)
		)
		(element CFGINTERRUPTMSIXDATA7 1
			(pin CFGINTERRUPTMSIXDATA7 output)
			(conn CFGINTERRUPTMSIXDATA7 CFGINTERRUPTMSIXDATA7 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA7)
		)
		(element CFGINTERRUPTMSIXDATA8 1
			(pin CFGINTERRUPTMSIXDATA8 output)
			(conn CFGINTERRUPTMSIXDATA8 CFGINTERRUPTMSIXDATA8 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA8)
		)
		(element CFGINTERRUPTMSIXDATA9 1
			(pin CFGINTERRUPTMSIXDATA9 output)
			(conn CFGINTERRUPTMSIXDATA9 CFGINTERRUPTMSIXDATA9 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA9)
		)
		(element CFGINTERRUPTMSIXDATA10 1
			(pin CFGINTERRUPTMSIXDATA10 output)
			(conn CFGINTERRUPTMSIXDATA10 CFGINTERRUPTMSIXDATA10 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA10)
		)
		(element CFGINTERRUPTMSIXDATA11 1
			(pin CFGINTERRUPTMSIXDATA11 output)
			(conn CFGINTERRUPTMSIXDATA11 CFGINTERRUPTMSIXDATA11 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA11)
		)
		(element CFGINTERRUPTMSIXDATA12 1
			(pin CFGINTERRUPTMSIXDATA12 output)
			(conn CFGINTERRUPTMSIXDATA12 CFGINTERRUPTMSIXDATA12 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA12)
		)
		(element CFGINTERRUPTMSIXDATA13 1
			(pin CFGINTERRUPTMSIXDATA13 output)
			(conn CFGINTERRUPTMSIXDATA13 CFGINTERRUPTMSIXDATA13 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA13)
		)
		(element CFGINTERRUPTMSIXDATA14 1
			(pin CFGINTERRUPTMSIXDATA14 output)
			(conn CFGINTERRUPTMSIXDATA14 CFGINTERRUPTMSIXDATA14 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA14)
		)
		(element CFGINTERRUPTMSIXDATA15 1
			(pin CFGINTERRUPTMSIXDATA15 output)
			(conn CFGINTERRUPTMSIXDATA15 CFGINTERRUPTMSIXDATA15 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA15)
		)
		(element CFGINTERRUPTMSIXDATA16 1
			(pin CFGINTERRUPTMSIXDATA16 output)
			(conn CFGINTERRUPTMSIXDATA16 CFGINTERRUPTMSIXDATA16 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA16)
		)
		(element CFGINTERRUPTMSIXDATA17 1
			(pin CFGINTERRUPTMSIXDATA17 output)
			(conn CFGINTERRUPTMSIXDATA17 CFGINTERRUPTMSIXDATA17 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA17)
		)
		(element CFGINTERRUPTMSIXDATA18 1
			(pin CFGINTERRUPTMSIXDATA18 output)
			(conn CFGINTERRUPTMSIXDATA18 CFGINTERRUPTMSIXDATA18 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA18)
		)
		(element CFGINTERRUPTMSIXDATA19 1
			(pin CFGINTERRUPTMSIXDATA19 output)
			(conn CFGINTERRUPTMSIXDATA19 CFGINTERRUPTMSIXDATA19 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA19)
		)
		(element CFGINTERRUPTMSIXDATA20 1
			(pin CFGINTERRUPTMSIXDATA20 output)
			(conn CFGINTERRUPTMSIXDATA20 CFGINTERRUPTMSIXDATA20 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA20)
		)
		(element CFGINTERRUPTMSIXDATA21 1
			(pin CFGINTERRUPTMSIXDATA21 output)
			(conn CFGINTERRUPTMSIXDATA21 CFGINTERRUPTMSIXDATA21 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA21)
		)
		(element CFGINTERRUPTMSIXDATA22 1
			(pin CFGINTERRUPTMSIXDATA22 output)
			(conn CFGINTERRUPTMSIXDATA22 CFGINTERRUPTMSIXDATA22 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA22)
		)
		(element CFGINTERRUPTMSIXDATA23 1
			(pin CFGINTERRUPTMSIXDATA23 output)
			(conn CFGINTERRUPTMSIXDATA23 CFGINTERRUPTMSIXDATA23 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA23)
		)
		(element CFGINTERRUPTMSIXDATA24 1
			(pin CFGINTERRUPTMSIXDATA24 output)
			(conn CFGINTERRUPTMSIXDATA24 CFGINTERRUPTMSIXDATA24 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA24)
		)
		(element CFGINTERRUPTMSIXDATA25 1
			(pin CFGINTERRUPTMSIXDATA25 output)
			(conn CFGINTERRUPTMSIXDATA25 CFGINTERRUPTMSIXDATA25 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA25)
		)
		(element CFGINTERRUPTMSIXDATA26 1
			(pin CFGINTERRUPTMSIXDATA26 output)
			(conn CFGINTERRUPTMSIXDATA26 CFGINTERRUPTMSIXDATA26 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA26)
		)
		(element CFGINTERRUPTMSIXDATA27 1
			(pin CFGINTERRUPTMSIXDATA27 output)
			(conn CFGINTERRUPTMSIXDATA27 CFGINTERRUPTMSIXDATA27 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA27)
		)
		(element CFGINTERRUPTMSIXDATA28 1
			(pin CFGINTERRUPTMSIXDATA28 output)
			(conn CFGINTERRUPTMSIXDATA28 CFGINTERRUPTMSIXDATA28 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA28)
		)
		(element CFGINTERRUPTMSIXDATA29 1
			(pin CFGINTERRUPTMSIXDATA29 output)
			(conn CFGINTERRUPTMSIXDATA29 CFGINTERRUPTMSIXDATA29 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA29)
		)
		(element CFGINTERRUPTMSIXDATA30 1
			(pin CFGINTERRUPTMSIXDATA30 output)
			(conn CFGINTERRUPTMSIXDATA30 CFGINTERRUPTMSIXDATA30 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA30)
		)
		(element CFGINTERRUPTMSIXDATA31 1
			(pin CFGINTERRUPTMSIXDATA31 output)
			(conn CFGINTERRUPTMSIXDATA31 CFGINTERRUPTMSIXDATA31 ==> PCIE_3_0 CFGINTERRUPTMSIXDATA31)
		)
		(element CFGINTERRUPTMSIXENABLE0 1
			(pin CFGINTERRUPTMSIXENABLE0 input)
			(conn CFGINTERRUPTMSIXENABLE0 CFGINTERRUPTMSIXENABLE0 <== PCIE_3_0 CFGINTERRUPTMSIXENABLE0)
		)
		(element CFGINTERRUPTMSIXENABLE1 1
			(pin CFGINTERRUPTMSIXENABLE1 input)
			(conn CFGINTERRUPTMSIXENABLE1 CFGINTERRUPTMSIXENABLE1 <== PCIE_3_0 CFGINTERRUPTMSIXENABLE1)
		)
		(element CFGINTERRUPTMSIXFAIL 1
			(pin CFGINTERRUPTMSIXFAIL input)
			(conn CFGINTERRUPTMSIXFAIL CFGINTERRUPTMSIXFAIL <== PCIE_3_0 CFGINTERRUPTMSIXFAIL)
		)
		(element CFGINTERRUPTMSIXINT 1
			(pin CFGINTERRUPTMSIXINT output)
			(conn CFGINTERRUPTMSIXINT CFGINTERRUPTMSIXINT ==> PCIE_3_0 CFGINTERRUPTMSIXINT)
		)
		(element CFGINTERRUPTMSIXMASK0 1
			(pin CFGINTERRUPTMSIXMASK0 input)
			(conn CFGINTERRUPTMSIXMASK0 CFGINTERRUPTMSIXMASK0 <== PCIE_3_0 CFGINTERRUPTMSIXMASK0)
		)
		(element CFGINTERRUPTMSIXMASK1 1
			(pin CFGINTERRUPTMSIXMASK1 input)
			(conn CFGINTERRUPTMSIXMASK1 CFGINTERRUPTMSIXMASK1 <== PCIE_3_0 CFGINTERRUPTMSIXMASK1)
		)
		(element CFGINTERRUPTMSIXSENT 1
			(pin CFGINTERRUPTMSIXSENT input)
			(conn CFGINTERRUPTMSIXSENT CFGINTERRUPTMSIXSENT <== PCIE_3_0 CFGINTERRUPTMSIXSENT)
		)
		(element CFGINTERRUPTMSIXVFENABLE0 1
			(pin CFGINTERRUPTMSIXVFENABLE0 input)
			(conn CFGINTERRUPTMSIXVFENABLE0 CFGINTERRUPTMSIXVFENABLE0 <== PCIE_3_0 CFGINTERRUPTMSIXVFENABLE0)
		)
		(element CFGINTERRUPTMSIXVFENABLE1 1
			(pin CFGINTERRUPTMSIXVFENABLE1 input)
			(conn CFGINTERRUPTMSIXVFENABLE1 CFGINTERRUPTMSIXVFENABLE1 <== PCIE_3_0 CFGINTERRUPTMSIXVFENABLE1)
		)
		(element CFGINTERRUPTMSIXVFENABLE2 1
			(pin CFGINTERRUPTMSIXVFENABLE2 input)
			(conn CFGINTERRUPTMSIXVFENABLE2 CFGINTERRUPTMSIXVFENABLE2 <== PCIE_3_0 CFGINTERRUPTMSIXVFENABLE2)
		)
		(element CFGINTERRUPTMSIXVFENABLE3 1
			(pin CFGINTERRUPTMSIXVFENABLE3 input)
			(conn CFGINTERRUPTMSIXVFENABLE3 CFGINTERRUPTMSIXVFENABLE3 <== PCIE_3_0 CFGINTERRUPTMSIXVFENABLE3)
		)
		(element CFGINTERRUPTMSIXVFENABLE4 1
			(pin CFGINTERRUPTMSIXVFENABLE4 input)
			(conn CFGINTERRUPTMSIXVFENABLE4 CFGINTERRUPTMSIXVFENABLE4 <== PCIE_3_0 CFGINTERRUPTMSIXVFENABLE4)
		)
		(element CFGINTERRUPTMSIXVFENABLE5 1
			(pin CFGINTERRUPTMSIXVFENABLE5 input)
			(conn CFGINTERRUPTMSIXVFENABLE5 CFGINTERRUPTMSIXVFENABLE5 <== PCIE_3_0 CFGINTERRUPTMSIXVFENABLE5)
		)
		(element CFGINTERRUPTMSIXVFMASK0 1
			(pin CFGINTERRUPTMSIXVFMASK0 input)
			(conn CFGINTERRUPTMSIXVFMASK0 CFGINTERRUPTMSIXVFMASK0 <== PCIE_3_0 CFGINTERRUPTMSIXVFMASK0)
		)
		(element CFGINTERRUPTMSIXVFMASK1 1
			(pin CFGINTERRUPTMSIXVFMASK1 input)
			(conn CFGINTERRUPTMSIXVFMASK1 CFGINTERRUPTMSIXVFMASK1 <== PCIE_3_0 CFGINTERRUPTMSIXVFMASK1)
		)
		(element CFGINTERRUPTMSIXVFMASK2 1
			(pin CFGINTERRUPTMSIXVFMASK2 input)
			(conn CFGINTERRUPTMSIXVFMASK2 CFGINTERRUPTMSIXVFMASK2 <== PCIE_3_0 CFGINTERRUPTMSIXVFMASK2)
		)
		(element CFGINTERRUPTMSIXVFMASK3 1
			(pin CFGINTERRUPTMSIXVFMASK3 input)
			(conn CFGINTERRUPTMSIXVFMASK3 CFGINTERRUPTMSIXVFMASK3 <== PCIE_3_0 CFGINTERRUPTMSIXVFMASK3)
		)
		(element CFGINTERRUPTMSIXVFMASK4 1
			(pin CFGINTERRUPTMSIXVFMASK4 input)
			(conn CFGINTERRUPTMSIXVFMASK4 CFGINTERRUPTMSIXVFMASK4 <== PCIE_3_0 CFGINTERRUPTMSIXVFMASK4)
		)
		(element CFGINTERRUPTMSIXVFMASK5 1
			(pin CFGINTERRUPTMSIXVFMASK5 input)
			(conn CFGINTERRUPTMSIXVFMASK5 CFGINTERRUPTMSIXVFMASK5 <== PCIE_3_0 CFGINTERRUPTMSIXVFMASK5)
		)
		(element CFGINTERRUPTPENDING0 1
			(pin CFGINTERRUPTPENDING0 output)
			(conn CFGINTERRUPTPENDING0 CFGINTERRUPTPENDING0 ==> PCIE_3_0 CFGINTERRUPTPENDING0)
		)
		(element CFGINTERRUPTPENDING1 1
			(pin CFGINTERRUPTPENDING1 output)
			(conn CFGINTERRUPTPENDING1 CFGINTERRUPTPENDING1 ==> PCIE_3_0 CFGINTERRUPTPENDING1)
		)
		(element CFGINTERRUPTSENT 1
			(pin CFGINTERRUPTSENT input)
			(conn CFGINTERRUPTSENT CFGINTERRUPTSENT <== PCIE_3_0 CFGINTERRUPTSENT)
		)
		(element CFGLINKPOWERSTATE0 1
			(pin CFGLINKPOWERSTATE0 input)
			(conn CFGLINKPOWERSTATE0 CFGLINKPOWERSTATE0 <== PCIE_3_0 CFGLINKPOWERSTATE0)
		)
		(element CFGLINKPOWERSTATE1 1
			(pin CFGLINKPOWERSTATE1 input)
			(conn CFGLINKPOWERSTATE1 CFGLINKPOWERSTATE1 <== PCIE_3_0 CFGLINKPOWERSTATE1)
		)
		(element CFGLINKTRAININGENABLE 1
			(pin CFGLINKTRAININGENABLE output)
			(conn CFGLINKTRAININGENABLE CFGLINKTRAININGENABLE ==> PCIE_3_0 CFGLINKTRAININGENABLE)
		)
		(element CFGLOCALERROR 1
			(pin CFGLOCALERROR input)
			(conn CFGLOCALERROR CFGLOCALERROR <== PCIE_3_0 CFGLOCALERROR)
		)
		(element CFGLTRENABLE 1
			(pin CFGLTRENABLE input)
			(conn CFGLTRENABLE CFGLTRENABLE <== PCIE_3_0 CFGLTRENABLE)
		)
		(element CFGLTSSMSTATE0 1
			(pin CFGLTSSMSTATE0 input)
			(conn CFGLTSSMSTATE0 CFGLTSSMSTATE0 <== PCIE_3_0 CFGLTSSMSTATE0)
		)
		(element CFGLTSSMSTATE1 1
			(pin CFGLTSSMSTATE1 input)
			(conn CFGLTSSMSTATE1 CFGLTSSMSTATE1 <== PCIE_3_0 CFGLTSSMSTATE1)
		)
		(element CFGLTSSMSTATE2 1
			(pin CFGLTSSMSTATE2 input)
			(conn CFGLTSSMSTATE2 CFGLTSSMSTATE2 <== PCIE_3_0 CFGLTSSMSTATE2)
		)
		(element CFGLTSSMSTATE3 1
			(pin CFGLTSSMSTATE3 input)
			(conn CFGLTSSMSTATE3 CFGLTSSMSTATE3 <== PCIE_3_0 CFGLTSSMSTATE3)
		)
		(element CFGLTSSMSTATE4 1
			(pin CFGLTSSMSTATE4 input)
			(conn CFGLTSSMSTATE4 CFGLTSSMSTATE4 <== PCIE_3_0 CFGLTSSMSTATE4)
		)
		(element CFGLTSSMSTATE5 1
			(pin CFGLTSSMSTATE5 input)
			(conn CFGLTSSMSTATE5 CFGLTSSMSTATE5 <== PCIE_3_0 CFGLTSSMSTATE5)
		)
		(element CFGMAXPAYLOAD0 1
			(pin CFGMAXPAYLOAD0 input)
			(conn CFGMAXPAYLOAD0 CFGMAXPAYLOAD0 <== PCIE_3_0 CFGMAXPAYLOAD0)
		)
		(element CFGMAXPAYLOAD1 1
			(pin CFGMAXPAYLOAD1 input)
			(conn CFGMAXPAYLOAD1 CFGMAXPAYLOAD1 <== PCIE_3_0 CFGMAXPAYLOAD1)
		)
		(element CFGMAXPAYLOAD2 1
			(pin CFGMAXPAYLOAD2 input)
			(conn CFGMAXPAYLOAD2 CFGMAXPAYLOAD2 <== PCIE_3_0 CFGMAXPAYLOAD2)
		)
		(element CFGMAXREADREQ0 1
			(pin CFGMAXREADREQ0 input)
			(conn CFGMAXREADREQ0 CFGMAXREADREQ0 <== PCIE_3_0 CFGMAXREADREQ0)
		)
		(element CFGMAXREADREQ1 1
			(pin CFGMAXREADREQ1 input)
			(conn CFGMAXREADREQ1 CFGMAXREADREQ1 <== PCIE_3_0 CFGMAXREADREQ1)
		)
		(element CFGMAXREADREQ2 1
			(pin CFGMAXREADREQ2 input)
			(conn CFGMAXREADREQ2 CFGMAXREADREQ2 <== PCIE_3_0 CFGMAXREADREQ2)
		)
		(element CFGMCUPDATEDONE 1
			(pin CFGMCUPDATEDONE input)
			(conn CFGMCUPDATEDONE CFGMCUPDATEDONE <== PCIE_3_0 CFGMCUPDATEDONE)
		)
		(element CFGMCUPDATEREQUEST 1
			(pin CFGMCUPDATEREQUEST output)
			(conn CFGMCUPDATEREQUEST CFGMCUPDATEREQUEST ==> PCIE_3_0 CFGMCUPDATEREQUEST)
		)
		(element CFGMGMTADDR0 1
			(pin CFGMGMTADDR0 output)
			(conn CFGMGMTADDR0 CFGMGMTADDR0 ==> PCIE_3_0 CFGMGMTADDR0)
		)
		(element CFGMGMTADDR1 1
			(pin CFGMGMTADDR1 output)
			(conn CFGMGMTADDR1 CFGMGMTADDR1 ==> PCIE_3_0 CFGMGMTADDR1)
		)
		(element CFGMGMTADDR2 1
			(pin CFGMGMTADDR2 output)
			(conn CFGMGMTADDR2 CFGMGMTADDR2 ==> PCIE_3_0 CFGMGMTADDR2)
		)
		(element CFGMGMTADDR3 1
			(pin CFGMGMTADDR3 output)
			(conn CFGMGMTADDR3 CFGMGMTADDR3 ==> PCIE_3_0 CFGMGMTADDR3)
		)
		(element CFGMGMTADDR4 1
			(pin CFGMGMTADDR4 output)
			(conn CFGMGMTADDR4 CFGMGMTADDR4 ==> PCIE_3_0 CFGMGMTADDR4)
		)
		(element CFGMGMTADDR5 1
			(pin CFGMGMTADDR5 output)
			(conn CFGMGMTADDR5 CFGMGMTADDR5 ==> PCIE_3_0 CFGMGMTADDR5)
		)
		(element CFGMGMTADDR6 1
			(pin CFGMGMTADDR6 output)
			(conn CFGMGMTADDR6 CFGMGMTADDR6 ==> PCIE_3_0 CFGMGMTADDR6)
		)
		(element CFGMGMTADDR7 1
			(pin CFGMGMTADDR7 output)
			(conn CFGMGMTADDR7 CFGMGMTADDR7 ==> PCIE_3_0 CFGMGMTADDR7)
		)
		(element CFGMGMTADDR8 1
			(pin CFGMGMTADDR8 output)
			(conn CFGMGMTADDR8 CFGMGMTADDR8 ==> PCIE_3_0 CFGMGMTADDR8)
		)
		(element CFGMGMTADDR9 1
			(pin CFGMGMTADDR9 output)
			(conn CFGMGMTADDR9 CFGMGMTADDR9 ==> PCIE_3_0 CFGMGMTADDR9)
		)
		(element CFGMGMTADDR10 1
			(pin CFGMGMTADDR10 output)
			(conn CFGMGMTADDR10 CFGMGMTADDR10 ==> PCIE_3_0 CFGMGMTADDR10)
		)
		(element CFGMGMTADDR11 1
			(pin CFGMGMTADDR11 output)
			(conn CFGMGMTADDR11 CFGMGMTADDR11 ==> PCIE_3_0 CFGMGMTADDR11)
		)
		(element CFGMGMTADDR12 1
			(pin CFGMGMTADDR12 output)
			(conn CFGMGMTADDR12 CFGMGMTADDR12 ==> PCIE_3_0 CFGMGMTADDR12)
		)
		(element CFGMGMTADDR13 1
			(pin CFGMGMTADDR13 output)
			(conn CFGMGMTADDR13 CFGMGMTADDR13 ==> PCIE_3_0 CFGMGMTADDR13)
		)
		(element CFGMGMTADDR14 1
			(pin CFGMGMTADDR14 output)
			(conn CFGMGMTADDR14 CFGMGMTADDR14 ==> PCIE_3_0 CFGMGMTADDR14)
		)
		(element CFGMGMTADDR15 1
			(pin CFGMGMTADDR15 output)
			(conn CFGMGMTADDR15 CFGMGMTADDR15 ==> PCIE_3_0 CFGMGMTADDR15)
		)
		(element CFGMGMTADDR16 1
			(pin CFGMGMTADDR16 output)
			(conn CFGMGMTADDR16 CFGMGMTADDR16 ==> PCIE_3_0 CFGMGMTADDR16)
		)
		(element CFGMGMTADDR17 1
			(pin CFGMGMTADDR17 output)
			(conn CFGMGMTADDR17 CFGMGMTADDR17 ==> PCIE_3_0 CFGMGMTADDR17)
		)
		(element CFGMGMTADDR18 1
			(pin CFGMGMTADDR18 output)
			(conn CFGMGMTADDR18 CFGMGMTADDR18 ==> PCIE_3_0 CFGMGMTADDR18)
		)
		(element CFGMGMTBYTEENABLE0 1
			(pin CFGMGMTBYTEENABLE0 output)
			(conn CFGMGMTBYTEENABLE0 CFGMGMTBYTEENABLE0 ==> PCIE_3_0 CFGMGMTBYTEENABLE0)
		)
		(element CFGMGMTBYTEENABLE1 1
			(pin CFGMGMTBYTEENABLE1 output)
			(conn CFGMGMTBYTEENABLE1 CFGMGMTBYTEENABLE1 ==> PCIE_3_0 CFGMGMTBYTEENABLE1)
		)
		(element CFGMGMTBYTEENABLE2 1
			(pin CFGMGMTBYTEENABLE2 output)
			(conn CFGMGMTBYTEENABLE2 CFGMGMTBYTEENABLE2 ==> PCIE_3_0 CFGMGMTBYTEENABLE2)
		)
		(element CFGMGMTBYTEENABLE3 1
			(pin CFGMGMTBYTEENABLE3 output)
			(conn CFGMGMTBYTEENABLE3 CFGMGMTBYTEENABLE3 ==> PCIE_3_0 CFGMGMTBYTEENABLE3)
		)
		(element CFGMGMTREAD 1
			(pin CFGMGMTREAD output)
			(conn CFGMGMTREAD CFGMGMTREAD ==> PCIE_3_0 CFGMGMTREAD)
		)
		(element CFGMGMTREADDATA0 1
			(pin CFGMGMTREADDATA0 input)
			(conn CFGMGMTREADDATA0 CFGMGMTREADDATA0 <== PCIE_3_0 CFGMGMTREADDATA0)
		)
		(element CFGMGMTREADDATA1 1
			(pin CFGMGMTREADDATA1 input)
			(conn CFGMGMTREADDATA1 CFGMGMTREADDATA1 <== PCIE_3_0 CFGMGMTREADDATA1)
		)
		(element CFGMGMTREADDATA2 1
			(pin CFGMGMTREADDATA2 input)
			(conn CFGMGMTREADDATA2 CFGMGMTREADDATA2 <== PCIE_3_0 CFGMGMTREADDATA2)
		)
		(element CFGMGMTREADDATA3 1
			(pin CFGMGMTREADDATA3 input)
			(conn CFGMGMTREADDATA3 CFGMGMTREADDATA3 <== PCIE_3_0 CFGMGMTREADDATA3)
		)
		(element CFGMGMTREADDATA4 1
			(pin CFGMGMTREADDATA4 input)
			(conn CFGMGMTREADDATA4 CFGMGMTREADDATA4 <== PCIE_3_0 CFGMGMTREADDATA4)
		)
		(element CFGMGMTREADDATA5 1
			(pin CFGMGMTREADDATA5 input)
			(conn CFGMGMTREADDATA5 CFGMGMTREADDATA5 <== PCIE_3_0 CFGMGMTREADDATA5)
		)
		(element CFGMGMTREADDATA6 1
			(pin CFGMGMTREADDATA6 input)
			(conn CFGMGMTREADDATA6 CFGMGMTREADDATA6 <== PCIE_3_0 CFGMGMTREADDATA6)
		)
		(element CFGMGMTREADDATA7 1
			(pin CFGMGMTREADDATA7 input)
			(conn CFGMGMTREADDATA7 CFGMGMTREADDATA7 <== PCIE_3_0 CFGMGMTREADDATA7)
		)
		(element CFGMGMTREADDATA8 1
			(pin CFGMGMTREADDATA8 input)
			(conn CFGMGMTREADDATA8 CFGMGMTREADDATA8 <== PCIE_3_0 CFGMGMTREADDATA8)
		)
		(element CFGMGMTREADDATA9 1
			(pin CFGMGMTREADDATA9 input)
			(conn CFGMGMTREADDATA9 CFGMGMTREADDATA9 <== PCIE_3_0 CFGMGMTREADDATA9)
		)
		(element CFGMGMTREADDATA10 1
			(pin CFGMGMTREADDATA10 input)
			(conn CFGMGMTREADDATA10 CFGMGMTREADDATA10 <== PCIE_3_0 CFGMGMTREADDATA10)
		)
		(element CFGMGMTREADDATA11 1
			(pin CFGMGMTREADDATA11 input)
			(conn CFGMGMTREADDATA11 CFGMGMTREADDATA11 <== PCIE_3_0 CFGMGMTREADDATA11)
		)
		(element CFGMGMTREADDATA12 1
			(pin CFGMGMTREADDATA12 input)
			(conn CFGMGMTREADDATA12 CFGMGMTREADDATA12 <== PCIE_3_0 CFGMGMTREADDATA12)
		)
		(element CFGMGMTREADDATA13 1
			(pin CFGMGMTREADDATA13 input)
			(conn CFGMGMTREADDATA13 CFGMGMTREADDATA13 <== PCIE_3_0 CFGMGMTREADDATA13)
		)
		(element CFGMGMTREADDATA14 1
			(pin CFGMGMTREADDATA14 input)
			(conn CFGMGMTREADDATA14 CFGMGMTREADDATA14 <== PCIE_3_0 CFGMGMTREADDATA14)
		)
		(element CFGMGMTREADDATA15 1
			(pin CFGMGMTREADDATA15 input)
			(conn CFGMGMTREADDATA15 CFGMGMTREADDATA15 <== PCIE_3_0 CFGMGMTREADDATA15)
		)
		(element CFGMGMTREADDATA16 1
			(pin CFGMGMTREADDATA16 input)
			(conn CFGMGMTREADDATA16 CFGMGMTREADDATA16 <== PCIE_3_0 CFGMGMTREADDATA16)
		)
		(element CFGMGMTREADDATA17 1
			(pin CFGMGMTREADDATA17 input)
			(conn CFGMGMTREADDATA17 CFGMGMTREADDATA17 <== PCIE_3_0 CFGMGMTREADDATA17)
		)
		(element CFGMGMTREADDATA18 1
			(pin CFGMGMTREADDATA18 input)
			(conn CFGMGMTREADDATA18 CFGMGMTREADDATA18 <== PCIE_3_0 CFGMGMTREADDATA18)
		)
		(element CFGMGMTREADDATA19 1
			(pin CFGMGMTREADDATA19 input)
			(conn CFGMGMTREADDATA19 CFGMGMTREADDATA19 <== PCIE_3_0 CFGMGMTREADDATA19)
		)
		(element CFGMGMTREADDATA20 1
			(pin CFGMGMTREADDATA20 input)
			(conn CFGMGMTREADDATA20 CFGMGMTREADDATA20 <== PCIE_3_0 CFGMGMTREADDATA20)
		)
		(element CFGMGMTREADDATA21 1
			(pin CFGMGMTREADDATA21 input)
			(conn CFGMGMTREADDATA21 CFGMGMTREADDATA21 <== PCIE_3_0 CFGMGMTREADDATA21)
		)
		(element CFGMGMTREADDATA22 1
			(pin CFGMGMTREADDATA22 input)
			(conn CFGMGMTREADDATA22 CFGMGMTREADDATA22 <== PCIE_3_0 CFGMGMTREADDATA22)
		)
		(element CFGMGMTREADDATA23 1
			(pin CFGMGMTREADDATA23 input)
			(conn CFGMGMTREADDATA23 CFGMGMTREADDATA23 <== PCIE_3_0 CFGMGMTREADDATA23)
		)
		(element CFGMGMTREADDATA24 1
			(pin CFGMGMTREADDATA24 input)
			(conn CFGMGMTREADDATA24 CFGMGMTREADDATA24 <== PCIE_3_0 CFGMGMTREADDATA24)
		)
		(element CFGMGMTREADDATA25 1
			(pin CFGMGMTREADDATA25 input)
			(conn CFGMGMTREADDATA25 CFGMGMTREADDATA25 <== PCIE_3_0 CFGMGMTREADDATA25)
		)
		(element CFGMGMTREADDATA26 1
			(pin CFGMGMTREADDATA26 input)
			(conn CFGMGMTREADDATA26 CFGMGMTREADDATA26 <== PCIE_3_0 CFGMGMTREADDATA26)
		)
		(element CFGMGMTREADDATA27 1
			(pin CFGMGMTREADDATA27 input)
			(conn CFGMGMTREADDATA27 CFGMGMTREADDATA27 <== PCIE_3_0 CFGMGMTREADDATA27)
		)
		(element CFGMGMTREADDATA28 1
			(pin CFGMGMTREADDATA28 input)
			(conn CFGMGMTREADDATA28 CFGMGMTREADDATA28 <== PCIE_3_0 CFGMGMTREADDATA28)
		)
		(element CFGMGMTREADDATA29 1
			(pin CFGMGMTREADDATA29 input)
			(conn CFGMGMTREADDATA29 CFGMGMTREADDATA29 <== PCIE_3_0 CFGMGMTREADDATA29)
		)
		(element CFGMGMTREADDATA30 1
			(pin CFGMGMTREADDATA30 input)
			(conn CFGMGMTREADDATA30 CFGMGMTREADDATA30 <== PCIE_3_0 CFGMGMTREADDATA30)
		)
		(element CFGMGMTREADDATA31 1
			(pin CFGMGMTREADDATA31 input)
			(conn CFGMGMTREADDATA31 CFGMGMTREADDATA31 <== PCIE_3_0 CFGMGMTREADDATA31)
		)
		(element CFGMGMTREADWRITEDONE 1
			(pin CFGMGMTREADWRITEDONE input)
			(conn CFGMGMTREADWRITEDONE CFGMGMTREADWRITEDONE <== PCIE_3_0 CFGMGMTREADWRITEDONE)
		)
		(element CFGMGMTTYPE1CFGREGACCESS 1
			(pin CFGMGMTTYPE1CFGREGACCESS output)
			(conn CFGMGMTTYPE1CFGREGACCESS CFGMGMTTYPE1CFGREGACCESS ==> PCIE_3_0 CFGMGMTTYPE1CFGREGACCESS)
		)
		(element CFGMGMTWRITE 1
			(pin CFGMGMTWRITE output)
			(conn CFGMGMTWRITE CFGMGMTWRITE ==> PCIE_3_0 CFGMGMTWRITE)
		)
		(element CFGMGMTWRITEDATA0 1
			(pin CFGMGMTWRITEDATA0 output)
			(conn CFGMGMTWRITEDATA0 CFGMGMTWRITEDATA0 ==> PCIE_3_0 CFGMGMTWRITEDATA0)
		)
		(element CFGMGMTWRITEDATA1 1
			(pin CFGMGMTWRITEDATA1 output)
			(conn CFGMGMTWRITEDATA1 CFGMGMTWRITEDATA1 ==> PCIE_3_0 CFGMGMTWRITEDATA1)
		)
		(element CFGMGMTWRITEDATA2 1
			(pin CFGMGMTWRITEDATA2 output)
			(conn CFGMGMTWRITEDATA2 CFGMGMTWRITEDATA2 ==> PCIE_3_0 CFGMGMTWRITEDATA2)
		)
		(element CFGMGMTWRITEDATA3 1
			(pin CFGMGMTWRITEDATA3 output)
			(conn CFGMGMTWRITEDATA3 CFGMGMTWRITEDATA3 ==> PCIE_3_0 CFGMGMTWRITEDATA3)
		)
		(element CFGMGMTWRITEDATA4 1
			(pin CFGMGMTWRITEDATA4 output)
			(conn CFGMGMTWRITEDATA4 CFGMGMTWRITEDATA4 ==> PCIE_3_0 CFGMGMTWRITEDATA4)
		)
		(element CFGMGMTWRITEDATA5 1
			(pin CFGMGMTWRITEDATA5 output)
			(conn CFGMGMTWRITEDATA5 CFGMGMTWRITEDATA5 ==> PCIE_3_0 CFGMGMTWRITEDATA5)
		)
		(element CFGMGMTWRITEDATA6 1
			(pin CFGMGMTWRITEDATA6 output)
			(conn CFGMGMTWRITEDATA6 CFGMGMTWRITEDATA6 ==> PCIE_3_0 CFGMGMTWRITEDATA6)
		)
		(element CFGMGMTWRITEDATA7 1
			(pin CFGMGMTWRITEDATA7 output)
			(conn CFGMGMTWRITEDATA7 CFGMGMTWRITEDATA7 ==> PCIE_3_0 CFGMGMTWRITEDATA7)
		)
		(element CFGMGMTWRITEDATA8 1
			(pin CFGMGMTWRITEDATA8 output)
			(conn CFGMGMTWRITEDATA8 CFGMGMTWRITEDATA8 ==> PCIE_3_0 CFGMGMTWRITEDATA8)
		)
		(element CFGMGMTWRITEDATA9 1
			(pin CFGMGMTWRITEDATA9 output)
			(conn CFGMGMTWRITEDATA9 CFGMGMTWRITEDATA9 ==> PCIE_3_0 CFGMGMTWRITEDATA9)
		)
		(element CFGMGMTWRITEDATA10 1
			(pin CFGMGMTWRITEDATA10 output)
			(conn CFGMGMTWRITEDATA10 CFGMGMTWRITEDATA10 ==> PCIE_3_0 CFGMGMTWRITEDATA10)
		)
		(element CFGMGMTWRITEDATA11 1
			(pin CFGMGMTWRITEDATA11 output)
			(conn CFGMGMTWRITEDATA11 CFGMGMTWRITEDATA11 ==> PCIE_3_0 CFGMGMTWRITEDATA11)
		)
		(element CFGMGMTWRITEDATA12 1
			(pin CFGMGMTWRITEDATA12 output)
			(conn CFGMGMTWRITEDATA12 CFGMGMTWRITEDATA12 ==> PCIE_3_0 CFGMGMTWRITEDATA12)
		)
		(element CFGMGMTWRITEDATA13 1
			(pin CFGMGMTWRITEDATA13 output)
			(conn CFGMGMTWRITEDATA13 CFGMGMTWRITEDATA13 ==> PCIE_3_0 CFGMGMTWRITEDATA13)
		)
		(element CFGMGMTWRITEDATA14 1
			(pin CFGMGMTWRITEDATA14 output)
			(conn CFGMGMTWRITEDATA14 CFGMGMTWRITEDATA14 ==> PCIE_3_0 CFGMGMTWRITEDATA14)
		)
		(element CFGMGMTWRITEDATA15 1
			(pin CFGMGMTWRITEDATA15 output)
			(conn CFGMGMTWRITEDATA15 CFGMGMTWRITEDATA15 ==> PCIE_3_0 CFGMGMTWRITEDATA15)
		)
		(element CFGMGMTWRITEDATA16 1
			(pin CFGMGMTWRITEDATA16 output)
			(conn CFGMGMTWRITEDATA16 CFGMGMTWRITEDATA16 ==> PCIE_3_0 CFGMGMTWRITEDATA16)
		)
		(element CFGMGMTWRITEDATA17 1
			(pin CFGMGMTWRITEDATA17 output)
			(conn CFGMGMTWRITEDATA17 CFGMGMTWRITEDATA17 ==> PCIE_3_0 CFGMGMTWRITEDATA17)
		)
		(element CFGMGMTWRITEDATA18 1
			(pin CFGMGMTWRITEDATA18 output)
			(conn CFGMGMTWRITEDATA18 CFGMGMTWRITEDATA18 ==> PCIE_3_0 CFGMGMTWRITEDATA18)
		)
		(element CFGMGMTWRITEDATA19 1
			(pin CFGMGMTWRITEDATA19 output)
			(conn CFGMGMTWRITEDATA19 CFGMGMTWRITEDATA19 ==> PCIE_3_0 CFGMGMTWRITEDATA19)
		)
		(element CFGMGMTWRITEDATA20 1
			(pin CFGMGMTWRITEDATA20 output)
			(conn CFGMGMTWRITEDATA20 CFGMGMTWRITEDATA20 ==> PCIE_3_0 CFGMGMTWRITEDATA20)
		)
		(element CFGMGMTWRITEDATA21 1
			(pin CFGMGMTWRITEDATA21 output)
			(conn CFGMGMTWRITEDATA21 CFGMGMTWRITEDATA21 ==> PCIE_3_0 CFGMGMTWRITEDATA21)
		)
		(element CFGMGMTWRITEDATA22 1
			(pin CFGMGMTWRITEDATA22 output)
			(conn CFGMGMTWRITEDATA22 CFGMGMTWRITEDATA22 ==> PCIE_3_0 CFGMGMTWRITEDATA22)
		)
		(element CFGMGMTWRITEDATA23 1
			(pin CFGMGMTWRITEDATA23 output)
			(conn CFGMGMTWRITEDATA23 CFGMGMTWRITEDATA23 ==> PCIE_3_0 CFGMGMTWRITEDATA23)
		)
		(element CFGMGMTWRITEDATA24 1
			(pin CFGMGMTWRITEDATA24 output)
			(conn CFGMGMTWRITEDATA24 CFGMGMTWRITEDATA24 ==> PCIE_3_0 CFGMGMTWRITEDATA24)
		)
		(element CFGMGMTWRITEDATA25 1
			(pin CFGMGMTWRITEDATA25 output)
			(conn CFGMGMTWRITEDATA25 CFGMGMTWRITEDATA25 ==> PCIE_3_0 CFGMGMTWRITEDATA25)
		)
		(element CFGMGMTWRITEDATA26 1
			(pin CFGMGMTWRITEDATA26 output)
			(conn CFGMGMTWRITEDATA26 CFGMGMTWRITEDATA26 ==> PCIE_3_0 CFGMGMTWRITEDATA26)
		)
		(element CFGMGMTWRITEDATA27 1
			(pin CFGMGMTWRITEDATA27 output)
			(conn CFGMGMTWRITEDATA27 CFGMGMTWRITEDATA27 ==> PCIE_3_0 CFGMGMTWRITEDATA27)
		)
		(element CFGMGMTWRITEDATA28 1
			(pin CFGMGMTWRITEDATA28 output)
			(conn CFGMGMTWRITEDATA28 CFGMGMTWRITEDATA28 ==> PCIE_3_0 CFGMGMTWRITEDATA28)
		)
		(element CFGMGMTWRITEDATA29 1
			(pin CFGMGMTWRITEDATA29 output)
			(conn CFGMGMTWRITEDATA29 CFGMGMTWRITEDATA29 ==> PCIE_3_0 CFGMGMTWRITEDATA29)
		)
		(element CFGMGMTWRITEDATA30 1
			(pin CFGMGMTWRITEDATA30 output)
			(conn CFGMGMTWRITEDATA30 CFGMGMTWRITEDATA30 ==> PCIE_3_0 CFGMGMTWRITEDATA30)
		)
		(element CFGMGMTWRITEDATA31 1
			(pin CFGMGMTWRITEDATA31 output)
			(conn CFGMGMTWRITEDATA31 CFGMGMTWRITEDATA31 ==> PCIE_3_0 CFGMGMTWRITEDATA31)
		)
		(element CFGMSGRECEIVED 1
			(pin CFGMSGRECEIVED input)
			(conn CFGMSGRECEIVED CFGMSGRECEIVED <== PCIE_3_0 CFGMSGRECEIVED)
		)
		(element CFGMSGRECEIVEDDATA0 1
			(pin CFGMSGRECEIVEDDATA0 input)
			(conn CFGMSGRECEIVEDDATA0 CFGMSGRECEIVEDDATA0 <== PCIE_3_0 CFGMSGRECEIVEDDATA0)
		)
		(element CFGMSGRECEIVEDDATA1 1
			(pin CFGMSGRECEIVEDDATA1 input)
			(conn CFGMSGRECEIVEDDATA1 CFGMSGRECEIVEDDATA1 <== PCIE_3_0 CFGMSGRECEIVEDDATA1)
		)
		(element CFGMSGRECEIVEDDATA2 1
			(pin CFGMSGRECEIVEDDATA2 input)
			(conn CFGMSGRECEIVEDDATA2 CFGMSGRECEIVEDDATA2 <== PCIE_3_0 CFGMSGRECEIVEDDATA2)
		)
		(element CFGMSGRECEIVEDDATA3 1
			(pin CFGMSGRECEIVEDDATA3 input)
			(conn CFGMSGRECEIVEDDATA3 CFGMSGRECEIVEDDATA3 <== PCIE_3_0 CFGMSGRECEIVEDDATA3)
		)
		(element CFGMSGRECEIVEDDATA4 1
			(pin CFGMSGRECEIVEDDATA4 input)
			(conn CFGMSGRECEIVEDDATA4 CFGMSGRECEIVEDDATA4 <== PCIE_3_0 CFGMSGRECEIVEDDATA4)
		)
		(element CFGMSGRECEIVEDDATA5 1
			(pin CFGMSGRECEIVEDDATA5 input)
			(conn CFGMSGRECEIVEDDATA5 CFGMSGRECEIVEDDATA5 <== PCIE_3_0 CFGMSGRECEIVEDDATA5)
		)
		(element CFGMSGRECEIVEDDATA6 1
			(pin CFGMSGRECEIVEDDATA6 input)
			(conn CFGMSGRECEIVEDDATA6 CFGMSGRECEIVEDDATA6 <== PCIE_3_0 CFGMSGRECEIVEDDATA6)
		)
		(element CFGMSGRECEIVEDDATA7 1
			(pin CFGMSGRECEIVEDDATA7 input)
			(conn CFGMSGRECEIVEDDATA7 CFGMSGRECEIVEDDATA7 <== PCIE_3_0 CFGMSGRECEIVEDDATA7)
		)
		(element CFGMSGRECEIVEDTYPE0 1
			(pin CFGMSGRECEIVEDTYPE0 input)
			(conn CFGMSGRECEIVEDTYPE0 CFGMSGRECEIVEDTYPE0 <== PCIE_3_0 CFGMSGRECEIVEDTYPE0)
		)
		(element CFGMSGRECEIVEDTYPE1 1
			(pin CFGMSGRECEIVEDTYPE1 input)
			(conn CFGMSGRECEIVEDTYPE1 CFGMSGRECEIVEDTYPE1 <== PCIE_3_0 CFGMSGRECEIVEDTYPE1)
		)
		(element CFGMSGRECEIVEDTYPE2 1
			(pin CFGMSGRECEIVEDTYPE2 input)
			(conn CFGMSGRECEIVEDTYPE2 CFGMSGRECEIVEDTYPE2 <== PCIE_3_0 CFGMSGRECEIVEDTYPE2)
		)
		(element CFGMSGRECEIVEDTYPE3 1
			(pin CFGMSGRECEIVEDTYPE3 input)
			(conn CFGMSGRECEIVEDTYPE3 CFGMSGRECEIVEDTYPE3 <== PCIE_3_0 CFGMSGRECEIVEDTYPE3)
		)
		(element CFGMSGRECEIVEDTYPE4 1
			(pin CFGMSGRECEIVEDTYPE4 input)
			(conn CFGMSGRECEIVEDTYPE4 CFGMSGRECEIVEDTYPE4 <== PCIE_3_0 CFGMSGRECEIVEDTYPE4)
		)
		(element CFGMSGTRANSMIT 1
			(pin CFGMSGTRANSMIT output)
			(conn CFGMSGTRANSMIT CFGMSGTRANSMIT ==> PCIE_3_0 CFGMSGTRANSMIT)
		)
		(element CFGMSGTRANSMITDATA0 1
			(pin CFGMSGTRANSMITDATA0 output)
			(conn CFGMSGTRANSMITDATA0 CFGMSGTRANSMITDATA0 ==> PCIE_3_0 CFGMSGTRANSMITDATA0)
		)
		(element CFGMSGTRANSMITDATA1 1
			(pin CFGMSGTRANSMITDATA1 output)
			(conn CFGMSGTRANSMITDATA1 CFGMSGTRANSMITDATA1 ==> PCIE_3_0 CFGMSGTRANSMITDATA1)
		)
		(element CFGMSGTRANSMITDATA2 1
			(pin CFGMSGTRANSMITDATA2 output)
			(conn CFGMSGTRANSMITDATA2 CFGMSGTRANSMITDATA2 ==> PCIE_3_0 CFGMSGTRANSMITDATA2)
		)
		(element CFGMSGTRANSMITDATA3 1
			(pin CFGMSGTRANSMITDATA3 output)
			(conn CFGMSGTRANSMITDATA3 CFGMSGTRANSMITDATA3 ==> PCIE_3_0 CFGMSGTRANSMITDATA3)
		)
		(element CFGMSGTRANSMITDATA4 1
			(pin CFGMSGTRANSMITDATA4 output)
			(conn CFGMSGTRANSMITDATA4 CFGMSGTRANSMITDATA4 ==> PCIE_3_0 CFGMSGTRANSMITDATA4)
		)
		(element CFGMSGTRANSMITDATA5 1
			(pin CFGMSGTRANSMITDATA5 output)
			(conn CFGMSGTRANSMITDATA5 CFGMSGTRANSMITDATA5 ==> PCIE_3_0 CFGMSGTRANSMITDATA5)
		)
		(element CFGMSGTRANSMITDATA6 1
			(pin CFGMSGTRANSMITDATA6 output)
			(conn CFGMSGTRANSMITDATA6 CFGMSGTRANSMITDATA6 ==> PCIE_3_0 CFGMSGTRANSMITDATA6)
		)
		(element CFGMSGTRANSMITDATA7 1
			(pin CFGMSGTRANSMITDATA7 output)
			(conn CFGMSGTRANSMITDATA7 CFGMSGTRANSMITDATA7 ==> PCIE_3_0 CFGMSGTRANSMITDATA7)
		)
		(element CFGMSGTRANSMITDATA8 1
			(pin CFGMSGTRANSMITDATA8 output)
			(conn CFGMSGTRANSMITDATA8 CFGMSGTRANSMITDATA8 ==> PCIE_3_0 CFGMSGTRANSMITDATA8)
		)
		(element CFGMSGTRANSMITDATA9 1
			(pin CFGMSGTRANSMITDATA9 output)
			(conn CFGMSGTRANSMITDATA9 CFGMSGTRANSMITDATA9 ==> PCIE_3_0 CFGMSGTRANSMITDATA9)
		)
		(element CFGMSGTRANSMITDATA10 1
			(pin CFGMSGTRANSMITDATA10 output)
			(conn CFGMSGTRANSMITDATA10 CFGMSGTRANSMITDATA10 ==> PCIE_3_0 CFGMSGTRANSMITDATA10)
		)
		(element CFGMSGTRANSMITDATA11 1
			(pin CFGMSGTRANSMITDATA11 output)
			(conn CFGMSGTRANSMITDATA11 CFGMSGTRANSMITDATA11 ==> PCIE_3_0 CFGMSGTRANSMITDATA11)
		)
		(element CFGMSGTRANSMITDATA12 1
			(pin CFGMSGTRANSMITDATA12 output)
			(conn CFGMSGTRANSMITDATA12 CFGMSGTRANSMITDATA12 ==> PCIE_3_0 CFGMSGTRANSMITDATA12)
		)
		(element CFGMSGTRANSMITDATA13 1
			(pin CFGMSGTRANSMITDATA13 output)
			(conn CFGMSGTRANSMITDATA13 CFGMSGTRANSMITDATA13 ==> PCIE_3_0 CFGMSGTRANSMITDATA13)
		)
		(element CFGMSGTRANSMITDATA14 1
			(pin CFGMSGTRANSMITDATA14 output)
			(conn CFGMSGTRANSMITDATA14 CFGMSGTRANSMITDATA14 ==> PCIE_3_0 CFGMSGTRANSMITDATA14)
		)
		(element CFGMSGTRANSMITDATA15 1
			(pin CFGMSGTRANSMITDATA15 output)
			(conn CFGMSGTRANSMITDATA15 CFGMSGTRANSMITDATA15 ==> PCIE_3_0 CFGMSGTRANSMITDATA15)
		)
		(element CFGMSGTRANSMITDATA16 1
			(pin CFGMSGTRANSMITDATA16 output)
			(conn CFGMSGTRANSMITDATA16 CFGMSGTRANSMITDATA16 ==> PCIE_3_0 CFGMSGTRANSMITDATA16)
		)
		(element CFGMSGTRANSMITDATA17 1
			(pin CFGMSGTRANSMITDATA17 output)
			(conn CFGMSGTRANSMITDATA17 CFGMSGTRANSMITDATA17 ==> PCIE_3_0 CFGMSGTRANSMITDATA17)
		)
		(element CFGMSGTRANSMITDATA18 1
			(pin CFGMSGTRANSMITDATA18 output)
			(conn CFGMSGTRANSMITDATA18 CFGMSGTRANSMITDATA18 ==> PCIE_3_0 CFGMSGTRANSMITDATA18)
		)
		(element CFGMSGTRANSMITDATA19 1
			(pin CFGMSGTRANSMITDATA19 output)
			(conn CFGMSGTRANSMITDATA19 CFGMSGTRANSMITDATA19 ==> PCIE_3_0 CFGMSGTRANSMITDATA19)
		)
		(element CFGMSGTRANSMITDATA20 1
			(pin CFGMSGTRANSMITDATA20 output)
			(conn CFGMSGTRANSMITDATA20 CFGMSGTRANSMITDATA20 ==> PCIE_3_0 CFGMSGTRANSMITDATA20)
		)
		(element CFGMSGTRANSMITDATA21 1
			(pin CFGMSGTRANSMITDATA21 output)
			(conn CFGMSGTRANSMITDATA21 CFGMSGTRANSMITDATA21 ==> PCIE_3_0 CFGMSGTRANSMITDATA21)
		)
		(element CFGMSGTRANSMITDATA22 1
			(pin CFGMSGTRANSMITDATA22 output)
			(conn CFGMSGTRANSMITDATA22 CFGMSGTRANSMITDATA22 ==> PCIE_3_0 CFGMSGTRANSMITDATA22)
		)
		(element CFGMSGTRANSMITDATA23 1
			(pin CFGMSGTRANSMITDATA23 output)
			(conn CFGMSGTRANSMITDATA23 CFGMSGTRANSMITDATA23 ==> PCIE_3_0 CFGMSGTRANSMITDATA23)
		)
		(element CFGMSGTRANSMITDATA24 1
			(pin CFGMSGTRANSMITDATA24 output)
			(conn CFGMSGTRANSMITDATA24 CFGMSGTRANSMITDATA24 ==> PCIE_3_0 CFGMSGTRANSMITDATA24)
		)
		(element CFGMSGTRANSMITDATA25 1
			(pin CFGMSGTRANSMITDATA25 output)
			(conn CFGMSGTRANSMITDATA25 CFGMSGTRANSMITDATA25 ==> PCIE_3_0 CFGMSGTRANSMITDATA25)
		)
		(element CFGMSGTRANSMITDATA26 1
			(pin CFGMSGTRANSMITDATA26 output)
			(conn CFGMSGTRANSMITDATA26 CFGMSGTRANSMITDATA26 ==> PCIE_3_0 CFGMSGTRANSMITDATA26)
		)
		(element CFGMSGTRANSMITDATA27 1
			(pin CFGMSGTRANSMITDATA27 output)
			(conn CFGMSGTRANSMITDATA27 CFGMSGTRANSMITDATA27 ==> PCIE_3_0 CFGMSGTRANSMITDATA27)
		)
		(element CFGMSGTRANSMITDATA28 1
			(pin CFGMSGTRANSMITDATA28 output)
			(conn CFGMSGTRANSMITDATA28 CFGMSGTRANSMITDATA28 ==> PCIE_3_0 CFGMSGTRANSMITDATA28)
		)
		(element CFGMSGTRANSMITDATA29 1
			(pin CFGMSGTRANSMITDATA29 output)
			(conn CFGMSGTRANSMITDATA29 CFGMSGTRANSMITDATA29 ==> PCIE_3_0 CFGMSGTRANSMITDATA29)
		)
		(element CFGMSGTRANSMITDATA30 1
			(pin CFGMSGTRANSMITDATA30 output)
			(conn CFGMSGTRANSMITDATA30 CFGMSGTRANSMITDATA30 ==> PCIE_3_0 CFGMSGTRANSMITDATA30)
		)
		(element CFGMSGTRANSMITDATA31 1
			(pin CFGMSGTRANSMITDATA31 output)
			(conn CFGMSGTRANSMITDATA31 CFGMSGTRANSMITDATA31 ==> PCIE_3_0 CFGMSGTRANSMITDATA31)
		)
		(element CFGMSGTRANSMITDONE 1
			(pin CFGMSGTRANSMITDONE input)
			(conn CFGMSGTRANSMITDONE CFGMSGTRANSMITDONE <== PCIE_3_0 CFGMSGTRANSMITDONE)
		)
		(element CFGMSGTRANSMITTYPE0 1
			(pin CFGMSGTRANSMITTYPE0 output)
			(conn CFGMSGTRANSMITTYPE0 CFGMSGTRANSMITTYPE0 ==> PCIE_3_0 CFGMSGTRANSMITTYPE0)
		)
		(element CFGMSGTRANSMITTYPE1 1
			(pin CFGMSGTRANSMITTYPE1 output)
			(conn CFGMSGTRANSMITTYPE1 CFGMSGTRANSMITTYPE1 ==> PCIE_3_0 CFGMSGTRANSMITTYPE1)
		)
		(element CFGMSGTRANSMITTYPE2 1
			(pin CFGMSGTRANSMITTYPE2 output)
			(conn CFGMSGTRANSMITTYPE2 CFGMSGTRANSMITTYPE2 ==> PCIE_3_0 CFGMSGTRANSMITTYPE2)
		)
		(element CFGNEGOTIATEDWIDTH0 1
			(pin CFGNEGOTIATEDWIDTH0 input)
			(conn CFGNEGOTIATEDWIDTH0 CFGNEGOTIATEDWIDTH0 <== PCIE_3_0 CFGNEGOTIATEDWIDTH0)
		)
		(element CFGNEGOTIATEDWIDTH1 1
			(pin CFGNEGOTIATEDWIDTH1 input)
			(conn CFGNEGOTIATEDWIDTH1 CFGNEGOTIATEDWIDTH1 <== PCIE_3_0 CFGNEGOTIATEDWIDTH1)
		)
		(element CFGNEGOTIATEDWIDTH2 1
			(pin CFGNEGOTIATEDWIDTH2 input)
			(conn CFGNEGOTIATEDWIDTH2 CFGNEGOTIATEDWIDTH2 <== PCIE_3_0 CFGNEGOTIATEDWIDTH2)
		)
		(element CFGNEGOTIATEDWIDTH3 1
			(pin CFGNEGOTIATEDWIDTH3 input)
			(conn CFGNEGOTIATEDWIDTH3 CFGNEGOTIATEDWIDTH3 <== PCIE_3_0 CFGNEGOTIATEDWIDTH3)
		)
		(element CFGOBFFENABLE0 1
			(pin CFGOBFFENABLE0 input)
			(conn CFGOBFFENABLE0 CFGOBFFENABLE0 <== PCIE_3_0 CFGOBFFENABLE0)
		)
		(element CFGOBFFENABLE1 1
			(pin CFGOBFFENABLE1 input)
			(conn CFGOBFFENABLE1 CFGOBFFENABLE1 <== PCIE_3_0 CFGOBFFENABLE1)
		)
		(element CFGPERFUNCSTATUSCONTROL0 1
			(pin CFGPERFUNCSTATUSCONTROL0 output)
			(conn CFGPERFUNCSTATUSCONTROL0 CFGPERFUNCSTATUSCONTROL0 ==> PCIE_3_0 CFGPERFUNCSTATUSCONTROL0)
		)
		(element CFGPERFUNCSTATUSCONTROL1 1
			(pin CFGPERFUNCSTATUSCONTROL1 output)
			(conn CFGPERFUNCSTATUSCONTROL1 CFGPERFUNCSTATUSCONTROL1 ==> PCIE_3_0 CFGPERFUNCSTATUSCONTROL1)
		)
		(element CFGPERFUNCSTATUSCONTROL2 1
			(pin CFGPERFUNCSTATUSCONTROL2 output)
			(conn CFGPERFUNCSTATUSCONTROL2 CFGPERFUNCSTATUSCONTROL2 ==> PCIE_3_0 CFGPERFUNCSTATUSCONTROL2)
		)
		(element CFGPERFUNCSTATUSDATA0 1
			(pin CFGPERFUNCSTATUSDATA0 input)
			(conn CFGPERFUNCSTATUSDATA0 CFGPERFUNCSTATUSDATA0 <== PCIE_3_0 CFGPERFUNCSTATUSDATA0)
		)
		(element CFGPERFUNCSTATUSDATA1 1
			(pin CFGPERFUNCSTATUSDATA1 input)
			(conn CFGPERFUNCSTATUSDATA1 CFGPERFUNCSTATUSDATA1 <== PCIE_3_0 CFGPERFUNCSTATUSDATA1)
		)
		(element CFGPERFUNCSTATUSDATA2 1
			(pin CFGPERFUNCSTATUSDATA2 input)
			(conn CFGPERFUNCSTATUSDATA2 CFGPERFUNCSTATUSDATA2 <== PCIE_3_0 CFGPERFUNCSTATUSDATA2)
		)
		(element CFGPERFUNCSTATUSDATA3 1
			(pin CFGPERFUNCSTATUSDATA3 input)
			(conn CFGPERFUNCSTATUSDATA3 CFGPERFUNCSTATUSDATA3 <== PCIE_3_0 CFGPERFUNCSTATUSDATA3)
		)
		(element CFGPERFUNCSTATUSDATA4 1
			(pin CFGPERFUNCSTATUSDATA4 input)
			(conn CFGPERFUNCSTATUSDATA4 CFGPERFUNCSTATUSDATA4 <== PCIE_3_0 CFGPERFUNCSTATUSDATA4)
		)
		(element CFGPERFUNCSTATUSDATA5 1
			(pin CFGPERFUNCSTATUSDATA5 input)
			(conn CFGPERFUNCSTATUSDATA5 CFGPERFUNCSTATUSDATA5 <== PCIE_3_0 CFGPERFUNCSTATUSDATA5)
		)
		(element CFGPERFUNCSTATUSDATA6 1
			(pin CFGPERFUNCSTATUSDATA6 input)
			(conn CFGPERFUNCSTATUSDATA6 CFGPERFUNCSTATUSDATA6 <== PCIE_3_0 CFGPERFUNCSTATUSDATA6)
		)
		(element CFGPERFUNCSTATUSDATA7 1
			(pin CFGPERFUNCSTATUSDATA7 input)
			(conn CFGPERFUNCSTATUSDATA7 CFGPERFUNCSTATUSDATA7 <== PCIE_3_0 CFGPERFUNCSTATUSDATA7)
		)
		(element CFGPERFUNCSTATUSDATA8 1
			(pin CFGPERFUNCSTATUSDATA8 input)
			(conn CFGPERFUNCSTATUSDATA8 CFGPERFUNCSTATUSDATA8 <== PCIE_3_0 CFGPERFUNCSTATUSDATA8)
		)
		(element CFGPERFUNCSTATUSDATA9 1
			(pin CFGPERFUNCSTATUSDATA9 input)
			(conn CFGPERFUNCSTATUSDATA9 CFGPERFUNCSTATUSDATA9 <== PCIE_3_0 CFGPERFUNCSTATUSDATA9)
		)
		(element CFGPERFUNCSTATUSDATA10 1
			(pin CFGPERFUNCSTATUSDATA10 input)
			(conn CFGPERFUNCSTATUSDATA10 CFGPERFUNCSTATUSDATA10 <== PCIE_3_0 CFGPERFUNCSTATUSDATA10)
		)
		(element CFGPERFUNCSTATUSDATA11 1
			(pin CFGPERFUNCSTATUSDATA11 input)
			(conn CFGPERFUNCSTATUSDATA11 CFGPERFUNCSTATUSDATA11 <== PCIE_3_0 CFGPERFUNCSTATUSDATA11)
		)
		(element CFGPERFUNCSTATUSDATA12 1
			(pin CFGPERFUNCSTATUSDATA12 input)
			(conn CFGPERFUNCSTATUSDATA12 CFGPERFUNCSTATUSDATA12 <== PCIE_3_0 CFGPERFUNCSTATUSDATA12)
		)
		(element CFGPERFUNCSTATUSDATA13 1
			(pin CFGPERFUNCSTATUSDATA13 input)
			(conn CFGPERFUNCSTATUSDATA13 CFGPERFUNCSTATUSDATA13 <== PCIE_3_0 CFGPERFUNCSTATUSDATA13)
		)
		(element CFGPERFUNCSTATUSDATA14 1
			(pin CFGPERFUNCSTATUSDATA14 input)
			(conn CFGPERFUNCSTATUSDATA14 CFGPERFUNCSTATUSDATA14 <== PCIE_3_0 CFGPERFUNCSTATUSDATA14)
		)
		(element CFGPERFUNCSTATUSDATA15 1
			(pin CFGPERFUNCSTATUSDATA15 input)
			(conn CFGPERFUNCSTATUSDATA15 CFGPERFUNCSTATUSDATA15 <== PCIE_3_0 CFGPERFUNCSTATUSDATA15)
		)
		(element CFGPERFUNCTIONNUMBER0 1
			(pin CFGPERFUNCTIONNUMBER0 output)
			(conn CFGPERFUNCTIONNUMBER0 CFGPERFUNCTIONNUMBER0 ==> PCIE_3_0 CFGPERFUNCTIONNUMBER0)
		)
		(element CFGPERFUNCTIONNUMBER1 1
			(pin CFGPERFUNCTIONNUMBER1 output)
			(conn CFGPERFUNCTIONNUMBER1 CFGPERFUNCTIONNUMBER1 ==> PCIE_3_0 CFGPERFUNCTIONNUMBER1)
		)
		(element CFGPERFUNCTIONNUMBER2 1
			(pin CFGPERFUNCTIONNUMBER2 output)
			(conn CFGPERFUNCTIONNUMBER2 CFGPERFUNCTIONNUMBER2 ==> PCIE_3_0 CFGPERFUNCTIONNUMBER2)
		)
		(element CFGPERFUNCTIONOUTPUTREQUEST 1
			(pin CFGPERFUNCTIONOUTPUTREQUEST output)
			(conn CFGPERFUNCTIONOUTPUTREQUEST CFGPERFUNCTIONOUTPUTREQUEST ==> PCIE_3_0 CFGPERFUNCTIONOUTPUTREQUEST)
		)
		(element CFGPERFUNCTIONUPDATEDONE 1
			(pin CFGPERFUNCTIONUPDATEDONE input)
			(conn CFGPERFUNCTIONUPDATEDONE CFGPERFUNCTIONUPDATEDONE <== PCIE_3_0 CFGPERFUNCTIONUPDATEDONE)
		)
		(element CFGPHYLINKDOWN 1
			(pin CFGPHYLINKDOWN input)
			(conn CFGPHYLINKDOWN CFGPHYLINKDOWN <== PCIE_3_0 CFGPHYLINKDOWN)
		)
		(element CFGPHYLINKSTATUS0 1
			(pin CFGPHYLINKSTATUS0 input)
			(conn CFGPHYLINKSTATUS0 CFGPHYLINKSTATUS0 <== PCIE_3_0 CFGPHYLINKSTATUS0)
		)
		(element CFGPHYLINKSTATUS1 1
			(pin CFGPHYLINKSTATUS1 input)
			(conn CFGPHYLINKSTATUS1 CFGPHYLINKSTATUS1 <== PCIE_3_0 CFGPHYLINKSTATUS1)
		)
		(element CFGPLSTATUSCHANGE 1
			(pin CFGPLSTATUSCHANGE input)
			(conn CFGPLSTATUSCHANGE CFGPLSTATUSCHANGE <== PCIE_3_0 CFGPLSTATUSCHANGE)
		)
		(element CFGPOWERSTATECHANGEACK 1
			(pin CFGPOWERSTATECHANGEACK output)
			(conn CFGPOWERSTATECHANGEACK CFGPOWERSTATECHANGEACK ==> PCIE_3_0 CFGPOWERSTATECHANGEACK)
		)
		(element CFGPOWERSTATECHANGEINTERRUPT 1
			(pin CFGPOWERSTATECHANGEINTERRUPT input)
			(conn CFGPOWERSTATECHANGEINTERRUPT CFGPOWERSTATECHANGEINTERRUPT <== PCIE_3_0 CFGPOWERSTATECHANGEINTERRUPT)
		)
		(element CFGRCBSTATUS0 1
			(pin CFGRCBSTATUS0 input)
			(conn CFGRCBSTATUS0 CFGRCBSTATUS0 <== PCIE_3_0 CFGRCBSTATUS0)
		)
		(element CFGRCBSTATUS1 1
			(pin CFGRCBSTATUS1 input)
			(conn CFGRCBSTATUS1 CFGRCBSTATUS1 <== PCIE_3_0 CFGRCBSTATUS1)
		)
		(element CFGREQPMTRANSITIONL23READY 1
			(pin CFGREQPMTRANSITIONL23READY output)
			(conn CFGREQPMTRANSITIONL23READY CFGREQPMTRANSITIONL23READY ==> PCIE_3_0 CFGREQPMTRANSITIONL23READY)
		)
		(element CFGREVID0 1
			(pin CFGREVID0 output)
			(conn CFGREVID0 CFGREVID0 ==> PCIE_3_0 CFGREVID0)
		)
		(element CFGREVID1 1
			(pin CFGREVID1 output)
			(conn CFGREVID1 CFGREVID1 ==> PCIE_3_0 CFGREVID1)
		)
		(element CFGREVID2 1
			(pin CFGREVID2 output)
			(conn CFGREVID2 CFGREVID2 ==> PCIE_3_0 CFGREVID2)
		)
		(element CFGREVID3 1
			(pin CFGREVID3 output)
			(conn CFGREVID3 CFGREVID3 ==> PCIE_3_0 CFGREVID3)
		)
		(element CFGREVID4 1
			(pin CFGREVID4 output)
			(conn CFGREVID4 CFGREVID4 ==> PCIE_3_0 CFGREVID4)
		)
		(element CFGREVID5 1
			(pin CFGREVID5 output)
			(conn CFGREVID5 CFGREVID5 ==> PCIE_3_0 CFGREVID5)
		)
		(element CFGREVID6 1
			(pin CFGREVID6 output)
			(conn CFGREVID6 CFGREVID6 ==> PCIE_3_0 CFGREVID6)
		)
		(element CFGREVID7 1
			(pin CFGREVID7 output)
			(conn CFGREVID7 CFGREVID7 ==> PCIE_3_0 CFGREVID7)
		)
		(element CFGSUBSYSID0 1
			(pin CFGSUBSYSID0 output)
			(conn CFGSUBSYSID0 CFGSUBSYSID0 ==> PCIE_3_0 CFGSUBSYSID0)
		)
		(element CFGSUBSYSID1 1
			(pin CFGSUBSYSID1 output)
			(conn CFGSUBSYSID1 CFGSUBSYSID1 ==> PCIE_3_0 CFGSUBSYSID1)
		)
		(element CFGSUBSYSID2 1
			(pin CFGSUBSYSID2 output)
			(conn CFGSUBSYSID2 CFGSUBSYSID2 ==> PCIE_3_0 CFGSUBSYSID2)
		)
		(element CFGSUBSYSID3 1
			(pin CFGSUBSYSID3 output)
			(conn CFGSUBSYSID3 CFGSUBSYSID3 ==> PCIE_3_0 CFGSUBSYSID3)
		)
		(element CFGSUBSYSID4 1
			(pin CFGSUBSYSID4 output)
			(conn CFGSUBSYSID4 CFGSUBSYSID4 ==> PCIE_3_0 CFGSUBSYSID4)
		)
		(element CFGSUBSYSID5 1
			(pin CFGSUBSYSID5 output)
			(conn CFGSUBSYSID5 CFGSUBSYSID5 ==> PCIE_3_0 CFGSUBSYSID5)
		)
		(element CFGSUBSYSID6 1
			(pin CFGSUBSYSID6 output)
			(conn CFGSUBSYSID6 CFGSUBSYSID6 ==> PCIE_3_0 CFGSUBSYSID6)
		)
		(element CFGSUBSYSID7 1
			(pin CFGSUBSYSID7 output)
			(conn CFGSUBSYSID7 CFGSUBSYSID7 ==> PCIE_3_0 CFGSUBSYSID7)
		)
		(element CFGSUBSYSID8 1
			(pin CFGSUBSYSID8 output)
			(conn CFGSUBSYSID8 CFGSUBSYSID8 ==> PCIE_3_0 CFGSUBSYSID8)
		)
		(element CFGSUBSYSID9 1
			(pin CFGSUBSYSID9 output)
			(conn CFGSUBSYSID9 CFGSUBSYSID9 ==> PCIE_3_0 CFGSUBSYSID9)
		)
		(element CFGSUBSYSID10 1
			(pin CFGSUBSYSID10 output)
			(conn CFGSUBSYSID10 CFGSUBSYSID10 ==> PCIE_3_0 CFGSUBSYSID10)
		)
		(element CFGSUBSYSID11 1
			(pin CFGSUBSYSID11 output)
			(conn CFGSUBSYSID11 CFGSUBSYSID11 ==> PCIE_3_0 CFGSUBSYSID11)
		)
		(element CFGSUBSYSID12 1
			(pin CFGSUBSYSID12 output)
			(conn CFGSUBSYSID12 CFGSUBSYSID12 ==> PCIE_3_0 CFGSUBSYSID12)
		)
		(element CFGSUBSYSID13 1
			(pin CFGSUBSYSID13 output)
			(conn CFGSUBSYSID13 CFGSUBSYSID13 ==> PCIE_3_0 CFGSUBSYSID13)
		)
		(element CFGSUBSYSID14 1
			(pin CFGSUBSYSID14 output)
			(conn CFGSUBSYSID14 CFGSUBSYSID14 ==> PCIE_3_0 CFGSUBSYSID14)
		)
		(element CFGSUBSYSID15 1
			(pin CFGSUBSYSID15 output)
			(conn CFGSUBSYSID15 CFGSUBSYSID15 ==> PCIE_3_0 CFGSUBSYSID15)
		)
		(element CFGSUBSYSVENDID0 1
			(pin CFGSUBSYSVENDID0 output)
			(conn CFGSUBSYSVENDID0 CFGSUBSYSVENDID0 ==> PCIE_3_0 CFGSUBSYSVENDID0)
		)
		(element CFGSUBSYSVENDID1 1
			(pin CFGSUBSYSVENDID1 output)
			(conn CFGSUBSYSVENDID1 CFGSUBSYSVENDID1 ==> PCIE_3_0 CFGSUBSYSVENDID1)
		)
		(element CFGSUBSYSVENDID2 1
			(pin CFGSUBSYSVENDID2 output)
			(conn CFGSUBSYSVENDID2 CFGSUBSYSVENDID2 ==> PCIE_3_0 CFGSUBSYSVENDID2)
		)
		(element CFGSUBSYSVENDID3 1
			(pin CFGSUBSYSVENDID3 output)
			(conn CFGSUBSYSVENDID3 CFGSUBSYSVENDID3 ==> PCIE_3_0 CFGSUBSYSVENDID3)
		)
		(element CFGSUBSYSVENDID4 1
			(pin CFGSUBSYSVENDID4 output)
			(conn CFGSUBSYSVENDID4 CFGSUBSYSVENDID4 ==> PCIE_3_0 CFGSUBSYSVENDID4)
		)
		(element CFGSUBSYSVENDID5 1
			(pin CFGSUBSYSVENDID5 output)
			(conn CFGSUBSYSVENDID5 CFGSUBSYSVENDID5 ==> PCIE_3_0 CFGSUBSYSVENDID5)
		)
		(element CFGSUBSYSVENDID6 1
			(pin CFGSUBSYSVENDID6 output)
			(conn CFGSUBSYSVENDID6 CFGSUBSYSVENDID6 ==> PCIE_3_0 CFGSUBSYSVENDID6)
		)
		(element CFGSUBSYSVENDID7 1
			(pin CFGSUBSYSVENDID7 output)
			(conn CFGSUBSYSVENDID7 CFGSUBSYSVENDID7 ==> PCIE_3_0 CFGSUBSYSVENDID7)
		)
		(element CFGSUBSYSVENDID8 1
			(pin CFGSUBSYSVENDID8 output)
			(conn CFGSUBSYSVENDID8 CFGSUBSYSVENDID8 ==> PCIE_3_0 CFGSUBSYSVENDID8)
		)
		(element CFGSUBSYSVENDID9 1
			(pin CFGSUBSYSVENDID9 output)
			(conn CFGSUBSYSVENDID9 CFGSUBSYSVENDID9 ==> PCIE_3_0 CFGSUBSYSVENDID9)
		)
		(element CFGSUBSYSVENDID10 1
			(pin CFGSUBSYSVENDID10 output)
			(conn CFGSUBSYSVENDID10 CFGSUBSYSVENDID10 ==> PCIE_3_0 CFGSUBSYSVENDID10)
		)
		(element CFGSUBSYSVENDID11 1
			(pin CFGSUBSYSVENDID11 output)
			(conn CFGSUBSYSVENDID11 CFGSUBSYSVENDID11 ==> PCIE_3_0 CFGSUBSYSVENDID11)
		)
		(element CFGSUBSYSVENDID12 1
			(pin CFGSUBSYSVENDID12 output)
			(conn CFGSUBSYSVENDID12 CFGSUBSYSVENDID12 ==> PCIE_3_0 CFGSUBSYSVENDID12)
		)
		(element CFGSUBSYSVENDID13 1
			(pin CFGSUBSYSVENDID13 output)
			(conn CFGSUBSYSVENDID13 CFGSUBSYSVENDID13 ==> PCIE_3_0 CFGSUBSYSVENDID13)
		)
		(element CFGSUBSYSVENDID14 1
			(pin CFGSUBSYSVENDID14 output)
			(conn CFGSUBSYSVENDID14 CFGSUBSYSVENDID14 ==> PCIE_3_0 CFGSUBSYSVENDID14)
		)
		(element CFGSUBSYSVENDID15 1
			(pin CFGSUBSYSVENDID15 output)
			(conn CFGSUBSYSVENDID15 CFGSUBSYSVENDID15 ==> PCIE_3_0 CFGSUBSYSVENDID15)
		)
		(element CFGTPHFUNCTIONNUM0 1
			(pin CFGTPHFUNCTIONNUM0 input)
			(conn CFGTPHFUNCTIONNUM0 CFGTPHFUNCTIONNUM0 <== PCIE_3_0 CFGTPHFUNCTIONNUM0)
		)
		(element CFGTPHFUNCTIONNUM1 1
			(pin CFGTPHFUNCTIONNUM1 input)
			(conn CFGTPHFUNCTIONNUM1 CFGTPHFUNCTIONNUM1 <== PCIE_3_0 CFGTPHFUNCTIONNUM1)
		)
		(element CFGTPHFUNCTIONNUM2 1
			(pin CFGTPHFUNCTIONNUM2 input)
			(conn CFGTPHFUNCTIONNUM2 CFGTPHFUNCTIONNUM2 <== PCIE_3_0 CFGTPHFUNCTIONNUM2)
		)
		(element CFGTPHREQUESTERENABLE0 1
			(pin CFGTPHREQUESTERENABLE0 input)
			(conn CFGTPHREQUESTERENABLE0 CFGTPHREQUESTERENABLE0 <== PCIE_3_0 CFGTPHREQUESTERENABLE0)
		)
		(element CFGTPHREQUESTERENABLE1 1
			(pin CFGTPHREQUESTERENABLE1 input)
			(conn CFGTPHREQUESTERENABLE1 CFGTPHREQUESTERENABLE1 <== PCIE_3_0 CFGTPHREQUESTERENABLE1)
		)
		(element CFGTPHSTMODE0 1
			(pin CFGTPHSTMODE0 input)
			(conn CFGTPHSTMODE0 CFGTPHSTMODE0 <== PCIE_3_0 CFGTPHSTMODE0)
		)
		(element CFGTPHSTMODE1 1
			(pin CFGTPHSTMODE1 input)
			(conn CFGTPHSTMODE1 CFGTPHSTMODE1 <== PCIE_3_0 CFGTPHSTMODE1)
		)
		(element CFGTPHSTMODE2 1
			(pin CFGTPHSTMODE2 input)
			(conn CFGTPHSTMODE2 CFGTPHSTMODE2 <== PCIE_3_0 CFGTPHSTMODE2)
		)
		(element CFGTPHSTMODE3 1
			(pin CFGTPHSTMODE3 input)
			(conn CFGTPHSTMODE3 CFGTPHSTMODE3 <== PCIE_3_0 CFGTPHSTMODE3)
		)
		(element CFGTPHSTMODE4 1
			(pin CFGTPHSTMODE4 input)
			(conn CFGTPHSTMODE4 CFGTPHSTMODE4 <== PCIE_3_0 CFGTPHSTMODE4)
		)
		(element CFGTPHSTMODE5 1
			(pin CFGTPHSTMODE5 input)
			(conn CFGTPHSTMODE5 CFGTPHSTMODE5 <== PCIE_3_0 CFGTPHSTMODE5)
		)
		(element CFGTPHSTTADDRESS0 1
			(pin CFGTPHSTTADDRESS0 input)
			(conn CFGTPHSTTADDRESS0 CFGTPHSTTADDRESS0 <== PCIE_3_0 CFGTPHSTTADDRESS0)
		)
		(element CFGTPHSTTADDRESS1 1
			(pin CFGTPHSTTADDRESS1 input)
			(conn CFGTPHSTTADDRESS1 CFGTPHSTTADDRESS1 <== PCIE_3_0 CFGTPHSTTADDRESS1)
		)
		(element CFGTPHSTTADDRESS2 1
			(pin CFGTPHSTTADDRESS2 input)
			(conn CFGTPHSTTADDRESS2 CFGTPHSTTADDRESS2 <== PCIE_3_0 CFGTPHSTTADDRESS2)
		)
		(element CFGTPHSTTADDRESS3 1
			(pin CFGTPHSTTADDRESS3 input)
			(conn CFGTPHSTTADDRESS3 CFGTPHSTTADDRESS3 <== PCIE_3_0 CFGTPHSTTADDRESS3)
		)
		(element CFGTPHSTTADDRESS4 1
			(pin CFGTPHSTTADDRESS4 input)
			(conn CFGTPHSTTADDRESS4 CFGTPHSTTADDRESS4 <== PCIE_3_0 CFGTPHSTTADDRESS4)
		)
		(element CFGTPHSTTREADDATAVALID 1
			(pin CFGTPHSTTREADDATAVALID output)
			(conn CFGTPHSTTREADDATAVALID CFGTPHSTTREADDATAVALID ==> PCIE_3_0 CFGTPHSTTREADDATAVALID)
		)
		(element CFGTPHSTTREADDATA0 1
			(pin CFGTPHSTTREADDATA0 output)
			(conn CFGTPHSTTREADDATA0 CFGTPHSTTREADDATA0 ==> PCIE_3_0 CFGTPHSTTREADDATA0)
		)
		(element CFGTPHSTTREADDATA1 1
			(pin CFGTPHSTTREADDATA1 output)
			(conn CFGTPHSTTREADDATA1 CFGTPHSTTREADDATA1 ==> PCIE_3_0 CFGTPHSTTREADDATA1)
		)
		(element CFGTPHSTTREADDATA2 1
			(pin CFGTPHSTTREADDATA2 output)
			(conn CFGTPHSTTREADDATA2 CFGTPHSTTREADDATA2 ==> PCIE_3_0 CFGTPHSTTREADDATA2)
		)
		(element CFGTPHSTTREADDATA3 1
			(pin CFGTPHSTTREADDATA3 output)
			(conn CFGTPHSTTREADDATA3 CFGTPHSTTREADDATA3 ==> PCIE_3_0 CFGTPHSTTREADDATA3)
		)
		(element CFGTPHSTTREADDATA4 1
			(pin CFGTPHSTTREADDATA4 output)
			(conn CFGTPHSTTREADDATA4 CFGTPHSTTREADDATA4 ==> PCIE_3_0 CFGTPHSTTREADDATA4)
		)
		(element CFGTPHSTTREADDATA5 1
			(pin CFGTPHSTTREADDATA5 output)
			(conn CFGTPHSTTREADDATA5 CFGTPHSTTREADDATA5 ==> PCIE_3_0 CFGTPHSTTREADDATA5)
		)
		(element CFGTPHSTTREADDATA6 1
			(pin CFGTPHSTTREADDATA6 output)
			(conn CFGTPHSTTREADDATA6 CFGTPHSTTREADDATA6 ==> PCIE_3_0 CFGTPHSTTREADDATA6)
		)
		(element CFGTPHSTTREADDATA7 1
			(pin CFGTPHSTTREADDATA7 output)
			(conn CFGTPHSTTREADDATA7 CFGTPHSTTREADDATA7 ==> PCIE_3_0 CFGTPHSTTREADDATA7)
		)
		(element CFGTPHSTTREADDATA8 1
			(pin CFGTPHSTTREADDATA8 output)
			(conn CFGTPHSTTREADDATA8 CFGTPHSTTREADDATA8 ==> PCIE_3_0 CFGTPHSTTREADDATA8)
		)
		(element CFGTPHSTTREADDATA9 1
			(pin CFGTPHSTTREADDATA9 output)
			(conn CFGTPHSTTREADDATA9 CFGTPHSTTREADDATA9 ==> PCIE_3_0 CFGTPHSTTREADDATA9)
		)
		(element CFGTPHSTTREADDATA10 1
			(pin CFGTPHSTTREADDATA10 output)
			(conn CFGTPHSTTREADDATA10 CFGTPHSTTREADDATA10 ==> PCIE_3_0 CFGTPHSTTREADDATA10)
		)
		(element CFGTPHSTTREADDATA11 1
			(pin CFGTPHSTTREADDATA11 output)
			(conn CFGTPHSTTREADDATA11 CFGTPHSTTREADDATA11 ==> PCIE_3_0 CFGTPHSTTREADDATA11)
		)
		(element CFGTPHSTTREADDATA12 1
			(pin CFGTPHSTTREADDATA12 output)
			(conn CFGTPHSTTREADDATA12 CFGTPHSTTREADDATA12 ==> PCIE_3_0 CFGTPHSTTREADDATA12)
		)
		(element CFGTPHSTTREADDATA13 1
			(pin CFGTPHSTTREADDATA13 output)
			(conn CFGTPHSTTREADDATA13 CFGTPHSTTREADDATA13 ==> PCIE_3_0 CFGTPHSTTREADDATA13)
		)
		(element CFGTPHSTTREADDATA14 1
			(pin CFGTPHSTTREADDATA14 output)
			(conn CFGTPHSTTREADDATA14 CFGTPHSTTREADDATA14 ==> PCIE_3_0 CFGTPHSTTREADDATA14)
		)
		(element CFGTPHSTTREADDATA15 1
			(pin CFGTPHSTTREADDATA15 output)
			(conn CFGTPHSTTREADDATA15 CFGTPHSTTREADDATA15 ==> PCIE_3_0 CFGTPHSTTREADDATA15)
		)
		(element CFGTPHSTTREADDATA16 1
			(pin CFGTPHSTTREADDATA16 output)
			(conn CFGTPHSTTREADDATA16 CFGTPHSTTREADDATA16 ==> PCIE_3_0 CFGTPHSTTREADDATA16)
		)
		(element CFGTPHSTTREADDATA17 1
			(pin CFGTPHSTTREADDATA17 output)
			(conn CFGTPHSTTREADDATA17 CFGTPHSTTREADDATA17 ==> PCIE_3_0 CFGTPHSTTREADDATA17)
		)
		(element CFGTPHSTTREADDATA18 1
			(pin CFGTPHSTTREADDATA18 output)
			(conn CFGTPHSTTREADDATA18 CFGTPHSTTREADDATA18 ==> PCIE_3_0 CFGTPHSTTREADDATA18)
		)
		(element CFGTPHSTTREADDATA19 1
			(pin CFGTPHSTTREADDATA19 output)
			(conn CFGTPHSTTREADDATA19 CFGTPHSTTREADDATA19 ==> PCIE_3_0 CFGTPHSTTREADDATA19)
		)
		(element CFGTPHSTTREADDATA20 1
			(pin CFGTPHSTTREADDATA20 output)
			(conn CFGTPHSTTREADDATA20 CFGTPHSTTREADDATA20 ==> PCIE_3_0 CFGTPHSTTREADDATA20)
		)
		(element CFGTPHSTTREADDATA21 1
			(pin CFGTPHSTTREADDATA21 output)
			(conn CFGTPHSTTREADDATA21 CFGTPHSTTREADDATA21 ==> PCIE_3_0 CFGTPHSTTREADDATA21)
		)
		(element CFGTPHSTTREADDATA22 1
			(pin CFGTPHSTTREADDATA22 output)
			(conn CFGTPHSTTREADDATA22 CFGTPHSTTREADDATA22 ==> PCIE_3_0 CFGTPHSTTREADDATA22)
		)
		(element CFGTPHSTTREADDATA23 1
			(pin CFGTPHSTTREADDATA23 output)
			(conn CFGTPHSTTREADDATA23 CFGTPHSTTREADDATA23 ==> PCIE_3_0 CFGTPHSTTREADDATA23)
		)
		(element CFGTPHSTTREADDATA24 1
			(pin CFGTPHSTTREADDATA24 output)
			(conn CFGTPHSTTREADDATA24 CFGTPHSTTREADDATA24 ==> PCIE_3_0 CFGTPHSTTREADDATA24)
		)
		(element CFGTPHSTTREADDATA25 1
			(pin CFGTPHSTTREADDATA25 output)
			(conn CFGTPHSTTREADDATA25 CFGTPHSTTREADDATA25 ==> PCIE_3_0 CFGTPHSTTREADDATA25)
		)
		(element CFGTPHSTTREADDATA26 1
			(pin CFGTPHSTTREADDATA26 output)
			(conn CFGTPHSTTREADDATA26 CFGTPHSTTREADDATA26 ==> PCIE_3_0 CFGTPHSTTREADDATA26)
		)
		(element CFGTPHSTTREADDATA27 1
			(pin CFGTPHSTTREADDATA27 output)
			(conn CFGTPHSTTREADDATA27 CFGTPHSTTREADDATA27 ==> PCIE_3_0 CFGTPHSTTREADDATA27)
		)
		(element CFGTPHSTTREADDATA28 1
			(pin CFGTPHSTTREADDATA28 output)
			(conn CFGTPHSTTREADDATA28 CFGTPHSTTREADDATA28 ==> PCIE_3_0 CFGTPHSTTREADDATA28)
		)
		(element CFGTPHSTTREADDATA29 1
			(pin CFGTPHSTTREADDATA29 output)
			(conn CFGTPHSTTREADDATA29 CFGTPHSTTREADDATA29 ==> PCIE_3_0 CFGTPHSTTREADDATA29)
		)
		(element CFGTPHSTTREADDATA30 1
			(pin CFGTPHSTTREADDATA30 output)
			(conn CFGTPHSTTREADDATA30 CFGTPHSTTREADDATA30 ==> PCIE_3_0 CFGTPHSTTREADDATA30)
		)
		(element CFGTPHSTTREADDATA31 1
			(pin CFGTPHSTTREADDATA31 output)
			(conn CFGTPHSTTREADDATA31 CFGTPHSTTREADDATA31 ==> PCIE_3_0 CFGTPHSTTREADDATA31)
		)
		(element CFGTPHSTTREADENABLE 1
			(pin CFGTPHSTTREADENABLE input)
			(conn CFGTPHSTTREADENABLE CFGTPHSTTREADENABLE <== PCIE_3_0 CFGTPHSTTREADENABLE)
		)
		(element CFGTPHSTTWRITEBYTEVALID0 1
			(pin CFGTPHSTTWRITEBYTEVALID0 input)
			(conn CFGTPHSTTWRITEBYTEVALID0 CFGTPHSTTWRITEBYTEVALID0 <== PCIE_3_0 CFGTPHSTTWRITEBYTEVALID0)
		)
		(element CFGTPHSTTWRITEBYTEVALID1 1
			(pin CFGTPHSTTWRITEBYTEVALID1 input)
			(conn CFGTPHSTTWRITEBYTEVALID1 CFGTPHSTTWRITEBYTEVALID1 <== PCIE_3_0 CFGTPHSTTWRITEBYTEVALID1)
		)
		(element CFGTPHSTTWRITEBYTEVALID2 1
			(pin CFGTPHSTTWRITEBYTEVALID2 input)
			(conn CFGTPHSTTWRITEBYTEVALID2 CFGTPHSTTWRITEBYTEVALID2 <== PCIE_3_0 CFGTPHSTTWRITEBYTEVALID2)
		)
		(element CFGTPHSTTWRITEBYTEVALID3 1
			(pin CFGTPHSTTWRITEBYTEVALID3 input)
			(conn CFGTPHSTTWRITEBYTEVALID3 CFGTPHSTTWRITEBYTEVALID3 <== PCIE_3_0 CFGTPHSTTWRITEBYTEVALID3)
		)
		(element CFGTPHSTTWRITEDATA0 1
			(pin CFGTPHSTTWRITEDATA0 input)
			(conn CFGTPHSTTWRITEDATA0 CFGTPHSTTWRITEDATA0 <== PCIE_3_0 CFGTPHSTTWRITEDATA0)
		)
		(element CFGTPHSTTWRITEDATA1 1
			(pin CFGTPHSTTWRITEDATA1 input)
			(conn CFGTPHSTTWRITEDATA1 CFGTPHSTTWRITEDATA1 <== PCIE_3_0 CFGTPHSTTWRITEDATA1)
		)
		(element CFGTPHSTTWRITEDATA2 1
			(pin CFGTPHSTTWRITEDATA2 input)
			(conn CFGTPHSTTWRITEDATA2 CFGTPHSTTWRITEDATA2 <== PCIE_3_0 CFGTPHSTTWRITEDATA2)
		)
		(element CFGTPHSTTWRITEDATA3 1
			(pin CFGTPHSTTWRITEDATA3 input)
			(conn CFGTPHSTTWRITEDATA3 CFGTPHSTTWRITEDATA3 <== PCIE_3_0 CFGTPHSTTWRITEDATA3)
		)
		(element CFGTPHSTTWRITEDATA4 1
			(pin CFGTPHSTTWRITEDATA4 input)
			(conn CFGTPHSTTWRITEDATA4 CFGTPHSTTWRITEDATA4 <== PCIE_3_0 CFGTPHSTTWRITEDATA4)
		)
		(element CFGTPHSTTWRITEDATA5 1
			(pin CFGTPHSTTWRITEDATA5 input)
			(conn CFGTPHSTTWRITEDATA5 CFGTPHSTTWRITEDATA5 <== PCIE_3_0 CFGTPHSTTWRITEDATA5)
		)
		(element CFGTPHSTTWRITEDATA6 1
			(pin CFGTPHSTTWRITEDATA6 input)
			(conn CFGTPHSTTWRITEDATA6 CFGTPHSTTWRITEDATA6 <== PCIE_3_0 CFGTPHSTTWRITEDATA6)
		)
		(element CFGTPHSTTWRITEDATA7 1
			(pin CFGTPHSTTWRITEDATA7 input)
			(conn CFGTPHSTTWRITEDATA7 CFGTPHSTTWRITEDATA7 <== PCIE_3_0 CFGTPHSTTWRITEDATA7)
		)
		(element CFGTPHSTTWRITEDATA8 1
			(pin CFGTPHSTTWRITEDATA8 input)
			(conn CFGTPHSTTWRITEDATA8 CFGTPHSTTWRITEDATA8 <== PCIE_3_0 CFGTPHSTTWRITEDATA8)
		)
		(element CFGTPHSTTWRITEDATA9 1
			(pin CFGTPHSTTWRITEDATA9 input)
			(conn CFGTPHSTTWRITEDATA9 CFGTPHSTTWRITEDATA9 <== PCIE_3_0 CFGTPHSTTWRITEDATA9)
		)
		(element CFGTPHSTTWRITEDATA10 1
			(pin CFGTPHSTTWRITEDATA10 input)
			(conn CFGTPHSTTWRITEDATA10 CFGTPHSTTWRITEDATA10 <== PCIE_3_0 CFGTPHSTTWRITEDATA10)
		)
		(element CFGTPHSTTWRITEDATA11 1
			(pin CFGTPHSTTWRITEDATA11 input)
			(conn CFGTPHSTTWRITEDATA11 CFGTPHSTTWRITEDATA11 <== PCIE_3_0 CFGTPHSTTWRITEDATA11)
		)
		(element CFGTPHSTTWRITEDATA12 1
			(pin CFGTPHSTTWRITEDATA12 input)
			(conn CFGTPHSTTWRITEDATA12 CFGTPHSTTWRITEDATA12 <== PCIE_3_0 CFGTPHSTTWRITEDATA12)
		)
		(element CFGTPHSTTWRITEDATA13 1
			(pin CFGTPHSTTWRITEDATA13 input)
			(conn CFGTPHSTTWRITEDATA13 CFGTPHSTTWRITEDATA13 <== PCIE_3_0 CFGTPHSTTWRITEDATA13)
		)
		(element CFGTPHSTTWRITEDATA14 1
			(pin CFGTPHSTTWRITEDATA14 input)
			(conn CFGTPHSTTWRITEDATA14 CFGTPHSTTWRITEDATA14 <== PCIE_3_0 CFGTPHSTTWRITEDATA14)
		)
		(element CFGTPHSTTWRITEDATA15 1
			(pin CFGTPHSTTWRITEDATA15 input)
			(conn CFGTPHSTTWRITEDATA15 CFGTPHSTTWRITEDATA15 <== PCIE_3_0 CFGTPHSTTWRITEDATA15)
		)
		(element CFGTPHSTTWRITEDATA16 1
			(pin CFGTPHSTTWRITEDATA16 input)
			(conn CFGTPHSTTWRITEDATA16 CFGTPHSTTWRITEDATA16 <== PCIE_3_0 CFGTPHSTTWRITEDATA16)
		)
		(element CFGTPHSTTWRITEDATA17 1
			(pin CFGTPHSTTWRITEDATA17 input)
			(conn CFGTPHSTTWRITEDATA17 CFGTPHSTTWRITEDATA17 <== PCIE_3_0 CFGTPHSTTWRITEDATA17)
		)
		(element CFGTPHSTTWRITEDATA18 1
			(pin CFGTPHSTTWRITEDATA18 input)
			(conn CFGTPHSTTWRITEDATA18 CFGTPHSTTWRITEDATA18 <== PCIE_3_0 CFGTPHSTTWRITEDATA18)
		)
		(element CFGTPHSTTWRITEDATA19 1
			(pin CFGTPHSTTWRITEDATA19 input)
			(conn CFGTPHSTTWRITEDATA19 CFGTPHSTTWRITEDATA19 <== PCIE_3_0 CFGTPHSTTWRITEDATA19)
		)
		(element CFGTPHSTTWRITEDATA20 1
			(pin CFGTPHSTTWRITEDATA20 input)
			(conn CFGTPHSTTWRITEDATA20 CFGTPHSTTWRITEDATA20 <== PCIE_3_0 CFGTPHSTTWRITEDATA20)
		)
		(element CFGTPHSTTWRITEDATA21 1
			(pin CFGTPHSTTWRITEDATA21 input)
			(conn CFGTPHSTTWRITEDATA21 CFGTPHSTTWRITEDATA21 <== PCIE_3_0 CFGTPHSTTWRITEDATA21)
		)
		(element CFGTPHSTTWRITEDATA22 1
			(pin CFGTPHSTTWRITEDATA22 input)
			(conn CFGTPHSTTWRITEDATA22 CFGTPHSTTWRITEDATA22 <== PCIE_3_0 CFGTPHSTTWRITEDATA22)
		)
		(element CFGTPHSTTWRITEDATA23 1
			(pin CFGTPHSTTWRITEDATA23 input)
			(conn CFGTPHSTTWRITEDATA23 CFGTPHSTTWRITEDATA23 <== PCIE_3_0 CFGTPHSTTWRITEDATA23)
		)
		(element CFGTPHSTTWRITEDATA24 1
			(pin CFGTPHSTTWRITEDATA24 input)
			(conn CFGTPHSTTWRITEDATA24 CFGTPHSTTWRITEDATA24 <== PCIE_3_0 CFGTPHSTTWRITEDATA24)
		)
		(element CFGTPHSTTWRITEDATA25 1
			(pin CFGTPHSTTWRITEDATA25 input)
			(conn CFGTPHSTTWRITEDATA25 CFGTPHSTTWRITEDATA25 <== PCIE_3_0 CFGTPHSTTWRITEDATA25)
		)
		(element CFGTPHSTTWRITEDATA26 1
			(pin CFGTPHSTTWRITEDATA26 input)
			(conn CFGTPHSTTWRITEDATA26 CFGTPHSTTWRITEDATA26 <== PCIE_3_0 CFGTPHSTTWRITEDATA26)
		)
		(element CFGTPHSTTWRITEDATA27 1
			(pin CFGTPHSTTWRITEDATA27 input)
			(conn CFGTPHSTTWRITEDATA27 CFGTPHSTTWRITEDATA27 <== PCIE_3_0 CFGTPHSTTWRITEDATA27)
		)
		(element CFGTPHSTTWRITEDATA28 1
			(pin CFGTPHSTTWRITEDATA28 input)
			(conn CFGTPHSTTWRITEDATA28 CFGTPHSTTWRITEDATA28 <== PCIE_3_0 CFGTPHSTTWRITEDATA28)
		)
		(element CFGTPHSTTWRITEDATA29 1
			(pin CFGTPHSTTWRITEDATA29 input)
			(conn CFGTPHSTTWRITEDATA29 CFGTPHSTTWRITEDATA29 <== PCIE_3_0 CFGTPHSTTWRITEDATA29)
		)
		(element CFGTPHSTTWRITEDATA30 1
			(pin CFGTPHSTTWRITEDATA30 input)
			(conn CFGTPHSTTWRITEDATA30 CFGTPHSTTWRITEDATA30 <== PCIE_3_0 CFGTPHSTTWRITEDATA30)
		)
		(element CFGTPHSTTWRITEDATA31 1
			(pin CFGTPHSTTWRITEDATA31 input)
			(conn CFGTPHSTTWRITEDATA31 CFGTPHSTTWRITEDATA31 <== PCIE_3_0 CFGTPHSTTWRITEDATA31)
		)
		(element CFGTPHSTTWRITEENABLE 1
			(pin CFGTPHSTTWRITEENABLE input)
			(conn CFGTPHSTTWRITEENABLE CFGTPHSTTWRITEENABLE <== PCIE_3_0 CFGTPHSTTWRITEENABLE)
		)
		(element CFGVENDID0 1
			(pin CFGVENDID0 output)
			(conn CFGVENDID0 CFGVENDID0 ==> PCIE_3_0 CFGVENDID0)
		)
		(element CFGVENDID1 1
			(pin CFGVENDID1 output)
			(conn CFGVENDID1 CFGVENDID1 ==> PCIE_3_0 CFGVENDID1)
		)
		(element CFGVENDID2 1
			(pin CFGVENDID2 output)
			(conn CFGVENDID2 CFGVENDID2 ==> PCIE_3_0 CFGVENDID2)
		)
		(element CFGVENDID3 1
			(pin CFGVENDID3 output)
			(conn CFGVENDID3 CFGVENDID3 ==> PCIE_3_0 CFGVENDID3)
		)
		(element CFGVENDID4 1
			(pin CFGVENDID4 output)
			(conn CFGVENDID4 CFGVENDID4 ==> PCIE_3_0 CFGVENDID4)
		)
		(element CFGVENDID5 1
			(pin CFGVENDID5 output)
			(conn CFGVENDID5 CFGVENDID5 ==> PCIE_3_0 CFGVENDID5)
		)
		(element CFGVENDID6 1
			(pin CFGVENDID6 output)
			(conn CFGVENDID6 CFGVENDID6 ==> PCIE_3_0 CFGVENDID6)
		)
		(element CFGVENDID7 1
			(pin CFGVENDID7 output)
			(conn CFGVENDID7 CFGVENDID7 ==> PCIE_3_0 CFGVENDID7)
		)
		(element CFGVENDID8 1
			(pin CFGVENDID8 output)
			(conn CFGVENDID8 CFGVENDID8 ==> PCIE_3_0 CFGVENDID8)
		)
		(element CFGVENDID9 1
			(pin CFGVENDID9 output)
			(conn CFGVENDID9 CFGVENDID9 ==> PCIE_3_0 CFGVENDID9)
		)
		(element CFGVENDID10 1
			(pin CFGVENDID10 output)
			(conn CFGVENDID10 CFGVENDID10 ==> PCIE_3_0 CFGVENDID10)
		)
		(element CFGVENDID11 1
			(pin CFGVENDID11 output)
			(conn CFGVENDID11 CFGVENDID11 ==> PCIE_3_0 CFGVENDID11)
		)
		(element CFGVENDID12 1
			(pin CFGVENDID12 output)
			(conn CFGVENDID12 CFGVENDID12 ==> PCIE_3_0 CFGVENDID12)
		)
		(element CFGVENDID13 1
			(pin CFGVENDID13 output)
			(conn CFGVENDID13 CFGVENDID13 ==> PCIE_3_0 CFGVENDID13)
		)
		(element CFGVENDID14 1
			(pin CFGVENDID14 output)
			(conn CFGVENDID14 CFGVENDID14 ==> PCIE_3_0 CFGVENDID14)
		)
		(element CFGVENDID15 1
			(pin CFGVENDID15 output)
			(conn CFGVENDID15 CFGVENDID15 ==> PCIE_3_0 CFGVENDID15)
		)
		(element CFGVFFLRDONE0 1
			(pin CFGVFFLRDONE0 output)
			(conn CFGVFFLRDONE0 CFGVFFLRDONE0 ==> PCIE_3_0 CFGVFFLRDONE0)
		)
		(element CFGVFFLRDONE1 1
			(pin CFGVFFLRDONE1 output)
			(conn CFGVFFLRDONE1 CFGVFFLRDONE1 ==> PCIE_3_0 CFGVFFLRDONE1)
		)
		(element CFGVFFLRDONE2 1
			(pin CFGVFFLRDONE2 output)
			(conn CFGVFFLRDONE2 CFGVFFLRDONE2 ==> PCIE_3_0 CFGVFFLRDONE2)
		)
		(element CFGVFFLRDONE3 1
			(pin CFGVFFLRDONE3 output)
			(conn CFGVFFLRDONE3 CFGVFFLRDONE3 ==> PCIE_3_0 CFGVFFLRDONE3)
		)
		(element CFGVFFLRDONE4 1
			(pin CFGVFFLRDONE4 output)
			(conn CFGVFFLRDONE4 CFGVFFLRDONE4 ==> PCIE_3_0 CFGVFFLRDONE4)
		)
		(element CFGVFFLRDONE5 1
			(pin CFGVFFLRDONE5 output)
			(conn CFGVFFLRDONE5 CFGVFFLRDONE5 ==> PCIE_3_0 CFGVFFLRDONE5)
		)
		(element CFGVFFLRINPROCESS0 1
			(pin CFGVFFLRINPROCESS0 input)
			(conn CFGVFFLRINPROCESS0 CFGVFFLRINPROCESS0 <== PCIE_3_0 CFGVFFLRINPROCESS0)
		)
		(element CFGVFFLRINPROCESS1 1
			(pin CFGVFFLRINPROCESS1 input)
			(conn CFGVFFLRINPROCESS1 CFGVFFLRINPROCESS1 <== PCIE_3_0 CFGVFFLRINPROCESS1)
		)
		(element CFGVFFLRINPROCESS2 1
			(pin CFGVFFLRINPROCESS2 input)
			(conn CFGVFFLRINPROCESS2 CFGVFFLRINPROCESS2 <== PCIE_3_0 CFGVFFLRINPROCESS2)
		)
		(element CFGVFFLRINPROCESS3 1
			(pin CFGVFFLRINPROCESS3 input)
			(conn CFGVFFLRINPROCESS3 CFGVFFLRINPROCESS3 <== PCIE_3_0 CFGVFFLRINPROCESS3)
		)
		(element CFGVFFLRINPROCESS4 1
			(pin CFGVFFLRINPROCESS4 input)
			(conn CFGVFFLRINPROCESS4 CFGVFFLRINPROCESS4 <== PCIE_3_0 CFGVFFLRINPROCESS4)
		)
		(element CFGVFFLRINPROCESS5 1
			(pin CFGVFFLRINPROCESS5 input)
			(conn CFGVFFLRINPROCESS5 CFGVFFLRINPROCESS5 <== PCIE_3_0 CFGVFFLRINPROCESS5)
		)
		(element CFGVFPOWERSTATE0 1
			(pin CFGVFPOWERSTATE0 input)
			(conn CFGVFPOWERSTATE0 CFGVFPOWERSTATE0 <== PCIE_3_0 CFGVFPOWERSTATE0)
		)
		(element CFGVFPOWERSTATE1 1
			(pin CFGVFPOWERSTATE1 input)
			(conn CFGVFPOWERSTATE1 CFGVFPOWERSTATE1 <== PCIE_3_0 CFGVFPOWERSTATE1)
		)
		(element CFGVFPOWERSTATE2 1
			(pin CFGVFPOWERSTATE2 input)
			(conn CFGVFPOWERSTATE2 CFGVFPOWERSTATE2 <== PCIE_3_0 CFGVFPOWERSTATE2)
		)
		(element CFGVFPOWERSTATE3 1
			(pin CFGVFPOWERSTATE3 input)
			(conn CFGVFPOWERSTATE3 CFGVFPOWERSTATE3 <== PCIE_3_0 CFGVFPOWERSTATE3)
		)
		(element CFGVFPOWERSTATE4 1
			(pin CFGVFPOWERSTATE4 input)
			(conn CFGVFPOWERSTATE4 CFGVFPOWERSTATE4 <== PCIE_3_0 CFGVFPOWERSTATE4)
		)
		(element CFGVFPOWERSTATE5 1
			(pin CFGVFPOWERSTATE5 input)
			(conn CFGVFPOWERSTATE5 CFGVFPOWERSTATE5 <== PCIE_3_0 CFGVFPOWERSTATE5)
		)
		(element CFGVFPOWERSTATE6 1
			(pin CFGVFPOWERSTATE6 input)
			(conn CFGVFPOWERSTATE6 CFGVFPOWERSTATE6 <== PCIE_3_0 CFGVFPOWERSTATE6)
		)
		(element CFGVFPOWERSTATE7 1
			(pin CFGVFPOWERSTATE7 input)
			(conn CFGVFPOWERSTATE7 CFGVFPOWERSTATE7 <== PCIE_3_0 CFGVFPOWERSTATE7)
		)
		(element CFGVFPOWERSTATE8 1
			(pin CFGVFPOWERSTATE8 input)
			(conn CFGVFPOWERSTATE8 CFGVFPOWERSTATE8 <== PCIE_3_0 CFGVFPOWERSTATE8)
		)
		(element CFGVFPOWERSTATE9 1
			(pin CFGVFPOWERSTATE9 input)
			(conn CFGVFPOWERSTATE9 CFGVFPOWERSTATE9 <== PCIE_3_0 CFGVFPOWERSTATE9)
		)
		(element CFGVFPOWERSTATE10 1
			(pin CFGVFPOWERSTATE10 input)
			(conn CFGVFPOWERSTATE10 CFGVFPOWERSTATE10 <== PCIE_3_0 CFGVFPOWERSTATE10)
		)
		(element CFGVFPOWERSTATE11 1
			(pin CFGVFPOWERSTATE11 input)
			(conn CFGVFPOWERSTATE11 CFGVFPOWERSTATE11 <== PCIE_3_0 CFGVFPOWERSTATE11)
		)
		(element CFGVFPOWERSTATE12 1
			(pin CFGVFPOWERSTATE12 input)
			(conn CFGVFPOWERSTATE12 CFGVFPOWERSTATE12 <== PCIE_3_0 CFGVFPOWERSTATE12)
		)
		(element CFGVFPOWERSTATE13 1
			(pin CFGVFPOWERSTATE13 input)
			(conn CFGVFPOWERSTATE13 CFGVFPOWERSTATE13 <== PCIE_3_0 CFGVFPOWERSTATE13)
		)
		(element CFGVFPOWERSTATE14 1
			(pin CFGVFPOWERSTATE14 input)
			(conn CFGVFPOWERSTATE14 CFGVFPOWERSTATE14 <== PCIE_3_0 CFGVFPOWERSTATE14)
		)
		(element CFGVFPOWERSTATE15 1
			(pin CFGVFPOWERSTATE15 input)
			(conn CFGVFPOWERSTATE15 CFGVFPOWERSTATE15 <== PCIE_3_0 CFGVFPOWERSTATE15)
		)
		(element CFGVFPOWERSTATE16 1
			(pin CFGVFPOWERSTATE16 input)
			(conn CFGVFPOWERSTATE16 CFGVFPOWERSTATE16 <== PCIE_3_0 CFGVFPOWERSTATE16)
		)
		(element CFGVFPOWERSTATE17 1
			(pin CFGVFPOWERSTATE17 input)
			(conn CFGVFPOWERSTATE17 CFGVFPOWERSTATE17 <== PCIE_3_0 CFGVFPOWERSTATE17)
		)
		(element CFGVFSTATUS0 1
			(pin CFGVFSTATUS0 input)
			(conn CFGVFSTATUS0 CFGVFSTATUS0 <== PCIE_3_0 CFGVFSTATUS0)
		)
		(element CFGVFSTATUS1 1
			(pin CFGVFSTATUS1 input)
			(conn CFGVFSTATUS1 CFGVFSTATUS1 <== PCIE_3_0 CFGVFSTATUS1)
		)
		(element CFGVFSTATUS2 1
			(pin CFGVFSTATUS2 input)
			(conn CFGVFSTATUS2 CFGVFSTATUS2 <== PCIE_3_0 CFGVFSTATUS2)
		)
		(element CFGVFSTATUS3 1
			(pin CFGVFSTATUS3 input)
			(conn CFGVFSTATUS3 CFGVFSTATUS3 <== PCIE_3_0 CFGVFSTATUS3)
		)
		(element CFGVFSTATUS4 1
			(pin CFGVFSTATUS4 input)
			(conn CFGVFSTATUS4 CFGVFSTATUS4 <== PCIE_3_0 CFGVFSTATUS4)
		)
		(element CFGVFSTATUS5 1
			(pin CFGVFSTATUS5 input)
			(conn CFGVFSTATUS5 CFGVFSTATUS5 <== PCIE_3_0 CFGVFSTATUS5)
		)
		(element CFGVFSTATUS6 1
			(pin CFGVFSTATUS6 input)
			(conn CFGVFSTATUS6 CFGVFSTATUS6 <== PCIE_3_0 CFGVFSTATUS6)
		)
		(element CFGVFSTATUS7 1
			(pin CFGVFSTATUS7 input)
			(conn CFGVFSTATUS7 CFGVFSTATUS7 <== PCIE_3_0 CFGVFSTATUS7)
		)
		(element CFGVFSTATUS8 1
			(pin CFGVFSTATUS8 input)
			(conn CFGVFSTATUS8 CFGVFSTATUS8 <== PCIE_3_0 CFGVFSTATUS8)
		)
		(element CFGVFSTATUS9 1
			(pin CFGVFSTATUS9 input)
			(conn CFGVFSTATUS9 CFGVFSTATUS9 <== PCIE_3_0 CFGVFSTATUS9)
		)
		(element CFGVFSTATUS10 1
			(pin CFGVFSTATUS10 input)
			(conn CFGVFSTATUS10 CFGVFSTATUS10 <== PCIE_3_0 CFGVFSTATUS10)
		)
		(element CFGVFSTATUS11 1
			(pin CFGVFSTATUS11 input)
			(conn CFGVFSTATUS11 CFGVFSTATUS11 <== PCIE_3_0 CFGVFSTATUS11)
		)
		(element CFGVFTPHREQUESTERENABLE0 1
			(pin CFGVFTPHREQUESTERENABLE0 input)
			(conn CFGVFTPHREQUESTERENABLE0 CFGVFTPHREQUESTERENABLE0 <== PCIE_3_0 CFGVFTPHREQUESTERENABLE0)
		)
		(element CFGVFTPHREQUESTERENABLE1 1
			(pin CFGVFTPHREQUESTERENABLE1 input)
			(conn CFGVFTPHREQUESTERENABLE1 CFGVFTPHREQUESTERENABLE1 <== PCIE_3_0 CFGVFTPHREQUESTERENABLE1)
		)
		(element CFGVFTPHREQUESTERENABLE2 1
			(pin CFGVFTPHREQUESTERENABLE2 input)
			(conn CFGVFTPHREQUESTERENABLE2 CFGVFTPHREQUESTERENABLE2 <== PCIE_3_0 CFGVFTPHREQUESTERENABLE2)
		)
		(element CFGVFTPHREQUESTERENABLE3 1
			(pin CFGVFTPHREQUESTERENABLE3 input)
			(conn CFGVFTPHREQUESTERENABLE3 CFGVFTPHREQUESTERENABLE3 <== PCIE_3_0 CFGVFTPHREQUESTERENABLE3)
		)
		(element CFGVFTPHREQUESTERENABLE4 1
			(pin CFGVFTPHREQUESTERENABLE4 input)
			(conn CFGVFTPHREQUESTERENABLE4 CFGVFTPHREQUESTERENABLE4 <== PCIE_3_0 CFGVFTPHREQUESTERENABLE4)
		)
		(element CFGVFTPHREQUESTERENABLE5 1
			(pin CFGVFTPHREQUESTERENABLE5 input)
			(conn CFGVFTPHREQUESTERENABLE5 CFGVFTPHREQUESTERENABLE5 <== PCIE_3_0 CFGVFTPHREQUESTERENABLE5)
		)
		(element CFGVFTPHSTMODE0 1
			(pin CFGVFTPHSTMODE0 input)
			(conn CFGVFTPHSTMODE0 CFGVFTPHSTMODE0 <== PCIE_3_0 CFGVFTPHSTMODE0)
		)
		(element CFGVFTPHSTMODE1 1
			(pin CFGVFTPHSTMODE1 input)
			(conn CFGVFTPHSTMODE1 CFGVFTPHSTMODE1 <== PCIE_3_0 CFGVFTPHSTMODE1)
		)
		(element CFGVFTPHSTMODE2 1
			(pin CFGVFTPHSTMODE2 input)
			(conn CFGVFTPHSTMODE2 CFGVFTPHSTMODE2 <== PCIE_3_0 CFGVFTPHSTMODE2)
		)
		(element CFGVFTPHSTMODE3 1
			(pin CFGVFTPHSTMODE3 input)
			(conn CFGVFTPHSTMODE3 CFGVFTPHSTMODE3 <== PCIE_3_0 CFGVFTPHSTMODE3)
		)
		(element CFGVFTPHSTMODE4 1
			(pin CFGVFTPHSTMODE4 input)
			(conn CFGVFTPHSTMODE4 CFGVFTPHSTMODE4 <== PCIE_3_0 CFGVFTPHSTMODE4)
		)
		(element CFGVFTPHSTMODE5 1
			(pin CFGVFTPHSTMODE5 input)
			(conn CFGVFTPHSTMODE5 CFGVFTPHSTMODE5 <== PCIE_3_0 CFGVFTPHSTMODE5)
		)
		(element CFGVFTPHSTMODE6 1
			(pin CFGVFTPHSTMODE6 input)
			(conn CFGVFTPHSTMODE6 CFGVFTPHSTMODE6 <== PCIE_3_0 CFGVFTPHSTMODE6)
		)
		(element CFGVFTPHSTMODE7 1
			(pin CFGVFTPHSTMODE7 input)
			(conn CFGVFTPHSTMODE7 CFGVFTPHSTMODE7 <== PCIE_3_0 CFGVFTPHSTMODE7)
		)
		(element CFGVFTPHSTMODE8 1
			(pin CFGVFTPHSTMODE8 input)
			(conn CFGVFTPHSTMODE8 CFGVFTPHSTMODE8 <== PCIE_3_0 CFGVFTPHSTMODE8)
		)
		(element CFGVFTPHSTMODE9 1
			(pin CFGVFTPHSTMODE9 input)
			(conn CFGVFTPHSTMODE9 CFGVFTPHSTMODE9 <== PCIE_3_0 CFGVFTPHSTMODE9)
		)
		(element CFGVFTPHSTMODE10 1
			(pin CFGVFTPHSTMODE10 input)
			(conn CFGVFTPHSTMODE10 CFGVFTPHSTMODE10 <== PCIE_3_0 CFGVFTPHSTMODE10)
		)
		(element CFGVFTPHSTMODE11 1
			(pin CFGVFTPHSTMODE11 input)
			(conn CFGVFTPHSTMODE11 CFGVFTPHSTMODE11 <== PCIE_3_0 CFGVFTPHSTMODE11)
		)
		(element CFGVFTPHSTMODE12 1
			(pin CFGVFTPHSTMODE12 input)
			(conn CFGVFTPHSTMODE12 CFGVFTPHSTMODE12 <== PCIE_3_0 CFGVFTPHSTMODE12)
		)
		(element CFGVFTPHSTMODE13 1
			(pin CFGVFTPHSTMODE13 input)
			(conn CFGVFTPHSTMODE13 CFGVFTPHSTMODE13 <== PCIE_3_0 CFGVFTPHSTMODE13)
		)
		(element CFGVFTPHSTMODE14 1
			(pin CFGVFTPHSTMODE14 input)
			(conn CFGVFTPHSTMODE14 CFGVFTPHSTMODE14 <== PCIE_3_0 CFGVFTPHSTMODE14)
		)
		(element CFGVFTPHSTMODE15 1
			(pin CFGVFTPHSTMODE15 input)
			(conn CFGVFTPHSTMODE15 CFGVFTPHSTMODE15 <== PCIE_3_0 CFGVFTPHSTMODE15)
		)
		(element CFGVFTPHSTMODE16 1
			(pin CFGVFTPHSTMODE16 input)
			(conn CFGVFTPHSTMODE16 CFGVFTPHSTMODE16 <== PCIE_3_0 CFGVFTPHSTMODE16)
		)
		(element CFGVFTPHSTMODE17 1
			(pin CFGVFTPHSTMODE17 input)
			(conn CFGVFTPHSTMODE17 CFGVFTPHSTMODE17 <== PCIE_3_0 CFGVFTPHSTMODE17)
		)
		(element CORECLK 1
			(pin CORECLK output)
			(conn CORECLK CORECLK ==> PCIE_3_0 CORECLK)
		)
		(element CORECLKMICOMPLETIONRAML 1
			(pin CORECLKMICOMPLETIONRAML output)
			(conn CORECLKMICOMPLETIONRAML CORECLKMICOMPLETIONRAML ==> PCIE_3_0 CORECLKMICOMPLETIONRAML)
		)
		(element CORECLKMICOMPLETIONRAMU 1
			(pin CORECLKMICOMPLETIONRAMU output)
			(conn CORECLKMICOMPLETIONRAMU CORECLKMICOMPLETIONRAMU ==> PCIE_3_0 CORECLKMICOMPLETIONRAMU)
		)
		(element CORECLKMIREPLAYRAM 1
			(pin CORECLKMIREPLAYRAM output)
			(conn CORECLKMIREPLAYRAM CORECLKMIREPLAYRAM ==> PCIE_3_0 CORECLKMIREPLAYRAM)
		)
		(element CORECLKMIREQUESTRAM 1
			(pin CORECLKMIREQUESTRAM output)
			(conn CORECLKMIREQUESTRAM CORECLKMIREQUESTRAM ==> PCIE_3_0 CORECLKMIREQUESTRAM)
		)
		(element DBGDATAOUT0 1
			(pin DBGDATAOUT0 input)
			(conn DBGDATAOUT0 DBGDATAOUT0 <== PCIE_3_0 DBGDATAOUT0)
		)
		(element DBGDATAOUT1 1
			(pin DBGDATAOUT1 input)
			(conn DBGDATAOUT1 DBGDATAOUT1 <== PCIE_3_0 DBGDATAOUT1)
		)
		(element DBGDATAOUT2 1
			(pin DBGDATAOUT2 input)
			(conn DBGDATAOUT2 DBGDATAOUT2 <== PCIE_3_0 DBGDATAOUT2)
		)
		(element DBGDATAOUT3 1
			(pin DBGDATAOUT3 input)
			(conn DBGDATAOUT3 DBGDATAOUT3 <== PCIE_3_0 DBGDATAOUT3)
		)
		(element DBGDATAOUT4 1
			(pin DBGDATAOUT4 input)
			(conn DBGDATAOUT4 DBGDATAOUT4 <== PCIE_3_0 DBGDATAOUT4)
		)
		(element DBGDATAOUT5 1
			(pin DBGDATAOUT5 input)
			(conn DBGDATAOUT5 DBGDATAOUT5 <== PCIE_3_0 DBGDATAOUT5)
		)
		(element DBGDATAOUT6 1
			(pin DBGDATAOUT6 input)
			(conn DBGDATAOUT6 DBGDATAOUT6 <== PCIE_3_0 DBGDATAOUT6)
		)
		(element DBGDATAOUT7 1
			(pin DBGDATAOUT7 input)
			(conn DBGDATAOUT7 DBGDATAOUT7 <== PCIE_3_0 DBGDATAOUT7)
		)
		(element DBGDATAOUT8 1
			(pin DBGDATAOUT8 input)
			(conn DBGDATAOUT8 DBGDATAOUT8 <== PCIE_3_0 DBGDATAOUT8)
		)
		(element DBGDATAOUT9 1
			(pin DBGDATAOUT9 input)
			(conn DBGDATAOUT9 DBGDATAOUT9 <== PCIE_3_0 DBGDATAOUT9)
		)
		(element DBGDATAOUT10 1
			(pin DBGDATAOUT10 input)
			(conn DBGDATAOUT10 DBGDATAOUT10 <== PCIE_3_0 DBGDATAOUT10)
		)
		(element DBGDATAOUT11 1
			(pin DBGDATAOUT11 input)
			(conn DBGDATAOUT11 DBGDATAOUT11 <== PCIE_3_0 DBGDATAOUT11)
		)
		(element DBGDATAOUT12 1
			(pin DBGDATAOUT12 input)
			(conn DBGDATAOUT12 DBGDATAOUT12 <== PCIE_3_0 DBGDATAOUT12)
		)
		(element DBGDATAOUT13 1
			(pin DBGDATAOUT13 input)
			(conn DBGDATAOUT13 DBGDATAOUT13 <== PCIE_3_0 DBGDATAOUT13)
		)
		(element DBGDATAOUT14 1
			(pin DBGDATAOUT14 input)
			(conn DBGDATAOUT14 DBGDATAOUT14 <== PCIE_3_0 DBGDATAOUT14)
		)
		(element DBGDATAOUT15 1
			(pin DBGDATAOUT15 input)
			(conn DBGDATAOUT15 DBGDATAOUT15 <== PCIE_3_0 DBGDATAOUT15)
		)
		(element DRPADDR0 1
			(pin DRPADDR0 output)
			(conn DRPADDR0 DRPADDR0 ==> PCIE_3_0 DRPADDR0)
		)
		(element DRPADDR1 1
			(pin DRPADDR1 output)
			(conn DRPADDR1 DRPADDR1 ==> PCIE_3_0 DRPADDR1)
		)
		(element DRPADDR2 1
			(pin DRPADDR2 output)
			(conn DRPADDR2 DRPADDR2 ==> PCIE_3_0 DRPADDR2)
		)
		(element DRPADDR3 1
			(pin DRPADDR3 output)
			(conn DRPADDR3 DRPADDR3 ==> PCIE_3_0 DRPADDR3)
		)
		(element DRPADDR4 1
			(pin DRPADDR4 output)
			(conn DRPADDR4 DRPADDR4 ==> PCIE_3_0 DRPADDR4)
		)
		(element DRPADDR5 1
			(pin DRPADDR5 output)
			(conn DRPADDR5 DRPADDR5 ==> PCIE_3_0 DRPADDR5)
		)
		(element DRPADDR6 1
			(pin DRPADDR6 output)
			(conn DRPADDR6 DRPADDR6 ==> PCIE_3_0 DRPADDR6)
		)
		(element DRPADDR7 1
			(pin DRPADDR7 output)
			(conn DRPADDR7 DRPADDR7 ==> PCIE_3_0 DRPADDR7)
		)
		(element DRPADDR8 1
			(pin DRPADDR8 output)
			(conn DRPADDR8 DRPADDR8 ==> PCIE_3_0 DRPADDR8)
		)
		(element DRPADDR9 1
			(pin DRPADDR9 output)
			(conn DRPADDR9 DRPADDR9 ==> PCIE_3_0 DRPADDR9)
		)
		(element DRPADDR10 1
			(pin DRPADDR10 output)
			(conn DRPADDR10 DRPADDR10 ==> PCIE_3_0 DRPADDR10)
		)
		(element DRPCLK 1
			(pin DRPCLK output)
			(conn DRPCLK DRPCLK ==> PCIE_3_0 DRPCLK)
		)
		(element DRPDI0 1
			(pin DRPDI0 output)
			(conn DRPDI0 DRPDI0 ==> PCIE_3_0 DRPDI0)
		)
		(element DRPDI1 1
			(pin DRPDI1 output)
			(conn DRPDI1 DRPDI1 ==> PCIE_3_0 DRPDI1)
		)
		(element DRPDI2 1
			(pin DRPDI2 output)
			(conn DRPDI2 DRPDI2 ==> PCIE_3_0 DRPDI2)
		)
		(element DRPDI3 1
			(pin DRPDI3 output)
			(conn DRPDI3 DRPDI3 ==> PCIE_3_0 DRPDI3)
		)
		(element DRPDI4 1
			(pin DRPDI4 output)
			(conn DRPDI4 DRPDI4 ==> PCIE_3_0 DRPDI4)
		)
		(element DRPDI5 1
			(pin DRPDI5 output)
			(conn DRPDI5 DRPDI5 ==> PCIE_3_0 DRPDI5)
		)
		(element DRPDI6 1
			(pin DRPDI6 output)
			(conn DRPDI6 DRPDI6 ==> PCIE_3_0 DRPDI6)
		)
		(element DRPDI7 1
			(pin DRPDI7 output)
			(conn DRPDI7 DRPDI7 ==> PCIE_3_0 DRPDI7)
		)
		(element DRPDI8 1
			(pin DRPDI8 output)
			(conn DRPDI8 DRPDI8 ==> PCIE_3_0 DRPDI8)
		)
		(element DRPDI9 1
			(pin DRPDI9 output)
			(conn DRPDI9 DRPDI9 ==> PCIE_3_0 DRPDI9)
		)
		(element DRPDI10 1
			(pin DRPDI10 output)
			(conn DRPDI10 DRPDI10 ==> PCIE_3_0 DRPDI10)
		)
		(element DRPDI11 1
			(pin DRPDI11 output)
			(conn DRPDI11 DRPDI11 ==> PCIE_3_0 DRPDI11)
		)
		(element DRPDI12 1
			(pin DRPDI12 output)
			(conn DRPDI12 DRPDI12 ==> PCIE_3_0 DRPDI12)
		)
		(element DRPDI13 1
			(pin DRPDI13 output)
			(conn DRPDI13 DRPDI13 ==> PCIE_3_0 DRPDI13)
		)
		(element DRPDI14 1
			(pin DRPDI14 output)
			(conn DRPDI14 DRPDI14 ==> PCIE_3_0 DRPDI14)
		)
		(element DRPDI15 1
			(pin DRPDI15 output)
			(conn DRPDI15 DRPDI15 ==> PCIE_3_0 DRPDI15)
		)
		(element DRPDO0 1
			(pin DRPDO0 input)
			(conn DRPDO0 DRPDO0 <== PCIE_3_0 DRPDO0)
		)
		(element DRPDO1 1
			(pin DRPDO1 input)
			(conn DRPDO1 DRPDO1 <== PCIE_3_0 DRPDO1)
		)
		(element DRPDO2 1
			(pin DRPDO2 input)
			(conn DRPDO2 DRPDO2 <== PCIE_3_0 DRPDO2)
		)
		(element DRPDO3 1
			(pin DRPDO3 input)
			(conn DRPDO3 DRPDO3 <== PCIE_3_0 DRPDO3)
		)
		(element DRPDO4 1
			(pin DRPDO4 input)
			(conn DRPDO4 DRPDO4 <== PCIE_3_0 DRPDO4)
		)
		(element DRPDO5 1
			(pin DRPDO5 input)
			(conn DRPDO5 DRPDO5 <== PCIE_3_0 DRPDO5)
		)
		(element DRPDO6 1
			(pin DRPDO6 input)
			(conn DRPDO6 DRPDO6 <== PCIE_3_0 DRPDO6)
		)
		(element DRPDO7 1
			(pin DRPDO7 input)
			(conn DRPDO7 DRPDO7 <== PCIE_3_0 DRPDO7)
		)
		(element DRPDO8 1
			(pin DRPDO8 input)
			(conn DRPDO8 DRPDO8 <== PCIE_3_0 DRPDO8)
		)
		(element DRPDO9 1
			(pin DRPDO9 input)
			(conn DRPDO9 DRPDO9 <== PCIE_3_0 DRPDO9)
		)
		(element DRPDO10 1
			(pin DRPDO10 input)
			(conn DRPDO10 DRPDO10 <== PCIE_3_0 DRPDO10)
		)
		(element DRPDO11 1
			(pin DRPDO11 input)
			(conn DRPDO11 DRPDO11 <== PCIE_3_0 DRPDO11)
		)
		(element DRPDO12 1
			(pin DRPDO12 input)
			(conn DRPDO12 DRPDO12 <== PCIE_3_0 DRPDO12)
		)
		(element DRPDO13 1
			(pin DRPDO13 input)
			(conn DRPDO13 DRPDO13 <== PCIE_3_0 DRPDO13)
		)
		(element DRPDO14 1
			(pin DRPDO14 input)
			(conn DRPDO14 DRPDO14 <== PCIE_3_0 DRPDO14)
		)
		(element DRPDO15 1
			(pin DRPDO15 input)
			(conn DRPDO15 DRPDO15 <== PCIE_3_0 DRPDO15)
		)
		(element DRPEN 1
			(pin DRPEN output)
			(conn DRPEN DRPEN ==> PCIE_3_0 DRPEN)
		)
		(element DRPRDY 1
			(pin DRPRDY input)
			(conn DRPRDY DRPRDY <== PCIE_3_0 DRPRDY)
		)
		(element DRPWE 1
			(pin DRPWE output)
			(conn DRPWE DRPWE ==> PCIE_3_0 DRPWE)
		)
		(element MAXISCQTDATA0 1
			(pin MAXISCQTDATA0 input)
			(conn MAXISCQTDATA0 MAXISCQTDATA0 <== PCIE_3_0 MAXISCQTDATA0)
		)
		(element MAXISCQTDATA1 1
			(pin MAXISCQTDATA1 input)
			(conn MAXISCQTDATA1 MAXISCQTDATA1 <== PCIE_3_0 MAXISCQTDATA1)
		)
		(element MAXISCQTDATA2 1
			(pin MAXISCQTDATA2 input)
			(conn MAXISCQTDATA2 MAXISCQTDATA2 <== PCIE_3_0 MAXISCQTDATA2)
		)
		(element MAXISCQTDATA3 1
			(pin MAXISCQTDATA3 input)
			(conn MAXISCQTDATA3 MAXISCQTDATA3 <== PCIE_3_0 MAXISCQTDATA3)
		)
		(element MAXISCQTDATA4 1
			(pin MAXISCQTDATA4 input)
			(conn MAXISCQTDATA4 MAXISCQTDATA4 <== PCIE_3_0 MAXISCQTDATA4)
		)
		(element MAXISCQTDATA5 1
			(pin MAXISCQTDATA5 input)
			(conn MAXISCQTDATA5 MAXISCQTDATA5 <== PCIE_3_0 MAXISCQTDATA5)
		)
		(element MAXISCQTDATA6 1
			(pin MAXISCQTDATA6 input)
			(conn MAXISCQTDATA6 MAXISCQTDATA6 <== PCIE_3_0 MAXISCQTDATA6)
		)
		(element MAXISCQTDATA7 1
			(pin MAXISCQTDATA7 input)
			(conn MAXISCQTDATA7 MAXISCQTDATA7 <== PCIE_3_0 MAXISCQTDATA7)
		)
		(element MAXISCQTDATA8 1
			(pin MAXISCQTDATA8 input)
			(conn MAXISCQTDATA8 MAXISCQTDATA8 <== PCIE_3_0 MAXISCQTDATA8)
		)
		(element MAXISCQTDATA9 1
			(pin MAXISCQTDATA9 input)
			(conn MAXISCQTDATA9 MAXISCQTDATA9 <== PCIE_3_0 MAXISCQTDATA9)
		)
		(element MAXISCQTDATA10 1
			(pin MAXISCQTDATA10 input)
			(conn MAXISCQTDATA10 MAXISCQTDATA10 <== PCIE_3_0 MAXISCQTDATA10)
		)
		(element MAXISCQTDATA11 1
			(pin MAXISCQTDATA11 input)
			(conn MAXISCQTDATA11 MAXISCQTDATA11 <== PCIE_3_0 MAXISCQTDATA11)
		)
		(element MAXISCQTDATA12 1
			(pin MAXISCQTDATA12 input)
			(conn MAXISCQTDATA12 MAXISCQTDATA12 <== PCIE_3_0 MAXISCQTDATA12)
		)
		(element MAXISCQTDATA13 1
			(pin MAXISCQTDATA13 input)
			(conn MAXISCQTDATA13 MAXISCQTDATA13 <== PCIE_3_0 MAXISCQTDATA13)
		)
		(element MAXISCQTDATA14 1
			(pin MAXISCQTDATA14 input)
			(conn MAXISCQTDATA14 MAXISCQTDATA14 <== PCIE_3_0 MAXISCQTDATA14)
		)
		(element MAXISCQTDATA15 1
			(pin MAXISCQTDATA15 input)
			(conn MAXISCQTDATA15 MAXISCQTDATA15 <== PCIE_3_0 MAXISCQTDATA15)
		)
		(element MAXISCQTDATA16 1
			(pin MAXISCQTDATA16 input)
			(conn MAXISCQTDATA16 MAXISCQTDATA16 <== PCIE_3_0 MAXISCQTDATA16)
		)
		(element MAXISCQTDATA17 1
			(pin MAXISCQTDATA17 input)
			(conn MAXISCQTDATA17 MAXISCQTDATA17 <== PCIE_3_0 MAXISCQTDATA17)
		)
		(element MAXISCQTDATA18 1
			(pin MAXISCQTDATA18 input)
			(conn MAXISCQTDATA18 MAXISCQTDATA18 <== PCIE_3_0 MAXISCQTDATA18)
		)
		(element MAXISCQTDATA19 1
			(pin MAXISCQTDATA19 input)
			(conn MAXISCQTDATA19 MAXISCQTDATA19 <== PCIE_3_0 MAXISCQTDATA19)
		)
		(element MAXISCQTDATA20 1
			(pin MAXISCQTDATA20 input)
			(conn MAXISCQTDATA20 MAXISCQTDATA20 <== PCIE_3_0 MAXISCQTDATA20)
		)
		(element MAXISCQTDATA21 1
			(pin MAXISCQTDATA21 input)
			(conn MAXISCQTDATA21 MAXISCQTDATA21 <== PCIE_3_0 MAXISCQTDATA21)
		)
		(element MAXISCQTDATA22 1
			(pin MAXISCQTDATA22 input)
			(conn MAXISCQTDATA22 MAXISCQTDATA22 <== PCIE_3_0 MAXISCQTDATA22)
		)
		(element MAXISCQTDATA23 1
			(pin MAXISCQTDATA23 input)
			(conn MAXISCQTDATA23 MAXISCQTDATA23 <== PCIE_3_0 MAXISCQTDATA23)
		)
		(element MAXISCQTDATA24 1
			(pin MAXISCQTDATA24 input)
			(conn MAXISCQTDATA24 MAXISCQTDATA24 <== PCIE_3_0 MAXISCQTDATA24)
		)
		(element MAXISCQTDATA25 1
			(pin MAXISCQTDATA25 input)
			(conn MAXISCQTDATA25 MAXISCQTDATA25 <== PCIE_3_0 MAXISCQTDATA25)
		)
		(element MAXISCQTDATA26 1
			(pin MAXISCQTDATA26 input)
			(conn MAXISCQTDATA26 MAXISCQTDATA26 <== PCIE_3_0 MAXISCQTDATA26)
		)
		(element MAXISCQTDATA27 1
			(pin MAXISCQTDATA27 input)
			(conn MAXISCQTDATA27 MAXISCQTDATA27 <== PCIE_3_0 MAXISCQTDATA27)
		)
		(element MAXISCQTDATA28 1
			(pin MAXISCQTDATA28 input)
			(conn MAXISCQTDATA28 MAXISCQTDATA28 <== PCIE_3_0 MAXISCQTDATA28)
		)
		(element MAXISCQTDATA29 1
			(pin MAXISCQTDATA29 input)
			(conn MAXISCQTDATA29 MAXISCQTDATA29 <== PCIE_3_0 MAXISCQTDATA29)
		)
		(element MAXISCQTDATA30 1
			(pin MAXISCQTDATA30 input)
			(conn MAXISCQTDATA30 MAXISCQTDATA30 <== PCIE_3_0 MAXISCQTDATA30)
		)
		(element MAXISCQTDATA31 1
			(pin MAXISCQTDATA31 input)
			(conn MAXISCQTDATA31 MAXISCQTDATA31 <== PCIE_3_0 MAXISCQTDATA31)
		)
		(element MAXISCQTDATA32 1
			(pin MAXISCQTDATA32 input)
			(conn MAXISCQTDATA32 MAXISCQTDATA32 <== PCIE_3_0 MAXISCQTDATA32)
		)
		(element MAXISCQTDATA33 1
			(pin MAXISCQTDATA33 input)
			(conn MAXISCQTDATA33 MAXISCQTDATA33 <== PCIE_3_0 MAXISCQTDATA33)
		)
		(element MAXISCQTDATA34 1
			(pin MAXISCQTDATA34 input)
			(conn MAXISCQTDATA34 MAXISCQTDATA34 <== PCIE_3_0 MAXISCQTDATA34)
		)
		(element MAXISCQTDATA35 1
			(pin MAXISCQTDATA35 input)
			(conn MAXISCQTDATA35 MAXISCQTDATA35 <== PCIE_3_0 MAXISCQTDATA35)
		)
		(element MAXISCQTDATA36 1
			(pin MAXISCQTDATA36 input)
			(conn MAXISCQTDATA36 MAXISCQTDATA36 <== PCIE_3_0 MAXISCQTDATA36)
		)
		(element MAXISCQTDATA37 1
			(pin MAXISCQTDATA37 input)
			(conn MAXISCQTDATA37 MAXISCQTDATA37 <== PCIE_3_0 MAXISCQTDATA37)
		)
		(element MAXISCQTDATA38 1
			(pin MAXISCQTDATA38 input)
			(conn MAXISCQTDATA38 MAXISCQTDATA38 <== PCIE_3_0 MAXISCQTDATA38)
		)
		(element MAXISCQTDATA39 1
			(pin MAXISCQTDATA39 input)
			(conn MAXISCQTDATA39 MAXISCQTDATA39 <== PCIE_3_0 MAXISCQTDATA39)
		)
		(element MAXISCQTDATA40 1
			(pin MAXISCQTDATA40 input)
			(conn MAXISCQTDATA40 MAXISCQTDATA40 <== PCIE_3_0 MAXISCQTDATA40)
		)
		(element MAXISCQTDATA41 1
			(pin MAXISCQTDATA41 input)
			(conn MAXISCQTDATA41 MAXISCQTDATA41 <== PCIE_3_0 MAXISCQTDATA41)
		)
		(element MAXISCQTDATA42 1
			(pin MAXISCQTDATA42 input)
			(conn MAXISCQTDATA42 MAXISCQTDATA42 <== PCIE_3_0 MAXISCQTDATA42)
		)
		(element MAXISCQTDATA43 1
			(pin MAXISCQTDATA43 input)
			(conn MAXISCQTDATA43 MAXISCQTDATA43 <== PCIE_3_0 MAXISCQTDATA43)
		)
		(element MAXISCQTDATA44 1
			(pin MAXISCQTDATA44 input)
			(conn MAXISCQTDATA44 MAXISCQTDATA44 <== PCIE_3_0 MAXISCQTDATA44)
		)
		(element MAXISCQTDATA45 1
			(pin MAXISCQTDATA45 input)
			(conn MAXISCQTDATA45 MAXISCQTDATA45 <== PCIE_3_0 MAXISCQTDATA45)
		)
		(element MAXISCQTDATA46 1
			(pin MAXISCQTDATA46 input)
			(conn MAXISCQTDATA46 MAXISCQTDATA46 <== PCIE_3_0 MAXISCQTDATA46)
		)
		(element MAXISCQTDATA47 1
			(pin MAXISCQTDATA47 input)
			(conn MAXISCQTDATA47 MAXISCQTDATA47 <== PCIE_3_0 MAXISCQTDATA47)
		)
		(element MAXISCQTDATA48 1
			(pin MAXISCQTDATA48 input)
			(conn MAXISCQTDATA48 MAXISCQTDATA48 <== PCIE_3_0 MAXISCQTDATA48)
		)
		(element MAXISCQTDATA49 1
			(pin MAXISCQTDATA49 input)
			(conn MAXISCQTDATA49 MAXISCQTDATA49 <== PCIE_3_0 MAXISCQTDATA49)
		)
		(element MAXISCQTDATA50 1
			(pin MAXISCQTDATA50 input)
			(conn MAXISCQTDATA50 MAXISCQTDATA50 <== PCIE_3_0 MAXISCQTDATA50)
		)
		(element MAXISCQTDATA51 1
			(pin MAXISCQTDATA51 input)
			(conn MAXISCQTDATA51 MAXISCQTDATA51 <== PCIE_3_0 MAXISCQTDATA51)
		)
		(element MAXISCQTDATA52 1
			(pin MAXISCQTDATA52 input)
			(conn MAXISCQTDATA52 MAXISCQTDATA52 <== PCIE_3_0 MAXISCQTDATA52)
		)
		(element MAXISCQTDATA53 1
			(pin MAXISCQTDATA53 input)
			(conn MAXISCQTDATA53 MAXISCQTDATA53 <== PCIE_3_0 MAXISCQTDATA53)
		)
		(element MAXISCQTDATA54 1
			(pin MAXISCQTDATA54 input)
			(conn MAXISCQTDATA54 MAXISCQTDATA54 <== PCIE_3_0 MAXISCQTDATA54)
		)
		(element MAXISCQTDATA55 1
			(pin MAXISCQTDATA55 input)
			(conn MAXISCQTDATA55 MAXISCQTDATA55 <== PCIE_3_0 MAXISCQTDATA55)
		)
		(element MAXISCQTDATA56 1
			(pin MAXISCQTDATA56 input)
			(conn MAXISCQTDATA56 MAXISCQTDATA56 <== PCIE_3_0 MAXISCQTDATA56)
		)
		(element MAXISCQTDATA57 1
			(pin MAXISCQTDATA57 input)
			(conn MAXISCQTDATA57 MAXISCQTDATA57 <== PCIE_3_0 MAXISCQTDATA57)
		)
		(element MAXISCQTDATA58 1
			(pin MAXISCQTDATA58 input)
			(conn MAXISCQTDATA58 MAXISCQTDATA58 <== PCIE_3_0 MAXISCQTDATA58)
		)
		(element MAXISCQTDATA59 1
			(pin MAXISCQTDATA59 input)
			(conn MAXISCQTDATA59 MAXISCQTDATA59 <== PCIE_3_0 MAXISCQTDATA59)
		)
		(element MAXISCQTDATA60 1
			(pin MAXISCQTDATA60 input)
			(conn MAXISCQTDATA60 MAXISCQTDATA60 <== PCIE_3_0 MAXISCQTDATA60)
		)
		(element MAXISCQTDATA61 1
			(pin MAXISCQTDATA61 input)
			(conn MAXISCQTDATA61 MAXISCQTDATA61 <== PCIE_3_0 MAXISCQTDATA61)
		)
		(element MAXISCQTDATA62 1
			(pin MAXISCQTDATA62 input)
			(conn MAXISCQTDATA62 MAXISCQTDATA62 <== PCIE_3_0 MAXISCQTDATA62)
		)
		(element MAXISCQTDATA63 1
			(pin MAXISCQTDATA63 input)
			(conn MAXISCQTDATA63 MAXISCQTDATA63 <== PCIE_3_0 MAXISCQTDATA63)
		)
		(element MAXISCQTDATA64 1
			(pin MAXISCQTDATA64 input)
			(conn MAXISCQTDATA64 MAXISCQTDATA64 <== PCIE_3_0 MAXISCQTDATA64)
		)
		(element MAXISCQTDATA65 1
			(pin MAXISCQTDATA65 input)
			(conn MAXISCQTDATA65 MAXISCQTDATA65 <== PCIE_3_0 MAXISCQTDATA65)
		)
		(element MAXISCQTDATA66 1
			(pin MAXISCQTDATA66 input)
			(conn MAXISCQTDATA66 MAXISCQTDATA66 <== PCIE_3_0 MAXISCQTDATA66)
		)
		(element MAXISCQTDATA67 1
			(pin MAXISCQTDATA67 input)
			(conn MAXISCQTDATA67 MAXISCQTDATA67 <== PCIE_3_0 MAXISCQTDATA67)
		)
		(element MAXISCQTDATA68 1
			(pin MAXISCQTDATA68 input)
			(conn MAXISCQTDATA68 MAXISCQTDATA68 <== PCIE_3_0 MAXISCQTDATA68)
		)
		(element MAXISCQTDATA69 1
			(pin MAXISCQTDATA69 input)
			(conn MAXISCQTDATA69 MAXISCQTDATA69 <== PCIE_3_0 MAXISCQTDATA69)
		)
		(element MAXISCQTDATA70 1
			(pin MAXISCQTDATA70 input)
			(conn MAXISCQTDATA70 MAXISCQTDATA70 <== PCIE_3_0 MAXISCQTDATA70)
		)
		(element MAXISCQTDATA71 1
			(pin MAXISCQTDATA71 input)
			(conn MAXISCQTDATA71 MAXISCQTDATA71 <== PCIE_3_0 MAXISCQTDATA71)
		)
		(element MAXISCQTDATA72 1
			(pin MAXISCQTDATA72 input)
			(conn MAXISCQTDATA72 MAXISCQTDATA72 <== PCIE_3_0 MAXISCQTDATA72)
		)
		(element MAXISCQTDATA73 1
			(pin MAXISCQTDATA73 input)
			(conn MAXISCQTDATA73 MAXISCQTDATA73 <== PCIE_3_0 MAXISCQTDATA73)
		)
		(element MAXISCQTDATA74 1
			(pin MAXISCQTDATA74 input)
			(conn MAXISCQTDATA74 MAXISCQTDATA74 <== PCIE_3_0 MAXISCQTDATA74)
		)
		(element MAXISCQTDATA75 1
			(pin MAXISCQTDATA75 input)
			(conn MAXISCQTDATA75 MAXISCQTDATA75 <== PCIE_3_0 MAXISCQTDATA75)
		)
		(element MAXISCQTDATA76 1
			(pin MAXISCQTDATA76 input)
			(conn MAXISCQTDATA76 MAXISCQTDATA76 <== PCIE_3_0 MAXISCQTDATA76)
		)
		(element MAXISCQTDATA77 1
			(pin MAXISCQTDATA77 input)
			(conn MAXISCQTDATA77 MAXISCQTDATA77 <== PCIE_3_0 MAXISCQTDATA77)
		)
		(element MAXISCQTDATA78 1
			(pin MAXISCQTDATA78 input)
			(conn MAXISCQTDATA78 MAXISCQTDATA78 <== PCIE_3_0 MAXISCQTDATA78)
		)
		(element MAXISCQTDATA79 1
			(pin MAXISCQTDATA79 input)
			(conn MAXISCQTDATA79 MAXISCQTDATA79 <== PCIE_3_0 MAXISCQTDATA79)
		)
		(element MAXISCQTDATA80 1
			(pin MAXISCQTDATA80 input)
			(conn MAXISCQTDATA80 MAXISCQTDATA80 <== PCIE_3_0 MAXISCQTDATA80)
		)
		(element MAXISCQTDATA81 1
			(pin MAXISCQTDATA81 input)
			(conn MAXISCQTDATA81 MAXISCQTDATA81 <== PCIE_3_0 MAXISCQTDATA81)
		)
		(element MAXISCQTDATA82 1
			(pin MAXISCQTDATA82 input)
			(conn MAXISCQTDATA82 MAXISCQTDATA82 <== PCIE_3_0 MAXISCQTDATA82)
		)
		(element MAXISCQTDATA83 1
			(pin MAXISCQTDATA83 input)
			(conn MAXISCQTDATA83 MAXISCQTDATA83 <== PCIE_3_0 MAXISCQTDATA83)
		)
		(element MAXISCQTDATA84 1
			(pin MAXISCQTDATA84 input)
			(conn MAXISCQTDATA84 MAXISCQTDATA84 <== PCIE_3_0 MAXISCQTDATA84)
		)
		(element MAXISCQTDATA85 1
			(pin MAXISCQTDATA85 input)
			(conn MAXISCQTDATA85 MAXISCQTDATA85 <== PCIE_3_0 MAXISCQTDATA85)
		)
		(element MAXISCQTDATA86 1
			(pin MAXISCQTDATA86 input)
			(conn MAXISCQTDATA86 MAXISCQTDATA86 <== PCIE_3_0 MAXISCQTDATA86)
		)
		(element MAXISCQTDATA87 1
			(pin MAXISCQTDATA87 input)
			(conn MAXISCQTDATA87 MAXISCQTDATA87 <== PCIE_3_0 MAXISCQTDATA87)
		)
		(element MAXISCQTDATA88 1
			(pin MAXISCQTDATA88 input)
			(conn MAXISCQTDATA88 MAXISCQTDATA88 <== PCIE_3_0 MAXISCQTDATA88)
		)
		(element MAXISCQTDATA89 1
			(pin MAXISCQTDATA89 input)
			(conn MAXISCQTDATA89 MAXISCQTDATA89 <== PCIE_3_0 MAXISCQTDATA89)
		)
		(element MAXISCQTDATA90 1
			(pin MAXISCQTDATA90 input)
			(conn MAXISCQTDATA90 MAXISCQTDATA90 <== PCIE_3_0 MAXISCQTDATA90)
		)
		(element MAXISCQTDATA91 1
			(pin MAXISCQTDATA91 input)
			(conn MAXISCQTDATA91 MAXISCQTDATA91 <== PCIE_3_0 MAXISCQTDATA91)
		)
		(element MAXISCQTDATA92 1
			(pin MAXISCQTDATA92 input)
			(conn MAXISCQTDATA92 MAXISCQTDATA92 <== PCIE_3_0 MAXISCQTDATA92)
		)
		(element MAXISCQTDATA93 1
			(pin MAXISCQTDATA93 input)
			(conn MAXISCQTDATA93 MAXISCQTDATA93 <== PCIE_3_0 MAXISCQTDATA93)
		)
		(element MAXISCQTDATA94 1
			(pin MAXISCQTDATA94 input)
			(conn MAXISCQTDATA94 MAXISCQTDATA94 <== PCIE_3_0 MAXISCQTDATA94)
		)
		(element MAXISCQTDATA95 1
			(pin MAXISCQTDATA95 input)
			(conn MAXISCQTDATA95 MAXISCQTDATA95 <== PCIE_3_0 MAXISCQTDATA95)
		)
		(element MAXISCQTDATA96 1
			(pin MAXISCQTDATA96 input)
			(conn MAXISCQTDATA96 MAXISCQTDATA96 <== PCIE_3_0 MAXISCQTDATA96)
		)
		(element MAXISCQTDATA97 1
			(pin MAXISCQTDATA97 input)
			(conn MAXISCQTDATA97 MAXISCQTDATA97 <== PCIE_3_0 MAXISCQTDATA97)
		)
		(element MAXISCQTDATA98 1
			(pin MAXISCQTDATA98 input)
			(conn MAXISCQTDATA98 MAXISCQTDATA98 <== PCIE_3_0 MAXISCQTDATA98)
		)
		(element MAXISCQTDATA99 1
			(pin MAXISCQTDATA99 input)
			(conn MAXISCQTDATA99 MAXISCQTDATA99 <== PCIE_3_0 MAXISCQTDATA99)
		)
		(element MAXISCQTDATA100 1
			(pin MAXISCQTDATA100 input)
			(conn MAXISCQTDATA100 MAXISCQTDATA100 <== PCIE_3_0 MAXISCQTDATA100)
		)
		(element MAXISCQTDATA101 1
			(pin MAXISCQTDATA101 input)
			(conn MAXISCQTDATA101 MAXISCQTDATA101 <== PCIE_3_0 MAXISCQTDATA101)
		)
		(element MAXISCQTDATA102 1
			(pin MAXISCQTDATA102 input)
			(conn MAXISCQTDATA102 MAXISCQTDATA102 <== PCIE_3_0 MAXISCQTDATA102)
		)
		(element MAXISCQTDATA103 1
			(pin MAXISCQTDATA103 input)
			(conn MAXISCQTDATA103 MAXISCQTDATA103 <== PCIE_3_0 MAXISCQTDATA103)
		)
		(element MAXISCQTDATA104 1
			(pin MAXISCQTDATA104 input)
			(conn MAXISCQTDATA104 MAXISCQTDATA104 <== PCIE_3_0 MAXISCQTDATA104)
		)
		(element MAXISCQTDATA105 1
			(pin MAXISCQTDATA105 input)
			(conn MAXISCQTDATA105 MAXISCQTDATA105 <== PCIE_3_0 MAXISCQTDATA105)
		)
		(element MAXISCQTDATA106 1
			(pin MAXISCQTDATA106 input)
			(conn MAXISCQTDATA106 MAXISCQTDATA106 <== PCIE_3_0 MAXISCQTDATA106)
		)
		(element MAXISCQTDATA107 1
			(pin MAXISCQTDATA107 input)
			(conn MAXISCQTDATA107 MAXISCQTDATA107 <== PCIE_3_0 MAXISCQTDATA107)
		)
		(element MAXISCQTDATA108 1
			(pin MAXISCQTDATA108 input)
			(conn MAXISCQTDATA108 MAXISCQTDATA108 <== PCIE_3_0 MAXISCQTDATA108)
		)
		(element MAXISCQTDATA109 1
			(pin MAXISCQTDATA109 input)
			(conn MAXISCQTDATA109 MAXISCQTDATA109 <== PCIE_3_0 MAXISCQTDATA109)
		)
		(element MAXISCQTDATA110 1
			(pin MAXISCQTDATA110 input)
			(conn MAXISCQTDATA110 MAXISCQTDATA110 <== PCIE_3_0 MAXISCQTDATA110)
		)
		(element MAXISCQTDATA111 1
			(pin MAXISCQTDATA111 input)
			(conn MAXISCQTDATA111 MAXISCQTDATA111 <== PCIE_3_0 MAXISCQTDATA111)
		)
		(element MAXISCQTDATA112 1
			(pin MAXISCQTDATA112 input)
			(conn MAXISCQTDATA112 MAXISCQTDATA112 <== PCIE_3_0 MAXISCQTDATA112)
		)
		(element MAXISCQTDATA113 1
			(pin MAXISCQTDATA113 input)
			(conn MAXISCQTDATA113 MAXISCQTDATA113 <== PCIE_3_0 MAXISCQTDATA113)
		)
		(element MAXISCQTDATA114 1
			(pin MAXISCQTDATA114 input)
			(conn MAXISCQTDATA114 MAXISCQTDATA114 <== PCIE_3_0 MAXISCQTDATA114)
		)
		(element MAXISCQTDATA115 1
			(pin MAXISCQTDATA115 input)
			(conn MAXISCQTDATA115 MAXISCQTDATA115 <== PCIE_3_0 MAXISCQTDATA115)
		)
		(element MAXISCQTDATA116 1
			(pin MAXISCQTDATA116 input)
			(conn MAXISCQTDATA116 MAXISCQTDATA116 <== PCIE_3_0 MAXISCQTDATA116)
		)
		(element MAXISCQTDATA117 1
			(pin MAXISCQTDATA117 input)
			(conn MAXISCQTDATA117 MAXISCQTDATA117 <== PCIE_3_0 MAXISCQTDATA117)
		)
		(element MAXISCQTDATA118 1
			(pin MAXISCQTDATA118 input)
			(conn MAXISCQTDATA118 MAXISCQTDATA118 <== PCIE_3_0 MAXISCQTDATA118)
		)
		(element MAXISCQTDATA119 1
			(pin MAXISCQTDATA119 input)
			(conn MAXISCQTDATA119 MAXISCQTDATA119 <== PCIE_3_0 MAXISCQTDATA119)
		)
		(element MAXISCQTDATA120 1
			(pin MAXISCQTDATA120 input)
			(conn MAXISCQTDATA120 MAXISCQTDATA120 <== PCIE_3_0 MAXISCQTDATA120)
		)
		(element MAXISCQTDATA121 1
			(pin MAXISCQTDATA121 input)
			(conn MAXISCQTDATA121 MAXISCQTDATA121 <== PCIE_3_0 MAXISCQTDATA121)
		)
		(element MAXISCQTDATA122 1
			(pin MAXISCQTDATA122 input)
			(conn MAXISCQTDATA122 MAXISCQTDATA122 <== PCIE_3_0 MAXISCQTDATA122)
		)
		(element MAXISCQTDATA123 1
			(pin MAXISCQTDATA123 input)
			(conn MAXISCQTDATA123 MAXISCQTDATA123 <== PCIE_3_0 MAXISCQTDATA123)
		)
		(element MAXISCQTDATA124 1
			(pin MAXISCQTDATA124 input)
			(conn MAXISCQTDATA124 MAXISCQTDATA124 <== PCIE_3_0 MAXISCQTDATA124)
		)
		(element MAXISCQTDATA125 1
			(pin MAXISCQTDATA125 input)
			(conn MAXISCQTDATA125 MAXISCQTDATA125 <== PCIE_3_0 MAXISCQTDATA125)
		)
		(element MAXISCQTDATA126 1
			(pin MAXISCQTDATA126 input)
			(conn MAXISCQTDATA126 MAXISCQTDATA126 <== PCIE_3_0 MAXISCQTDATA126)
		)
		(element MAXISCQTDATA127 1
			(pin MAXISCQTDATA127 input)
			(conn MAXISCQTDATA127 MAXISCQTDATA127 <== PCIE_3_0 MAXISCQTDATA127)
		)
		(element MAXISCQTDATA128 1
			(pin MAXISCQTDATA128 input)
			(conn MAXISCQTDATA128 MAXISCQTDATA128 <== PCIE_3_0 MAXISCQTDATA128)
		)
		(element MAXISCQTDATA129 1
			(pin MAXISCQTDATA129 input)
			(conn MAXISCQTDATA129 MAXISCQTDATA129 <== PCIE_3_0 MAXISCQTDATA129)
		)
		(element MAXISCQTDATA130 1
			(pin MAXISCQTDATA130 input)
			(conn MAXISCQTDATA130 MAXISCQTDATA130 <== PCIE_3_0 MAXISCQTDATA130)
		)
		(element MAXISCQTDATA131 1
			(pin MAXISCQTDATA131 input)
			(conn MAXISCQTDATA131 MAXISCQTDATA131 <== PCIE_3_0 MAXISCQTDATA131)
		)
		(element MAXISCQTDATA132 1
			(pin MAXISCQTDATA132 input)
			(conn MAXISCQTDATA132 MAXISCQTDATA132 <== PCIE_3_0 MAXISCQTDATA132)
		)
		(element MAXISCQTDATA133 1
			(pin MAXISCQTDATA133 input)
			(conn MAXISCQTDATA133 MAXISCQTDATA133 <== PCIE_3_0 MAXISCQTDATA133)
		)
		(element MAXISCQTDATA134 1
			(pin MAXISCQTDATA134 input)
			(conn MAXISCQTDATA134 MAXISCQTDATA134 <== PCIE_3_0 MAXISCQTDATA134)
		)
		(element MAXISCQTDATA135 1
			(pin MAXISCQTDATA135 input)
			(conn MAXISCQTDATA135 MAXISCQTDATA135 <== PCIE_3_0 MAXISCQTDATA135)
		)
		(element MAXISCQTDATA136 1
			(pin MAXISCQTDATA136 input)
			(conn MAXISCQTDATA136 MAXISCQTDATA136 <== PCIE_3_0 MAXISCQTDATA136)
		)
		(element MAXISCQTDATA137 1
			(pin MAXISCQTDATA137 input)
			(conn MAXISCQTDATA137 MAXISCQTDATA137 <== PCIE_3_0 MAXISCQTDATA137)
		)
		(element MAXISCQTDATA138 1
			(pin MAXISCQTDATA138 input)
			(conn MAXISCQTDATA138 MAXISCQTDATA138 <== PCIE_3_0 MAXISCQTDATA138)
		)
		(element MAXISCQTDATA139 1
			(pin MAXISCQTDATA139 input)
			(conn MAXISCQTDATA139 MAXISCQTDATA139 <== PCIE_3_0 MAXISCQTDATA139)
		)
		(element MAXISCQTDATA140 1
			(pin MAXISCQTDATA140 input)
			(conn MAXISCQTDATA140 MAXISCQTDATA140 <== PCIE_3_0 MAXISCQTDATA140)
		)
		(element MAXISCQTDATA141 1
			(pin MAXISCQTDATA141 input)
			(conn MAXISCQTDATA141 MAXISCQTDATA141 <== PCIE_3_0 MAXISCQTDATA141)
		)
		(element MAXISCQTDATA142 1
			(pin MAXISCQTDATA142 input)
			(conn MAXISCQTDATA142 MAXISCQTDATA142 <== PCIE_3_0 MAXISCQTDATA142)
		)
		(element MAXISCQTDATA143 1
			(pin MAXISCQTDATA143 input)
			(conn MAXISCQTDATA143 MAXISCQTDATA143 <== PCIE_3_0 MAXISCQTDATA143)
		)
		(element MAXISCQTDATA144 1
			(pin MAXISCQTDATA144 input)
			(conn MAXISCQTDATA144 MAXISCQTDATA144 <== PCIE_3_0 MAXISCQTDATA144)
		)
		(element MAXISCQTDATA145 1
			(pin MAXISCQTDATA145 input)
			(conn MAXISCQTDATA145 MAXISCQTDATA145 <== PCIE_3_0 MAXISCQTDATA145)
		)
		(element MAXISCQTDATA146 1
			(pin MAXISCQTDATA146 input)
			(conn MAXISCQTDATA146 MAXISCQTDATA146 <== PCIE_3_0 MAXISCQTDATA146)
		)
		(element MAXISCQTDATA147 1
			(pin MAXISCQTDATA147 input)
			(conn MAXISCQTDATA147 MAXISCQTDATA147 <== PCIE_3_0 MAXISCQTDATA147)
		)
		(element MAXISCQTDATA148 1
			(pin MAXISCQTDATA148 input)
			(conn MAXISCQTDATA148 MAXISCQTDATA148 <== PCIE_3_0 MAXISCQTDATA148)
		)
		(element MAXISCQTDATA149 1
			(pin MAXISCQTDATA149 input)
			(conn MAXISCQTDATA149 MAXISCQTDATA149 <== PCIE_3_0 MAXISCQTDATA149)
		)
		(element MAXISCQTDATA150 1
			(pin MAXISCQTDATA150 input)
			(conn MAXISCQTDATA150 MAXISCQTDATA150 <== PCIE_3_0 MAXISCQTDATA150)
		)
		(element MAXISCQTDATA151 1
			(pin MAXISCQTDATA151 input)
			(conn MAXISCQTDATA151 MAXISCQTDATA151 <== PCIE_3_0 MAXISCQTDATA151)
		)
		(element MAXISCQTDATA152 1
			(pin MAXISCQTDATA152 input)
			(conn MAXISCQTDATA152 MAXISCQTDATA152 <== PCIE_3_0 MAXISCQTDATA152)
		)
		(element MAXISCQTDATA153 1
			(pin MAXISCQTDATA153 input)
			(conn MAXISCQTDATA153 MAXISCQTDATA153 <== PCIE_3_0 MAXISCQTDATA153)
		)
		(element MAXISCQTDATA154 1
			(pin MAXISCQTDATA154 input)
			(conn MAXISCQTDATA154 MAXISCQTDATA154 <== PCIE_3_0 MAXISCQTDATA154)
		)
		(element MAXISCQTDATA155 1
			(pin MAXISCQTDATA155 input)
			(conn MAXISCQTDATA155 MAXISCQTDATA155 <== PCIE_3_0 MAXISCQTDATA155)
		)
		(element MAXISCQTDATA156 1
			(pin MAXISCQTDATA156 input)
			(conn MAXISCQTDATA156 MAXISCQTDATA156 <== PCIE_3_0 MAXISCQTDATA156)
		)
		(element MAXISCQTDATA157 1
			(pin MAXISCQTDATA157 input)
			(conn MAXISCQTDATA157 MAXISCQTDATA157 <== PCIE_3_0 MAXISCQTDATA157)
		)
		(element MAXISCQTDATA158 1
			(pin MAXISCQTDATA158 input)
			(conn MAXISCQTDATA158 MAXISCQTDATA158 <== PCIE_3_0 MAXISCQTDATA158)
		)
		(element MAXISCQTDATA159 1
			(pin MAXISCQTDATA159 input)
			(conn MAXISCQTDATA159 MAXISCQTDATA159 <== PCIE_3_0 MAXISCQTDATA159)
		)
		(element MAXISCQTDATA160 1
			(pin MAXISCQTDATA160 input)
			(conn MAXISCQTDATA160 MAXISCQTDATA160 <== PCIE_3_0 MAXISCQTDATA160)
		)
		(element MAXISCQTDATA161 1
			(pin MAXISCQTDATA161 input)
			(conn MAXISCQTDATA161 MAXISCQTDATA161 <== PCIE_3_0 MAXISCQTDATA161)
		)
		(element MAXISCQTDATA162 1
			(pin MAXISCQTDATA162 input)
			(conn MAXISCQTDATA162 MAXISCQTDATA162 <== PCIE_3_0 MAXISCQTDATA162)
		)
		(element MAXISCQTDATA163 1
			(pin MAXISCQTDATA163 input)
			(conn MAXISCQTDATA163 MAXISCQTDATA163 <== PCIE_3_0 MAXISCQTDATA163)
		)
		(element MAXISCQTDATA164 1
			(pin MAXISCQTDATA164 input)
			(conn MAXISCQTDATA164 MAXISCQTDATA164 <== PCIE_3_0 MAXISCQTDATA164)
		)
		(element MAXISCQTDATA165 1
			(pin MAXISCQTDATA165 input)
			(conn MAXISCQTDATA165 MAXISCQTDATA165 <== PCIE_3_0 MAXISCQTDATA165)
		)
		(element MAXISCQTDATA166 1
			(pin MAXISCQTDATA166 input)
			(conn MAXISCQTDATA166 MAXISCQTDATA166 <== PCIE_3_0 MAXISCQTDATA166)
		)
		(element MAXISCQTDATA167 1
			(pin MAXISCQTDATA167 input)
			(conn MAXISCQTDATA167 MAXISCQTDATA167 <== PCIE_3_0 MAXISCQTDATA167)
		)
		(element MAXISCQTDATA168 1
			(pin MAXISCQTDATA168 input)
			(conn MAXISCQTDATA168 MAXISCQTDATA168 <== PCIE_3_0 MAXISCQTDATA168)
		)
		(element MAXISCQTDATA169 1
			(pin MAXISCQTDATA169 input)
			(conn MAXISCQTDATA169 MAXISCQTDATA169 <== PCIE_3_0 MAXISCQTDATA169)
		)
		(element MAXISCQTDATA170 1
			(pin MAXISCQTDATA170 input)
			(conn MAXISCQTDATA170 MAXISCQTDATA170 <== PCIE_3_0 MAXISCQTDATA170)
		)
		(element MAXISCQTDATA171 1
			(pin MAXISCQTDATA171 input)
			(conn MAXISCQTDATA171 MAXISCQTDATA171 <== PCIE_3_0 MAXISCQTDATA171)
		)
		(element MAXISCQTDATA172 1
			(pin MAXISCQTDATA172 input)
			(conn MAXISCQTDATA172 MAXISCQTDATA172 <== PCIE_3_0 MAXISCQTDATA172)
		)
		(element MAXISCQTDATA173 1
			(pin MAXISCQTDATA173 input)
			(conn MAXISCQTDATA173 MAXISCQTDATA173 <== PCIE_3_0 MAXISCQTDATA173)
		)
		(element MAXISCQTDATA174 1
			(pin MAXISCQTDATA174 input)
			(conn MAXISCQTDATA174 MAXISCQTDATA174 <== PCIE_3_0 MAXISCQTDATA174)
		)
		(element MAXISCQTDATA175 1
			(pin MAXISCQTDATA175 input)
			(conn MAXISCQTDATA175 MAXISCQTDATA175 <== PCIE_3_0 MAXISCQTDATA175)
		)
		(element MAXISCQTDATA176 1
			(pin MAXISCQTDATA176 input)
			(conn MAXISCQTDATA176 MAXISCQTDATA176 <== PCIE_3_0 MAXISCQTDATA176)
		)
		(element MAXISCQTDATA177 1
			(pin MAXISCQTDATA177 input)
			(conn MAXISCQTDATA177 MAXISCQTDATA177 <== PCIE_3_0 MAXISCQTDATA177)
		)
		(element MAXISCQTDATA178 1
			(pin MAXISCQTDATA178 input)
			(conn MAXISCQTDATA178 MAXISCQTDATA178 <== PCIE_3_0 MAXISCQTDATA178)
		)
		(element MAXISCQTDATA179 1
			(pin MAXISCQTDATA179 input)
			(conn MAXISCQTDATA179 MAXISCQTDATA179 <== PCIE_3_0 MAXISCQTDATA179)
		)
		(element MAXISCQTDATA180 1
			(pin MAXISCQTDATA180 input)
			(conn MAXISCQTDATA180 MAXISCQTDATA180 <== PCIE_3_0 MAXISCQTDATA180)
		)
		(element MAXISCQTDATA181 1
			(pin MAXISCQTDATA181 input)
			(conn MAXISCQTDATA181 MAXISCQTDATA181 <== PCIE_3_0 MAXISCQTDATA181)
		)
		(element MAXISCQTDATA182 1
			(pin MAXISCQTDATA182 input)
			(conn MAXISCQTDATA182 MAXISCQTDATA182 <== PCIE_3_0 MAXISCQTDATA182)
		)
		(element MAXISCQTDATA183 1
			(pin MAXISCQTDATA183 input)
			(conn MAXISCQTDATA183 MAXISCQTDATA183 <== PCIE_3_0 MAXISCQTDATA183)
		)
		(element MAXISCQTDATA184 1
			(pin MAXISCQTDATA184 input)
			(conn MAXISCQTDATA184 MAXISCQTDATA184 <== PCIE_3_0 MAXISCQTDATA184)
		)
		(element MAXISCQTDATA185 1
			(pin MAXISCQTDATA185 input)
			(conn MAXISCQTDATA185 MAXISCQTDATA185 <== PCIE_3_0 MAXISCQTDATA185)
		)
		(element MAXISCQTDATA186 1
			(pin MAXISCQTDATA186 input)
			(conn MAXISCQTDATA186 MAXISCQTDATA186 <== PCIE_3_0 MAXISCQTDATA186)
		)
		(element MAXISCQTDATA187 1
			(pin MAXISCQTDATA187 input)
			(conn MAXISCQTDATA187 MAXISCQTDATA187 <== PCIE_3_0 MAXISCQTDATA187)
		)
		(element MAXISCQTDATA188 1
			(pin MAXISCQTDATA188 input)
			(conn MAXISCQTDATA188 MAXISCQTDATA188 <== PCIE_3_0 MAXISCQTDATA188)
		)
		(element MAXISCQTDATA189 1
			(pin MAXISCQTDATA189 input)
			(conn MAXISCQTDATA189 MAXISCQTDATA189 <== PCIE_3_0 MAXISCQTDATA189)
		)
		(element MAXISCQTDATA190 1
			(pin MAXISCQTDATA190 input)
			(conn MAXISCQTDATA190 MAXISCQTDATA190 <== PCIE_3_0 MAXISCQTDATA190)
		)
		(element MAXISCQTDATA191 1
			(pin MAXISCQTDATA191 input)
			(conn MAXISCQTDATA191 MAXISCQTDATA191 <== PCIE_3_0 MAXISCQTDATA191)
		)
		(element MAXISCQTDATA192 1
			(pin MAXISCQTDATA192 input)
			(conn MAXISCQTDATA192 MAXISCQTDATA192 <== PCIE_3_0 MAXISCQTDATA192)
		)
		(element MAXISCQTDATA193 1
			(pin MAXISCQTDATA193 input)
			(conn MAXISCQTDATA193 MAXISCQTDATA193 <== PCIE_3_0 MAXISCQTDATA193)
		)
		(element MAXISCQTDATA194 1
			(pin MAXISCQTDATA194 input)
			(conn MAXISCQTDATA194 MAXISCQTDATA194 <== PCIE_3_0 MAXISCQTDATA194)
		)
		(element MAXISCQTDATA195 1
			(pin MAXISCQTDATA195 input)
			(conn MAXISCQTDATA195 MAXISCQTDATA195 <== PCIE_3_0 MAXISCQTDATA195)
		)
		(element MAXISCQTDATA196 1
			(pin MAXISCQTDATA196 input)
			(conn MAXISCQTDATA196 MAXISCQTDATA196 <== PCIE_3_0 MAXISCQTDATA196)
		)
		(element MAXISCQTDATA197 1
			(pin MAXISCQTDATA197 input)
			(conn MAXISCQTDATA197 MAXISCQTDATA197 <== PCIE_3_0 MAXISCQTDATA197)
		)
		(element MAXISCQTDATA198 1
			(pin MAXISCQTDATA198 input)
			(conn MAXISCQTDATA198 MAXISCQTDATA198 <== PCIE_3_0 MAXISCQTDATA198)
		)
		(element MAXISCQTDATA199 1
			(pin MAXISCQTDATA199 input)
			(conn MAXISCQTDATA199 MAXISCQTDATA199 <== PCIE_3_0 MAXISCQTDATA199)
		)
		(element MAXISCQTDATA200 1
			(pin MAXISCQTDATA200 input)
			(conn MAXISCQTDATA200 MAXISCQTDATA200 <== PCIE_3_0 MAXISCQTDATA200)
		)
		(element MAXISCQTDATA201 1
			(pin MAXISCQTDATA201 input)
			(conn MAXISCQTDATA201 MAXISCQTDATA201 <== PCIE_3_0 MAXISCQTDATA201)
		)
		(element MAXISCQTDATA202 1
			(pin MAXISCQTDATA202 input)
			(conn MAXISCQTDATA202 MAXISCQTDATA202 <== PCIE_3_0 MAXISCQTDATA202)
		)
		(element MAXISCQTDATA203 1
			(pin MAXISCQTDATA203 input)
			(conn MAXISCQTDATA203 MAXISCQTDATA203 <== PCIE_3_0 MAXISCQTDATA203)
		)
		(element MAXISCQTDATA204 1
			(pin MAXISCQTDATA204 input)
			(conn MAXISCQTDATA204 MAXISCQTDATA204 <== PCIE_3_0 MAXISCQTDATA204)
		)
		(element MAXISCQTDATA205 1
			(pin MAXISCQTDATA205 input)
			(conn MAXISCQTDATA205 MAXISCQTDATA205 <== PCIE_3_0 MAXISCQTDATA205)
		)
		(element MAXISCQTDATA206 1
			(pin MAXISCQTDATA206 input)
			(conn MAXISCQTDATA206 MAXISCQTDATA206 <== PCIE_3_0 MAXISCQTDATA206)
		)
		(element MAXISCQTDATA207 1
			(pin MAXISCQTDATA207 input)
			(conn MAXISCQTDATA207 MAXISCQTDATA207 <== PCIE_3_0 MAXISCQTDATA207)
		)
		(element MAXISCQTDATA208 1
			(pin MAXISCQTDATA208 input)
			(conn MAXISCQTDATA208 MAXISCQTDATA208 <== PCIE_3_0 MAXISCQTDATA208)
		)
		(element MAXISCQTDATA209 1
			(pin MAXISCQTDATA209 input)
			(conn MAXISCQTDATA209 MAXISCQTDATA209 <== PCIE_3_0 MAXISCQTDATA209)
		)
		(element MAXISCQTDATA210 1
			(pin MAXISCQTDATA210 input)
			(conn MAXISCQTDATA210 MAXISCQTDATA210 <== PCIE_3_0 MAXISCQTDATA210)
		)
		(element MAXISCQTDATA211 1
			(pin MAXISCQTDATA211 input)
			(conn MAXISCQTDATA211 MAXISCQTDATA211 <== PCIE_3_0 MAXISCQTDATA211)
		)
		(element MAXISCQTDATA212 1
			(pin MAXISCQTDATA212 input)
			(conn MAXISCQTDATA212 MAXISCQTDATA212 <== PCIE_3_0 MAXISCQTDATA212)
		)
		(element MAXISCQTDATA213 1
			(pin MAXISCQTDATA213 input)
			(conn MAXISCQTDATA213 MAXISCQTDATA213 <== PCIE_3_0 MAXISCQTDATA213)
		)
		(element MAXISCQTDATA214 1
			(pin MAXISCQTDATA214 input)
			(conn MAXISCQTDATA214 MAXISCQTDATA214 <== PCIE_3_0 MAXISCQTDATA214)
		)
		(element MAXISCQTDATA215 1
			(pin MAXISCQTDATA215 input)
			(conn MAXISCQTDATA215 MAXISCQTDATA215 <== PCIE_3_0 MAXISCQTDATA215)
		)
		(element MAXISCQTDATA216 1
			(pin MAXISCQTDATA216 input)
			(conn MAXISCQTDATA216 MAXISCQTDATA216 <== PCIE_3_0 MAXISCQTDATA216)
		)
		(element MAXISCQTDATA217 1
			(pin MAXISCQTDATA217 input)
			(conn MAXISCQTDATA217 MAXISCQTDATA217 <== PCIE_3_0 MAXISCQTDATA217)
		)
		(element MAXISCQTDATA218 1
			(pin MAXISCQTDATA218 input)
			(conn MAXISCQTDATA218 MAXISCQTDATA218 <== PCIE_3_0 MAXISCQTDATA218)
		)
		(element MAXISCQTDATA219 1
			(pin MAXISCQTDATA219 input)
			(conn MAXISCQTDATA219 MAXISCQTDATA219 <== PCIE_3_0 MAXISCQTDATA219)
		)
		(element MAXISCQTDATA220 1
			(pin MAXISCQTDATA220 input)
			(conn MAXISCQTDATA220 MAXISCQTDATA220 <== PCIE_3_0 MAXISCQTDATA220)
		)
		(element MAXISCQTDATA221 1
			(pin MAXISCQTDATA221 input)
			(conn MAXISCQTDATA221 MAXISCQTDATA221 <== PCIE_3_0 MAXISCQTDATA221)
		)
		(element MAXISCQTDATA222 1
			(pin MAXISCQTDATA222 input)
			(conn MAXISCQTDATA222 MAXISCQTDATA222 <== PCIE_3_0 MAXISCQTDATA222)
		)
		(element MAXISCQTDATA223 1
			(pin MAXISCQTDATA223 input)
			(conn MAXISCQTDATA223 MAXISCQTDATA223 <== PCIE_3_0 MAXISCQTDATA223)
		)
		(element MAXISCQTDATA224 1
			(pin MAXISCQTDATA224 input)
			(conn MAXISCQTDATA224 MAXISCQTDATA224 <== PCIE_3_0 MAXISCQTDATA224)
		)
		(element MAXISCQTDATA225 1
			(pin MAXISCQTDATA225 input)
			(conn MAXISCQTDATA225 MAXISCQTDATA225 <== PCIE_3_0 MAXISCQTDATA225)
		)
		(element MAXISCQTDATA226 1
			(pin MAXISCQTDATA226 input)
			(conn MAXISCQTDATA226 MAXISCQTDATA226 <== PCIE_3_0 MAXISCQTDATA226)
		)
		(element MAXISCQTDATA227 1
			(pin MAXISCQTDATA227 input)
			(conn MAXISCQTDATA227 MAXISCQTDATA227 <== PCIE_3_0 MAXISCQTDATA227)
		)
		(element MAXISCQTDATA228 1
			(pin MAXISCQTDATA228 input)
			(conn MAXISCQTDATA228 MAXISCQTDATA228 <== PCIE_3_0 MAXISCQTDATA228)
		)
		(element MAXISCQTDATA229 1
			(pin MAXISCQTDATA229 input)
			(conn MAXISCQTDATA229 MAXISCQTDATA229 <== PCIE_3_0 MAXISCQTDATA229)
		)
		(element MAXISCQTDATA230 1
			(pin MAXISCQTDATA230 input)
			(conn MAXISCQTDATA230 MAXISCQTDATA230 <== PCIE_3_0 MAXISCQTDATA230)
		)
		(element MAXISCQTDATA231 1
			(pin MAXISCQTDATA231 input)
			(conn MAXISCQTDATA231 MAXISCQTDATA231 <== PCIE_3_0 MAXISCQTDATA231)
		)
		(element MAXISCQTDATA232 1
			(pin MAXISCQTDATA232 input)
			(conn MAXISCQTDATA232 MAXISCQTDATA232 <== PCIE_3_0 MAXISCQTDATA232)
		)
		(element MAXISCQTDATA233 1
			(pin MAXISCQTDATA233 input)
			(conn MAXISCQTDATA233 MAXISCQTDATA233 <== PCIE_3_0 MAXISCQTDATA233)
		)
		(element MAXISCQTDATA234 1
			(pin MAXISCQTDATA234 input)
			(conn MAXISCQTDATA234 MAXISCQTDATA234 <== PCIE_3_0 MAXISCQTDATA234)
		)
		(element MAXISCQTDATA235 1
			(pin MAXISCQTDATA235 input)
			(conn MAXISCQTDATA235 MAXISCQTDATA235 <== PCIE_3_0 MAXISCQTDATA235)
		)
		(element MAXISCQTDATA236 1
			(pin MAXISCQTDATA236 input)
			(conn MAXISCQTDATA236 MAXISCQTDATA236 <== PCIE_3_0 MAXISCQTDATA236)
		)
		(element MAXISCQTDATA237 1
			(pin MAXISCQTDATA237 input)
			(conn MAXISCQTDATA237 MAXISCQTDATA237 <== PCIE_3_0 MAXISCQTDATA237)
		)
		(element MAXISCQTDATA238 1
			(pin MAXISCQTDATA238 input)
			(conn MAXISCQTDATA238 MAXISCQTDATA238 <== PCIE_3_0 MAXISCQTDATA238)
		)
		(element MAXISCQTDATA239 1
			(pin MAXISCQTDATA239 input)
			(conn MAXISCQTDATA239 MAXISCQTDATA239 <== PCIE_3_0 MAXISCQTDATA239)
		)
		(element MAXISCQTDATA240 1
			(pin MAXISCQTDATA240 input)
			(conn MAXISCQTDATA240 MAXISCQTDATA240 <== PCIE_3_0 MAXISCQTDATA240)
		)
		(element MAXISCQTDATA241 1
			(pin MAXISCQTDATA241 input)
			(conn MAXISCQTDATA241 MAXISCQTDATA241 <== PCIE_3_0 MAXISCQTDATA241)
		)
		(element MAXISCQTDATA242 1
			(pin MAXISCQTDATA242 input)
			(conn MAXISCQTDATA242 MAXISCQTDATA242 <== PCIE_3_0 MAXISCQTDATA242)
		)
		(element MAXISCQTDATA243 1
			(pin MAXISCQTDATA243 input)
			(conn MAXISCQTDATA243 MAXISCQTDATA243 <== PCIE_3_0 MAXISCQTDATA243)
		)
		(element MAXISCQTDATA244 1
			(pin MAXISCQTDATA244 input)
			(conn MAXISCQTDATA244 MAXISCQTDATA244 <== PCIE_3_0 MAXISCQTDATA244)
		)
		(element MAXISCQTDATA245 1
			(pin MAXISCQTDATA245 input)
			(conn MAXISCQTDATA245 MAXISCQTDATA245 <== PCIE_3_0 MAXISCQTDATA245)
		)
		(element MAXISCQTDATA246 1
			(pin MAXISCQTDATA246 input)
			(conn MAXISCQTDATA246 MAXISCQTDATA246 <== PCIE_3_0 MAXISCQTDATA246)
		)
		(element MAXISCQTDATA247 1
			(pin MAXISCQTDATA247 input)
			(conn MAXISCQTDATA247 MAXISCQTDATA247 <== PCIE_3_0 MAXISCQTDATA247)
		)
		(element MAXISCQTDATA248 1
			(pin MAXISCQTDATA248 input)
			(conn MAXISCQTDATA248 MAXISCQTDATA248 <== PCIE_3_0 MAXISCQTDATA248)
		)
		(element MAXISCQTDATA249 1
			(pin MAXISCQTDATA249 input)
			(conn MAXISCQTDATA249 MAXISCQTDATA249 <== PCIE_3_0 MAXISCQTDATA249)
		)
		(element MAXISCQTDATA250 1
			(pin MAXISCQTDATA250 input)
			(conn MAXISCQTDATA250 MAXISCQTDATA250 <== PCIE_3_0 MAXISCQTDATA250)
		)
		(element MAXISCQTDATA251 1
			(pin MAXISCQTDATA251 input)
			(conn MAXISCQTDATA251 MAXISCQTDATA251 <== PCIE_3_0 MAXISCQTDATA251)
		)
		(element MAXISCQTDATA252 1
			(pin MAXISCQTDATA252 input)
			(conn MAXISCQTDATA252 MAXISCQTDATA252 <== PCIE_3_0 MAXISCQTDATA252)
		)
		(element MAXISCQTDATA253 1
			(pin MAXISCQTDATA253 input)
			(conn MAXISCQTDATA253 MAXISCQTDATA253 <== PCIE_3_0 MAXISCQTDATA253)
		)
		(element MAXISCQTDATA254 1
			(pin MAXISCQTDATA254 input)
			(conn MAXISCQTDATA254 MAXISCQTDATA254 <== PCIE_3_0 MAXISCQTDATA254)
		)
		(element MAXISCQTDATA255 1
			(pin MAXISCQTDATA255 input)
			(conn MAXISCQTDATA255 MAXISCQTDATA255 <== PCIE_3_0 MAXISCQTDATA255)
		)
		(element MAXISCQTKEEP0 1
			(pin MAXISCQTKEEP0 input)
			(conn MAXISCQTKEEP0 MAXISCQTKEEP0 <== PCIE_3_0 MAXISCQTKEEP0)
		)
		(element MAXISCQTKEEP1 1
			(pin MAXISCQTKEEP1 input)
			(conn MAXISCQTKEEP1 MAXISCQTKEEP1 <== PCIE_3_0 MAXISCQTKEEP1)
		)
		(element MAXISCQTKEEP2 1
			(pin MAXISCQTKEEP2 input)
			(conn MAXISCQTKEEP2 MAXISCQTKEEP2 <== PCIE_3_0 MAXISCQTKEEP2)
		)
		(element MAXISCQTKEEP3 1
			(pin MAXISCQTKEEP3 input)
			(conn MAXISCQTKEEP3 MAXISCQTKEEP3 <== PCIE_3_0 MAXISCQTKEEP3)
		)
		(element MAXISCQTKEEP4 1
			(pin MAXISCQTKEEP4 input)
			(conn MAXISCQTKEEP4 MAXISCQTKEEP4 <== PCIE_3_0 MAXISCQTKEEP4)
		)
		(element MAXISCQTKEEP5 1
			(pin MAXISCQTKEEP5 input)
			(conn MAXISCQTKEEP5 MAXISCQTKEEP5 <== PCIE_3_0 MAXISCQTKEEP5)
		)
		(element MAXISCQTKEEP6 1
			(pin MAXISCQTKEEP6 input)
			(conn MAXISCQTKEEP6 MAXISCQTKEEP6 <== PCIE_3_0 MAXISCQTKEEP6)
		)
		(element MAXISCQTKEEP7 1
			(pin MAXISCQTKEEP7 input)
			(conn MAXISCQTKEEP7 MAXISCQTKEEP7 <== PCIE_3_0 MAXISCQTKEEP7)
		)
		(element MAXISCQTLAST 1
			(pin MAXISCQTLAST input)
			(conn MAXISCQTLAST MAXISCQTLAST <== PCIE_3_0 MAXISCQTLAST)
		)
		(element MAXISCQTREADY0 1
			(pin MAXISCQTREADY0 output)
			(conn MAXISCQTREADY0 MAXISCQTREADY0 ==> PCIE_3_0 MAXISCQTREADY0)
		)
		(element MAXISCQTREADY1 1
			(pin MAXISCQTREADY1 output)
			(conn MAXISCQTREADY1 MAXISCQTREADY1 ==> PCIE_3_0 MAXISCQTREADY1)
		)
		(element MAXISCQTREADY2 1
			(pin MAXISCQTREADY2 output)
			(conn MAXISCQTREADY2 MAXISCQTREADY2 ==> PCIE_3_0 MAXISCQTREADY2)
		)
		(element MAXISCQTREADY3 1
			(pin MAXISCQTREADY3 output)
			(conn MAXISCQTREADY3 MAXISCQTREADY3 ==> PCIE_3_0 MAXISCQTREADY3)
		)
		(element MAXISCQTREADY4 1
			(pin MAXISCQTREADY4 output)
			(conn MAXISCQTREADY4 MAXISCQTREADY4 ==> PCIE_3_0 MAXISCQTREADY4)
		)
		(element MAXISCQTREADY5 1
			(pin MAXISCQTREADY5 output)
			(conn MAXISCQTREADY5 MAXISCQTREADY5 ==> PCIE_3_0 MAXISCQTREADY5)
		)
		(element MAXISCQTREADY6 1
			(pin MAXISCQTREADY6 output)
			(conn MAXISCQTREADY6 MAXISCQTREADY6 ==> PCIE_3_0 MAXISCQTREADY6)
		)
		(element MAXISCQTREADY7 1
			(pin MAXISCQTREADY7 output)
			(conn MAXISCQTREADY7 MAXISCQTREADY7 ==> PCIE_3_0 MAXISCQTREADY7)
		)
		(element MAXISCQTREADY8 1
			(pin MAXISCQTREADY8 output)
			(conn MAXISCQTREADY8 MAXISCQTREADY8 ==> PCIE_3_0 MAXISCQTREADY8)
		)
		(element MAXISCQTREADY9 1
			(pin MAXISCQTREADY9 output)
			(conn MAXISCQTREADY9 MAXISCQTREADY9 ==> PCIE_3_0 MAXISCQTREADY9)
		)
		(element MAXISCQTREADY10 1
			(pin MAXISCQTREADY10 output)
			(conn MAXISCQTREADY10 MAXISCQTREADY10 ==> PCIE_3_0 MAXISCQTREADY10)
		)
		(element MAXISCQTREADY11 1
			(pin MAXISCQTREADY11 output)
			(conn MAXISCQTREADY11 MAXISCQTREADY11 ==> PCIE_3_0 MAXISCQTREADY11)
		)
		(element MAXISCQTREADY12 1
			(pin MAXISCQTREADY12 output)
			(conn MAXISCQTREADY12 MAXISCQTREADY12 ==> PCIE_3_0 MAXISCQTREADY12)
		)
		(element MAXISCQTREADY13 1
			(pin MAXISCQTREADY13 output)
			(conn MAXISCQTREADY13 MAXISCQTREADY13 ==> PCIE_3_0 MAXISCQTREADY13)
		)
		(element MAXISCQTREADY14 1
			(pin MAXISCQTREADY14 output)
			(conn MAXISCQTREADY14 MAXISCQTREADY14 ==> PCIE_3_0 MAXISCQTREADY14)
		)
		(element MAXISCQTREADY15 1
			(pin MAXISCQTREADY15 output)
			(conn MAXISCQTREADY15 MAXISCQTREADY15 ==> PCIE_3_0 MAXISCQTREADY15)
		)
		(element MAXISCQTREADY16 1
			(pin MAXISCQTREADY16 output)
			(conn MAXISCQTREADY16 MAXISCQTREADY16 ==> PCIE_3_0 MAXISCQTREADY16)
		)
		(element MAXISCQTREADY17 1
			(pin MAXISCQTREADY17 output)
			(conn MAXISCQTREADY17 MAXISCQTREADY17 ==> PCIE_3_0 MAXISCQTREADY17)
		)
		(element MAXISCQTREADY18 1
			(pin MAXISCQTREADY18 output)
			(conn MAXISCQTREADY18 MAXISCQTREADY18 ==> PCIE_3_0 MAXISCQTREADY18)
		)
		(element MAXISCQTREADY19 1
			(pin MAXISCQTREADY19 output)
			(conn MAXISCQTREADY19 MAXISCQTREADY19 ==> PCIE_3_0 MAXISCQTREADY19)
		)
		(element MAXISCQTREADY20 1
			(pin MAXISCQTREADY20 output)
			(conn MAXISCQTREADY20 MAXISCQTREADY20 ==> PCIE_3_0 MAXISCQTREADY20)
		)
		(element MAXISCQTREADY21 1
			(pin MAXISCQTREADY21 output)
			(conn MAXISCQTREADY21 MAXISCQTREADY21 ==> PCIE_3_0 MAXISCQTREADY21)
		)
		(element MAXISCQTUSER0 1
			(pin MAXISCQTUSER0 input)
			(conn MAXISCQTUSER0 MAXISCQTUSER0 <== PCIE_3_0 MAXISCQTUSER0)
		)
		(element MAXISCQTUSER1 1
			(pin MAXISCQTUSER1 input)
			(conn MAXISCQTUSER1 MAXISCQTUSER1 <== PCIE_3_0 MAXISCQTUSER1)
		)
		(element MAXISCQTUSER2 1
			(pin MAXISCQTUSER2 input)
			(conn MAXISCQTUSER2 MAXISCQTUSER2 <== PCIE_3_0 MAXISCQTUSER2)
		)
		(element MAXISCQTUSER3 1
			(pin MAXISCQTUSER3 input)
			(conn MAXISCQTUSER3 MAXISCQTUSER3 <== PCIE_3_0 MAXISCQTUSER3)
		)
		(element MAXISCQTUSER4 1
			(pin MAXISCQTUSER4 input)
			(conn MAXISCQTUSER4 MAXISCQTUSER4 <== PCIE_3_0 MAXISCQTUSER4)
		)
		(element MAXISCQTUSER5 1
			(pin MAXISCQTUSER5 input)
			(conn MAXISCQTUSER5 MAXISCQTUSER5 <== PCIE_3_0 MAXISCQTUSER5)
		)
		(element MAXISCQTUSER6 1
			(pin MAXISCQTUSER6 input)
			(conn MAXISCQTUSER6 MAXISCQTUSER6 <== PCIE_3_0 MAXISCQTUSER6)
		)
		(element MAXISCQTUSER7 1
			(pin MAXISCQTUSER7 input)
			(conn MAXISCQTUSER7 MAXISCQTUSER7 <== PCIE_3_0 MAXISCQTUSER7)
		)
		(element MAXISCQTUSER8 1
			(pin MAXISCQTUSER8 input)
			(conn MAXISCQTUSER8 MAXISCQTUSER8 <== PCIE_3_0 MAXISCQTUSER8)
		)
		(element MAXISCQTUSER9 1
			(pin MAXISCQTUSER9 input)
			(conn MAXISCQTUSER9 MAXISCQTUSER9 <== PCIE_3_0 MAXISCQTUSER9)
		)
		(element MAXISCQTUSER10 1
			(pin MAXISCQTUSER10 input)
			(conn MAXISCQTUSER10 MAXISCQTUSER10 <== PCIE_3_0 MAXISCQTUSER10)
		)
		(element MAXISCQTUSER11 1
			(pin MAXISCQTUSER11 input)
			(conn MAXISCQTUSER11 MAXISCQTUSER11 <== PCIE_3_0 MAXISCQTUSER11)
		)
		(element MAXISCQTUSER12 1
			(pin MAXISCQTUSER12 input)
			(conn MAXISCQTUSER12 MAXISCQTUSER12 <== PCIE_3_0 MAXISCQTUSER12)
		)
		(element MAXISCQTUSER13 1
			(pin MAXISCQTUSER13 input)
			(conn MAXISCQTUSER13 MAXISCQTUSER13 <== PCIE_3_0 MAXISCQTUSER13)
		)
		(element MAXISCQTUSER14 1
			(pin MAXISCQTUSER14 input)
			(conn MAXISCQTUSER14 MAXISCQTUSER14 <== PCIE_3_0 MAXISCQTUSER14)
		)
		(element MAXISCQTUSER15 1
			(pin MAXISCQTUSER15 input)
			(conn MAXISCQTUSER15 MAXISCQTUSER15 <== PCIE_3_0 MAXISCQTUSER15)
		)
		(element MAXISCQTUSER16 1
			(pin MAXISCQTUSER16 input)
			(conn MAXISCQTUSER16 MAXISCQTUSER16 <== PCIE_3_0 MAXISCQTUSER16)
		)
		(element MAXISCQTUSER17 1
			(pin MAXISCQTUSER17 input)
			(conn MAXISCQTUSER17 MAXISCQTUSER17 <== PCIE_3_0 MAXISCQTUSER17)
		)
		(element MAXISCQTUSER18 1
			(pin MAXISCQTUSER18 input)
			(conn MAXISCQTUSER18 MAXISCQTUSER18 <== PCIE_3_0 MAXISCQTUSER18)
		)
		(element MAXISCQTUSER19 1
			(pin MAXISCQTUSER19 input)
			(conn MAXISCQTUSER19 MAXISCQTUSER19 <== PCIE_3_0 MAXISCQTUSER19)
		)
		(element MAXISCQTUSER20 1
			(pin MAXISCQTUSER20 input)
			(conn MAXISCQTUSER20 MAXISCQTUSER20 <== PCIE_3_0 MAXISCQTUSER20)
		)
		(element MAXISCQTUSER21 1
			(pin MAXISCQTUSER21 input)
			(conn MAXISCQTUSER21 MAXISCQTUSER21 <== PCIE_3_0 MAXISCQTUSER21)
		)
		(element MAXISCQTUSER22 1
			(pin MAXISCQTUSER22 input)
			(conn MAXISCQTUSER22 MAXISCQTUSER22 <== PCIE_3_0 MAXISCQTUSER22)
		)
		(element MAXISCQTUSER23 1
			(pin MAXISCQTUSER23 input)
			(conn MAXISCQTUSER23 MAXISCQTUSER23 <== PCIE_3_0 MAXISCQTUSER23)
		)
		(element MAXISCQTUSER24 1
			(pin MAXISCQTUSER24 input)
			(conn MAXISCQTUSER24 MAXISCQTUSER24 <== PCIE_3_0 MAXISCQTUSER24)
		)
		(element MAXISCQTUSER25 1
			(pin MAXISCQTUSER25 input)
			(conn MAXISCQTUSER25 MAXISCQTUSER25 <== PCIE_3_0 MAXISCQTUSER25)
		)
		(element MAXISCQTUSER26 1
			(pin MAXISCQTUSER26 input)
			(conn MAXISCQTUSER26 MAXISCQTUSER26 <== PCIE_3_0 MAXISCQTUSER26)
		)
		(element MAXISCQTUSER27 1
			(pin MAXISCQTUSER27 input)
			(conn MAXISCQTUSER27 MAXISCQTUSER27 <== PCIE_3_0 MAXISCQTUSER27)
		)
		(element MAXISCQTUSER28 1
			(pin MAXISCQTUSER28 input)
			(conn MAXISCQTUSER28 MAXISCQTUSER28 <== PCIE_3_0 MAXISCQTUSER28)
		)
		(element MAXISCQTUSER29 1
			(pin MAXISCQTUSER29 input)
			(conn MAXISCQTUSER29 MAXISCQTUSER29 <== PCIE_3_0 MAXISCQTUSER29)
		)
		(element MAXISCQTUSER30 1
			(pin MAXISCQTUSER30 input)
			(conn MAXISCQTUSER30 MAXISCQTUSER30 <== PCIE_3_0 MAXISCQTUSER30)
		)
		(element MAXISCQTUSER31 1
			(pin MAXISCQTUSER31 input)
			(conn MAXISCQTUSER31 MAXISCQTUSER31 <== PCIE_3_0 MAXISCQTUSER31)
		)
		(element MAXISCQTUSER32 1
			(pin MAXISCQTUSER32 input)
			(conn MAXISCQTUSER32 MAXISCQTUSER32 <== PCIE_3_0 MAXISCQTUSER32)
		)
		(element MAXISCQTUSER33 1
			(pin MAXISCQTUSER33 input)
			(conn MAXISCQTUSER33 MAXISCQTUSER33 <== PCIE_3_0 MAXISCQTUSER33)
		)
		(element MAXISCQTUSER34 1
			(pin MAXISCQTUSER34 input)
			(conn MAXISCQTUSER34 MAXISCQTUSER34 <== PCIE_3_0 MAXISCQTUSER34)
		)
		(element MAXISCQTUSER35 1
			(pin MAXISCQTUSER35 input)
			(conn MAXISCQTUSER35 MAXISCQTUSER35 <== PCIE_3_0 MAXISCQTUSER35)
		)
		(element MAXISCQTUSER36 1
			(pin MAXISCQTUSER36 input)
			(conn MAXISCQTUSER36 MAXISCQTUSER36 <== PCIE_3_0 MAXISCQTUSER36)
		)
		(element MAXISCQTUSER37 1
			(pin MAXISCQTUSER37 input)
			(conn MAXISCQTUSER37 MAXISCQTUSER37 <== PCIE_3_0 MAXISCQTUSER37)
		)
		(element MAXISCQTUSER38 1
			(pin MAXISCQTUSER38 input)
			(conn MAXISCQTUSER38 MAXISCQTUSER38 <== PCIE_3_0 MAXISCQTUSER38)
		)
		(element MAXISCQTUSER39 1
			(pin MAXISCQTUSER39 input)
			(conn MAXISCQTUSER39 MAXISCQTUSER39 <== PCIE_3_0 MAXISCQTUSER39)
		)
		(element MAXISCQTUSER40 1
			(pin MAXISCQTUSER40 input)
			(conn MAXISCQTUSER40 MAXISCQTUSER40 <== PCIE_3_0 MAXISCQTUSER40)
		)
		(element MAXISCQTUSER41 1
			(pin MAXISCQTUSER41 input)
			(conn MAXISCQTUSER41 MAXISCQTUSER41 <== PCIE_3_0 MAXISCQTUSER41)
		)
		(element MAXISCQTUSER42 1
			(pin MAXISCQTUSER42 input)
			(conn MAXISCQTUSER42 MAXISCQTUSER42 <== PCIE_3_0 MAXISCQTUSER42)
		)
		(element MAXISCQTUSER43 1
			(pin MAXISCQTUSER43 input)
			(conn MAXISCQTUSER43 MAXISCQTUSER43 <== PCIE_3_0 MAXISCQTUSER43)
		)
		(element MAXISCQTUSER44 1
			(pin MAXISCQTUSER44 input)
			(conn MAXISCQTUSER44 MAXISCQTUSER44 <== PCIE_3_0 MAXISCQTUSER44)
		)
		(element MAXISCQTUSER45 1
			(pin MAXISCQTUSER45 input)
			(conn MAXISCQTUSER45 MAXISCQTUSER45 <== PCIE_3_0 MAXISCQTUSER45)
		)
		(element MAXISCQTUSER46 1
			(pin MAXISCQTUSER46 input)
			(conn MAXISCQTUSER46 MAXISCQTUSER46 <== PCIE_3_0 MAXISCQTUSER46)
		)
		(element MAXISCQTUSER47 1
			(pin MAXISCQTUSER47 input)
			(conn MAXISCQTUSER47 MAXISCQTUSER47 <== PCIE_3_0 MAXISCQTUSER47)
		)
		(element MAXISCQTUSER48 1
			(pin MAXISCQTUSER48 input)
			(conn MAXISCQTUSER48 MAXISCQTUSER48 <== PCIE_3_0 MAXISCQTUSER48)
		)
		(element MAXISCQTUSER49 1
			(pin MAXISCQTUSER49 input)
			(conn MAXISCQTUSER49 MAXISCQTUSER49 <== PCIE_3_0 MAXISCQTUSER49)
		)
		(element MAXISCQTUSER50 1
			(pin MAXISCQTUSER50 input)
			(conn MAXISCQTUSER50 MAXISCQTUSER50 <== PCIE_3_0 MAXISCQTUSER50)
		)
		(element MAXISCQTUSER51 1
			(pin MAXISCQTUSER51 input)
			(conn MAXISCQTUSER51 MAXISCQTUSER51 <== PCIE_3_0 MAXISCQTUSER51)
		)
		(element MAXISCQTUSER52 1
			(pin MAXISCQTUSER52 input)
			(conn MAXISCQTUSER52 MAXISCQTUSER52 <== PCIE_3_0 MAXISCQTUSER52)
		)
		(element MAXISCQTUSER53 1
			(pin MAXISCQTUSER53 input)
			(conn MAXISCQTUSER53 MAXISCQTUSER53 <== PCIE_3_0 MAXISCQTUSER53)
		)
		(element MAXISCQTUSER54 1
			(pin MAXISCQTUSER54 input)
			(conn MAXISCQTUSER54 MAXISCQTUSER54 <== PCIE_3_0 MAXISCQTUSER54)
		)
		(element MAXISCQTUSER55 1
			(pin MAXISCQTUSER55 input)
			(conn MAXISCQTUSER55 MAXISCQTUSER55 <== PCIE_3_0 MAXISCQTUSER55)
		)
		(element MAXISCQTUSER56 1
			(pin MAXISCQTUSER56 input)
			(conn MAXISCQTUSER56 MAXISCQTUSER56 <== PCIE_3_0 MAXISCQTUSER56)
		)
		(element MAXISCQTUSER57 1
			(pin MAXISCQTUSER57 input)
			(conn MAXISCQTUSER57 MAXISCQTUSER57 <== PCIE_3_0 MAXISCQTUSER57)
		)
		(element MAXISCQTUSER58 1
			(pin MAXISCQTUSER58 input)
			(conn MAXISCQTUSER58 MAXISCQTUSER58 <== PCIE_3_0 MAXISCQTUSER58)
		)
		(element MAXISCQTUSER59 1
			(pin MAXISCQTUSER59 input)
			(conn MAXISCQTUSER59 MAXISCQTUSER59 <== PCIE_3_0 MAXISCQTUSER59)
		)
		(element MAXISCQTUSER60 1
			(pin MAXISCQTUSER60 input)
			(conn MAXISCQTUSER60 MAXISCQTUSER60 <== PCIE_3_0 MAXISCQTUSER60)
		)
		(element MAXISCQTUSER61 1
			(pin MAXISCQTUSER61 input)
			(conn MAXISCQTUSER61 MAXISCQTUSER61 <== PCIE_3_0 MAXISCQTUSER61)
		)
		(element MAXISCQTUSER62 1
			(pin MAXISCQTUSER62 input)
			(conn MAXISCQTUSER62 MAXISCQTUSER62 <== PCIE_3_0 MAXISCQTUSER62)
		)
		(element MAXISCQTUSER63 1
			(pin MAXISCQTUSER63 input)
			(conn MAXISCQTUSER63 MAXISCQTUSER63 <== PCIE_3_0 MAXISCQTUSER63)
		)
		(element MAXISCQTUSER64 1
			(pin MAXISCQTUSER64 input)
			(conn MAXISCQTUSER64 MAXISCQTUSER64 <== PCIE_3_0 MAXISCQTUSER64)
		)
		(element MAXISCQTUSER65 1
			(pin MAXISCQTUSER65 input)
			(conn MAXISCQTUSER65 MAXISCQTUSER65 <== PCIE_3_0 MAXISCQTUSER65)
		)
		(element MAXISCQTUSER66 1
			(pin MAXISCQTUSER66 input)
			(conn MAXISCQTUSER66 MAXISCQTUSER66 <== PCIE_3_0 MAXISCQTUSER66)
		)
		(element MAXISCQTUSER67 1
			(pin MAXISCQTUSER67 input)
			(conn MAXISCQTUSER67 MAXISCQTUSER67 <== PCIE_3_0 MAXISCQTUSER67)
		)
		(element MAXISCQTUSER68 1
			(pin MAXISCQTUSER68 input)
			(conn MAXISCQTUSER68 MAXISCQTUSER68 <== PCIE_3_0 MAXISCQTUSER68)
		)
		(element MAXISCQTUSER69 1
			(pin MAXISCQTUSER69 input)
			(conn MAXISCQTUSER69 MAXISCQTUSER69 <== PCIE_3_0 MAXISCQTUSER69)
		)
		(element MAXISCQTUSER70 1
			(pin MAXISCQTUSER70 input)
			(conn MAXISCQTUSER70 MAXISCQTUSER70 <== PCIE_3_0 MAXISCQTUSER70)
		)
		(element MAXISCQTUSER71 1
			(pin MAXISCQTUSER71 input)
			(conn MAXISCQTUSER71 MAXISCQTUSER71 <== PCIE_3_0 MAXISCQTUSER71)
		)
		(element MAXISCQTUSER72 1
			(pin MAXISCQTUSER72 input)
			(conn MAXISCQTUSER72 MAXISCQTUSER72 <== PCIE_3_0 MAXISCQTUSER72)
		)
		(element MAXISCQTUSER73 1
			(pin MAXISCQTUSER73 input)
			(conn MAXISCQTUSER73 MAXISCQTUSER73 <== PCIE_3_0 MAXISCQTUSER73)
		)
		(element MAXISCQTUSER74 1
			(pin MAXISCQTUSER74 input)
			(conn MAXISCQTUSER74 MAXISCQTUSER74 <== PCIE_3_0 MAXISCQTUSER74)
		)
		(element MAXISCQTUSER75 1
			(pin MAXISCQTUSER75 input)
			(conn MAXISCQTUSER75 MAXISCQTUSER75 <== PCIE_3_0 MAXISCQTUSER75)
		)
		(element MAXISCQTUSER76 1
			(pin MAXISCQTUSER76 input)
			(conn MAXISCQTUSER76 MAXISCQTUSER76 <== PCIE_3_0 MAXISCQTUSER76)
		)
		(element MAXISCQTUSER77 1
			(pin MAXISCQTUSER77 input)
			(conn MAXISCQTUSER77 MAXISCQTUSER77 <== PCIE_3_0 MAXISCQTUSER77)
		)
		(element MAXISCQTUSER78 1
			(pin MAXISCQTUSER78 input)
			(conn MAXISCQTUSER78 MAXISCQTUSER78 <== PCIE_3_0 MAXISCQTUSER78)
		)
		(element MAXISCQTUSER79 1
			(pin MAXISCQTUSER79 input)
			(conn MAXISCQTUSER79 MAXISCQTUSER79 <== PCIE_3_0 MAXISCQTUSER79)
		)
		(element MAXISCQTUSER80 1
			(pin MAXISCQTUSER80 input)
			(conn MAXISCQTUSER80 MAXISCQTUSER80 <== PCIE_3_0 MAXISCQTUSER80)
		)
		(element MAXISCQTUSER81 1
			(pin MAXISCQTUSER81 input)
			(conn MAXISCQTUSER81 MAXISCQTUSER81 <== PCIE_3_0 MAXISCQTUSER81)
		)
		(element MAXISCQTUSER82 1
			(pin MAXISCQTUSER82 input)
			(conn MAXISCQTUSER82 MAXISCQTUSER82 <== PCIE_3_0 MAXISCQTUSER82)
		)
		(element MAXISCQTUSER83 1
			(pin MAXISCQTUSER83 input)
			(conn MAXISCQTUSER83 MAXISCQTUSER83 <== PCIE_3_0 MAXISCQTUSER83)
		)
		(element MAXISCQTUSER84 1
			(pin MAXISCQTUSER84 input)
			(conn MAXISCQTUSER84 MAXISCQTUSER84 <== PCIE_3_0 MAXISCQTUSER84)
		)
		(element MAXISCQTVALID 1
			(pin MAXISCQTVALID input)
			(conn MAXISCQTVALID MAXISCQTVALID <== PCIE_3_0 MAXISCQTVALID)
		)
		(element MAXISRCTDATA0 1
			(pin MAXISRCTDATA0 input)
			(conn MAXISRCTDATA0 MAXISRCTDATA0 <== PCIE_3_0 MAXISRCTDATA0)
		)
		(element MAXISRCTDATA1 1
			(pin MAXISRCTDATA1 input)
			(conn MAXISRCTDATA1 MAXISRCTDATA1 <== PCIE_3_0 MAXISRCTDATA1)
		)
		(element MAXISRCTDATA2 1
			(pin MAXISRCTDATA2 input)
			(conn MAXISRCTDATA2 MAXISRCTDATA2 <== PCIE_3_0 MAXISRCTDATA2)
		)
		(element MAXISRCTDATA3 1
			(pin MAXISRCTDATA3 input)
			(conn MAXISRCTDATA3 MAXISRCTDATA3 <== PCIE_3_0 MAXISRCTDATA3)
		)
		(element MAXISRCTDATA4 1
			(pin MAXISRCTDATA4 input)
			(conn MAXISRCTDATA4 MAXISRCTDATA4 <== PCIE_3_0 MAXISRCTDATA4)
		)
		(element MAXISRCTDATA5 1
			(pin MAXISRCTDATA5 input)
			(conn MAXISRCTDATA5 MAXISRCTDATA5 <== PCIE_3_0 MAXISRCTDATA5)
		)
		(element MAXISRCTDATA6 1
			(pin MAXISRCTDATA6 input)
			(conn MAXISRCTDATA6 MAXISRCTDATA6 <== PCIE_3_0 MAXISRCTDATA6)
		)
		(element MAXISRCTDATA7 1
			(pin MAXISRCTDATA7 input)
			(conn MAXISRCTDATA7 MAXISRCTDATA7 <== PCIE_3_0 MAXISRCTDATA7)
		)
		(element MAXISRCTDATA8 1
			(pin MAXISRCTDATA8 input)
			(conn MAXISRCTDATA8 MAXISRCTDATA8 <== PCIE_3_0 MAXISRCTDATA8)
		)
		(element MAXISRCTDATA9 1
			(pin MAXISRCTDATA9 input)
			(conn MAXISRCTDATA9 MAXISRCTDATA9 <== PCIE_3_0 MAXISRCTDATA9)
		)
		(element MAXISRCTDATA10 1
			(pin MAXISRCTDATA10 input)
			(conn MAXISRCTDATA10 MAXISRCTDATA10 <== PCIE_3_0 MAXISRCTDATA10)
		)
		(element MAXISRCTDATA11 1
			(pin MAXISRCTDATA11 input)
			(conn MAXISRCTDATA11 MAXISRCTDATA11 <== PCIE_3_0 MAXISRCTDATA11)
		)
		(element MAXISRCTDATA12 1
			(pin MAXISRCTDATA12 input)
			(conn MAXISRCTDATA12 MAXISRCTDATA12 <== PCIE_3_0 MAXISRCTDATA12)
		)
		(element MAXISRCTDATA13 1
			(pin MAXISRCTDATA13 input)
			(conn MAXISRCTDATA13 MAXISRCTDATA13 <== PCIE_3_0 MAXISRCTDATA13)
		)
		(element MAXISRCTDATA14 1
			(pin MAXISRCTDATA14 input)
			(conn MAXISRCTDATA14 MAXISRCTDATA14 <== PCIE_3_0 MAXISRCTDATA14)
		)
		(element MAXISRCTDATA15 1
			(pin MAXISRCTDATA15 input)
			(conn MAXISRCTDATA15 MAXISRCTDATA15 <== PCIE_3_0 MAXISRCTDATA15)
		)
		(element MAXISRCTDATA16 1
			(pin MAXISRCTDATA16 input)
			(conn MAXISRCTDATA16 MAXISRCTDATA16 <== PCIE_3_0 MAXISRCTDATA16)
		)
		(element MAXISRCTDATA17 1
			(pin MAXISRCTDATA17 input)
			(conn MAXISRCTDATA17 MAXISRCTDATA17 <== PCIE_3_0 MAXISRCTDATA17)
		)
		(element MAXISRCTDATA18 1
			(pin MAXISRCTDATA18 input)
			(conn MAXISRCTDATA18 MAXISRCTDATA18 <== PCIE_3_0 MAXISRCTDATA18)
		)
		(element MAXISRCTDATA19 1
			(pin MAXISRCTDATA19 input)
			(conn MAXISRCTDATA19 MAXISRCTDATA19 <== PCIE_3_0 MAXISRCTDATA19)
		)
		(element MAXISRCTDATA20 1
			(pin MAXISRCTDATA20 input)
			(conn MAXISRCTDATA20 MAXISRCTDATA20 <== PCIE_3_0 MAXISRCTDATA20)
		)
		(element MAXISRCTDATA21 1
			(pin MAXISRCTDATA21 input)
			(conn MAXISRCTDATA21 MAXISRCTDATA21 <== PCIE_3_0 MAXISRCTDATA21)
		)
		(element MAXISRCTDATA22 1
			(pin MAXISRCTDATA22 input)
			(conn MAXISRCTDATA22 MAXISRCTDATA22 <== PCIE_3_0 MAXISRCTDATA22)
		)
		(element MAXISRCTDATA23 1
			(pin MAXISRCTDATA23 input)
			(conn MAXISRCTDATA23 MAXISRCTDATA23 <== PCIE_3_0 MAXISRCTDATA23)
		)
		(element MAXISRCTDATA24 1
			(pin MAXISRCTDATA24 input)
			(conn MAXISRCTDATA24 MAXISRCTDATA24 <== PCIE_3_0 MAXISRCTDATA24)
		)
		(element MAXISRCTDATA25 1
			(pin MAXISRCTDATA25 input)
			(conn MAXISRCTDATA25 MAXISRCTDATA25 <== PCIE_3_0 MAXISRCTDATA25)
		)
		(element MAXISRCTDATA26 1
			(pin MAXISRCTDATA26 input)
			(conn MAXISRCTDATA26 MAXISRCTDATA26 <== PCIE_3_0 MAXISRCTDATA26)
		)
		(element MAXISRCTDATA27 1
			(pin MAXISRCTDATA27 input)
			(conn MAXISRCTDATA27 MAXISRCTDATA27 <== PCIE_3_0 MAXISRCTDATA27)
		)
		(element MAXISRCTDATA28 1
			(pin MAXISRCTDATA28 input)
			(conn MAXISRCTDATA28 MAXISRCTDATA28 <== PCIE_3_0 MAXISRCTDATA28)
		)
		(element MAXISRCTDATA29 1
			(pin MAXISRCTDATA29 input)
			(conn MAXISRCTDATA29 MAXISRCTDATA29 <== PCIE_3_0 MAXISRCTDATA29)
		)
		(element MAXISRCTDATA30 1
			(pin MAXISRCTDATA30 input)
			(conn MAXISRCTDATA30 MAXISRCTDATA30 <== PCIE_3_0 MAXISRCTDATA30)
		)
		(element MAXISRCTDATA31 1
			(pin MAXISRCTDATA31 input)
			(conn MAXISRCTDATA31 MAXISRCTDATA31 <== PCIE_3_0 MAXISRCTDATA31)
		)
		(element MAXISRCTDATA32 1
			(pin MAXISRCTDATA32 input)
			(conn MAXISRCTDATA32 MAXISRCTDATA32 <== PCIE_3_0 MAXISRCTDATA32)
		)
		(element MAXISRCTDATA33 1
			(pin MAXISRCTDATA33 input)
			(conn MAXISRCTDATA33 MAXISRCTDATA33 <== PCIE_3_0 MAXISRCTDATA33)
		)
		(element MAXISRCTDATA34 1
			(pin MAXISRCTDATA34 input)
			(conn MAXISRCTDATA34 MAXISRCTDATA34 <== PCIE_3_0 MAXISRCTDATA34)
		)
		(element MAXISRCTDATA35 1
			(pin MAXISRCTDATA35 input)
			(conn MAXISRCTDATA35 MAXISRCTDATA35 <== PCIE_3_0 MAXISRCTDATA35)
		)
		(element MAXISRCTDATA36 1
			(pin MAXISRCTDATA36 input)
			(conn MAXISRCTDATA36 MAXISRCTDATA36 <== PCIE_3_0 MAXISRCTDATA36)
		)
		(element MAXISRCTDATA37 1
			(pin MAXISRCTDATA37 input)
			(conn MAXISRCTDATA37 MAXISRCTDATA37 <== PCIE_3_0 MAXISRCTDATA37)
		)
		(element MAXISRCTDATA38 1
			(pin MAXISRCTDATA38 input)
			(conn MAXISRCTDATA38 MAXISRCTDATA38 <== PCIE_3_0 MAXISRCTDATA38)
		)
		(element MAXISRCTDATA39 1
			(pin MAXISRCTDATA39 input)
			(conn MAXISRCTDATA39 MAXISRCTDATA39 <== PCIE_3_0 MAXISRCTDATA39)
		)
		(element MAXISRCTDATA40 1
			(pin MAXISRCTDATA40 input)
			(conn MAXISRCTDATA40 MAXISRCTDATA40 <== PCIE_3_0 MAXISRCTDATA40)
		)
		(element MAXISRCTDATA41 1
			(pin MAXISRCTDATA41 input)
			(conn MAXISRCTDATA41 MAXISRCTDATA41 <== PCIE_3_0 MAXISRCTDATA41)
		)
		(element MAXISRCTDATA42 1
			(pin MAXISRCTDATA42 input)
			(conn MAXISRCTDATA42 MAXISRCTDATA42 <== PCIE_3_0 MAXISRCTDATA42)
		)
		(element MAXISRCTDATA43 1
			(pin MAXISRCTDATA43 input)
			(conn MAXISRCTDATA43 MAXISRCTDATA43 <== PCIE_3_0 MAXISRCTDATA43)
		)
		(element MAXISRCTDATA44 1
			(pin MAXISRCTDATA44 input)
			(conn MAXISRCTDATA44 MAXISRCTDATA44 <== PCIE_3_0 MAXISRCTDATA44)
		)
		(element MAXISRCTDATA45 1
			(pin MAXISRCTDATA45 input)
			(conn MAXISRCTDATA45 MAXISRCTDATA45 <== PCIE_3_0 MAXISRCTDATA45)
		)
		(element MAXISRCTDATA46 1
			(pin MAXISRCTDATA46 input)
			(conn MAXISRCTDATA46 MAXISRCTDATA46 <== PCIE_3_0 MAXISRCTDATA46)
		)
		(element MAXISRCTDATA47 1
			(pin MAXISRCTDATA47 input)
			(conn MAXISRCTDATA47 MAXISRCTDATA47 <== PCIE_3_0 MAXISRCTDATA47)
		)
		(element MAXISRCTDATA48 1
			(pin MAXISRCTDATA48 input)
			(conn MAXISRCTDATA48 MAXISRCTDATA48 <== PCIE_3_0 MAXISRCTDATA48)
		)
		(element MAXISRCTDATA49 1
			(pin MAXISRCTDATA49 input)
			(conn MAXISRCTDATA49 MAXISRCTDATA49 <== PCIE_3_0 MAXISRCTDATA49)
		)
		(element MAXISRCTDATA50 1
			(pin MAXISRCTDATA50 input)
			(conn MAXISRCTDATA50 MAXISRCTDATA50 <== PCIE_3_0 MAXISRCTDATA50)
		)
		(element MAXISRCTDATA51 1
			(pin MAXISRCTDATA51 input)
			(conn MAXISRCTDATA51 MAXISRCTDATA51 <== PCIE_3_0 MAXISRCTDATA51)
		)
		(element MAXISRCTDATA52 1
			(pin MAXISRCTDATA52 input)
			(conn MAXISRCTDATA52 MAXISRCTDATA52 <== PCIE_3_0 MAXISRCTDATA52)
		)
		(element MAXISRCTDATA53 1
			(pin MAXISRCTDATA53 input)
			(conn MAXISRCTDATA53 MAXISRCTDATA53 <== PCIE_3_0 MAXISRCTDATA53)
		)
		(element MAXISRCTDATA54 1
			(pin MAXISRCTDATA54 input)
			(conn MAXISRCTDATA54 MAXISRCTDATA54 <== PCIE_3_0 MAXISRCTDATA54)
		)
		(element MAXISRCTDATA55 1
			(pin MAXISRCTDATA55 input)
			(conn MAXISRCTDATA55 MAXISRCTDATA55 <== PCIE_3_0 MAXISRCTDATA55)
		)
		(element MAXISRCTDATA56 1
			(pin MAXISRCTDATA56 input)
			(conn MAXISRCTDATA56 MAXISRCTDATA56 <== PCIE_3_0 MAXISRCTDATA56)
		)
		(element MAXISRCTDATA57 1
			(pin MAXISRCTDATA57 input)
			(conn MAXISRCTDATA57 MAXISRCTDATA57 <== PCIE_3_0 MAXISRCTDATA57)
		)
		(element MAXISRCTDATA58 1
			(pin MAXISRCTDATA58 input)
			(conn MAXISRCTDATA58 MAXISRCTDATA58 <== PCIE_3_0 MAXISRCTDATA58)
		)
		(element MAXISRCTDATA59 1
			(pin MAXISRCTDATA59 input)
			(conn MAXISRCTDATA59 MAXISRCTDATA59 <== PCIE_3_0 MAXISRCTDATA59)
		)
		(element MAXISRCTDATA60 1
			(pin MAXISRCTDATA60 input)
			(conn MAXISRCTDATA60 MAXISRCTDATA60 <== PCIE_3_0 MAXISRCTDATA60)
		)
		(element MAXISRCTDATA61 1
			(pin MAXISRCTDATA61 input)
			(conn MAXISRCTDATA61 MAXISRCTDATA61 <== PCIE_3_0 MAXISRCTDATA61)
		)
		(element MAXISRCTDATA62 1
			(pin MAXISRCTDATA62 input)
			(conn MAXISRCTDATA62 MAXISRCTDATA62 <== PCIE_3_0 MAXISRCTDATA62)
		)
		(element MAXISRCTDATA63 1
			(pin MAXISRCTDATA63 input)
			(conn MAXISRCTDATA63 MAXISRCTDATA63 <== PCIE_3_0 MAXISRCTDATA63)
		)
		(element MAXISRCTDATA64 1
			(pin MAXISRCTDATA64 input)
			(conn MAXISRCTDATA64 MAXISRCTDATA64 <== PCIE_3_0 MAXISRCTDATA64)
		)
		(element MAXISRCTDATA65 1
			(pin MAXISRCTDATA65 input)
			(conn MAXISRCTDATA65 MAXISRCTDATA65 <== PCIE_3_0 MAXISRCTDATA65)
		)
		(element MAXISRCTDATA66 1
			(pin MAXISRCTDATA66 input)
			(conn MAXISRCTDATA66 MAXISRCTDATA66 <== PCIE_3_0 MAXISRCTDATA66)
		)
		(element MAXISRCTDATA67 1
			(pin MAXISRCTDATA67 input)
			(conn MAXISRCTDATA67 MAXISRCTDATA67 <== PCIE_3_0 MAXISRCTDATA67)
		)
		(element MAXISRCTDATA68 1
			(pin MAXISRCTDATA68 input)
			(conn MAXISRCTDATA68 MAXISRCTDATA68 <== PCIE_3_0 MAXISRCTDATA68)
		)
		(element MAXISRCTDATA69 1
			(pin MAXISRCTDATA69 input)
			(conn MAXISRCTDATA69 MAXISRCTDATA69 <== PCIE_3_0 MAXISRCTDATA69)
		)
		(element MAXISRCTDATA70 1
			(pin MAXISRCTDATA70 input)
			(conn MAXISRCTDATA70 MAXISRCTDATA70 <== PCIE_3_0 MAXISRCTDATA70)
		)
		(element MAXISRCTDATA71 1
			(pin MAXISRCTDATA71 input)
			(conn MAXISRCTDATA71 MAXISRCTDATA71 <== PCIE_3_0 MAXISRCTDATA71)
		)
		(element MAXISRCTDATA72 1
			(pin MAXISRCTDATA72 input)
			(conn MAXISRCTDATA72 MAXISRCTDATA72 <== PCIE_3_0 MAXISRCTDATA72)
		)
		(element MAXISRCTDATA73 1
			(pin MAXISRCTDATA73 input)
			(conn MAXISRCTDATA73 MAXISRCTDATA73 <== PCIE_3_0 MAXISRCTDATA73)
		)
		(element MAXISRCTDATA74 1
			(pin MAXISRCTDATA74 input)
			(conn MAXISRCTDATA74 MAXISRCTDATA74 <== PCIE_3_0 MAXISRCTDATA74)
		)
		(element MAXISRCTDATA75 1
			(pin MAXISRCTDATA75 input)
			(conn MAXISRCTDATA75 MAXISRCTDATA75 <== PCIE_3_0 MAXISRCTDATA75)
		)
		(element MAXISRCTDATA76 1
			(pin MAXISRCTDATA76 input)
			(conn MAXISRCTDATA76 MAXISRCTDATA76 <== PCIE_3_0 MAXISRCTDATA76)
		)
		(element MAXISRCTDATA77 1
			(pin MAXISRCTDATA77 input)
			(conn MAXISRCTDATA77 MAXISRCTDATA77 <== PCIE_3_0 MAXISRCTDATA77)
		)
		(element MAXISRCTDATA78 1
			(pin MAXISRCTDATA78 input)
			(conn MAXISRCTDATA78 MAXISRCTDATA78 <== PCIE_3_0 MAXISRCTDATA78)
		)
		(element MAXISRCTDATA79 1
			(pin MAXISRCTDATA79 input)
			(conn MAXISRCTDATA79 MAXISRCTDATA79 <== PCIE_3_0 MAXISRCTDATA79)
		)
		(element MAXISRCTDATA80 1
			(pin MAXISRCTDATA80 input)
			(conn MAXISRCTDATA80 MAXISRCTDATA80 <== PCIE_3_0 MAXISRCTDATA80)
		)
		(element MAXISRCTDATA81 1
			(pin MAXISRCTDATA81 input)
			(conn MAXISRCTDATA81 MAXISRCTDATA81 <== PCIE_3_0 MAXISRCTDATA81)
		)
		(element MAXISRCTDATA82 1
			(pin MAXISRCTDATA82 input)
			(conn MAXISRCTDATA82 MAXISRCTDATA82 <== PCIE_3_0 MAXISRCTDATA82)
		)
		(element MAXISRCTDATA83 1
			(pin MAXISRCTDATA83 input)
			(conn MAXISRCTDATA83 MAXISRCTDATA83 <== PCIE_3_0 MAXISRCTDATA83)
		)
		(element MAXISRCTDATA84 1
			(pin MAXISRCTDATA84 input)
			(conn MAXISRCTDATA84 MAXISRCTDATA84 <== PCIE_3_0 MAXISRCTDATA84)
		)
		(element MAXISRCTDATA85 1
			(pin MAXISRCTDATA85 input)
			(conn MAXISRCTDATA85 MAXISRCTDATA85 <== PCIE_3_0 MAXISRCTDATA85)
		)
		(element MAXISRCTDATA86 1
			(pin MAXISRCTDATA86 input)
			(conn MAXISRCTDATA86 MAXISRCTDATA86 <== PCIE_3_0 MAXISRCTDATA86)
		)
		(element MAXISRCTDATA87 1
			(pin MAXISRCTDATA87 input)
			(conn MAXISRCTDATA87 MAXISRCTDATA87 <== PCIE_3_0 MAXISRCTDATA87)
		)
		(element MAXISRCTDATA88 1
			(pin MAXISRCTDATA88 input)
			(conn MAXISRCTDATA88 MAXISRCTDATA88 <== PCIE_3_0 MAXISRCTDATA88)
		)
		(element MAXISRCTDATA89 1
			(pin MAXISRCTDATA89 input)
			(conn MAXISRCTDATA89 MAXISRCTDATA89 <== PCIE_3_0 MAXISRCTDATA89)
		)
		(element MAXISRCTDATA90 1
			(pin MAXISRCTDATA90 input)
			(conn MAXISRCTDATA90 MAXISRCTDATA90 <== PCIE_3_0 MAXISRCTDATA90)
		)
		(element MAXISRCTDATA91 1
			(pin MAXISRCTDATA91 input)
			(conn MAXISRCTDATA91 MAXISRCTDATA91 <== PCIE_3_0 MAXISRCTDATA91)
		)
		(element MAXISRCTDATA92 1
			(pin MAXISRCTDATA92 input)
			(conn MAXISRCTDATA92 MAXISRCTDATA92 <== PCIE_3_0 MAXISRCTDATA92)
		)
		(element MAXISRCTDATA93 1
			(pin MAXISRCTDATA93 input)
			(conn MAXISRCTDATA93 MAXISRCTDATA93 <== PCIE_3_0 MAXISRCTDATA93)
		)
		(element MAXISRCTDATA94 1
			(pin MAXISRCTDATA94 input)
			(conn MAXISRCTDATA94 MAXISRCTDATA94 <== PCIE_3_0 MAXISRCTDATA94)
		)
		(element MAXISRCTDATA95 1
			(pin MAXISRCTDATA95 input)
			(conn MAXISRCTDATA95 MAXISRCTDATA95 <== PCIE_3_0 MAXISRCTDATA95)
		)
		(element MAXISRCTDATA96 1
			(pin MAXISRCTDATA96 input)
			(conn MAXISRCTDATA96 MAXISRCTDATA96 <== PCIE_3_0 MAXISRCTDATA96)
		)
		(element MAXISRCTDATA97 1
			(pin MAXISRCTDATA97 input)
			(conn MAXISRCTDATA97 MAXISRCTDATA97 <== PCIE_3_0 MAXISRCTDATA97)
		)
		(element MAXISRCTDATA98 1
			(pin MAXISRCTDATA98 input)
			(conn MAXISRCTDATA98 MAXISRCTDATA98 <== PCIE_3_0 MAXISRCTDATA98)
		)
		(element MAXISRCTDATA99 1
			(pin MAXISRCTDATA99 input)
			(conn MAXISRCTDATA99 MAXISRCTDATA99 <== PCIE_3_0 MAXISRCTDATA99)
		)
		(element MAXISRCTDATA100 1
			(pin MAXISRCTDATA100 input)
			(conn MAXISRCTDATA100 MAXISRCTDATA100 <== PCIE_3_0 MAXISRCTDATA100)
		)
		(element MAXISRCTDATA101 1
			(pin MAXISRCTDATA101 input)
			(conn MAXISRCTDATA101 MAXISRCTDATA101 <== PCIE_3_0 MAXISRCTDATA101)
		)
		(element MAXISRCTDATA102 1
			(pin MAXISRCTDATA102 input)
			(conn MAXISRCTDATA102 MAXISRCTDATA102 <== PCIE_3_0 MAXISRCTDATA102)
		)
		(element MAXISRCTDATA103 1
			(pin MAXISRCTDATA103 input)
			(conn MAXISRCTDATA103 MAXISRCTDATA103 <== PCIE_3_0 MAXISRCTDATA103)
		)
		(element MAXISRCTDATA104 1
			(pin MAXISRCTDATA104 input)
			(conn MAXISRCTDATA104 MAXISRCTDATA104 <== PCIE_3_0 MAXISRCTDATA104)
		)
		(element MAXISRCTDATA105 1
			(pin MAXISRCTDATA105 input)
			(conn MAXISRCTDATA105 MAXISRCTDATA105 <== PCIE_3_0 MAXISRCTDATA105)
		)
		(element MAXISRCTDATA106 1
			(pin MAXISRCTDATA106 input)
			(conn MAXISRCTDATA106 MAXISRCTDATA106 <== PCIE_3_0 MAXISRCTDATA106)
		)
		(element MAXISRCTDATA107 1
			(pin MAXISRCTDATA107 input)
			(conn MAXISRCTDATA107 MAXISRCTDATA107 <== PCIE_3_0 MAXISRCTDATA107)
		)
		(element MAXISRCTDATA108 1
			(pin MAXISRCTDATA108 input)
			(conn MAXISRCTDATA108 MAXISRCTDATA108 <== PCIE_3_0 MAXISRCTDATA108)
		)
		(element MAXISRCTDATA109 1
			(pin MAXISRCTDATA109 input)
			(conn MAXISRCTDATA109 MAXISRCTDATA109 <== PCIE_3_0 MAXISRCTDATA109)
		)
		(element MAXISRCTDATA110 1
			(pin MAXISRCTDATA110 input)
			(conn MAXISRCTDATA110 MAXISRCTDATA110 <== PCIE_3_0 MAXISRCTDATA110)
		)
		(element MAXISRCTDATA111 1
			(pin MAXISRCTDATA111 input)
			(conn MAXISRCTDATA111 MAXISRCTDATA111 <== PCIE_3_0 MAXISRCTDATA111)
		)
		(element MAXISRCTDATA112 1
			(pin MAXISRCTDATA112 input)
			(conn MAXISRCTDATA112 MAXISRCTDATA112 <== PCIE_3_0 MAXISRCTDATA112)
		)
		(element MAXISRCTDATA113 1
			(pin MAXISRCTDATA113 input)
			(conn MAXISRCTDATA113 MAXISRCTDATA113 <== PCIE_3_0 MAXISRCTDATA113)
		)
		(element MAXISRCTDATA114 1
			(pin MAXISRCTDATA114 input)
			(conn MAXISRCTDATA114 MAXISRCTDATA114 <== PCIE_3_0 MAXISRCTDATA114)
		)
		(element MAXISRCTDATA115 1
			(pin MAXISRCTDATA115 input)
			(conn MAXISRCTDATA115 MAXISRCTDATA115 <== PCIE_3_0 MAXISRCTDATA115)
		)
		(element MAXISRCTDATA116 1
			(pin MAXISRCTDATA116 input)
			(conn MAXISRCTDATA116 MAXISRCTDATA116 <== PCIE_3_0 MAXISRCTDATA116)
		)
		(element MAXISRCTDATA117 1
			(pin MAXISRCTDATA117 input)
			(conn MAXISRCTDATA117 MAXISRCTDATA117 <== PCIE_3_0 MAXISRCTDATA117)
		)
		(element MAXISRCTDATA118 1
			(pin MAXISRCTDATA118 input)
			(conn MAXISRCTDATA118 MAXISRCTDATA118 <== PCIE_3_0 MAXISRCTDATA118)
		)
		(element MAXISRCTDATA119 1
			(pin MAXISRCTDATA119 input)
			(conn MAXISRCTDATA119 MAXISRCTDATA119 <== PCIE_3_0 MAXISRCTDATA119)
		)
		(element MAXISRCTDATA120 1
			(pin MAXISRCTDATA120 input)
			(conn MAXISRCTDATA120 MAXISRCTDATA120 <== PCIE_3_0 MAXISRCTDATA120)
		)
		(element MAXISRCTDATA121 1
			(pin MAXISRCTDATA121 input)
			(conn MAXISRCTDATA121 MAXISRCTDATA121 <== PCIE_3_0 MAXISRCTDATA121)
		)
		(element MAXISRCTDATA122 1
			(pin MAXISRCTDATA122 input)
			(conn MAXISRCTDATA122 MAXISRCTDATA122 <== PCIE_3_0 MAXISRCTDATA122)
		)
		(element MAXISRCTDATA123 1
			(pin MAXISRCTDATA123 input)
			(conn MAXISRCTDATA123 MAXISRCTDATA123 <== PCIE_3_0 MAXISRCTDATA123)
		)
		(element MAXISRCTDATA124 1
			(pin MAXISRCTDATA124 input)
			(conn MAXISRCTDATA124 MAXISRCTDATA124 <== PCIE_3_0 MAXISRCTDATA124)
		)
		(element MAXISRCTDATA125 1
			(pin MAXISRCTDATA125 input)
			(conn MAXISRCTDATA125 MAXISRCTDATA125 <== PCIE_3_0 MAXISRCTDATA125)
		)
		(element MAXISRCTDATA126 1
			(pin MAXISRCTDATA126 input)
			(conn MAXISRCTDATA126 MAXISRCTDATA126 <== PCIE_3_0 MAXISRCTDATA126)
		)
		(element MAXISRCTDATA127 1
			(pin MAXISRCTDATA127 input)
			(conn MAXISRCTDATA127 MAXISRCTDATA127 <== PCIE_3_0 MAXISRCTDATA127)
		)
		(element MAXISRCTDATA128 1
			(pin MAXISRCTDATA128 input)
			(conn MAXISRCTDATA128 MAXISRCTDATA128 <== PCIE_3_0 MAXISRCTDATA128)
		)
		(element MAXISRCTDATA129 1
			(pin MAXISRCTDATA129 input)
			(conn MAXISRCTDATA129 MAXISRCTDATA129 <== PCIE_3_0 MAXISRCTDATA129)
		)
		(element MAXISRCTDATA130 1
			(pin MAXISRCTDATA130 input)
			(conn MAXISRCTDATA130 MAXISRCTDATA130 <== PCIE_3_0 MAXISRCTDATA130)
		)
		(element MAXISRCTDATA131 1
			(pin MAXISRCTDATA131 input)
			(conn MAXISRCTDATA131 MAXISRCTDATA131 <== PCIE_3_0 MAXISRCTDATA131)
		)
		(element MAXISRCTDATA132 1
			(pin MAXISRCTDATA132 input)
			(conn MAXISRCTDATA132 MAXISRCTDATA132 <== PCIE_3_0 MAXISRCTDATA132)
		)
		(element MAXISRCTDATA133 1
			(pin MAXISRCTDATA133 input)
			(conn MAXISRCTDATA133 MAXISRCTDATA133 <== PCIE_3_0 MAXISRCTDATA133)
		)
		(element MAXISRCTDATA134 1
			(pin MAXISRCTDATA134 input)
			(conn MAXISRCTDATA134 MAXISRCTDATA134 <== PCIE_3_0 MAXISRCTDATA134)
		)
		(element MAXISRCTDATA135 1
			(pin MAXISRCTDATA135 input)
			(conn MAXISRCTDATA135 MAXISRCTDATA135 <== PCIE_3_0 MAXISRCTDATA135)
		)
		(element MAXISRCTDATA136 1
			(pin MAXISRCTDATA136 input)
			(conn MAXISRCTDATA136 MAXISRCTDATA136 <== PCIE_3_0 MAXISRCTDATA136)
		)
		(element MAXISRCTDATA137 1
			(pin MAXISRCTDATA137 input)
			(conn MAXISRCTDATA137 MAXISRCTDATA137 <== PCIE_3_0 MAXISRCTDATA137)
		)
		(element MAXISRCTDATA138 1
			(pin MAXISRCTDATA138 input)
			(conn MAXISRCTDATA138 MAXISRCTDATA138 <== PCIE_3_0 MAXISRCTDATA138)
		)
		(element MAXISRCTDATA139 1
			(pin MAXISRCTDATA139 input)
			(conn MAXISRCTDATA139 MAXISRCTDATA139 <== PCIE_3_0 MAXISRCTDATA139)
		)
		(element MAXISRCTDATA140 1
			(pin MAXISRCTDATA140 input)
			(conn MAXISRCTDATA140 MAXISRCTDATA140 <== PCIE_3_0 MAXISRCTDATA140)
		)
		(element MAXISRCTDATA141 1
			(pin MAXISRCTDATA141 input)
			(conn MAXISRCTDATA141 MAXISRCTDATA141 <== PCIE_3_0 MAXISRCTDATA141)
		)
		(element MAXISRCTDATA142 1
			(pin MAXISRCTDATA142 input)
			(conn MAXISRCTDATA142 MAXISRCTDATA142 <== PCIE_3_0 MAXISRCTDATA142)
		)
		(element MAXISRCTDATA143 1
			(pin MAXISRCTDATA143 input)
			(conn MAXISRCTDATA143 MAXISRCTDATA143 <== PCIE_3_0 MAXISRCTDATA143)
		)
		(element MAXISRCTDATA144 1
			(pin MAXISRCTDATA144 input)
			(conn MAXISRCTDATA144 MAXISRCTDATA144 <== PCIE_3_0 MAXISRCTDATA144)
		)
		(element MAXISRCTDATA145 1
			(pin MAXISRCTDATA145 input)
			(conn MAXISRCTDATA145 MAXISRCTDATA145 <== PCIE_3_0 MAXISRCTDATA145)
		)
		(element MAXISRCTDATA146 1
			(pin MAXISRCTDATA146 input)
			(conn MAXISRCTDATA146 MAXISRCTDATA146 <== PCIE_3_0 MAXISRCTDATA146)
		)
		(element MAXISRCTDATA147 1
			(pin MAXISRCTDATA147 input)
			(conn MAXISRCTDATA147 MAXISRCTDATA147 <== PCIE_3_0 MAXISRCTDATA147)
		)
		(element MAXISRCTDATA148 1
			(pin MAXISRCTDATA148 input)
			(conn MAXISRCTDATA148 MAXISRCTDATA148 <== PCIE_3_0 MAXISRCTDATA148)
		)
		(element MAXISRCTDATA149 1
			(pin MAXISRCTDATA149 input)
			(conn MAXISRCTDATA149 MAXISRCTDATA149 <== PCIE_3_0 MAXISRCTDATA149)
		)
		(element MAXISRCTDATA150 1
			(pin MAXISRCTDATA150 input)
			(conn MAXISRCTDATA150 MAXISRCTDATA150 <== PCIE_3_0 MAXISRCTDATA150)
		)
		(element MAXISRCTDATA151 1
			(pin MAXISRCTDATA151 input)
			(conn MAXISRCTDATA151 MAXISRCTDATA151 <== PCIE_3_0 MAXISRCTDATA151)
		)
		(element MAXISRCTDATA152 1
			(pin MAXISRCTDATA152 input)
			(conn MAXISRCTDATA152 MAXISRCTDATA152 <== PCIE_3_0 MAXISRCTDATA152)
		)
		(element MAXISRCTDATA153 1
			(pin MAXISRCTDATA153 input)
			(conn MAXISRCTDATA153 MAXISRCTDATA153 <== PCIE_3_0 MAXISRCTDATA153)
		)
		(element MAXISRCTDATA154 1
			(pin MAXISRCTDATA154 input)
			(conn MAXISRCTDATA154 MAXISRCTDATA154 <== PCIE_3_0 MAXISRCTDATA154)
		)
		(element MAXISRCTDATA155 1
			(pin MAXISRCTDATA155 input)
			(conn MAXISRCTDATA155 MAXISRCTDATA155 <== PCIE_3_0 MAXISRCTDATA155)
		)
		(element MAXISRCTDATA156 1
			(pin MAXISRCTDATA156 input)
			(conn MAXISRCTDATA156 MAXISRCTDATA156 <== PCIE_3_0 MAXISRCTDATA156)
		)
		(element MAXISRCTDATA157 1
			(pin MAXISRCTDATA157 input)
			(conn MAXISRCTDATA157 MAXISRCTDATA157 <== PCIE_3_0 MAXISRCTDATA157)
		)
		(element MAXISRCTDATA158 1
			(pin MAXISRCTDATA158 input)
			(conn MAXISRCTDATA158 MAXISRCTDATA158 <== PCIE_3_0 MAXISRCTDATA158)
		)
		(element MAXISRCTDATA159 1
			(pin MAXISRCTDATA159 input)
			(conn MAXISRCTDATA159 MAXISRCTDATA159 <== PCIE_3_0 MAXISRCTDATA159)
		)
		(element MAXISRCTDATA160 1
			(pin MAXISRCTDATA160 input)
			(conn MAXISRCTDATA160 MAXISRCTDATA160 <== PCIE_3_0 MAXISRCTDATA160)
		)
		(element MAXISRCTDATA161 1
			(pin MAXISRCTDATA161 input)
			(conn MAXISRCTDATA161 MAXISRCTDATA161 <== PCIE_3_0 MAXISRCTDATA161)
		)
		(element MAXISRCTDATA162 1
			(pin MAXISRCTDATA162 input)
			(conn MAXISRCTDATA162 MAXISRCTDATA162 <== PCIE_3_0 MAXISRCTDATA162)
		)
		(element MAXISRCTDATA163 1
			(pin MAXISRCTDATA163 input)
			(conn MAXISRCTDATA163 MAXISRCTDATA163 <== PCIE_3_0 MAXISRCTDATA163)
		)
		(element MAXISRCTDATA164 1
			(pin MAXISRCTDATA164 input)
			(conn MAXISRCTDATA164 MAXISRCTDATA164 <== PCIE_3_0 MAXISRCTDATA164)
		)
		(element MAXISRCTDATA165 1
			(pin MAXISRCTDATA165 input)
			(conn MAXISRCTDATA165 MAXISRCTDATA165 <== PCIE_3_0 MAXISRCTDATA165)
		)
		(element MAXISRCTDATA166 1
			(pin MAXISRCTDATA166 input)
			(conn MAXISRCTDATA166 MAXISRCTDATA166 <== PCIE_3_0 MAXISRCTDATA166)
		)
		(element MAXISRCTDATA167 1
			(pin MAXISRCTDATA167 input)
			(conn MAXISRCTDATA167 MAXISRCTDATA167 <== PCIE_3_0 MAXISRCTDATA167)
		)
		(element MAXISRCTDATA168 1
			(pin MAXISRCTDATA168 input)
			(conn MAXISRCTDATA168 MAXISRCTDATA168 <== PCIE_3_0 MAXISRCTDATA168)
		)
		(element MAXISRCTDATA169 1
			(pin MAXISRCTDATA169 input)
			(conn MAXISRCTDATA169 MAXISRCTDATA169 <== PCIE_3_0 MAXISRCTDATA169)
		)
		(element MAXISRCTDATA170 1
			(pin MAXISRCTDATA170 input)
			(conn MAXISRCTDATA170 MAXISRCTDATA170 <== PCIE_3_0 MAXISRCTDATA170)
		)
		(element MAXISRCTDATA171 1
			(pin MAXISRCTDATA171 input)
			(conn MAXISRCTDATA171 MAXISRCTDATA171 <== PCIE_3_0 MAXISRCTDATA171)
		)
		(element MAXISRCTDATA172 1
			(pin MAXISRCTDATA172 input)
			(conn MAXISRCTDATA172 MAXISRCTDATA172 <== PCIE_3_0 MAXISRCTDATA172)
		)
		(element MAXISRCTDATA173 1
			(pin MAXISRCTDATA173 input)
			(conn MAXISRCTDATA173 MAXISRCTDATA173 <== PCIE_3_0 MAXISRCTDATA173)
		)
		(element MAXISRCTDATA174 1
			(pin MAXISRCTDATA174 input)
			(conn MAXISRCTDATA174 MAXISRCTDATA174 <== PCIE_3_0 MAXISRCTDATA174)
		)
		(element MAXISRCTDATA175 1
			(pin MAXISRCTDATA175 input)
			(conn MAXISRCTDATA175 MAXISRCTDATA175 <== PCIE_3_0 MAXISRCTDATA175)
		)
		(element MAXISRCTDATA176 1
			(pin MAXISRCTDATA176 input)
			(conn MAXISRCTDATA176 MAXISRCTDATA176 <== PCIE_3_0 MAXISRCTDATA176)
		)
		(element MAXISRCTDATA177 1
			(pin MAXISRCTDATA177 input)
			(conn MAXISRCTDATA177 MAXISRCTDATA177 <== PCIE_3_0 MAXISRCTDATA177)
		)
		(element MAXISRCTDATA178 1
			(pin MAXISRCTDATA178 input)
			(conn MAXISRCTDATA178 MAXISRCTDATA178 <== PCIE_3_0 MAXISRCTDATA178)
		)
		(element MAXISRCTDATA179 1
			(pin MAXISRCTDATA179 input)
			(conn MAXISRCTDATA179 MAXISRCTDATA179 <== PCIE_3_0 MAXISRCTDATA179)
		)
		(element MAXISRCTDATA180 1
			(pin MAXISRCTDATA180 input)
			(conn MAXISRCTDATA180 MAXISRCTDATA180 <== PCIE_3_0 MAXISRCTDATA180)
		)
		(element MAXISRCTDATA181 1
			(pin MAXISRCTDATA181 input)
			(conn MAXISRCTDATA181 MAXISRCTDATA181 <== PCIE_3_0 MAXISRCTDATA181)
		)
		(element MAXISRCTDATA182 1
			(pin MAXISRCTDATA182 input)
			(conn MAXISRCTDATA182 MAXISRCTDATA182 <== PCIE_3_0 MAXISRCTDATA182)
		)
		(element MAXISRCTDATA183 1
			(pin MAXISRCTDATA183 input)
			(conn MAXISRCTDATA183 MAXISRCTDATA183 <== PCIE_3_0 MAXISRCTDATA183)
		)
		(element MAXISRCTDATA184 1
			(pin MAXISRCTDATA184 input)
			(conn MAXISRCTDATA184 MAXISRCTDATA184 <== PCIE_3_0 MAXISRCTDATA184)
		)
		(element MAXISRCTDATA185 1
			(pin MAXISRCTDATA185 input)
			(conn MAXISRCTDATA185 MAXISRCTDATA185 <== PCIE_3_0 MAXISRCTDATA185)
		)
		(element MAXISRCTDATA186 1
			(pin MAXISRCTDATA186 input)
			(conn MAXISRCTDATA186 MAXISRCTDATA186 <== PCIE_3_0 MAXISRCTDATA186)
		)
		(element MAXISRCTDATA187 1
			(pin MAXISRCTDATA187 input)
			(conn MAXISRCTDATA187 MAXISRCTDATA187 <== PCIE_3_0 MAXISRCTDATA187)
		)
		(element MAXISRCTDATA188 1
			(pin MAXISRCTDATA188 input)
			(conn MAXISRCTDATA188 MAXISRCTDATA188 <== PCIE_3_0 MAXISRCTDATA188)
		)
		(element MAXISRCTDATA189 1
			(pin MAXISRCTDATA189 input)
			(conn MAXISRCTDATA189 MAXISRCTDATA189 <== PCIE_3_0 MAXISRCTDATA189)
		)
		(element MAXISRCTDATA190 1
			(pin MAXISRCTDATA190 input)
			(conn MAXISRCTDATA190 MAXISRCTDATA190 <== PCIE_3_0 MAXISRCTDATA190)
		)
		(element MAXISRCTDATA191 1
			(pin MAXISRCTDATA191 input)
			(conn MAXISRCTDATA191 MAXISRCTDATA191 <== PCIE_3_0 MAXISRCTDATA191)
		)
		(element MAXISRCTDATA192 1
			(pin MAXISRCTDATA192 input)
			(conn MAXISRCTDATA192 MAXISRCTDATA192 <== PCIE_3_0 MAXISRCTDATA192)
		)
		(element MAXISRCTDATA193 1
			(pin MAXISRCTDATA193 input)
			(conn MAXISRCTDATA193 MAXISRCTDATA193 <== PCIE_3_0 MAXISRCTDATA193)
		)
		(element MAXISRCTDATA194 1
			(pin MAXISRCTDATA194 input)
			(conn MAXISRCTDATA194 MAXISRCTDATA194 <== PCIE_3_0 MAXISRCTDATA194)
		)
		(element MAXISRCTDATA195 1
			(pin MAXISRCTDATA195 input)
			(conn MAXISRCTDATA195 MAXISRCTDATA195 <== PCIE_3_0 MAXISRCTDATA195)
		)
		(element MAXISRCTDATA196 1
			(pin MAXISRCTDATA196 input)
			(conn MAXISRCTDATA196 MAXISRCTDATA196 <== PCIE_3_0 MAXISRCTDATA196)
		)
		(element MAXISRCTDATA197 1
			(pin MAXISRCTDATA197 input)
			(conn MAXISRCTDATA197 MAXISRCTDATA197 <== PCIE_3_0 MAXISRCTDATA197)
		)
		(element MAXISRCTDATA198 1
			(pin MAXISRCTDATA198 input)
			(conn MAXISRCTDATA198 MAXISRCTDATA198 <== PCIE_3_0 MAXISRCTDATA198)
		)
		(element MAXISRCTDATA199 1
			(pin MAXISRCTDATA199 input)
			(conn MAXISRCTDATA199 MAXISRCTDATA199 <== PCIE_3_0 MAXISRCTDATA199)
		)
		(element MAXISRCTDATA200 1
			(pin MAXISRCTDATA200 input)
			(conn MAXISRCTDATA200 MAXISRCTDATA200 <== PCIE_3_0 MAXISRCTDATA200)
		)
		(element MAXISRCTDATA201 1
			(pin MAXISRCTDATA201 input)
			(conn MAXISRCTDATA201 MAXISRCTDATA201 <== PCIE_3_0 MAXISRCTDATA201)
		)
		(element MAXISRCTDATA202 1
			(pin MAXISRCTDATA202 input)
			(conn MAXISRCTDATA202 MAXISRCTDATA202 <== PCIE_3_0 MAXISRCTDATA202)
		)
		(element MAXISRCTDATA203 1
			(pin MAXISRCTDATA203 input)
			(conn MAXISRCTDATA203 MAXISRCTDATA203 <== PCIE_3_0 MAXISRCTDATA203)
		)
		(element MAXISRCTDATA204 1
			(pin MAXISRCTDATA204 input)
			(conn MAXISRCTDATA204 MAXISRCTDATA204 <== PCIE_3_0 MAXISRCTDATA204)
		)
		(element MAXISRCTDATA205 1
			(pin MAXISRCTDATA205 input)
			(conn MAXISRCTDATA205 MAXISRCTDATA205 <== PCIE_3_0 MAXISRCTDATA205)
		)
		(element MAXISRCTDATA206 1
			(pin MAXISRCTDATA206 input)
			(conn MAXISRCTDATA206 MAXISRCTDATA206 <== PCIE_3_0 MAXISRCTDATA206)
		)
		(element MAXISRCTDATA207 1
			(pin MAXISRCTDATA207 input)
			(conn MAXISRCTDATA207 MAXISRCTDATA207 <== PCIE_3_0 MAXISRCTDATA207)
		)
		(element MAXISRCTDATA208 1
			(pin MAXISRCTDATA208 input)
			(conn MAXISRCTDATA208 MAXISRCTDATA208 <== PCIE_3_0 MAXISRCTDATA208)
		)
		(element MAXISRCTDATA209 1
			(pin MAXISRCTDATA209 input)
			(conn MAXISRCTDATA209 MAXISRCTDATA209 <== PCIE_3_0 MAXISRCTDATA209)
		)
		(element MAXISRCTDATA210 1
			(pin MAXISRCTDATA210 input)
			(conn MAXISRCTDATA210 MAXISRCTDATA210 <== PCIE_3_0 MAXISRCTDATA210)
		)
		(element MAXISRCTDATA211 1
			(pin MAXISRCTDATA211 input)
			(conn MAXISRCTDATA211 MAXISRCTDATA211 <== PCIE_3_0 MAXISRCTDATA211)
		)
		(element MAXISRCTDATA212 1
			(pin MAXISRCTDATA212 input)
			(conn MAXISRCTDATA212 MAXISRCTDATA212 <== PCIE_3_0 MAXISRCTDATA212)
		)
		(element MAXISRCTDATA213 1
			(pin MAXISRCTDATA213 input)
			(conn MAXISRCTDATA213 MAXISRCTDATA213 <== PCIE_3_0 MAXISRCTDATA213)
		)
		(element MAXISRCTDATA214 1
			(pin MAXISRCTDATA214 input)
			(conn MAXISRCTDATA214 MAXISRCTDATA214 <== PCIE_3_0 MAXISRCTDATA214)
		)
		(element MAXISRCTDATA215 1
			(pin MAXISRCTDATA215 input)
			(conn MAXISRCTDATA215 MAXISRCTDATA215 <== PCIE_3_0 MAXISRCTDATA215)
		)
		(element MAXISRCTDATA216 1
			(pin MAXISRCTDATA216 input)
			(conn MAXISRCTDATA216 MAXISRCTDATA216 <== PCIE_3_0 MAXISRCTDATA216)
		)
		(element MAXISRCTDATA217 1
			(pin MAXISRCTDATA217 input)
			(conn MAXISRCTDATA217 MAXISRCTDATA217 <== PCIE_3_0 MAXISRCTDATA217)
		)
		(element MAXISRCTDATA218 1
			(pin MAXISRCTDATA218 input)
			(conn MAXISRCTDATA218 MAXISRCTDATA218 <== PCIE_3_0 MAXISRCTDATA218)
		)
		(element MAXISRCTDATA219 1
			(pin MAXISRCTDATA219 input)
			(conn MAXISRCTDATA219 MAXISRCTDATA219 <== PCIE_3_0 MAXISRCTDATA219)
		)
		(element MAXISRCTDATA220 1
			(pin MAXISRCTDATA220 input)
			(conn MAXISRCTDATA220 MAXISRCTDATA220 <== PCIE_3_0 MAXISRCTDATA220)
		)
		(element MAXISRCTDATA221 1
			(pin MAXISRCTDATA221 input)
			(conn MAXISRCTDATA221 MAXISRCTDATA221 <== PCIE_3_0 MAXISRCTDATA221)
		)
		(element MAXISRCTDATA222 1
			(pin MAXISRCTDATA222 input)
			(conn MAXISRCTDATA222 MAXISRCTDATA222 <== PCIE_3_0 MAXISRCTDATA222)
		)
		(element MAXISRCTDATA223 1
			(pin MAXISRCTDATA223 input)
			(conn MAXISRCTDATA223 MAXISRCTDATA223 <== PCIE_3_0 MAXISRCTDATA223)
		)
		(element MAXISRCTDATA224 1
			(pin MAXISRCTDATA224 input)
			(conn MAXISRCTDATA224 MAXISRCTDATA224 <== PCIE_3_0 MAXISRCTDATA224)
		)
		(element MAXISRCTDATA225 1
			(pin MAXISRCTDATA225 input)
			(conn MAXISRCTDATA225 MAXISRCTDATA225 <== PCIE_3_0 MAXISRCTDATA225)
		)
		(element MAXISRCTDATA226 1
			(pin MAXISRCTDATA226 input)
			(conn MAXISRCTDATA226 MAXISRCTDATA226 <== PCIE_3_0 MAXISRCTDATA226)
		)
		(element MAXISRCTDATA227 1
			(pin MAXISRCTDATA227 input)
			(conn MAXISRCTDATA227 MAXISRCTDATA227 <== PCIE_3_0 MAXISRCTDATA227)
		)
		(element MAXISRCTDATA228 1
			(pin MAXISRCTDATA228 input)
			(conn MAXISRCTDATA228 MAXISRCTDATA228 <== PCIE_3_0 MAXISRCTDATA228)
		)
		(element MAXISRCTDATA229 1
			(pin MAXISRCTDATA229 input)
			(conn MAXISRCTDATA229 MAXISRCTDATA229 <== PCIE_3_0 MAXISRCTDATA229)
		)
		(element MAXISRCTDATA230 1
			(pin MAXISRCTDATA230 input)
			(conn MAXISRCTDATA230 MAXISRCTDATA230 <== PCIE_3_0 MAXISRCTDATA230)
		)
		(element MAXISRCTDATA231 1
			(pin MAXISRCTDATA231 input)
			(conn MAXISRCTDATA231 MAXISRCTDATA231 <== PCIE_3_0 MAXISRCTDATA231)
		)
		(element MAXISRCTDATA232 1
			(pin MAXISRCTDATA232 input)
			(conn MAXISRCTDATA232 MAXISRCTDATA232 <== PCIE_3_0 MAXISRCTDATA232)
		)
		(element MAXISRCTDATA233 1
			(pin MAXISRCTDATA233 input)
			(conn MAXISRCTDATA233 MAXISRCTDATA233 <== PCIE_3_0 MAXISRCTDATA233)
		)
		(element MAXISRCTDATA234 1
			(pin MAXISRCTDATA234 input)
			(conn MAXISRCTDATA234 MAXISRCTDATA234 <== PCIE_3_0 MAXISRCTDATA234)
		)
		(element MAXISRCTDATA235 1
			(pin MAXISRCTDATA235 input)
			(conn MAXISRCTDATA235 MAXISRCTDATA235 <== PCIE_3_0 MAXISRCTDATA235)
		)
		(element MAXISRCTDATA236 1
			(pin MAXISRCTDATA236 input)
			(conn MAXISRCTDATA236 MAXISRCTDATA236 <== PCIE_3_0 MAXISRCTDATA236)
		)
		(element MAXISRCTDATA237 1
			(pin MAXISRCTDATA237 input)
			(conn MAXISRCTDATA237 MAXISRCTDATA237 <== PCIE_3_0 MAXISRCTDATA237)
		)
		(element MAXISRCTDATA238 1
			(pin MAXISRCTDATA238 input)
			(conn MAXISRCTDATA238 MAXISRCTDATA238 <== PCIE_3_0 MAXISRCTDATA238)
		)
		(element MAXISRCTDATA239 1
			(pin MAXISRCTDATA239 input)
			(conn MAXISRCTDATA239 MAXISRCTDATA239 <== PCIE_3_0 MAXISRCTDATA239)
		)
		(element MAXISRCTDATA240 1
			(pin MAXISRCTDATA240 input)
			(conn MAXISRCTDATA240 MAXISRCTDATA240 <== PCIE_3_0 MAXISRCTDATA240)
		)
		(element MAXISRCTDATA241 1
			(pin MAXISRCTDATA241 input)
			(conn MAXISRCTDATA241 MAXISRCTDATA241 <== PCIE_3_0 MAXISRCTDATA241)
		)
		(element MAXISRCTDATA242 1
			(pin MAXISRCTDATA242 input)
			(conn MAXISRCTDATA242 MAXISRCTDATA242 <== PCIE_3_0 MAXISRCTDATA242)
		)
		(element MAXISRCTDATA243 1
			(pin MAXISRCTDATA243 input)
			(conn MAXISRCTDATA243 MAXISRCTDATA243 <== PCIE_3_0 MAXISRCTDATA243)
		)
		(element MAXISRCTDATA244 1
			(pin MAXISRCTDATA244 input)
			(conn MAXISRCTDATA244 MAXISRCTDATA244 <== PCIE_3_0 MAXISRCTDATA244)
		)
		(element MAXISRCTDATA245 1
			(pin MAXISRCTDATA245 input)
			(conn MAXISRCTDATA245 MAXISRCTDATA245 <== PCIE_3_0 MAXISRCTDATA245)
		)
		(element MAXISRCTDATA246 1
			(pin MAXISRCTDATA246 input)
			(conn MAXISRCTDATA246 MAXISRCTDATA246 <== PCIE_3_0 MAXISRCTDATA246)
		)
		(element MAXISRCTDATA247 1
			(pin MAXISRCTDATA247 input)
			(conn MAXISRCTDATA247 MAXISRCTDATA247 <== PCIE_3_0 MAXISRCTDATA247)
		)
		(element MAXISRCTDATA248 1
			(pin MAXISRCTDATA248 input)
			(conn MAXISRCTDATA248 MAXISRCTDATA248 <== PCIE_3_0 MAXISRCTDATA248)
		)
		(element MAXISRCTDATA249 1
			(pin MAXISRCTDATA249 input)
			(conn MAXISRCTDATA249 MAXISRCTDATA249 <== PCIE_3_0 MAXISRCTDATA249)
		)
		(element MAXISRCTDATA250 1
			(pin MAXISRCTDATA250 input)
			(conn MAXISRCTDATA250 MAXISRCTDATA250 <== PCIE_3_0 MAXISRCTDATA250)
		)
		(element MAXISRCTDATA251 1
			(pin MAXISRCTDATA251 input)
			(conn MAXISRCTDATA251 MAXISRCTDATA251 <== PCIE_3_0 MAXISRCTDATA251)
		)
		(element MAXISRCTDATA252 1
			(pin MAXISRCTDATA252 input)
			(conn MAXISRCTDATA252 MAXISRCTDATA252 <== PCIE_3_0 MAXISRCTDATA252)
		)
		(element MAXISRCTDATA253 1
			(pin MAXISRCTDATA253 input)
			(conn MAXISRCTDATA253 MAXISRCTDATA253 <== PCIE_3_0 MAXISRCTDATA253)
		)
		(element MAXISRCTDATA254 1
			(pin MAXISRCTDATA254 input)
			(conn MAXISRCTDATA254 MAXISRCTDATA254 <== PCIE_3_0 MAXISRCTDATA254)
		)
		(element MAXISRCTDATA255 1
			(pin MAXISRCTDATA255 input)
			(conn MAXISRCTDATA255 MAXISRCTDATA255 <== PCIE_3_0 MAXISRCTDATA255)
		)
		(element MAXISRCTKEEP0 1
			(pin MAXISRCTKEEP0 input)
			(conn MAXISRCTKEEP0 MAXISRCTKEEP0 <== PCIE_3_0 MAXISRCTKEEP0)
		)
		(element MAXISRCTKEEP1 1
			(pin MAXISRCTKEEP1 input)
			(conn MAXISRCTKEEP1 MAXISRCTKEEP1 <== PCIE_3_0 MAXISRCTKEEP1)
		)
		(element MAXISRCTKEEP2 1
			(pin MAXISRCTKEEP2 input)
			(conn MAXISRCTKEEP2 MAXISRCTKEEP2 <== PCIE_3_0 MAXISRCTKEEP2)
		)
		(element MAXISRCTKEEP3 1
			(pin MAXISRCTKEEP3 input)
			(conn MAXISRCTKEEP3 MAXISRCTKEEP3 <== PCIE_3_0 MAXISRCTKEEP3)
		)
		(element MAXISRCTKEEP4 1
			(pin MAXISRCTKEEP4 input)
			(conn MAXISRCTKEEP4 MAXISRCTKEEP4 <== PCIE_3_0 MAXISRCTKEEP4)
		)
		(element MAXISRCTKEEP5 1
			(pin MAXISRCTKEEP5 input)
			(conn MAXISRCTKEEP5 MAXISRCTKEEP5 <== PCIE_3_0 MAXISRCTKEEP5)
		)
		(element MAXISRCTKEEP6 1
			(pin MAXISRCTKEEP6 input)
			(conn MAXISRCTKEEP6 MAXISRCTKEEP6 <== PCIE_3_0 MAXISRCTKEEP6)
		)
		(element MAXISRCTKEEP7 1
			(pin MAXISRCTKEEP7 input)
			(conn MAXISRCTKEEP7 MAXISRCTKEEP7 <== PCIE_3_0 MAXISRCTKEEP7)
		)
		(element MAXISRCTLAST 1
			(pin MAXISRCTLAST input)
			(conn MAXISRCTLAST MAXISRCTLAST <== PCIE_3_0 MAXISRCTLAST)
		)
		(element MAXISRCTREADY0 1
			(pin MAXISRCTREADY0 output)
			(conn MAXISRCTREADY0 MAXISRCTREADY0 ==> PCIE_3_0 MAXISRCTREADY0)
		)
		(element MAXISRCTREADY1 1
			(pin MAXISRCTREADY1 output)
			(conn MAXISRCTREADY1 MAXISRCTREADY1 ==> PCIE_3_0 MAXISRCTREADY1)
		)
		(element MAXISRCTREADY2 1
			(pin MAXISRCTREADY2 output)
			(conn MAXISRCTREADY2 MAXISRCTREADY2 ==> PCIE_3_0 MAXISRCTREADY2)
		)
		(element MAXISRCTREADY3 1
			(pin MAXISRCTREADY3 output)
			(conn MAXISRCTREADY3 MAXISRCTREADY3 ==> PCIE_3_0 MAXISRCTREADY3)
		)
		(element MAXISRCTREADY4 1
			(pin MAXISRCTREADY4 output)
			(conn MAXISRCTREADY4 MAXISRCTREADY4 ==> PCIE_3_0 MAXISRCTREADY4)
		)
		(element MAXISRCTREADY5 1
			(pin MAXISRCTREADY5 output)
			(conn MAXISRCTREADY5 MAXISRCTREADY5 ==> PCIE_3_0 MAXISRCTREADY5)
		)
		(element MAXISRCTREADY6 1
			(pin MAXISRCTREADY6 output)
			(conn MAXISRCTREADY6 MAXISRCTREADY6 ==> PCIE_3_0 MAXISRCTREADY6)
		)
		(element MAXISRCTREADY7 1
			(pin MAXISRCTREADY7 output)
			(conn MAXISRCTREADY7 MAXISRCTREADY7 ==> PCIE_3_0 MAXISRCTREADY7)
		)
		(element MAXISRCTREADY8 1
			(pin MAXISRCTREADY8 output)
			(conn MAXISRCTREADY8 MAXISRCTREADY8 ==> PCIE_3_0 MAXISRCTREADY8)
		)
		(element MAXISRCTREADY9 1
			(pin MAXISRCTREADY9 output)
			(conn MAXISRCTREADY9 MAXISRCTREADY9 ==> PCIE_3_0 MAXISRCTREADY9)
		)
		(element MAXISRCTREADY10 1
			(pin MAXISRCTREADY10 output)
			(conn MAXISRCTREADY10 MAXISRCTREADY10 ==> PCIE_3_0 MAXISRCTREADY10)
		)
		(element MAXISRCTREADY11 1
			(pin MAXISRCTREADY11 output)
			(conn MAXISRCTREADY11 MAXISRCTREADY11 ==> PCIE_3_0 MAXISRCTREADY11)
		)
		(element MAXISRCTREADY12 1
			(pin MAXISRCTREADY12 output)
			(conn MAXISRCTREADY12 MAXISRCTREADY12 ==> PCIE_3_0 MAXISRCTREADY12)
		)
		(element MAXISRCTREADY13 1
			(pin MAXISRCTREADY13 output)
			(conn MAXISRCTREADY13 MAXISRCTREADY13 ==> PCIE_3_0 MAXISRCTREADY13)
		)
		(element MAXISRCTREADY14 1
			(pin MAXISRCTREADY14 output)
			(conn MAXISRCTREADY14 MAXISRCTREADY14 ==> PCIE_3_0 MAXISRCTREADY14)
		)
		(element MAXISRCTREADY15 1
			(pin MAXISRCTREADY15 output)
			(conn MAXISRCTREADY15 MAXISRCTREADY15 ==> PCIE_3_0 MAXISRCTREADY15)
		)
		(element MAXISRCTREADY16 1
			(pin MAXISRCTREADY16 output)
			(conn MAXISRCTREADY16 MAXISRCTREADY16 ==> PCIE_3_0 MAXISRCTREADY16)
		)
		(element MAXISRCTREADY17 1
			(pin MAXISRCTREADY17 output)
			(conn MAXISRCTREADY17 MAXISRCTREADY17 ==> PCIE_3_0 MAXISRCTREADY17)
		)
		(element MAXISRCTREADY18 1
			(pin MAXISRCTREADY18 output)
			(conn MAXISRCTREADY18 MAXISRCTREADY18 ==> PCIE_3_0 MAXISRCTREADY18)
		)
		(element MAXISRCTREADY19 1
			(pin MAXISRCTREADY19 output)
			(conn MAXISRCTREADY19 MAXISRCTREADY19 ==> PCIE_3_0 MAXISRCTREADY19)
		)
		(element MAXISRCTREADY20 1
			(pin MAXISRCTREADY20 output)
			(conn MAXISRCTREADY20 MAXISRCTREADY20 ==> PCIE_3_0 MAXISRCTREADY20)
		)
		(element MAXISRCTREADY21 1
			(pin MAXISRCTREADY21 output)
			(conn MAXISRCTREADY21 MAXISRCTREADY21 ==> PCIE_3_0 MAXISRCTREADY21)
		)
		(element MAXISRCTUSER0 1
			(pin MAXISRCTUSER0 input)
			(conn MAXISRCTUSER0 MAXISRCTUSER0 <== PCIE_3_0 MAXISRCTUSER0)
		)
		(element MAXISRCTUSER1 1
			(pin MAXISRCTUSER1 input)
			(conn MAXISRCTUSER1 MAXISRCTUSER1 <== PCIE_3_0 MAXISRCTUSER1)
		)
		(element MAXISRCTUSER2 1
			(pin MAXISRCTUSER2 input)
			(conn MAXISRCTUSER2 MAXISRCTUSER2 <== PCIE_3_0 MAXISRCTUSER2)
		)
		(element MAXISRCTUSER3 1
			(pin MAXISRCTUSER3 input)
			(conn MAXISRCTUSER3 MAXISRCTUSER3 <== PCIE_3_0 MAXISRCTUSER3)
		)
		(element MAXISRCTUSER4 1
			(pin MAXISRCTUSER4 input)
			(conn MAXISRCTUSER4 MAXISRCTUSER4 <== PCIE_3_0 MAXISRCTUSER4)
		)
		(element MAXISRCTUSER5 1
			(pin MAXISRCTUSER5 input)
			(conn MAXISRCTUSER5 MAXISRCTUSER5 <== PCIE_3_0 MAXISRCTUSER5)
		)
		(element MAXISRCTUSER6 1
			(pin MAXISRCTUSER6 input)
			(conn MAXISRCTUSER6 MAXISRCTUSER6 <== PCIE_3_0 MAXISRCTUSER6)
		)
		(element MAXISRCTUSER7 1
			(pin MAXISRCTUSER7 input)
			(conn MAXISRCTUSER7 MAXISRCTUSER7 <== PCIE_3_0 MAXISRCTUSER7)
		)
		(element MAXISRCTUSER8 1
			(pin MAXISRCTUSER8 input)
			(conn MAXISRCTUSER8 MAXISRCTUSER8 <== PCIE_3_0 MAXISRCTUSER8)
		)
		(element MAXISRCTUSER9 1
			(pin MAXISRCTUSER9 input)
			(conn MAXISRCTUSER9 MAXISRCTUSER9 <== PCIE_3_0 MAXISRCTUSER9)
		)
		(element MAXISRCTUSER10 1
			(pin MAXISRCTUSER10 input)
			(conn MAXISRCTUSER10 MAXISRCTUSER10 <== PCIE_3_0 MAXISRCTUSER10)
		)
		(element MAXISRCTUSER11 1
			(pin MAXISRCTUSER11 input)
			(conn MAXISRCTUSER11 MAXISRCTUSER11 <== PCIE_3_0 MAXISRCTUSER11)
		)
		(element MAXISRCTUSER12 1
			(pin MAXISRCTUSER12 input)
			(conn MAXISRCTUSER12 MAXISRCTUSER12 <== PCIE_3_0 MAXISRCTUSER12)
		)
		(element MAXISRCTUSER13 1
			(pin MAXISRCTUSER13 input)
			(conn MAXISRCTUSER13 MAXISRCTUSER13 <== PCIE_3_0 MAXISRCTUSER13)
		)
		(element MAXISRCTUSER14 1
			(pin MAXISRCTUSER14 input)
			(conn MAXISRCTUSER14 MAXISRCTUSER14 <== PCIE_3_0 MAXISRCTUSER14)
		)
		(element MAXISRCTUSER15 1
			(pin MAXISRCTUSER15 input)
			(conn MAXISRCTUSER15 MAXISRCTUSER15 <== PCIE_3_0 MAXISRCTUSER15)
		)
		(element MAXISRCTUSER16 1
			(pin MAXISRCTUSER16 input)
			(conn MAXISRCTUSER16 MAXISRCTUSER16 <== PCIE_3_0 MAXISRCTUSER16)
		)
		(element MAXISRCTUSER17 1
			(pin MAXISRCTUSER17 input)
			(conn MAXISRCTUSER17 MAXISRCTUSER17 <== PCIE_3_0 MAXISRCTUSER17)
		)
		(element MAXISRCTUSER18 1
			(pin MAXISRCTUSER18 input)
			(conn MAXISRCTUSER18 MAXISRCTUSER18 <== PCIE_3_0 MAXISRCTUSER18)
		)
		(element MAXISRCTUSER19 1
			(pin MAXISRCTUSER19 input)
			(conn MAXISRCTUSER19 MAXISRCTUSER19 <== PCIE_3_0 MAXISRCTUSER19)
		)
		(element MAXISRCTUSER20 1
			(pin MAXISRCTUSER20 input)
			(conn MAXISRCTUSER20 MAXISRCTUSER20 <== PCIE_3_0 MAXISRCTUSER20)
		)
		(element MAXISRCTUSER21 1
			(pin MAXISRCTUSER21 input)
			(conn MAXISRCTUSER21 MAXISRCTUSER21 <== PCIE_3_0 MAXISRCTUSER21)
		)
		(element MAXISRCTUSER22 1
			(pin MAXISRCTUSER22 input)
			(conn MAXISRCTUSER22 MAXISRCTUSER22 <== PCIE_3_0 MAXISRCTUSER22)
		)
		(element MAXISRCTUSER23 1
			(pin MAXISRCTUSER23 input)
			(conn MAXISRCTUSER23 MAXISRCTUSER23 <== PCIE_3_0 MAXISRCTUSER23)
		)
		(element MAXISRCTUSER24 1
			(pin MAXISRCTUSER24 input)
			(conn MAXISRCTUSER24 MAXISRCTUSER24 <== PCIE_3_0 MAXISRCTUSER24)
		)
		(element MAXISRCTUSER25 1
			(pin MAXISRCTUSER25 input)
			(conn MAXISRCTUSER25 MAXISRCTUSER25 <== PCIE_3_0 MAXISRCTUSER25)
		)
		(element MAXISRCTUSER26 1
			(pin MAXISRCTUSER26 input)
			(conn MAXISRCTUSER26 MAXISRCTUSER26 <== PCIE_3_0 MAXISRCTUSER26)
		)
		(element MAXISRCTUSER27 1
			(pin MAXISRCTUSER27 input)
			(conn MAXISRCTUSER27 MAXISRCTUSER27 <== PCIE_3_0 MAXISRCTUSER27)
		)
		(element MAXISRCTUSER28 1
			(pin MAXISRCTUSER28 input)
			(conn MAXISRCTUSER28 MAXISRCTUSER28 <== PCIE_3_0 MAXISRCTUSER28)
		)
		(element MAXISRCTUSER29 1
			(pin MAXISRCTUSER29 input)
			(conn MAXISRCTUSER29 MAXISRCTUSER29 <== PCIE_3_0 MAXISRCTUSER29)
		)
		(element MAXISRCTUSER30 1
			(pin MAXISRCTUSER30 input)
			(conn MAXISRCTUSER30 MAXISRCTUSER30 <== PCIE_3_0 MAXISRCTUSER30)
		)
		(element MAXISRCTUSER31 1
			(pin MAXISRCTUSER31 input)
			(conn MAXISRCTUSER31 MAXISRCTUSER31 <== PCIE_3_0 MAXISRCTUSER31)
		)
		(element MAXISRCTUSER32 1
			(pin MAXISRCTUSER32 input)
			(conn MAXISRCTUSER32 MAXISRCTUSER32 <== PCIE_3_0 MAXISRCTUSER32)
		)
		(element MAXISRCTUSER33 1
			(pin MAXISRCTUSER33 input)
			(conn MAXISRCTUSER33 MAXISRCTUSER33 <== PCIE_3_0 MAXISRCTUSER33)
		)
		(element MAXISRCTUSER34 1
			(pin MAXISRCTUSER34 input)
			(conn MAXISRCTUSER34 MAXISRCTUSER34 <== PCIE_3_0 MAXISRCTUSER34)
		)
		(element MAXISRCTUSER35 1
			(pin MAXISRCTUSER35 input)
			(conn MAXISRCTUSER35 MAXISRCTUSER35 <== PCIE_3_0 MAXISRCTUSER35)
		)
		(element MAXISRCTUSER36 1
			(pin MAXISRCTUSER36 input)
			(conn MAXISRCTUSER36 MAXISRCTUSER36 <== PCIE_3_0 MAXISRCTUSER36)
		)
		(element MAXISRCTUSER37 1
			(pin MAXISRCTUSER37 input)
			(conn MAXISRCTUSER37 MAXISRCTUSER37 <== PCIE_3_0 MAXISRCTUSER37)
		)
		(element MAXISRCTUSER38 1
			(pin MAXISRCTUSER38 input)
			(conn MAXISRCTUSER38 MAXISRCTUSER38 <== PCIE_3_0 MAXISRCTUSER38)
		)
		(element MAXISRCTUSER39 1
			(pin MAXISRCTUSER39 input)
			(conn MAXISRCTUSER39 MAXISRCTUSER39 <== PCIE_3_0 MAXISRCTUSER39)
		)
		(element MAXISRCTUSER40 1
			(pin MAXISRCTUSER40 input)
			(conn MAXISRCTUSER40 MAXISRCTUSER40 <== PCIE_3_0 MAXISRCTUSER40)
		)
		(element MAXISRCTUSER41 1
			(pin MAXISRCTUSER41 input)
			(conn MAXISRCTUSER41 MAXISRCTUSER41 <== PCIE_3_0 MAXISRCTUSER41)
		)
		(element MAXISRCTUSER42 1
			(pin MAXISRCTUSER42 input)
			(conn MAXISRCTUSER42 MAXISRCTUSER42 <== PCIE_3_0 MAXISRCTUSER42)
		)
		(element MAXISRCTUSER43 1
			(pin MAXISRCTUSER43 input)
			(conn MAXISRCTUSER43 MAXISRCTUSER43 <== PCIE_3_0 MAXISRCTUSER43)
		)
		(element MAXISRCTUSER44 1
			(pin MAXISRCTUSER44 input)
			(conn MAXISRCTUSER44 MAXISRCTUSER44 <== PCIE_3_0 MAXISRCTUSER44)
		)
		(element MAXISRCTUSER45 1
			(pin MAXISRCTUSER45 input)
			(conn MAXISRCTUSER45 MAXISRCTUSER45 <== PCIE_3_0 MAXISRCTUSER45)
		)
		(element MAXISRCTUSER46 1
			(pin MAXISRCTUSER46 input)
			(conn MAXISRCTUSER46 MAXISRCTUSER46 <== PCIE_3_0 MAXISRCTUSER46)
		)
		(element MAXISRCTUSER47 1
			(pin MAXISRCTUSER47 input)
			(conn MAXISRCTUSER47 MAXISRCTUSER47 <== PCIE_3_0 MAXISRCTUSER47)
		)
		(element MAXISRCTUSER48 1
			(pin MAXISRCTUSER48 input)
			(conn MAXISRCTUSER48 MAXISRCTUSER48 <== PCIE_3_0 MAXISRCTUSER48)
		)
		(element MAXISRCTUSER49 1
			(pin MAXISRCTUSER49 input)
			(conn MAXISRCTUSER49 MAXISRCTUSER49 <== PCIE_3_0 MAXISRCTUSER49)
		)
		(element MAXISRCTUSER50 1
			(pin MAXISRCTUSER50 input)
			(conn MAXISRCTUSER50 MAXISRCTUSER50 <== PCIE_3_0 MAXISRCTUSER50)
		)
		(element MAXISRCTUSER51 1
			(pin MAXISRCTUSER51 input)
			(conn MAXISRCTUSER51 MAXISRCTUSER51 <== PCIE_3_0 MAXISRCTUSER51)
		)
		(element MAXISRCTUSER52 1
			(pin MAXISRCTUSER52 input)
			(conn MAXISRCTUSER52 MAXISRCTUSER52 <== PCIE_3_0 MAXISRCTUSER52)
		)
		(element MAXISRCTUSER53 1
			(pin MAXISRCTUSER53 input)
			(conn MAXISRCTUSER53 MAXISRCTUSER53 <== PCIE_3_0 MAXISRCTUSER53)
		)
		(element MAXISRCTUSER54 1
			(pin MAXISRCTUSER54 input)
			(conn MAXISRCTUSER54 MAXISRCTUSER54 <== PCIE_3_0 MAXISRCTUSER54)
		)
		(element MAXISRCTUSER55 1
			(pin MAXISRCTUSER55 input)
			(conn MAXISRCTUSER55 MAXISRCTUSER55 <== PCIE_3_0 MAXISRCTUSER55)
		)
		(element MAXISRCTUSER56 1
			(pin MAXISRCTUSER56 input)
			(conn MAXISRCTUSER56 MAXISRCTUSER56 <== PCIE_3_0 MAXISRCTUSER56)
		)
		(element MAXISRCTUSER57 1
			(pin MAXISRCTUSER57 input)
			(conn MAXISRCTUSER57 MAXISRCTUSER57 <== PCIE_3_0 MAXISRCTUSER57)
		)
		(element MAXISRCTUSER58 1
			(pin MAXISRCTUSER58 input)
			(conn MAXISRCTUSER58 MAXISRCTUSER58 <== PCIE_3_0 MAXISRCTUSER58)
		)
		(element MAXISRCTUSER59 1
			(pin MAXISRCTUSER59 input)
			(conn MAXISRCTUSER59 MAXISRCTUSER59 <== PCIE_3_0 MAXISRCTUSER59)
		)
		(element MAXISRCTUSER60 1
			(pin MAXISRCTUSER60 input)
			(conn MAXISRCTUSER60 MAXISRCTUSER60 <== PCIE_3_0 MAXISRCTUSER60)
		)
		(element MAXISRCTUSER61 1
			(pin MAXISRCTUSER61 input)
			(conn MAXISRCTUSER61 MAXISRCTUSER61 <== PCIE_3_0 MAXISRCTUSER61)
		)
		(element MAXISRCTUSER62 1
			(pin MAXISRCTUSER62 input)
			(conn MAXISRCTUSER62 MAXISRCTUSER62 <== PCIE_3_0 MAXISRCTUSER62)
		)
		(element MAXISRCTUSER63 1
			(pin MAXISRCTUSER63 input)
			(conn MAXISRCTUSER63 MAXISRCTUSER63 <== PCIE_3_0 MAXISRCTUSER63)
		)
		(element MAXISRCTUSER64 1
			(pin MAXISRCTUSER64 input)
			(conn MAXISRCTUSER64 MAXISRCTUSER64 <== PCIE_3_0 MAXISRCTUSER64)
		)
		(element MAXISRCTUSER65 1
			(pin MAXISRCTUSER65 input)
			(conn MAXISRCTUSER65 MAXISRCTUSER65 <== PCIE_3_0 MAXISRCTUSER65)
		)
		(element MAXISRCTUSER66 1
			(pin MAXISRCTUSER66 input)
			(conn MAXISRCTUSER66 MAXISRCTUSER66 <== PCIE_3_0 MAXISRCTUSER66)
		)
		(element MAXISRCTUSER67 1
			(pin MAXISRCTUSER67 input)
			(conn MAXISRCTUSER67 MAXISRCTUSER67 <== PCIE_3_0 MAXISRCTUSER67)
		)
		(element MAXISRCTUSER68 1
			(pin MAXISRCTUSER68 input)
			(conn MAXISRCTUSER68 MAXISRCTUSER68 <== PCIE_3_0 MAXISRCTUSER68)
		)
		(element MAXISRCTUSER69 1
			(pin MAXISRCTUSER69 input)
			(conn MAXISRCTUSER69 MAXISRCTUSER69 <== PCIE_3_0 MAXISRCTUSER69)
		)
		(element MAXISRCTUSER70 1
			(pin MAXISRCTUSER70 input)
			(conn MAXISRCTUSER70 MAXISRCTUSER70 <== PCIE_3_0 MAXISRCTUSER70)
		)
		(element MAXISRCTUSER71 1
			(pin MAXISRCTUSER71 input)
			(conn MAXISRCTUSER71 MAXISRCTUSER71 <== PCIE_3_0 MAXISRCTUSER71)
		)
		(element MAXISRCTUSER72 1
			(pin MAXISRCTUSER72 input)
			(conn MAXISRCTUSER72 MAXISRCTUSER72 <== PCIE_3_0 MAXISRCTUSER72)
		)
		(element MAXISRCTUSER73 1
			(pin MAXISRCTUSER73 input)
			(conn MAXISRCTUSER73 MAXISRCTUSER73 <== PCIE_3_0 MAXISRCTUSER73)
		)
		(element MAXISRCTUSER74 1
			(pin MAXISRCTUSER74 input)
			(conn MAXISRCTUSER74 MAXISRCTUSER74 <== PCIE_3_0 MAXISRCTUSER74)
		)
		(element MAXISRCTVALID 1
			(pin MAXISRCTVALID input)
			(conn MAXISRCTVALID MAXISRCTVALID <== PCIE_3_0 MAXISRCTVALID)
		)
		(element MGMTRESETN 1
			(pin MGMTRESETN output)
			(conn MGMTRESETN MGMTRESETN ==> PCIE_3_0 MGMTRESETN)
		)
		(element MGMTSTICKYRESETN 1
			(pin MGMTSTICKYRESETN output)
			(conn MGMTSTICKYRESETN MGMTSTICKYRESETN ==> PCIE_3_0 MGMTSTICKYRESETN)
		)
		(element MICOMPLETIONRAMREADADDRESSAL0 1
			(pin MICOMPLETIONRAMREADADDRESSAL0 input)
			(conn MICOMPLETIONRAMREADADDRESSAL0 MICOMPLETIONRAMREADADDRESSAL0 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL0)
		)
		(element MICOMPLETIONRAMREADADDRESSAL1 1
			(pin MICOMPLETIONRAMREADADDRESSAL1 input)
			(conn MICOMPLETIONRAMREADADDRESSAL1 MICOMPLETIONRAMREADADDRESSAL1 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL1)
		)
		(element MICOMPLETIONRAMREADADDRESSAL2 1
			(pin MICOMPLETIONRAMREADADDRESSAL2 input)
			(conn MICOMPLETIONRAMREADADDRESSAL2 MICOMPLETIONRAMREADADDRESSAL2 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL2)
		)
		(element MICOMPLETIONRAMREADADDRESSAL3 1
			(pin MICOMPLETIONRAMREADADDRESSAL3 input)
			(conn MICOMPLETIONRAMREADADDRESSAL3 MICOMPLETIONRAMREADADDRESSAL3 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL3)
		)
		(element MICOMPLETIONRAMREADADDRESSAL4 1
			(pin MICOMPLETIONRAMREADADDRESSAL4 input)
			(conn MICOMPLETIONRAMREADADDRESSAL4 MICOMPLETIONRAMREADADDRESSAL4 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL4)
		)
		(element MICOMPLETIONRAMREADADDRESSAL5 1
			(pin MICOMPLETIONRAMREADADDRESSAL5 input)
			(conn MICOMPLETIONRAMREADADDRESSAL5 MICOMPLETIONRAMREADADDRESSAL5 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL5)
		)
		(element MICOMPLETIONRAMREADADDRESSAL6 1
			(pin MICOMPLETIONRAMREADADDRESSAL6 input)
			(conn MICOMPLETIONRAMREADADDRESSAL6 MICOMPLETIONRAMREADADDRESSAL6 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL6)
		)
		(element MICOMPLETIONRAMREADADDRESSAL7 1
			(pin MICOMPLETIONRAMREADADDRESSAL7 input)
			(conn MICOMPLETIONRAMREADADDRESSAL7 MICOMPLETIONRAMREADADDRESSAL7 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL7)
		)
		(element MICOMPLETIONRAMREADADDRESSAL8 1
			(pin MICOMPLETIONRAMREADADDRESSAL8 input)
			(conn MICOMPLETIONRAMREADADDRESSAL8 MICOMPLETIONRAMREADADDRESSAL8 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL8)
		)
		(element MICOMPLETIONRAMREADADDRESSAL9 1
			(pin MICOMPLETIONRAMREADADDRESSAL9 input)
			(conn MICOMPLETIONRAMREADADDRESSAL9 MICOMPLETIONRAMREADADDRESSAL9 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL9)
		)
		(element MICOMPLETIONRAMREADADDRESSAU0 1
			(pin MICOMPLETIONRAMREADADDRESSAU0 input)
			(conn MICOMPLETIONRAMREADADDRESSAU0 MICOMPLETIONRAMREADADDRESSAU0 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU0)
		)
		(element MICOMPLETIONRAMREADADDRESSAU1 1
			(pin MICOMPLETIONRAMREADADDRESSAU1 input)
			(conn MICOMPLETIONRAMREADADDRESSAU1 MICOMPLETIONRAMREADADDRESSAU1 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU1)
		)
		(element MICOMPLETIONRAMREADADDRESSAU2 1
			(pin MICOMPLETIONRAMREADADDRESSAU2 input)
			(conn MICOMPLETIONRAMREADADDRESSAU2 MICOMPLETIONRAMREADADDRESSAU2 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU2)
		)
		(element MICOMPLETIONRAMREADADDRESSAU3 1
			(pin MICOMPLETIONRAMREADADDRESSAU3 input)
			(conn MICOMPLETIONRAMREADADDRESSAU3 MICOMPLETIONRAMREADADDRESSAU3 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU3)
		)
		(element MICOMPLETIONRAMREADADDRESSAU4 1
			(pin MICOMPLETIONRAMREADADDRESSAU4 input)
			(conn MICOMPLETIONRAMREADADDRESSAU4 MICOMPLETIONRAMREADADDRESSAU4 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU4)
		)
		(element MICOMPLETIONRAMREADADDRESSAU5 1
			(pin MICOMPLETIONRAMREADADDRESSAU5 input)
			(conn MICOMPLETIONRAMREADADDRESSAU5 MICOMPLETIONRAMREADADDRESSAU5 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU5)
		)
		(element MICOMPLETIONRAMREADADDRESSAU6 1
			(pin MICOMPLETIONRAMREADADDRESSAU6 input)
			(conn MICOMPLETIONRAMREADADDRESSAU6 MICOMPLETIONRAMREADADDRESSAU6 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU6)
		)
		(element MICOMPLETIONRAMREADADDRESSAU7 1
			(pin MICOMPLETIONRAMREADADDRESSAU7 input)
			(conn MICOMPLETIONRAMREADADDRESSAU7 MICOMPLETIONRAMREADADDRESSAU7 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU7)
		)
		(element MICOMPLETIONRAMREADADDRESSAU8 1
			(pin MICOMPLETIONRAMREADADDRESSAU8 input)
			(conn MICOMPLETIONRAMREADADDRESSAU8 MICOMPLETIONRAMREADADDRESSAU8 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU8)
		)
		(element MICOMPLETIONRAMREADADDRESSAU9 1
			(pin MICOMPLETIONRAMREADADDRESSAU9 input)
			(conn MICOMPLETIONRAMREADADDRESSAU9 MICOMPLETIONRAMREADADDRESSAU9 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU9)
		)
		(element MICOMPLETIONRAMREADADDRESSBL0 1
			(pin MICOMPLETIONRAMREADADDRESSBL0 input)
			(conn MICOMPLETIONRAMREADADDRESSBL0 MICOMPLETIONRAMREADADDRESSBL0 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL0)
		)
		(element MICOMPLETIONRAMREADADDRESSBL1 1
			(pin MICOMPLETIONRAMREADADDRESSBL1 input)
			(conn MICOMPLETIONRAMREADADDRESSBL1 MICOMPLETIONRAMREADADDRESSBL1 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL1)
		)
		(element MICOMPLETIONRAMREADADDRESSBL2 1
			(pin MICOMPLETIONRAMREADADDRESSBL2 input)
			(conn MICOMPLETIONRAMREADADDRESSBL2 MICOMPLETIONRAMREADADDRESSBL2 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL2)
		)
		(element MICOMPLETIONRAMREADADDRESSBL3 1
			(pin MICOMPLETIONRAMREADADDRESSBL3 input)
			(conn MICOMPLETIONRAMREADADDRESSBL3 MICOMPLETIONRAMREADADDRESSBL3 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL3)
		)
		(element MICOMPLETIONRAMREADADDRESSBL4 1
			(pin MICOMPLETIONRAMREADADDRESSBL4 input)
			(conn MICOMPLETIONRAMREADADDRESSBL4 MICOMPLETIONRAMREADADDRESSBL4 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL4)
		)
		(element MICOMPLETIONRAMREADADDRESSBL5 1
			(pin MICOMPLETIONRAMREADADDRESSBL5 input)
			(conn MICOMPLETIONRAMREADADDRESSBL5 MICOMPLETIONRAMREADADDRESSBL5 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL5)
		)
		(element MICOMPLETIONRAMREADADDRESSBL6 1
			(pin MICOMPLETIONRAMREADADDRESSBL6 input)
			(conn MICOMPLETIONRAMREADADDRESSBL6 MICOMPLETIONRAMREADADDRESSBL6 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL6)
		)
		(element MICOMPLETIONRAMREADADDRESSBL7 1
			(pin MICOMPLETIONRAMREADADDRESSBL7 input)
			(conn MICOMPLETIONRAMREADADDRESSBL7 MICOMPLETIONRAMREADADDRESSBL7 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL7)
		)
		(element MICOMPLETIONRAMREADADDRESSBL8 1
			(pin MICOMPLETIONRAMREADADDRESSBL8 input)
			(conn MICOMPLETIONRAMREADADDRESSBL8 MICOMPLETIONRAMREADADDRESSBL8 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL8)
		)
		(element MICOMPLETIONRAMREADADDRESSBL9 1
			(pin MICOMPLETIONRAMREADADDRESSBL9 input)
			(conn MICOMPLETIONRAMREADADDRESSBL9 MICOMPLETIONRAMREADADDRESSBL9 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL9)
		)
		(element MICOMPLETIONRAMREADADDRESSBU0 1
			(pin MICOMPLETIONRAMREADADDRESSBU0 input)
			(conn MICOMPLETIONRAMREADADDRESSBU0 MICOMPLETIONRAMREADADDRESSBU0 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU0)
		)
		(element MICOMPLETIONRAMREADADDRESSBU1 1
			(pin MICOMPLETIONRAMREADADDRESSBU1 input)
			(conn MICOMPLETIONRAMREADADDRESSBU1 MICOMPLETIONRAMREADADDRESSBU1 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU1)
		)
		(element MICOMPLETIONRAMREADADDRESSBU2 1
			(pin MICOMPLETIONRAMREADADDRESSBU2 input)
			(conn MICOMPLETIONRAMREADADDRESSBU2 MICOMPLETIONRAMREADADDRESSBU2 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU2)
		)
		(element MICOMPLETIONRAMREADADDRESSBU3 1
			(pin MICOMPLETIONRAMREADADDRESSBU3 input)
			(conn MICOMPLETIONRAMREADADDRESSBU3 MICOMPLETIONRAMREADADDRESSBU3 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU3)
		)
		(element MICOMPLETIONRAMREADADDRESSBU4 1
			(pin MICOMPLETIONRAMREADADDRESSBU4 input)
			(conn MICOMPLETIONRAMREADADDRESSBU4 MICOMPLETIONRAMREADADDRESSBU4 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU4)
		)
		(element MICOMPLETIONRAMREADADDRESSBU5 1
			(pin MICOMPLETIONRAMREADADDRESSBU5 input)
			(conn MICOMPLETIONRAMREADADDRESSBU5 MICOMPLETIONRAMREADADDRESSBU5 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU5)
		)
		(element MICOMPLETIONRAMREADADDRESSBU6 1
			(pin MICOMPLETIONRAMREADADDRESSBU6 input)
			(conn MICOMPLETIONRAMREADADDRESSBU6 MICOMPLETIONRAMREADADDRESSBU6 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU6)
		)
		(element MICOMPLETIONRAMREADADDRESSBU7 1
			(pin MICOMPLETIONRAMREADADDRESSBU7 input)
			(conn MICOMPLETIONRAMREADADDRESSBU7 MICOMPLETIONRAMREADADDRESSBU7 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU7)
		)
		(element MICOMPLETIONRAMREADADDRESSBU8 1
			(pin MICOMPLETIONRAMREADADDRESSBU8 input)
			(conn MICOMPLETIONRAMREADADDRESSBU8 MICOMPLETIONRAMREADADDRESSBU8 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU8)
		)
		(element MICOMPLETIONRAMREADADDRESSBU9 1
			(pin MICOMPLETIONRAMREADADDRESSBU9 input)
			(conn MICOMPLETIONRAMREADADDRESSBU9 MICOMPLETIONRAMREADADDRESSBU9 <== PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU9)
		)
		(element MICOMPLETIONRAMREADDATA0 1
			(pin MICOMPLETIONRAMREADDATA0 output)
			(conn MICOMPLETIONRAMREADDATA0 MICOMPLETIONRAMREADDATA0 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA0)
		)
		(element MICOMPLETIONRAMREADDATA1 1
			(pin MICOMPLETIONRAMREADDATA1 output)
			(conn MICOMPLETIONRAMREADDATA1 MICOMPLETIONRAMREADDATA1 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA1)
		)
		(element MICOMPLETIONRAMREADDATA2 1
			(pin MICOMPLETIONRAMREADDATA2 output)
			(conn MICOMPLETIONRAMREADDATA2 MICOMPLETIONRAMREADDATA2 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA2)
		)
		(element MICOMPLETIONRAMREADDATA3 1
			(pin MICOMPLETIONRAMREADDATA3 output)
			(conn MICOMPLETIONRAMREADDATA3 MICOMPLETIONRAMREADDATA3 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA3)
		)
		(element MICOMPLETIONRAMREADDATA4 1
			(pin MICOMPLETIONRAMREADDATA4 output)
			(conn MICOMPLETIONRAMREADDATA4 MICOMPLETIONRAMREADDATA4 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA4)
		)
		(element MICOMPLETIONRAMREADDATA5 1
			(pin MICOMPLETIONRAMREADDATA5 output)
			(conn MICOMPLETIONRAMREADDATA5 MICOMPLETIONRAMREADDATA5 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA5)
		)
		(element MICOMPLETIONRAMREADDATA6 1
			(pin MICOMPLETIONRAMREADDATA6 output)
			(conn MICOMPLETIONRAMREADDATA6 MICOMPLETIONRAMREADDATA6 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA6)
		)
		(element MICOMPLETIONRAMREADDATA7 1
			(pin MICOMPLETIONRAMREADDATA7 output)
			(conn MICOMPLETIONRAMREADDATA7 MICOMPLETIONRAMREADDATA7 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA7)
		)
		(element MICOMPLETIONRAMREADDATA8 1
			(pin MICOMPLETIONRAMREADDATA8 output)
			(conn MICOMPLETIONRAMREADDATA8 MICOMPLETIONRAMREADDATA8 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA8)
		)
		(element MICOMPLETIONRAMREADDATA9 1
			(pin MICOMPLETIONRAMREADDATA9 output)
			(conn MICOMPLETIONRAMREADDATA9 MICOMPLETIONRAMREADDATA9 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA9)
		)
		(element MICOMPLETIONRAMREADDATA10 1
			(pin MICOMPLETIONRAMREADDATA10 output)
			(conn MICOMPLETIONRAMREADDATA10 MICOMPLETIONRAMREADDATA10 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA10)
		)
		(element MICOMPLETIONRAMREADDATA11 1
			(pin MICOMPLETIONRAMREADDATA11 output)
			(conn MICOMPLETIONRAMREADDATA11 MICOMPLETIONRAMREADDATA11 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA11)
		)
		(element MICOMPLETIONRAMREADDATA12 1
			(pin MICOMPLETIONRAMREADDATA12 output)
			(conn MICOMPLETIONRAMREADDATA12 MICOMPLETIONRAMREADDATA12 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA12)
		)
		(element MICOMPLETIONRAMREADDATA13 1
			(pin MICOMPLETIONRAMREADDATA13 output)
			(conn MICOMPLETIONRAMREADDATA13 MICOMPLETIONRAMREADDATA13 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA13)
		)
		(element MICOMPLETIONRAMREADDATA14 1
			(pin MICOMPLETIONRAMREADDATA14 output)
			(conn MICOMPLETIONRAMREADDATA14 MICOMPLETIONRAMREADDATA14 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA14)
		)
		(element MICOMPLETIONRAMREADDATA15 1
			(pin MICOMPLETIONRAMREADDATA15 output)
			(conn MICOMPLETIONRAMREADDATA15 MICOMPLETIONRAMREADDATA15 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA15)
		)
		(element MICOMPLETIONRAMREADDATA16 1
			(pin MICOMPLETIONRAMREADDATA16 output)
			(conn MICOMPLETIONRAMREADDATA16 MICOMPLETIONRAMREADDATA16 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA16)
		)
		(element MICOMPLETIONRAMREADDATA17 1
			(pin MICOMPLETIONRAMREADDATA17 output)
			(conn MICOMPLETIONRAMREADDATA17 MICOMPLETIONRAMREADDATA17 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA17)
		)
		(element MICOMPLETIONRAMREADDATA18 1
			(pin MICOMPLETIONRAMREADDATA18 output)
			(conn MICOMPLETIONRAMREADDATA18 MICOMPLETIONRAMREADDATA18 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA18)
		)
		(element MICOMPLETIONRAMREADDATA19 1
			(pin MICOMPLETIONRAMREADDATA19 output)
			(conn MICOMPLETIONRAMREADDATA19 MICOMPLETIONRAMREADDATA19 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA19)
		)
		(element MICOMPLETIONRAMREADDATA20 1
			(pin MICOMPLETIONRAMREADDATA20 output)
			(conn MICOMPLETIONRAMREADDATA20 MICOMPLETIONRAMREADDATA20 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA20)
		)
		(element MICOMPLETIONRAMREADDATA21 1
			(pin MICOMPLETIONRAMREADDATA21 output)
			(conn MICOMPLETIONRAMREADDATA21 MICOMPLETIONRAMREADDATA21 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA21)
		)
		(element MICOMPLETIONRAMREADDATA22 1
			(pin MICOMPLETIONRAMREADDATA22 output)
			(conn MICOMPLETIONRAMREADDATA22 MICOMPLETIONRAMREADDATA22 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA22)
		)
		(element MICOMPLETIONRAMREADDATA23 1
			(pin MICOMPLETIONRAMREADDATA23 output)
			(conn MICOMPLETIONRAMREADDATA23 MICOMPLETIONRAMREADDATA23 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA23)
		)
		(element MICOMPLETIONRAMREADDATA24 1
			(pin MICOMPLETIONRAMREADDATA24 output)
			(conn MICOMPLETIONRAMREADDATA24 MICOMPLETIONRAMREADDATA24 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA24)
		)
		(element MICOMPLETIONRAMREADDATA25 1
			(pin MICOMPLETIONRAMREADDATA25 output)
			(conn MICOMPLETIONRAMREADDATA25 MICOMPLETIONRAMREADDATA25 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA25)
		)
		(element MICOMPLETIONRAMREADDATA26 1
			(pin MICOMPLETIONRAMREADDATA26 output)
			(conn MICOMPLETIONRAMREADDATA26 MICOMPLETIONRAMREADDATA26 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA26)
		)
		(element MICOMPLETIONRAMREADDATA27 1
			(pin MICOMPLETIONRAMREADDATA27 output)
			(conn MICOMPLETIONRAMREADDATA27 MICOMPLETIONRAMREADDATA27 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA27)
		)
		(element MICOMPLETIONRAMREADDATA28 1
			(pin MICOMPLETIONRAMREADDATA28 output)
			(conn MICOMPLETIONRAMREADDATA28 MICOMPLETIONRAMREADDATA28 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA28)
		)
		(element MICOMPLETIONRAMREADDATA29 1
			(pin MICOMPLETIONRAMREADDATA29 output)
			(conn MICOMPLETIONRAMREADDATA29 MICOMPLETIONRAMREADDATA29 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA29)
		)
		(element MICOMPLETIONRAMREADDATA30 1
			(pin MICOMPLETIONRAMREADDATA30 output)
			(conn MICOMPLETIONRAMREADDATA30 MICOMPLETIONRAMREADDATA30 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA30)
		)
		(element MICOMPLETIONRAMREADDATA31 1
			(pin MICOMPLETIONRAMREADDATA31 output)
			(conn MICOMPLETIONRAMREADDATA31 MICOMPLETIONRAMREADDATA31 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA31)
		)
		(element MICOMPLETIONRAMREADDATA32 1
			(pin MICOMPLETIONRAMREADDATA32 output)
			(conn MICOMPLETIONRAMREADDATA32 MICOMPLETIONRAMREADDATA32 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA32)
		)
		(element MICOMPLETIONRAMREADDATA33 1
			(pin MICOMPLETIONRAMREADDATA33 output)
			(conn MICOMPLETIONRAMREADDATA33 MICOMPLETIONRAMREADDATA33 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA33)
		)
		(element MICOMPLETIONRAMREADDATA34 1
			(pin MICOMPLETIONRAMREADDATA34 output)
			(conn MICOMPLETIONRAMREADDATA34 MICOMPLETIONRAMREADDATA34 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA34)
		)
		(element MICOMPLETIONRAMREADDATA35 1
			(pin MICOMPLETIONRAMREADDATA35 output)
			(conn MICOMPLETIONRAMREADDATA35 MICOMPLETIONRAMREADDATA35 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA35)
		)
		(element MICOMPLETIONRAMREADDATA36 1
			(pin MICOMPLETIONRAMREADDATA36 output)
			(conn MICOMPLETIONRAMREADDATA36 MICOMPLETIONRAMREADDATA36 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA36)
		)
		(element MICOMPLETIONRAMREADDATA37 1
			(pin MICOMPLETIONRAMREADDATA37 output)
			(conn MICOMPLETIONRAMREADDATA37 MICOMPLETIONRAMREADDATA37 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA37)
		)
		(element MICOMPLETIONRAMREADDATA38 1
			(pin MICOMPLETIONRAMREADDATA38 output)
			(conn MICOMPLETIONRAMREADDATA38 MICOMPLETIONRAMREADDATA38 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA38)
		)
		(element MICOMPLETIONRAMREADDATA39 1
			(pin MICOMPLETIONRAMREADDATA39 output)
			(conn MICOMPLETIONRAMREADDATA39 MICOMPLETIONRAMREADDATA39 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA39)
		)
		(element MICOMPLETIONRAMREADDATA40 1
			(pin MICOMPLETIONRAMREADDATA40 output)
			(conn MICOMPLETIONRAMREADDATA40 MICOMPLETIONRAMREADDATA40 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA40)
		)
		(element MICOMPLETIONRAMREADDATA41 1
			(pin MICOMPLETIONRAMREADDATA41 output)
			(conn MICOMPLETIONRAMREADDATA41 MICOMPLETIONRAMREADDATA41 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA41)
		)
		(element MICOMPLETIONRAMREADDATA42 1
			(pin MICOMPLETIONRAMREADDATA42 output)
			(conn MICOMPLETIONRAMREADDATA42 MICOMPLETIONRAMREADDATA42 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA42)
		)
		(element MICOMPLETIONRAMREADDATA43 1
			(pin MICOMPLETIONRAMREADDATA43 output)
			(conn MICOMPLETIONRAMREADDATA43 MICOMPLETIONRAMREADDATA43 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA43)
		)
		(element MICOMPLETIONRAMREADDATA44 1
			(pin MICOMPLETIONRAMREADDATA44 output)
			(conn MICOMPLETIONRAMREADDATA44 MICOMPLETIONRAMREADDATA44 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA44)
		)
		(element MICOMPLETIONRAMREADDATA45 1
			(pin MICOMPLETIONRAMREADDATA45 output)
			(conn MICOMPLETIONRAMREADDATA45 MICOMPLETIONRAMREADDATA45 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA45)
		)
		(element MICOMPLETIONRAMREADDATA46 1
			(pin MICOMPLETIONRAMREADDATA46 output)
			(conn MICOMPLETIONRAMREADDATA46 MICOMPLETIONRAMREADDATA46 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA46)
		)
		(element MICOMPLETIONRAMREADDATA47 1
			(pin MICOMPLETIONRAMREADDATA47 output)
			(conn MICOMPLETIONRAMREADDATA47 MICOMPLETIONRAMREADDATA47 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA47)
		)
		(element MICOMPLETIONRAMREADDATA48 1
			(pin MICOMPLETIONRAMREADDATA48 output)
			(conn MICOMPLETIONRAMREADDATA48 MICOMPLETIONRAMREADDATA48 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA48)
		)
		(element MICOMPLETIONRAMREADDATA49 1
			(pin MICOMPLETIONRAMREADDATA49 output)
			(conn MICOMPLETIONRAMREADDATA49 MICOMPLETIONRAMREADDATA49 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA49)
		)
		(element MICOMPLETIONRAMREADDATA50 1
			(pin MICOMPLETIONRAMREADDATA50 output)
			(conn MICOMPLETIONRAMREADDATA50 MICOMPLETIONRAMREADDATA50 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA50)
		)
		(element MICOMPLETIONRAMREADDATA51 1
			(pin MICOMPLETIONRAMREADDATA51 output)
			(conn MICOMPLETIONRAMREADDATA51 MICOMPLETIONRAMREADDATA51 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA51)
		)
		(element MICOMPLETIONRAMREADDATA52 1
			(pin MICOMPLETIONRAMREADDATA52 output)
			(conn MICOMPLETIONRAMREADDATA52 MICOMPLETIONRAMREADDATA52 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA52)
		)
		(element MICOMPLETIONRAMREADDATA53 1
			(pin MICOMPLETIONRAMREADDATA53 output)
			(conn MICOMPLETIONRAMREADDATA53 MICOMPLETIONRAMREADDATA53 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA53)
		)
		(element MICOMPLETIONRAMREADDATA54 1
			(pin MICOMPLETIONRAMREADDATA54 output)
			(conn MICOMPLETIONRAMREADDATA54 MICOMPLETIONRAMREADDATA54 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA54)
		)
		(element MICOMPLETIONRAMREADDATA55 1
			(pin MICOMPLETIONRAMREADDATA55 output)
			(conn MICOMPLETIONRAMREADDATA55 MICOMPLETIONRAMREADDATA55 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA55)
		)
		(element MICOMPLETIONRAMREADDATA56 1
			(pin MICOMPLETIONRAMREADDATA56 output)
			(conn MICOMPLETIONRAMREADDATA56 MICOMPLETIONRAMREADDATA56 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA56)
		)
		(element MICOMPLETIONRAMREADDATA57 1
			(pin MICOMPLETIONRAMREADDATA57 output)
			(conn MICOMPLETIONRAMREADDATA57 MICOMPLETIONRAMREADDATA57 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA57)
		)
		(element MICOMPLETIONRAMREADDATA58 1
			(pin MICOMPLETIONRAMREADDATA58 output)
			(conn MICOMPLETIONRAMREADDATA58 MICOMPLETIONRAMREADDATA58 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA58)
		)
		(element MICOMPLETIONRAMREADDATA59 1
			(pin MICOMPLETIONRAMREADDATA59 output)
			(conn MICOMPLETIONRAMREADDATA59 MICOMPLETIONRAMREADDATA59 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA59)
		)
		(element MICOMPLETIONRAMREADDATA60 1
			(pin MICOMPLETIONRAMREADDATA60 output)
			(conn MICOMPLETIONRAMREADDATA60 MICOMPLETIONRAMREADDATA60 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA60)
		)
		(element MICOMPLETIONRAMREADDATA61 1
			(pin MICOMPLETIONRAMREADDATA61 output)
			(conn MICOMPLETIONRAMREADDATA61 MICOMPLETIONRAMREADDATA61 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA61)
		)
		(element MICOMPLETIONRAMREADDATA62 1
			(pin MICOMPLETIONRAMREADDATA62 output)
			(conn MICOMPLETIONRAMREADDATA62 MICOMPLETIONRAMREADDATA62 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA62)
		)
		(element MICOMPLETIONRAMREADDATA63 1
			(pin MICOMPLETIONRAMREADDATA63 output)
			(conn MICOMPLETIONRAMREADDATA63 MICOMPLETIONRAMREADDATA63 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA63)
		)
		(element MICOMPLETIONRAMREADDATA64 1
			(pin MICOMPLETIONRAMREADDATA64 output)
			(conn MICOMPLETIONRAMREADDATA64 MICOMPLETIONRAMREADDATA64 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA64)
		)
		(element MICOMPLETIONRAMREADDATA65 1
			(pin MICOMPLETIONRAMREADDATA65 output)
			(conn MICOMPLETIONRAMREADDATA65 MICOMPLETIONRAMREADDATA65 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA65)
		)
		(element MICOMPLETIONRAMREADDATA66 1
			(pin MICOMPLETIONRAMREADDATA66 output)
			(conn MICOMPLETIONRAMREADDATA66 MICOMPLETIONRAMREADDATA66 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA66)
		)
		(element MICOMPLETIONRAMREADDATA67 1
			(pin MICOMPLETIONRAMREADDATA67 output)
			(conn MICOMPLETIONRAMREADDATA67 MICOMPLETIONRAMREADDATA67 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA67)
		)
		(element MICOMPLETIONRAMREADDATA68 1
			(pin MICOMPLETIONRAMREADDATA68 output)
			(conn MICOMPLETIONRAMREADDATA68 MICOMPLETIONRAMREADDATA68 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA68)
		)
		(element MICOMPLETIONRAMREADDATA69 1
			(pin MICOMPLETIONRAMREADDATA69 output)
			(conn MICOMPLETIONRAMREADDATA69 MICOMPLETIONRAMREADDATA69 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA69)
		)
		(element MICOMPLETIONRAMREADDATA70 1
			(pin MICOMPLETIONRAMREADDATA70 output)
			(conn MICOMPLETIONRAMREADDATA70 MICOMPLETIONRAMREADDATA70 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA70)
		)
		(element MICOMPLETIONRAMREADDATA71 1
			(pin MICOMPLETIONRAMREADDATA71 output)
			(conn MICOMPLETIONRAMREADDATA71 MICOMPLETIONRAMREADDATA71 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA71)
		)
		(element MICOMPLETIONRAMREADDATA72 1
			(pin MICOMPLETIONRAMREADDATA72 output)
			(conn MICOMPLETIONRAMREADDATA72 MICOMPLETIONRAMREADDATA72 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA72)
		)
		(element MICOMPLETIONRAMREADDATA73 1
			(pin MICOMPLETIONRAMREADDATA73 output)
			(conn MICOMPLETIONRAMREADDATA73 MICOMPLETIONRAMREADDATA73 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA73)
		)
		(element MICOMPLETIONRAMREADDATA74 1
			(pin MICOMPLETIONRAMREADDATA74 output)
			(conn MICOMPLETIONRAMREADDATA74 MICOMPLETIONRAMREADDATA74 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA74)
		)
		(element MICOMPLETIONRAMREADDATA75 1
			(pin MICOMPLETIONRAMREADDATA75 output)
			(conn MICOMPLETIONRAMREADDATA75 MICOMPLETIONRAMREADDATA75 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA75)
		)
		(element MICOMPLETIONRAMREADDATA76 1
			(pin MICOMPLETIONRAMREADDATA76 output)
			(conn MICOMPLETIONRAMREADDATA76 MICOMPLETIONRAMREADDATA76 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA76)
		)
		(element MICOMPLETIONRAMREADDATA77 1
			(pin MICOMPLETIONRAMREADDATA77 output)
			(conn MICOMPLETIONRAMREADDATA77 MICOMPLETIONRAMREADDATA77 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA77)
		)
		(element MICOMPLETIONRAMREADDATA78 1
			(pin MICOMPLETIONRAMREADDATA78 output)
			(conn MICOMPLETIONRAMREADDATA78 MICOMPLETIONRAMREADDATA78 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA78)
		)
		(element MICOMPLETIONRAMREADDATA79 1
			(pin MICOMPLETIONRAMREADDATA79 output)
			(conn MICOMPLETIONRAMREADDATA79 MICOMPLETIONRAMREADDATA79 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA79)
		)
		(element MICOMPLETIONRAMREADDATA80 1
			(pin MICOMPLETIONRAMREADDATA80 output)
			(conn MICOMPLETIONRAMREADDATA80 MICOMPLETIONRAMREADDATA80 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA80)
		)
		(element MICOMPLETIONRAMREADDATA81 1
			(pin MICOMPLETIONRAMREADDATA81 output)
			(conn MICOMPLETIONRAMREADDATA81 MICOMPLETIONRAMREADDATA81 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA81)
		)
		(element MICOMPLETIONRAMREADDATA82 1
			(pin MICOMPLETIONRAMREADDATA82 output)
			(conn MICOMPLETIONRAMREADDATA82 MICOMPLETIONRAMREADDATA82 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA82)
		)
		(element MICOMPLETIONRAMREADDATA83 1
			(pin MICOMPLETIONRAMREADDATA83 output)
			(conn MICOMPLETIONRAMREADDATA83 MICOMPLETIONRAMREADDATA83 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA83)
		)
		(element MICOMPLETIONRAMREADDATA84 1
			(pin MICOMPLETIONRAMREADDATA84 output)
			(conn MICOMPLETIONRAMREADDATA84 MICOMPLETIONRAMREADDATA84 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA84)
		)
		(element MICOMPLETIONRAMREADDATA85 1
			(pin MICOMPLETIONRAMREADDATA85 output)
			(conn MICOMPLETIONRAMREADDATA85 MICOMPLETIONRAMREADDATA85 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA85)
		)
		(element MICOMPLETIONRAMREADDATA86 1
			(pin MICOMPLETIONRAMREADDATA86 output)
			(conn MICOMPLETIONRAMREADDATA86 MICOMPLETIONRAMREADDATA86 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA86)
		)
		(element MICOMPLETIONRAMREADDATA87 1
			(pin MICOMPLETIONRAMREADDATA87 output)
			(conn MICOMPLETIONRAMREADDATA87 MICOMPLETIONRAMREADDATA87 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA87)
		)
		(element MICOMPLETIONRAMREADDATA88 1
			(pin MICOMPLETIONRAMREADDATA88 output)
			(conn MICOMPLETIONRAMREADDATA88 MICOMPLETIONRAMREADDATA88 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA88)
		)
		(element MICOMPLETIONRAMREADDATA89 1
			(pin MICOMPLETIONRAMREADDATA89 output)
			(conn MICOMPLETIONRAMREADDATA89 MICOMPLETIONRAMREADDATA89 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA89)
		)
		(element MICOMPLETIONRAMREADDATA90 1
			(pin MICOMPLETIONRAMREADDATA90 output)
			(conn MICOMPLETIONRAMREADDATA90 MICOMPLETIONRAMREADDATA90 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA90)
		)
		(element MICOMPLETIONRAMREADDATA91 1
			(pin MICOMPLETIONRAMREADDATA91 output)
			(conn MICOMPLETIONRAMREADDATA91 MICOMPLETIONRAMREADDATA91 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA91)
		)
		(element MICOMPLETIONRAMREADDATA92 1
			(pin MICOMPLETIONRAMREADDATA92 output)
			(conn MICOMPLETIONRAMREADDATA92 MICOMPLETIONRAMREADDATA92 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA92)
		)
		(element MICOMPLETIONRAMREADDATA93 1
			(pin MICOMPLETIONRAMREADDATA93 output)
			(conn MICOMPLETIONRAMREADDATA93 MICOMPLETIONRAMREADDATA93 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA93)
		)
		(element MICOMPLETIONRAMREADDATA94 1
			(pin MICOMPLETIONRAMREADDATA94 output)
			(conn MICOMPLETIONRAMREADDATA94 MICOMPLETIONRAMREADDATA94 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA94)
		)
		(element MICOMPLETIONRAMREADDATA95 1
			(pin MICOMPLETIONRAMREADDATA95 output)
			(conn MICOMPLETIONRAMREADDATA95 MICOMPLETIONRAMREADDATA95 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA95)
		)
		(element MICOMPLETIONRAMREADDATA96 1
			(pin MICOMPLETIONRAMREADDATA96 output)
			(conn MICOMPLETIONRAMREADDATA96 MICOMPLETIONRAMREADDATA96 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA96)
		)
		(element MICOMPLETIONRAMREADDATA97 1
			(pin MICOMPLETIONRAMREADDATA97 output)
			(conn MICOMPLETIONRAMREADDATA97 MICOMPLETIONRAMREADDATA97 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA97)
		)
		(element MICOMPLETIONRAMREADDATA98 1
			(pin MICOMPLETIONRAMREADDATA98 output)
			(conn MICOMPLETIONRAMREADDATA98 MICOMPLETIONRAMREADDATA98 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA98)
		)
		(element MICOMPLETIONRAMREADDATA99 1
			(pin MICOMPLETIONRAMREADDATA99 output)
			(conn MICOMPLETIONRAMREADDATA99 MICOMPLETIONRAMREADDATA99 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA99)
		)
		(element MICOMPLETIONRAMREADDATA100 1
			(pin MICOMPLETIONRAMREADDATA100 output)
			(conn MICOMPLETIONRAMREADDATA100 MICOMPLETIONRAMREADDATA100 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA100)
		)
		(element MICOMPLETIONRAMREADDATA101 1
			(pin MICOMPLETIONRAMREADDATA101 output)
			(conn MICOMPLETIONRAMREADDATA101 MICOMPLETIONRAMREADDATA101 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA101)
		)
		(element MICOMPLETIONRAMREADDATA102 1
			(pin MICOMPLETIONRAMREADDATA102 output)
			(conn MICOMPLETIONRAMREADDATA102 MICOMPLETIONRAMREADDATA102 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA102)
		)
		(element MICOMPLETIONRAMREADDATA103 1
			(pin MICOMPLETIONRAMREADDATA103 output)
			(conn MICOMPLETIONRAMREADDATA103 MICOMPLETIONRAMREADDATA103 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA103)
		)
		(element MICOMPLETIONRAMREADDATA104 1
			(pin MICOMPLETIONRAMREADDATA104 output)
			(conn MICOMPLETIONRAMREADDATA104 MICOMPLETIONRAMREADDATA104 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA104)
		)
		(element MICOMPLETIONRAMREADDATA105 1
			(pin MICOMPLETIONRAMREADDATA105 output)
			(conn MICOMPLETIONRAMREADDATA105 MICOMPLETIONRAMREADDATA105 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA105)
		)
		(element MICOMPLETIONRAMREADDATA106 1
			(pin MICOMPLETIONRAMREADDATA106 output)
			(conn MICOMPLETIONRAMREADDATA106 MICOMPLETIONRAMREADDATA106 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA106)
		)
		(element MICOMPLETIONRAMREADDATA107 1
			(pin MICOMPLETIONRAMREADDATA107 output)
			(conn MICOMPLETIONRAMREADDATA107 MICOMPLETIONRAMREADDATA107 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA107)
		)
		(element MICOMPLETIONRAMREADDATA108 1
			(pin MICOMPLETIONRAMREADDATA108 output)
			(conn MICOMPLETIONRAMREADDATA108 MICOMPLETIONRAMREADDATA108 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA108)
		)
		(element MICOMPLETIONRAMREADDATA109 1
			(pin MICOMPLETIONRAMREADDATA109 output)
			(conn MICOMPLETIONRAMREADDATA109 MICOMPLETIONRAMREADDATA109 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA109)
		)
		(element MICOMPLETIONRAMREADDATA110 1
			(pin MICOMPLETIONRAMREADDATA110 output)
			(conn MICOMPLETIONRAMREADDATA110 MICOMPLETIONRAMREADDATA110 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA110)
		)
		(element MICOMPLETIONRAMREADDATA111 1
			(pin MICOMPLETIONRAMREADDATA111 output)
			(conn MICOMPLETIONRAMREADDATA111 MICOMPLETIONRAMREADDATA111 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA111)
		)
		(element MICOMPLETIONRAMREADDATA112 1
			(pin MICOMPLETIONRAMREADDATA112 output)
			(conn MICOMPLETIONRAMREADDATA112 MICOMPLETIONRAMREADDATA112 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA112)
		)
		(element MICOMPLETIONRAMREADDATA113 1
			(pin MICOMPLETIONRAMREADDATA113 output)
			(conn MICOMPLETIONRAMREADDATA113 MICOMPLETIONRAMREADDATA113 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA113)
		)
		(element MICOMPLETIONRAMREADDATA114 1
			(pin MICOMPLETIONRAMREADDATA114 output)
			(conn MICOMPLETIONRAMREADDATA114 MICOMPLETIONRAMREADDATA114 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA114)
		)
		(element MICOMPLETIONRAMREADDATA115 1
			(pin MICOMPLETIONRAMREADDATA115 output)
			(conn MICOMPLETIONRAMREADDATA115 MICOMPLETIONRAMREADDATA115 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA115)
		)
		(element MICOMPLETIONRAMREADDATA116 1
			(pin MICOMPLETIONRAMREADDATA116 output)
			(conn MICOMPLETIONRAMREADDATA116 MICOMPLETIONRAMREADDATA116 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA116)
		)
		(element MICOMPLETIONRAMREADDATA117 1
			(pin MICOMPLETIONRAMREADDATA117 output)
			(conn MICOMPLETIONRAMREADDATA117 MICOMPLETIONRAMREADDATA117 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA117)
		)
		(element MICOMPLETIONRAMREADDATA118 1
			(pin MICOMPLETIONRAMREADDATA118 output)
			(conn MICOMPLETIONRAMREADDATA118 MICOMPLETIONRAMREADDATA118 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA118)
		)
		(element MICOMPLETIONRAMREADDATA119 1
			(pin MICOMPLETIONRAMREADDATA119 output)
			(conn MICOMPLETIONRAMREADDATA119 MICOMPLETIONRAMREADDATA119 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA119)
		)
		(element MICOMPLETIONRAMREADDATA120 1
			(pin MICOMPLETIONRAMREADDATA120 output)
			(conn MICOMPLETIONRAMREADDATA120 MICOMPLETIONRAMREADDATA120 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA120)
		)
		(element MICOMPLETIONRAMREADDATA121 1
			(pin MICOMPLETIONRAMREADDATA121 output)
			(conn MICOMPLETIONRAMREADDATA121 MICOMPLETIONRAMREADDATA121 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA121)
		)
		(element MICOMPLETIONRAMREADDATA122 1
			(pin MICOMPLETIONRAMREADDATA122 output)
			(conn MICOMPLETIONRAMREADDATA122 MICOMPLETIONRAMREADDATA122 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA122)
		)
		(element MICOMPLETIONRAMREADDATA123 1
			(pin MICOMPLETIONRAMREADDATA123 output)
			(conn MICOMPLETIONRAMREADDATA123 MICOMPLETIONRAMREADDATA123 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA123)
		)
		(element MICOMPLETIONRAMREADDATA124 1
			(pin MICOMPLETIONRAMREADDATA124 output)
			(conn MICOMPLETIONRAMREADDATA124 MICOMPLETIONRAMREADDATA124 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA124)
		)
		(element MICOMPLETIONRAMREADDATA125 1
			(pin MICOMPLETIONRAMREADDATA125 output)
			(conn MICOMPLETIONRAMREADDATA125 MICOMPLETIONRAMREADDATA125 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA125)
		)
		(element MICOMPLETIONRAMREADDATA126 1
			(pin MICOMPLETIONRAMREADDATA126 output)
			(conn MICOMPLETIONRAMREADDATA126 MICOMPLETIONRAMREADDATA126 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA126)
		)
		(element MICOMPLETIONRAMREADDATA127 1
			(pin MICOMPLETIONRAMREADDATA127 output)
			(conn MICOMPLETIONRAMREADDATA127 MICOMPLETIONRAMREADDATA127 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA127)
		)
		(element MICOMPLETIONRAMREADDATA128 1
			(pin MICOMPLETIONRAMREADDATA128 output)
			(conn MICOMPLETIONRAMREADDATA128 MICOMPLETIONRAMREADDATA128 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA128)
		)
		(element MICOMPLETIONRAMREADDATA129 1
			(pin MICOMPLETIONRAMREADDATA129 output)
			(conn MICOMPLETIONRAMREADDATA129 MICOMPLETIONRAMREADDATA129 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA129)
		)
		(element MICOMPLETIONRAMREADDATA130 1
			(pin MICOMPLETIONRAMREADDATA130 output)
			(conn MICOMPLETIONRAMREADDATA130 MICOMPLETIONRAMREADDATA130 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA130)
		)
		(element MICOMPLETIONRAMREADDATA131 1
			(pin MICOMPLETIONRAMREADDATA131 output)
			(conn MICOMPLETIONRAMREADDATA131 MICOMPLETIONRAMREADDATA131 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA131)
		)
		(element MICOMPLETIONRAMREADDATA132 1
			(pin MICOMPLETIONRAMREADDATA132 output)
			(conn MICOMPLETIONRAMREADDATA132 MICOMPLETIONRAMREADDATA132 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA132)
		)
		(element MICOMPLETIONRAMREADDATA133 1
			(pin MICOMPLETIONRAMREADDATA133 output)
			(conn MICOMPLETIONRAMREADDATA133 MICOMPLETIONRAMREADDATA133 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA133)
		)
		(element MICOMPLETIONRAMREADDATA134 1
			(pin MICOMPLETIONRAMREADDATA134 output)
			(conn MICOMPLETIONRAMREADDATA134 MICOMPLETIONRAMREADDATA134 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA134)
		)
		(element MICOMPLETIONRAMREADDATA135 1
			(pin MICOMPLETIONRAMREADDATA135 output)
			(conn MICOMPLETIONRAMREADDATA135 MICOMPLETIONRAMREADDATA135 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA135)
		)
		(element MICOMPLETIONRAMREADDATA136 1
			(pin MICOMPLETIONRAMREADDATA136 output)
			(conn MICOMPLETIONRAMREADDATA136 MICOMPLETIONRAMREADDATA136 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA136)
		)
		(element MICOMPLETIONRAMREADDATA137 1
			(pin MICOMPLETIONRAMREADDATA137 output)
			(conn MICOMPLETIONRAMREADDATA137 MICOMPLETIONRAMREADDATA137 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA137)
		)
		(element MICOMPLETIONRAMREADDATA138 1
			(pin MICOMPLETIONRAMREADDATA138 output)
			(conn MICOMPLETIONRAMREADDATA138 MICOMPLETIONRAMREADDATA138 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA138)
		)
		(element MICOMPLETIONRAMREADDATA139 1
			(pin MICOMPLETIONRAMREADDATA139 output)
			(conn MICOMPLETIONRAMREADDATA139 MICOMPLETIONRAMREADDATA139 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA139)
		)
		(element MICOMPLETIONRAMREADDATA140 1
			(pin MICOMPLETIONRAMREADDATA140 output)
			(conn MICOMPLETIONRAMREADDATA140 MICOMPLETIONRAMREADDATA140 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA140)
		)
		(element MICOMPLETIONRAMREADDATA141 1
			(pin MICOMPLETIONRAMREADDATA141 output)
			(conn MICOMPLETIONRAMREADDATA141 MICOMPLETIONRAMREADDATA141 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA141)
		)
		(element MICOMPLETIONRAMREADDATA142 1
			(pin MICOMPLETIONRAMREADDATA142 output)
			(conn MICOMPLETIONRAMREADDATA142 MICOMPLETIONRAMREADDATA142 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA142)
		)
		(element MICOMPLETIONRAMREADDATA143 1
			(pin MICOMPLETIONRAMREADDATA143 output)
			(conn MICOMPLETIONRAMREADDATA143 MICOMPLETIONRAMREADDATA143 ==> PCIE_3_0 MICOMPLETIONRAMREADDATA143)
		)
		(element MICOMPLETIONRAMREADENABLEL0 1
			(pin MICOMPLETIONRAMREADENABLEL0 input)
			(conn MICOMPLETIONRAMREADENABLEL0 MICOMPLETIONRAMREADENABLEL0 <== PCIE_3_0 MICOMPLETIONRAMREADENABLEL0)
		)
		(element MICOMPLETIONRAMREADENABLEL1 1
			(pin MICOMPLETIONRAMREADENABLEL1 input)
			(conn MICOMPLETIONRAMREADENABLEL1 MICOMPLETIONRAMREADENABLEL1 <== PCIE_3_0 MICOMPLETIONRAMREADENABLEL1)
		)
		(element MICOMPLETIONRAMREADENABLEL2 1
			(pin MICOMPLETIONRAMREADENABLEL2 input)
			(conn MICOMPLETIONRAMREADENABLEL2 MICOMPLETIONRAMREADENABLEL2 <== PCIE_3_0 MICOMPLETIONRAMREADENABLEL2)
		)
		(element MICOMPLETIONRAMREADENABLEL3 1
			(pin MICOMPLETIONRAMREADENABLEL3 input)
			(conn MICOMPLETIONRAMREADENABLEL3 MICOMPLETIONRAMREADENABLEL3 <== PCIE_3_0 MICOMPLETIONRAMREADENABLEL3)
		)
		(element MICOMPLETIONRAMREADENABLEU0 1
			(pin MICOMPLETIONRAMREADENABLEU0 input)
			(conn MICOMPLETIONRAMREADENABLEU0 MICOMPLETIONRAMREADENABLEU0 <== PCIE_3_0 MICOMPLETIONRAMREADENABLEU0)
		)
		(element MICOMPLETIONRAMREADENABLEU1 1
			(pin MICOMPLETIONRAMREADENABLEU1 input)
			(conn MICOMPLETIONRAMREADENABLEU1 MICOMPLETIONRAMREADENABLEU1 <== PCIE_3_0 MICOMPLETIONRAMREADENABLEU1)
		)
		(element MICOMPLETIONRAMREADENABLEU2 1
			(pin MICOMPLETIONRAMREADENABLEU2 input)
			(conn MICOMPLETIONRAMREADENABLEU2 MICOMPLETIONRAMREADENABLEU2 <== PCIE_3_0 MICOMPLETIONRAMREADENABLEU2)
		)
		(element MICOMPLETIONRAMREADENABLEU3 1
			(pin MICOMPLETIONRAMREADENABLEU3 input)
			(conn MICOMPLETIONRAMREADENABLEU3 MICOMPLETIONRAMREADENABLEU3 <== PCIE_3_0 MICOMPLETIONRAMREADENABLEU3)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAL0 1
			(pin MICOMPLETIONRAMWRITEADDRESSAL0 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAL0 MICOMPLETIONRAMWRITEADDRESSAL0 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL0)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAL1 1
			(pin MICOMPLETIONRAMWRITEADDRESSAL1 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAL1 MICOMPLETIONRAMWRITEADDRESSAL1 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL1)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAL2 1
			(pin MICOMPLETIONRAMWRITEADDRESSAL2 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAL2 MICOMPLETIONRAMWRITEADDRESSAL2 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL2)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAL3 1
			(pin MICOMPLETIONRAMWRITEADDRESSAL3 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAL3 MICOMPLETIONRAMWRITEADDRESSAL3 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL3)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAL4 1
			(pin MICOMPLETIONRAMWRITEADDRESSAL4 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAL4 MICOMPLETIONRAMWRITEADDRESSAL4 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL4)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAL5 1
			(pin MICOMPLETIONRAMWRITEADDRESSAL5 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAL5 MICOMPLETIONRAMWRITEADDRESSAL5 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL5)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAL6 1
			(pin MICOMPLETIONRAMWRITEADDRESSAL6 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAL6 MICOMPLETIONRAMWRITEADDRESSAL6 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL6)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAL7 1
			(pin MICOMPLETIONRAMWRITEADDRESSAL7 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAL7 MICOMPLETIONRAMWRITEADDRESSAL7 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL7)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAL8 1
			(pin MICOMPLETIONRAMWRITEADDRESSAL8 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAL8 MICOMPLETIONRAMWRITEADDRESSAL8 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL8)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAL9 1
			(pin MICOMPLETIONRAMWRITEADDRESSAL9 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAL9 MICOMPLETIONRAMWRITEADDRESSAL9 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL9)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAU0 1
			(pin MICOMPLETIONRAMWRITEADDRESSAU0 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAU0 MICOMPLETIONRAMWRITEADDRESSAU0 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU0)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAU1 1
			(pin MICOMPLETIONRAMWRITEADDRESSAU1 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAU1 MICOMPLETIONRAMWRITEADDRESSAU1 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU1)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAU2 1
			(pin MICOMPLETIONRAMWRITEADDRESSAU2 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAU2 MICOMPLETIONRAMWRITEADDRESSAU2 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU2)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAU3 1
			(pin MICOMPLETIONRAMWRITEADDRESSAU3 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAU3 MICOMPLETIONRAMWRITEADDRESSAU3 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU3)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAU4 1
			(pin MICOMPLETIONRAMWRITEADDRESSAU4 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAU4 MICOMPLETIONRAMWRITEADDRESSAU4 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU4)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAU5 1
			(pin MICOMPLETIONRAMWRITEADDRESSAU5 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAU5 MICOMPLETIONRAMWRITEADDRESSAU5 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU5)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAU6 1
			(pin MICOMPLETIONRAMWRITEADDRESSAU6 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAU6 MICOMPLETIONRAMWRITEADDRESSAU6 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU6)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAU7 1
			(pin MICOMPLETIONRAMWRITEADDRESSAU7 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAU7 MICOMPLETIONRAMWRITEADDRESSAU7 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU7)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAU8 1
			(pin MICOMPLETIONRAMWRITEADDRESSAU8 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAU8 MICOMPLETIONRAMWRITEADDRESSAU8 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU8)
		)
		(element MICOMPLETIONRAMWRITEADDRESSAU9 1
			(pin MICOMPLETIONRAMWRITEADDRESSAU9 input)
			(conn MICOMPLETIONRAMWRITEADDRESSAU9 MICOMPLETIONRAMWRITEADDRESSAU9 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU9)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBL0 1
			(pin MICOMPLETIONRAMWRITEADDRESSBL0 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBL0 MICOMPLETIONRAMWRITEADDRESSBL0 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL0)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBL1 1
			(pin MICOMPLETIONRAMWRITEADDRESSBL1 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBL1 MICOMPLETIONRAMWRITEADDRESSBL1 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL1)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBL2 1
			(pin MICOMPLETIONRAMWRITEADDRESSBL2 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBL2 MICOMPLETIONRAMWRITEADDRESSBL2 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL2)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBL3 1
			(pin MICOMPLETIONRAMWRITEADDRESSBL3 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBL3 MICOMPLETIONRAMWRITEADDRESSBL3 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL3)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBL4 1
			(pin MICOMPLETIONRAMWRITEADDRESSBL4 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBL4 MICOMPLETIONRAMWRITEADDRESSBL4 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL4)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBL5 1
			(pin MICOMPLETIONRAMWRITEADDRESSBL5 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBL5 MICOMPLETIONRAMWRITEADDRESSBL5 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL5)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBL6 1
			(pin MICOMPLETIONRAMWRITEADDRESSBL6 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBL6 MICOMPLETIONRAMWRITEADDRESSBL6 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL6)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBL7 1
			(pin MICOMPLETIONRAMWRITEADDRESSBL7 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBL7 MICOMPLETIONRAMWRITEADDRESSBL7 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL7)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBL8 1
			(pin MICOMPLETIONRAMWRITEADDRESSBL8 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBL8 MICOMPLETIONRAMWRITEADDRESSBL8 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL8)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBL9 1
			(pin MICOMPLETIONRAMWRITEADDRESSBL9 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBL9 MICOMPLETIONRAMWRITEADDRESSBL9 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL9)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBU0 1
			(pin MICOMPLETIONRAMWRITEADDRESSBU0 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBU0 MICOMPLETIONRAMWRITEADDRESSBU0 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU0)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBU1 1
			(pin MICOMPLETIONRAMWRITEADDRESSBU1 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBU1 MICOMPLETIONRAMWRITEADDRESSBU1 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU1)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBU2 1
			(pin MICOMPLETIONRAMWRITEADDRESSBU2 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBU2 MICOMPLETIONRAMWRITEADDRESSBU2 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU2)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBU3 1
			(pin MICOMPLETIONRAMWRITEADDRESSBU3 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBU3 MICOMPLETIONRAMWRITEADDRESSBU3 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU3)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBU4 1
			(pin MICOMPLETIONRAMWRITEADDRESSBU4 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBU4 MICOMPLETIONRAMWRITEADDRESSBU4 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU4)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBU5 1
			(pin MICOMPLETIONRAMWRITEADDRESSBU5 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBU5 MICOMPLETIONRAMWRITEADDRESSBU5 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU5)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBU6 1
			(pin MICOMPLETIONRAMWRITEADDRESSBU6 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBU6 MICOMPLETIONRAMWRITEADDRESSBU6 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU6)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBU7 1
			(pin MICOMPLETIONRAMWRITEADDRESSBU7 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBU7 MICOMPLETIONRAMWRITEADDRESSBU7 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU7)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBU8 1
			(pin MICOMPLETIONRAMWRITEADDRESSBU8 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBU8 MICOMPLETIONRAMWRITEADDRESSBU8 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU8)
		)
		(element MICOMPLETIONRAMWRITEADDRESSBU9 1
			(pin MICOMPLETIONRAMWRITEADDRESSBU9 input)
			(conn MICOMPLETIONRAMWRITEADDRESSBU9 MICOMPLETIONRAMWRITEADDRESSBU9 <== PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU9)
		)
		(element MICOMPLETIONRAMWRITEDATAL0 1
			(pin MICOMPLETIONRAMWRITEDATAL0 input)
			(conn MICOMPLETIONRAMWRITEDATAL0 MICOMPLETIONRAMWRITEDATAL0 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL0)
		)
		(element MICOMPLETIONRAMWRITEDATAL1 1
			(pin MICOMPLETIONRAMWRITEDATAL1 input)
			(conn MICOMPLETIONRAMWRITEDATAL1 MICOMPLETIONRAMWRITEDATAL1 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL1)
		)
		(element MICOMPLETIONRAMWRITEDATAL2 1
			(pin MICOMPLETIONRAMWRITEDATAL2 input)
			(conn MICOMPLETIONRAMWRITEDATAL2 MICOMPLETIONRAMWRITEDATAL2 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL2)
		)
		(element MICOMPLETIONRAMWRITEDATAL3 1
			(pin MICOMPLETIONRAMWRITEDATAL3 input)
			(conn MICOMPLETIONRAMWRITEDATAL3 MICOMPLETIONRAMWRITEDATAL3 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL3)
		)
		(element MICOMPLETIONRAMWRITEDATAL4 1
			(pin MICOMPLETIONRAMWRITEDATAL4 input)
			(conn MICOMPLETIONRAMWRITEDATAL4 MICOMPLETIONRAMWRITEDATAL4 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL4)
		)
		(element MICOMPLETIONRAMWRITEDATAL5 1
			(pin MICOMPLETIONRAMWRITEDATAL5 input)
			(conn MICOMPLETIONRAMWRITEDATAL5 MICOMPLETIONRAMWRITEDATAL5 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL5)
		)
		(element MICOMPLETIONRAMWRITEDATAL6 1
			(pin MICOMPLETIONRAMWRITEDATAL6 input)
			(conn MICOMPLETIONRAMWRITEDATAL6 MICOMPLETIONRAMWRITEDATAL6 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL6)
		)
		(element MICOMPLETIONRAMWRITEDATAL7 1
			(pin MICOMPLETIONRAMWRITEDATAL7 input)
			(conn MICOMPLETIONRAMWRITEDATAL7 MICOMPLETIONRAMWRITEDATAL7 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL7)
		)
		(element MICOMPLETIONRAMWRITEDATAL8 1
			(pin MICOMPLETIONRAMWRITEDATAL8 input)
			(conn MICOMPLETIONRAMWRITEDATAL8 MICOMPLETIONRAMWRITEDATAL8 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL8)
		)
		(element MICOMPLETIONRAMWRITEDATAL9 1
			(pin MICOMPLETIONRAMWRITEDATAL9 input)
			(conn MICOMPLETIONRAMWRITEDATAL9 MICOMPLETIONRAMWRITEDATAL9 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL9)
		)
		(element MICOMPLETIONRAMWRITEDATAL10 1
			(pin MICOMPLETIONRAMWRITEDATAL10 input)
			(conn MICOMPLETIONRAMWRITEDATAL10 MICOMPLETIONRAMWRITEDATAL10 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL10)
		)
		(element MICOMPLETIONRAMWRITEDATAL11 1
			(pin MICOMPLETIONRAMWRITEDATAL11 input)
			(conn MICOMPLETIONRAMWRITEDATAL11 MICOMPLETIONRAMWRITEDATAL11 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL11)
		)
		(element MICOMPLETIONRAMWRITEDATAL12 1
			(pin MICOMPLETIONRAMWRITEDATAL12 input)
			(conn MICOMPLETIONRAMWRITEDATAL12 MICOMPLETIONRAMWRITEDATAL12 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL12)
		)
		(element MICOMPLETIONRAMWRITEDATAL13 1
			(pin MICOMPLETIONRAMWRITEDATAL13 input)
			(conn MICOMPLETIONRAMWRITEDATAL13 MICOMPLETIONRAMWRITEDATAL13 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL13)
		)
		(element MICOMPLETIONRAMWRITEDATAL14 1
			(pin MICOMPLETIONRAMWRITEDATAL14 input)
			(conn MICOMPLETIONRAMWRITEDATAL14 MICOMPLETIONRAMWRITEDATAL14 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL14)
		)
		(element MICOMPLETIONRAMWRITEDATAL15 1
			(pin MICOMPLETIONRAMWRITEDATAL15 input)
			(conn MICOMPLETIONRAMWRITEDATAL15 MICOMPLETIONRAMWRITEDATAL15 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL15)
		)
		(element MICOMPLETIONRAMWRITEDATAL16 1
			(pin MICOMPLETIONRAMWRITEDATAL16 input)
			(conn MICOMPLETIONRAMWRITEDATAL16 MICOMPLETIONRAMWRITEDATAL16 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL16)
		)
		(element MICOMPLETIONRAMWRITEDATAL17 1
			(pin MICOMPLETIONRAMWRITEDATAL17 input)
			(conn MICOMPLETIONRAMWRITEDATAL17 MICOMPLETIONRAMWRITEDATAL17 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL17)
		)
		(element MICOMPLETIONRAMWRITEDATAL18 1
			(pin MICOMPLETIONRAMWRITEDATAL18 input)
			(conn MICOMPLETIONRAMWRITEDATAL18 MICOMPLETIONRAMWRITEDATAL18 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL18)
		)
		(element MICOMPLETIONRAMWRITEDATAL19 1
			(pin MICOMPLETIONRAMWRITEDATAL19 input)
			(conn MICOMPLETIONRAMWRITEDATAL19 MICOMPLETIONRAMWRITEDATAL19 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL19)
		)
		(element MICOMPLETIONRAMWRITEDATAL20 1
			(pin MICOMPLETIONRAMWRITEDATAL20 input)
			(conn MICOMPLETIONRAMWRITEDATAL20 MICOMPLETIONRAMWRITEDATAL20 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL20)
		)
		(element MICOMPLETIONRAMWRITEDATAL21 1
			(pin MICOMPLETIONRAMWRITEDATAL21 input)
			(conn MICOMPLETIONRAMWRITEDATAL21 MICOMPLETIONRAMWRITEDATAL21 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL21)
		)
		(element MICOMPLETIONRAMWRITEDATAL22 1
			(pin MICOMPLETIONRAMWRITEDATAL22 input)
			(conn MICOMPLETIONRAMWRITEDATAL22 MICOMPLETIONRAMWRITEDATAL22 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL22)
		)
		(element MICOMPLETIONRAMWRITEDATAL23 1
			(pin MICOMPLETIONRAMWRITEDATAL23 input)
			(conn MICOMPLETIONRAMWRITEDATAL23 MICOMPLETIONRAMWRITEDATAL23 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL23)
		)
		(element MICOMPLETIONRAMWRITEDATAL24 1
			(pin MICOMPLETIONRAMWRITEDATAL24 input)
			(conn MICOMPLETIONRAMWRITEDATAL24 MICOMPLETIONRAMWRITEDATAL24 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL24)
		)
		(element MICOMPLETIONRAMWRITEDATAL25 1
			(pin MICOMPLETIONRAMWRITEDATAL25 input)
			(conn MICOMPLETIONRAMWRITEDATAL25 MICOMPLETIONRAMWRITEDATAL25 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL25)
		)
		(element MICOMPLETIONRAMWRITEDATAL26 1
			(pin MICOMPLETIONRAMWRITEDATAL26 input)
			(conn MICOMPLETIONRAMWRITEDATAL26 MICOMPLETIONRAMWRITEDATAL26 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL26)
		)
		(element MICOMPLETIONRAMWRITEDATAL27 1
			(pin MICOMPLETIONRAMWRITEDATAL27 input)
			(conn MICOMPLETIONRAMWRITEDATAL27 MICOMPLETIONRAMWRITEDATAL27 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL27)
		)
		(element MICOMPLETIONRAMWRITEDATAL28 1
			(pin MICOMPLETIONRAMWRITEDATAL28 input)
			(conn MICOMPLETIONRAMWRITEDATAL28 MICOMPLETIONRAMWRITEDATAL28 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL28)
		)
		(element MICOMPLETIONRAMWRITEDATAL29 1
			(pin MICOMPLETIONRAMWRITEDATAL29 input)
			(conn MICOMPLETIONRAMWRITEDATAL29 MICOMPLETIONRAMWRITEDATAL29 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL29)
		)
		(element MICOMPLETIONRAMWRITEDATAL30 1
			(pin MICOMPLETIONRAMWRITEDATAL30 input)
			(conn MICOMPLETIONRAMWRITEDATAL30 MICOMPLETIONRAMWRITEDATAL30 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL30)
		)
		(element MICOMPLETIONRAMWRITEDATAL31 1
			(pin MICOMPLETIONRAMWRITEDATAL31 input)
			(conn MICOMPLETIONRAMWRITEDATAL31 MICOMPLETIONRAMWRITEDATAL31 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL31)
		)
		(element MICOMPLETIONRAMWRITEDATAL32 1
			(pin MICOMPLETIONRAMWRITEDATAL32 input)
			(conn MICOMPLETIONRAMWRITEDATAL32 MICOMPLETIONRAMWRITEDATAL32 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL32)
		)
		(element MICOMPLETIONRAMWRITEDATAL33 1
			(pin MICOMPLETIONRAMWRITEDATAL33 input)
			(conn MICOMPLETIONRAMWRITEDATAL33 MICOMPLETIONRAMWRITEDATAL33 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL33)
		)
		(element MICOMPLETIONRAMWRITEDATAL34 1
			(pin MICOMPLETIONRAMWRITEDATAL34 input)
			(conn MICOMPLETIONRAMWRITEDATAL34 MICOMPLETIONRAMWRITEDATAL34 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL34)
		)
		(element MICOMPLETIONRAMWRITEDATAL35 1
			(pin MICOMPLETIONRAMWRITEDATAL35 input)
			(conn MICOMPLETIONRAMWRITEDATAL35 MICOMPLETIONRAMWRITEDATAL35 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL35)
		)
		(element MICOMPLETIONRAMWRITEDATAL36 1
			(pin MICOMPLETIONRAMWRITEDATAL36 input)
			(conn MICOMPLETIONRAMWRITEDATAL36 MICOMPLETIONRAMWRITEDATAL36 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL36)
		)
		(element MICOMPLETIONRAMWRITEDATAL37 1
			(pin MICOMPLETIONRAMWRITEDATAL37 input)
			(conn MICOMPLETIONRAMWRITEDATAL37 MICOMPLETIONRAMWRITEDATAL37 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL37)
		)
		(element MICOMPLETIONRAMWRITEDATAL38 1
			(pin MICOMPLETIONRAMWRITEDATAL38 input)
			(conn MICOMPLETIONRAMWRITEDATAL38 MICOMPLETIONRAMWRITEDATAL38 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL38)
		)
		(element MICOMPLETIONRAMWRITEDATAL39 1
			(pin MICOMPLETIONRAMWRITEDATAL39 input)
			(conn MICOMPLETIONRAMWRITEDATAL39 MICOMPLETIONRAMWRITEDATAL39 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL39)
		)
		(element MICOMPLETIONRAMWRITEDATAL40 1
			(pin MICOMPLETIONRAMWRITEDATAL40 input)
			(conn MICOMPLETIONRAMWRITEDATAL40 MICOMPLETIONRAMWRITEDATAL40 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL40)
		)
		(element MICOMPLETIONRAMWRITEDATAL41 1
			(pin MICOMPLETIONRAMWRITEDATAL41 input)
			(conn MICOMPLETIONRAMWRITEDATAL41 MICOMPLETIONRAMWRITEDATAL41 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL41)
		)
		(element MICOMPLETIONRAMWRITEDATAL42 1
			(pin MICOMPLETIONRAMWRITEDATAL42 input)
			(conn MICOMPLETIONRAMWRITEDATAL42 MICOMPLETIONRAMWRITEDATAL42 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL42)
		)
		(element MICOMPLETIONRAMWRITEDATAL43 1
			(pin MICOMPLETIONRAMWRITEDATAL43 input)
			(conn MICOMPLETIONRAMWRITEDATAL43 MICOMPLETIONRAMWRITEDATAL43 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL43)
		)
		(element MICOMPLETIONRAMWRITEDATAL44 1
			(pin MICOMPLETIONRAMWRITEDATAL44 input)
			(conn MICOMPLETIONRAMWRITEDATAL44 MICOMPLETIONRAMWRITEDATAL44 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL44)
		)
		(element MICOMPLETIONRAMWRITEDATAL45 1
			(pin MICOMPLETIONRAMWRITEDATAL45 input)
			(conn MICOMPLETIONRAMWRITEDATAL45 MICOMPLETIONRAMWRITEDATAL45 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL45)
		)
		(element MICOMPLETIONRAMWRITEDATAL46 1
			(pin MICOMPLETIONRAMWRITEDATAL46 input)
			(conn MICOMPLETIONRAMWRITEDATAL46 MICOMPLETIONRAMWRITEDATAL46 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL46)
		)
		(element MICOMPLETIONRAMWRITEDATAL47 1
			(pin MICOMPLETIONRAMWRITEDATAL47 input)
			(conn MICOMPLETIONRAMWRITEDATAL47 MICOMPLETIONRAMWRITEDATAL47 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL47)
		)
		(element MICOMPLETIONRAMWRITEDATAL48 1
			(pin MICOMPLETIONRAMWRITEDATAL48 input)
			(conn MICOMPLETIONRAMWRITEDATAL48 MICOMPLETIONRAMWRITEDATAL48 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL48)
		)
		(element MICOMPLETIONRAMWRITEDATAL49 1
			(pin MICOMPLETIONRAMWRITEDATAL49 input)
			(conn MICOMPLETIONRAMWRITEDATAL49 MICOMPLETIONRAMWRITEDATAL49 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL49)
		)
		(element MICOMPLETIONRAMWRITEDATAL50 1
			(pin MICOMPLETIONRAMWRITEDATAL50 input)
			(conn MICOMPLETIONRAMWRITEDATAL50 MICOMPLETIONRAMWRITEDATAL50 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL50)
		)
		(element MICOMPLETIONRAMWRITEDATAL51 1
			(pin MICOMPLETIONRAMWRITEDATAL51 input)
			(conn MICOMPLETIONRAMWRITEDATAL51 MICOMPLETIONRAMWRITEDATAL51 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL51)
		)
		(element MICOMPLETIONRAMWRITEDATAL52 1
			(pin MICOMPLETIONRAMWRITEDATAL52 input)
			(conn MICOMPLETIONRAMWRITEDATAL52 MICOMPLETIONRAMWRITEDATAL52 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL52)
		)
		(element MICOMPLETIONRAMWRITEDATAL53 1
			(pin MICOMPLETIONRAMWRITEDATAL53 input)
			(conn MICOMPLETIONRAMWRITEDATAL53 MICOMPLETIONRAMWRITEDATAL53 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL53)
		)
		(element MICOMPLETIONRAMWRITEDATAL54 1
			(pin MICOMPLETIONRAMWRITEDATAL54 input)
			(conn MICOMPLETIONRAMWRITEDATAL54 MICOMPLETIONRAMWRITEDATAL54 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL54)
		)
		(element MICOMPLETIONRAMWRITEDATAL55 1
			(pin MICOMPLETIONRAMWRITEDATAL55 input)
			(conn MICOMPLETIONRAMWRITEDATAL55 MICOMPLETIONRAMWRITEDATAL55 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL55)
		)
		(element MICOMPLETIONRAMWRITEDATAL56 1
			(pin MICOMPLETIONRAMWRITEDATAL56 input)
			(conn MICOMPLETIONRAMWRITEDATAL56 MICOMPLETIONRAMWRITEDATAL56 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL56)
		)
		(element MICOMPLETIONRAMWRITEDATAL57 1
			(pin MICOMPLETIONRAMWRITEDATAL57 input)
			(conn MICOMPLETIONRAMWRITEDATAL57 MICOMPLETIONRAMWRITEDATAL57 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL57)
		)
		(element MICOMPLETIONRAMWRITEDATAL58 1
			(pin MICOMPLETIONRAMWRITEDATAL58 input)
			(conn MICOMPLETIONRAMWRITEDATAL58 MICOMPLETIONRAMWRITEDATAL58 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL58)
		)
		(element MICOMPLETIONRAMWRITEDATAL59 1
			(pin MICOMPLETIONRAMWRITEDATAL59 input)
			(conn MICOMPLETIONRAMWRITEDATAL59 MICOMPLETIONRAMWRITEDATAL59 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL59)
		)
		(element MICOMPLETIONRAMWRITEDATAL60 1
			(pin MICOMPLETIONRAMWRITEDATAL60 input)
			(conn MICOMPLETIONRAMWRITEDATAL60 MICOMPLETIONRAMWRITEDATAL60 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL60)
		)
		(element MICOMPLETIONRAMWRITEDATAL61 1
			(pin MICOMPLETIONRAMWRITEDATAL61 input)
			(conn MICOMPLETIONRAMWRITEDATAL61 MICOMPLETIONRAMWRITEDATAL61 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL61)
		)
		(element MICOMPLETIONRAMWRITEDATAL62 1
			(pin MICOMPLETIONRAMWRITEDATAL62 input)
			(conn MICOMPLETIONRAMWRITEDATAL62 MICOMPLETIONRAMWRITEDATAL62 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL62)
		)
		(element MICOMPLETIONRAMWRITEDATAL63 1
			(pin MICOMPLETIONRAMWRITEDATAL63 input)
			(conn MICOMPLETIONRAMWRITEDATAL63 MICOMPLETIONRAMWRITEDATAL63 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL63)
		)
		(element MICOMPLETIONRAMWRITEDATAL64 1
			(pin MICOMPLETIONRAMWRITEDATAL64 input)
			(conn MICOMPLETIONRAMWRITEDATAL64 MICOMPLETIONRAMWRITEDATAL64 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL64)
		)
		(element MICOMPLETIONRAMWRITEDATAL65 1
			(pin MICOMPLETIONRAMWRITEDATAL65 input)
			(conn MICOMPLETIONRAMWRITEDATAL65 MICOMPLETIONRAMWRITEDATAL65 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL65)
		)
		(element MICOMPLETIONRAMWRITEDATAL66 1
			(pin MICOMPLETIONRAMWRITEDATAL66 input)
			(conn MICOMPLETIONRAMWRITEDATAL66 MICOMPLETIONRAMWRITEDATAL66 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL66)
		)
		(element MICOMPLETIONRAMWRITEDATAL67 1
			(pin MICOMPLETIONRAMWRITEDATAL67 input)
			(conn MICOMPLETIONRAMWRITEDATAL67 MICOMPLETIONRAMWRITEDATAL67 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL67)
		)
		(element MICOMPLETIONRAMWRITEDATAL68 1
			(pin MICOMPLETIONRAMWRITEDATAL68 input)
			(conn MICOMPLETIONRAMWRITEDATAL68 MICOMPLETIONRAMWRITEDATAL68 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL68)
		)
		(element MICOMPLETIONRAMWRITEDATAL69 1
			(pin MICOMPLETIONRAMWRITEDATAL69 input)
			(conn MICOMPLETIONRAMWRITEDATAL69 MICOMPLETIONRAMWRITEDATAL69 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL69)
		)
		(element MICOMPLETIONRAMWRITEDATAL70 1
			(pin MICOMPLETIONRAMWRITEDATAL70 input)
			(conn MICOMPLETIONRAMWRITEDATAL70 MICOMPLETIONRAMWRITEDATAL70 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL70)
		)
		(element MICOMPLETIONRAMWRITEDATAL71 1
			(pin MICOMPLETIONRAMWRITEDATAL71 input)
			(conn MICOMPLETIONRAMWRITEDATAL71 MICOMPLETIONRAMWRITEDATAL71 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAL71)
		)
		(element MICOMPLETIONRAMWRITEDATAU0 1
			(pin MICOMPLETIONRAMWRITEDATAU0 input)
			(conn MICOMPLETIONRAMWRITEDATAU0 MICOMPLETIONRAMWRITEDATAU0 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU0)
		)
		(element MICOMPLETIONRAMWRITEDATAU1 1
			(pin MICOMPLETIONRAMWRITEDATAU1 input)
			(conn MICOMPLETIONRAMWRITEDATAU1 MICOMPLETIONRAMWRITEDATAU1 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU1)
		)
		(element MICOMPLETIONRAMWRITEDATAU2 1
			(pin MICOMPLETIONRAMWRITEDATAU2 input)
			(conn MICOMPLETIONRAMWRITEDATAU2 MICOMPLETIONRAMWRITEDATAU2 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU2)
		)
		(element MICOMPLETIONRAMWRITEDATAU3 1
			(pin MICOMPLETIONRAMWRITEDATAU3 input)
			(conn MICOMPLETIONRAMWRITEDATAU3 MICOMPLETIONRAMWRITEDATAU3 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU3)
		)
		(element MICOMPLETIONRAMWRITEDATAU4 1
			(pin MICOMPLETIONRAMWRITEDATAU4 input)
			(conn MICOMPLETIONRAMWRITEDATAU4 MICOMPLETIONRAMWRITEDATAU4 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU4)
		)
		(element MICOMPLETIONRAMWRITEDATAU5 1
			(pin MICOMPLETIONRAMWRITEDATAU5 input)
			(conn MICOMPLETIONRAMWRITEDATAU5 MICOMPLETIONRAMWRITEDATAU5 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU5)
		)
		(element MICOMPLETIONRAMWRITEDATAU6 1
			(pin MICOMPLETIONRAMWRITEDATAU6 input)
			(conn MICOMPLETIONRAMWRITEDATAU6 MICOMPLETIONRAMWRITEDATAU6 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU6)
		)
		(element MICOMPLETIONRAMWRITEDATAU7 1
			(pin MICOMPLETIONRAMWRITEDATAU7 input)
			(conn MICOMPLETIONRAMWRITEDATAU7 MICOMPLETIONRAMWRITEDATAU7 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU7)
		)
		(element MICOMPLETIONRAMWRITEDATAU8 1
			(pin MICOMPLETIONRAMWRITEDATAU8 input)
			(conn MICOMPLETIONRAMWRITEDATAU8 MICOMPLETIONRAMWRITEDATAU8 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU8)
		)
		(element MICOMPLETIONRAMWRITEDATAU9 1
			(pin MICOMPLETIONRAMWRITEDATAU9 input)
			(conn MICOMPLETIONRAMWRITEDATAU9 MICOMPLETIONRAMWRITEDATAU9 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU9)
		)
		(element MICOMPLETIONRAMWRITEDATAU10 1
			(pin MICOMPLETIONRAMWRITEDATAU10 input)
			(conn MICOMPLETIONRAMWRITEDATAU10 MICOMPLETIONRAMWRITEDATAU10 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU10)
		)
		(element MICOMPLETIONRAMWRITEDATAU11 1
			(pin MICOMPLETIONRAMWRITEDATAU11 input)
			(conn MICOMPLETIONRAMWRITEDATAU11 MICOMPLETIONRAMWRITEDATAU11 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU11)
		)
		(element MICOMPLETIONRAMWRITEDATAU12 1
			(pin MICOMPLETIONRAMWRITEDATAU12 input)
			(conn MICOMPLETIONRAMWRITEDATAU12 MICOMPLETIONRAMWRITEDATAU12 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU12)
		)
		(element MICOMPLETIONRAMWRITEDATAU13 1
			(pin MICOMPLETIONRAMWRITEDATAU13 input)
			(conn MICOMPLETIONRAMWRITEDATAU13 MICOMPLETIONRAMWRITEDATAU13 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU13)
		)
		(element MICOMPLETIONRAMWRITEDATAU14 1
			(pin MICOMPLETIONRAMWRITEDATAU14 input)
			(conn MICOMPLETIONRAMWRITEDATAU14 MICOMPLETIONRAMWRITEDATAU14 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU14)
		)
		(element MICOMPLETIONRAMWRITEDATAU15 1
			(pin MICOMPLETIONRAMWRITEDATAU15 input)
			(conn MICOMPLETIONRAMWRITEDATAU15 MICOMPLETIONRAMWRITEDATAU15 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU15)
		)
		(element MICOMPLETIONRAMWRITEDATAU16 1
			(pin MICOMPLETIONRAMWRITEDATAU16 input)
			(conn MICOMPLETIONRAMWRITEDATAU16 MICOMPLETIONRAMWRITEDATAU16 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU16)
		)
		(element MICOMPLETIONRAMWRITEDATAU17 1
			(pin MICOMPLETIONRAMWRITEDATAU17 input)
			(conn MICOMPLETIONRAMWRITEDATAU17 MICOMPLETIONRAMWRITEDATAU17 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU17)
		)
		(element MICOMPLETIONRAMWRITEDATAU18 1
			(pin MICOMPLETIONRAMWRITEDATAU18 input)
			(conn MICOMPLETIONRAMWRITEDATAU18 MICOMPLETIONRAMWRITEDATAU18 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU18)
		)
		(element MICOMPLETIONRAMWRITEDATAU19 1
			(pin MICOMPLETIONRAMWRITEDATAU19 input)
			(conn MICOMPLETIONRAMWRITEDATAU19 MICOMPLETIONRAMWRITEDATAU19 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU19)
		)
		(element MICOMPLETIONRAMWRITEDATAU20 1
			(pin MICOMPLETIONRAMWRITEDATAU20 input)
			(conn MICOMPLETIONRAMWRITEDATAU20 MICOMPLETIONRAMWRITEDATAU20 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU20)
		)
		(element MICOMPLETIONRAMWRITEDATAU21 1
			(pin MICOMPLETIONRAMWRITEDATAU21 input)
			(conn MICOMPLETIONRAMWRITEDATAU21 MICOMPLETIONRAMWRITEDATAU21 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU21)
		)
		(element MICOMPLETIONRAMWRITEDATAU22 1
			(pin MICOMPLETIONRAMWRITEDATAU22 input)
			(conn MICOMPLETIONRAMWRITEDATAU22 MICOMPLETIONRAMWRITEDATAU22 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU22)
		)
		(element MICOMPLETIONRAMWRITEDATAU23 1
			(pin MICOMPLETIONRAMWRITEDATAU23 input)
			(conn MICOMPLETIONRAMWRITEDATAU23 MICOMPLETIONRAMWRITEDATAU23 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU23)
		)
		(element MICOMPLETIONRAMWRITEDATAU24 1
			(pin MICOMPLETIONRAMWRITEDATAU24 input)
			(conn MICOMPLETIONRAMWRITEDATAU24 MICOMPLETIONRAMWRITEDATAU24 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU24)
		)
		(element MICOMPLETIONRAMWRITEDATAU25 1
			(pin MICOMPLETIONRAMWRITEDATAU25 input)
			(conn MICOMPLETIONRAMWRITEDATAU25 MICOMPLETIONRAMWRITEDATAU25 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU25)
		)
		(element MICOMPLETIONRAMWRITEDATAU26 1
			(pin MICOMPLETIONRAMWRITEDATAU26 input)
			(conn MICOMPLETIONRAMWRITEDATAU26 MICOMPLETIONRAMWRITEDATAU26 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU26)
		)
		(element MICOMPLETIONRAMWRITEDATAU27 1
			(pin MICOMPLETIONRAMWRITEDATAU27 input)
			(conn MICOMPLETIONRAMWRITEDATAU27 MICOMPLETIONRAMWRITEDATAU27 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU27)
		)
		(element MICOMPLETIONRAMWRITEDATAU28 1
			(pin MICOMPLETIONRAMWRITEDATAU28 input)
			(conn MICOMPLETIONRAMWRITEDATAU28 MICOMPLETIONRAMWRITEDATAU28 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU28)
		)
		(element MICOMPLETIONRAMWRITEDATAU29 1
			(pin MICOMPLETIONRAMWRITEDATAU29 input)
			(conn MICOMPLETIONRAMWRITEDATAU29 MICOMPLETIONRAMWRITEDATAU29 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU29)
		)
		(element MICOMPLETIONRAMWRITEDATAU30 1
			(pin MICOMPLETIONRAMWRITEDATAU30 input)
			(conn MICOMPLETIONRAMWRITEDATAU30 MICOMPLETIONRAMWRITEDATAU30 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU30)
		)
		(element MICOMPLETIONRAMWRITEDATAU31 1
			(pin MICOMPLETIONRAMWRITEDATAU31 input)
			(conn MICOMPLETIONRAMWRITEDATAU31 MICOMPLETIONRAMWRITEDATAU31 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU31)
		)
		(element MICOMPLETIONRAMWRITEDATAU32 1
			(pin MICOMPLETIONRAMWRITEDATAU32 input)
			(conn MICOMPLETIONRAMWRITEDATAU32 MICOMPLETIONRAMWRITEDATAU32 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU32)
		)
		(element MICOMPLETIONRAMWRITEDATAU33 1
			(pin MICOMPLETIONRAMWRITEDATAU33 input)
			(conn MICOMPLETIONRAMWRITEDATAU33 MICOMPLETIONRAMWRITEDATAU33 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU33)
		)
		(element MICOMPLETIONRAMWRITEDATAU34 1
			(pin MICOMPLETIONRAMWRITEDATAU34 input)
			(conn MICOMPLETIONRAMWRITEDATAU34 MICOMPLETIONRAMWRITEDATAU34 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU34)
		)
		(element MICOMPLETIONRAMWRITEDATAU35 1
			(pin MICOMPLETIONRAMWRITEDATAU35 input)
			(conn MICOMPLETIONRAMWRITEDATAU35 MICOMPLETIONRAMWRITEDATAU35 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU35)
		)
		(element MICOMPLETIONRAMWRITEDATAU36 1
			(pin MICOMPLETIONRAMWRITEDATAU36 input)
			(conn MICOMPLETIONRAMWRITEDATAU36 MICOMPLETIONRAMWRITEDATAU36 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU36)
		)
		(element MICOMPLETIONRAMWRITEDATAU37 1
			(pin MICOMPLETIONRAMWRITEDATAU37 input)
			(conn MICOMPLETIONRAMWRITEDATAU37 MICOMPLETIONRAMWRITEDATAU37 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU37)
		)
		(element MICOMPLETIONRAMWRITEDATAU38 1
			(pin MICOMPLETIONRAMWRITEDATAU38 input)
			(conn MICOMPLETIONRAMWRITEDATAU38 MICOMPLETIONRAMWRITEDATAU38 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU38)
		)
		(element MICOMPLETIONRAMWRITEDATAU39 1
			(pin MICOMPLETIONRAMWRITEDATAU39 input)
			(conn MICOMPLETIONRAMWRITEDATAU39 MICOMPLETIONRAMWRITEDATAU39 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU39)
		)
		(element MICOMPLETIONRAMWRITEDATAU40 1
			(pin MICOMPLETIONRAMWRITEDATAU40 input)
			(conn MICOMPLETIONRAMWRITEDATAU40 MICOMPLETIONRAMWRITEDATAU40 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU40)
		)
		(element MICOMPLETIONRAMWRITEDATAU41 1
			(pin MICOMPLETIONRAMWRITEDATAU41 input)
			(conn MICOMPLETIONRAMWRITEDATAU41 MICOMPLETIONRAMWRITEDATAU41 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU41)
		)
		(element MICOMPLETIONRAMWRITEDATAU42 1
			(pin MICOMPLETIONRAMWRITEDATAU42 input)
			(conn MICOMPLETIONRAMWRITEDATAU42 MICOMPLETIONRAMWRITEDATAU42 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU42)
		)
		(element MICOMPLETIONRAMWRITEDATAU43 1
			(pin MICOMPLETIONRAMWRITEDATAU43 input)
			(conn MICOMPLETIONRAMWRITEDATAU43 MICOMPLETIONRAMWRITEDATAU43 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU43)
		)
		(element MICOMPLETIONRAMWRITEDATAU44 1
			(pin MICOMPLETIONRAMWRITEDATAU44 input)
			(conn MICOMPLETIONRAMWRITEDATAU44 MICOMPLETIONRAMWRITEDATAU44 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU44)
		)
		(element MICOMPLETIONRAMWRITEDATAU45 1
			(pin MICOMPLETIONRAMWRITEDATAU45 input)
			(conn MICOMPLETIONRAMWRITEDATAU45 MICOMPLETIONRAMWRITEDATAU45 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU45)
		)
		(element MICOMPLETIONRAMWRITEDATAU46 1
			(pin MICOMPLETIONRAMWRITEDATAU46 input)
			(conn MICOMPLETIONRAMWRITEDATAU46 MICOMPLETIONRAMWRITEDATAU46 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU46)
		)
		(element MICOMPLETIONRAMWRITEDATAU47 1
			(pin MICOMPLETIONRAMWRITEDATAU47 input)
			(conn MICOMPLETIONRAMWRITEDATAU47 MICOMPLETIONRAMWRITEDATAU47 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU47)
		)
		(element MICOMPLETIONRAMWRITEDATAU48 1
			(pin MICOMPLETIONRAMWRITEDATAU48 input)
			(conn MICOMPLETIONRAMWRITEDATAU48 MICOMPLETIONRAMWRITEDATAU48 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU48)
		)
		(element MICOMPLETIONRAMWRITEDATAU49 1
			(pin MICOMPLETIONRAMWRITEDATAU49 input)
			(conn MICOMPLETIONRAMWRITEDATAU49 MICOMPLETIONRAMWRITEDATAU49 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU49)
		)
		(element MICOMPLETIONRAMWRITEDATAU50 1
			(pin MICOMPLETIONRAMWRITEDATAU50 input)
			(conn MICOMPLETIONRAMWRITEDATAU50 MICOMPLETIONRAMWRITEDATAU50 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU50)
		)
		(element MICOMPLETIONRAMWRITEDATAU51 1
			(pin MICOMPLETIONRAMWRITEDATAU51 input)
			(conn MICOMPLETIONRAMWRITEDATAU51 MICOMPLETIONRAMWRITEDATAU51 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU51)
		)
		(element MICOMPLETIONRAMWRITEDATAU52 1
			(pin MICOMPLETIONRAMWRITEDATAU52 input)
			(conn MICOMPLETIONRAMWRITEDATAU52 MICOMPLETIONRAMWRITEDATAU52 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU52)
		)
		(element MICOMPLETIONRAMWRITEDATAU53 1
			(pin MICOMPLETIONRAMWRITEDATAU53 input)
			(conn MICOMPLETIONRAMWRITEDATAU53 MICOMPLETIONRAMWRITEDATAU53 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU53)
		)
		(element MICOMPLETIONRAMWRITEDATAU54 1
			(pin MICOMPLETIONRAMWRITEDATAU54 input)
			(conn MICOMPLETIONRAMWRITEDATAU54 MICOMPLETIONRAMWRITEDATAU54 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU54)
		)
		(element MICOMPLETIONRAMWRITEDATAU55 1
			(pin MICOMPLETIONRAMWRITEDATAU55 input)
			(conn MICOMPLETIONRAMWRITEDATAU55 MICOMPLETIONRAMWRITEDATAU55 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU55)
		)
		(element MICOMPLETIONRAMWRITEDATAU56 1
			(pin MICOMPLETIONRAMWRITEDATAU56 input)
			(conn MICOMPLETIONRAMWRITEDATAU56 MICOMPLETIONRAMWRITEDATAU56 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU56)
		)
		(element MICOMPLETIONRAMWRITEDATAU57 1
			(pin MICOMPLETIONRAMWRITEDATAU57 input)
			(conn MICOMPLETIONRAMWRITEDATAU57 MICOMPLETIONRAMWRITEDATAU57 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU57)
		)
		(element MICOMPLETIONRAMWRITEDATAU58 1
			(pin MICOMPLETIONRAMWRITEDATAU58 input)
			(conn MICOMPLETIONRAMWRITEDATAU58 MICOMPLETIONRAMWRITEDATAU58 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU58)
		)
		(element MICOMPLETIONRAMWRITEDATAU59 1
			(pin MICOMPLETIONRAMWRITEDATAU59 input)
			(conn MICOMPLETIONRAMWRITEDATAU59 MICOMPLETIONRAMWRITEDATAU59 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU59)
		)
		(element MICOMPLETIONRAMWRITEDATAU60 1
			(pin MICOMPLETIONRAMWRITEDATAU60 input)
			(conn MICOMPLETIONRAMWRITEDATAU60 MICOMPLETIONRAMWRITEDATAU60 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU60)
		)
		(element MICOMPLETIONRAMWRITEDATAU61 1
			(pin MICOMPLETIONRAMWRITEDATAU61 input)
			(conn MICOMPLETIONRAMWRITEDATAU61 MICOMPLETIONRAMWRITEDATAU61 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU61)
		)
		(element MICOMPLETIONRAMWRITEDATAU62 1
			(pin MICOMPLETIONRAMWRITEDATAU62 input)
			(conn MICOMPLETIONRAMWRITEDATAU62 MICOMPLETIONRAMWRITEDATAU62 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU62)
		)
		(element MICOMPLETIONRAMWRITEDATAU63 1
			(pin MICOMPLETIONRAMWRITEDATAU63 input)
			(conn MICOMPLETIONRAMWRITEDATAU63 MICOMPLETIONRAMWRITEDATAU63 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU63)
		)
		(element MICOMPLETIONRAMWRITEDATAU64 1
			(pin MICOMPLETIONRAMWRITEDATAU64 input)
			(conn MICOMPLETIONRAMWRITEDATAU64 MICOMPLETIONRAMWRITEDATAU64 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU64)
		)
		(element MICOMPLETIONRAMWRITEDATAU65 1
			(pin MICOMPLETIONRAMWRITEDATAU65 input)
			(conn MICOMPLETIONRAMWRITEDATAU65 MICOMPLETIONRAMWRITEDATAU65 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU65)
		)
		(element MICOMPLETIONRAMWRITEDATAU66 1
			(pin MICOMPLETIONRAMWRITEDATAU66 input)
			(conn MICOMPLETIONRAMWRITEDATAU66 MICOMPLETIONRAMWRITEDATAU66 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU66)
		)
		(element MICOMPLETIONRAMWRITEDATAU67 1
			(pin MICOMPLETIONRAMWRITEDATAU67 input)
			(conn MICOMPLETIONRAMWRITEDATAU67 MICOMPLETIONRAMWRITEDATAU67 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU67)
		)
		(element MICOMPLETIONRAMWRITEDATAU68 1
			(pin MICOMPLETIONRAMWRITEDATAU68 input)
			(conn MICOMPLETIONRAMWRITEDATAU68 MICOMPLETIONRAMWRITEDATAU68 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU68)
		)
		(element MICOMPLETIONRAMWRITEDATAU69 1
			(pin MICOMPLETIONRAMWRITEDATAU69 input)
			(conn MICOMPLETIONRAMWRITEDATAU69 MICOMPLETIONRAMWRITEDATAU69 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU69)
		)
		(element MICOMPLETIONRAMWRITEDATAU70 1
			(pin MICOMPLETIONRAMWRITEDATAU70 input)
			(conn MICOMPLETIONRAMWRITEDATAU70 MICOMPLETIONRAMWRITEDATAU70 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU70)
		)
		(element MICOMPLETIONRAMWRITEDATAU71 1
			(pin MICOMPLETIONRAMWRITEDATAU71 input)
			(conn MICOMPLETIONRAMWRITEDATAU71 MICOMPLETIONRAMWRITEDATAU71 <== PCIE_3_0 MICOMPLETIONRAMWRITEDATAU71)
		)
		(element MICOMPLETIONRAMWRITEENABLEL0 1
			(pin MICOMPLETIONRAMWRITEENABLEL0 input)
			(conn MICOMPLETIONRAMWRITEENABLEL0 MICOMPLETIONRAMWRITEENABLEL0 <== PCIE_3_0 MICOMPLETIONRAMWRITEENABLEL0)
		)
		(element MICOMPLETIONRAMWRITEENABLEL1 1
			(pin MICOMPLETIONRAMWRITEENABLEL1 input)
			(conn MICOMPLETIONRAMWRITEENABLEL1 MICOMPLETIONRAMWRITEENABLEL1 <== PCIE_3_0 MICOMPLETIONRAMWRITEENABLEL1)
		)
		(element MICOMPLETIONRAMWRITEENABLEL2 1
			(pin MICOMPLETIONRAMWRITEENABLEL2 input)
			(conn MICOMPLETIONRAMWRITEENABLEL2 MICOMPLETIONRAMWRITEENABLEL2 <== PCIE_3_0 MICOMPLETIONRAMWRITEENABLEL2)
		)
		(element MICOMPLETIONRAMWRITEENABLEL3 1
			(pin MICOMPLETIONRAMWRITEENABLEL3 input)
			(conn MICOMPLETIONRAMWRITEENABLEL3 MICOMPLETIONRAMWRITEENABLEL3 <== PCIE_3_0 MICOMPLETIONRAMWRITEENABLEL3)
		)
		(element MICOMPLETIONRAMWRITEENABLEU0 1
			(pin MICOMPLETIONRAMWRITEENABLEU0 input)
			(conn MICOMPLETIONRAMWRITEENABLEU0 MICOMPLETIONRAMWRITEENABLEU0 <== PCIE_3_0 MICOMPLETIONRAMWRITEENABLEU0)
		)
		(element MICOMPLETIONRAMWRITEENABLEU1 1
			(pin MICOMPLETIONRAMWRITEENABLEU1 input)
			(conn MICOMPLETIONRAMWRITEENABLEU1 MICOMPLETIONRAMWRITEENABLEU1 <== PCIE_3_0 MICOMPLETIONRAMWRITEENABLEU1)
		)
		(element MICOMPLETIONRAMWRITEENABLEU2 1
			(pin MICOMPLETIONRAMWRITEENABLEU2 input)
			(conn MICOMPLETIONRAMWRITEENABLEU2 MICOMPLETIONRAMWRITEENABLEU2 <== PCIE_3_0 MICOMPLETIONRAMWRITEENABLEU2)
		)
		(element MICOMPLETIONRAMWRITEENABLEU3 1
			(pin MICOMPLETIONRAMWRITEENABLEU3 input)
			(conn MICOMPLETIONRAMWRITEENABLEU3 MICOMPLETIONRAMWRITEENABLEU3 <== PCIE_3_0 MICOMPLETIONRAMWRITEENABLEU3)
		)
		(element MIREPLAYRAMADDRESS0 1
			(pin MIREPLAYRAMADDRESS0 input)
			(conn MIREPLAYRAMADDRESS0 MIREPLAYRAMADDRESS0 <== PCIE_3_0 MIREPLAYRAMADDRESS0)
		)
		(element MIREPLAYRAMADDRESS1 1
			(pin MIREPLAYRAMADDRESS1 input)
			(conn MIREPLAYRAMADDRESS1 MIREPLAYRAMADDRESS1 <== PCIE_3_0 MIREPLAYRAMADDRESS1)
		)
		(element MIREPLAYRAMADDRESS2 1
			(pin MIREPLAYRAMADDRESS2 input)
			(conn MIREPLAYRAMADDRESS2 MIREPLAYRAMADDRESS2 <== PCIE_3_0 MIREPLAYRAMADDRESS2)
		)
		(element MIREPLAYRAMADDRESS3 1
			(pin MIREPLAYRAMADDRESS3 input)
			(conn MIREPLAYRAMADDRESS3 MIREPLAYRAMADDRESS3 <== PCIE_3_0 MIREPLAYRAMADDRESS3)
		)
		(element MIREPLAYRAMADDRESS4 1
			(pin MIREPLAYRAMADDRESS4 input)
			(conn MIREPLAYRAMADDRESS4 MIREPLAYRAMADDRESS4 <== PCIE_3_0 MIREPLAYRAMADDRESS4)
		)
		(element MIREPLAYRAMADDRESS5 1
			(pin MIREPLAYRAMADDRESS5 input)
			(conn MIREPLAYRAMADDRESS5 MIREPLAYRAMADDRESS5 <== PCIE_3_0 MIREPLAYRAMADDRESS5)
		)
		(element MIREPLAYRAMADDRESS6 1
			(pin MIREPLAYRAMADDRESS6 input)
			(conn MIREPLAYRAMADDRESS6 MIREPLAYRAMADDRESS6 <== PCIE_3_0 MIREPLAYRAMADDRESS6)
		)
		(element MIREPLAYRAMADDRESS7 1
			(pin MIREPLAYRAMADDRESS7 input)
			(conn MIREPLAYRAMADDRESS7 MIREPLAYRAMADDRESS7 <== PCIE_3_0 MIREPLAYRAMADDRESS7)
		)
		(element MIREPLAYRAMADDRESS8 1
			(pin MIREPLAYRAMADDRESS8 input)
			(conn MIREPLAYRAMADDRESS8 MIREPLAYRAMADDRESS8 <== PCIE_3_0 MIREPLAYRAMADDRESS8)
		)
		(element MIREPLAYRAMREADDATA0 1
			(pin MIREPLAYRAMREADDATA0 output)
			(conn MIREPLAYRAMREADDATA0 MIREPLAYRAMREADDATA0 ==> PCIE_3_0 MIREPLAYRAMREADDATA0)
		)
		(element MIREPLAYRAMREADDATA1 1
			(pin MIREPLAYRAMREADDATA1 output)
			(conn MIREPLAYRAMREADDATA1 MIREPLAYRAMREADDATA1 ==> PCIE_3_0 MIREPLAYRAMREADDATA1)
		)
		(element MIREPLAYRAMREADDATA2 1
			(pin MIREPLAYRAMREADDATA2 output)
			(conn MIREPLAYRAMREADDATA2 MIREPLAYRAMREADDATA2 ==> PCIE_3_0 MIREPLAYRAMREADDATA2)
		)
		(element MIREPLAYRAMREADDATA3 1
			(pin MIREPLAYRAMREADDATA3 output)
			(conn MIREPLAYRAMREADDATA3 MIREPLAYRAMREADDATA3 ==> PCIE_3_0 MIREPLAYRAMREADDATA3)
		)
		(element MIREPLAYRAMREADDATA4 1
			(pin MIREPLAYRAMREADDATA4 output)
			(conn MIREPLAYRAMREADDATA4 MIREPLAYRAMREADDATA4 ==> PCIE_3_0 MIREPLAYRAMREADDATA4)
		)
		(element MIREPLAYRAMREADDATA5 1
			(pin MIREPLAYRAMREADDATA5 output)
			(conn MIREPLAYRAMREADDATA5 MIREPLAYRAMREADDATA5 ==> PCIE_3_0 MIREPLAYRAMREADDATA5)
		)
		(element MIREPLAYRAMREADDATA6 1
			(pin MIREPLAYRAMREADDATA6 output)
			(conn MIREPLAYRAMREADDATA6 MIREPLAYRAMREADDATA6 ==> PCIE_3_0 MIREPLAYRAMREADDATA6)
		)
		(element MIREPLAYRAMREADDATA7 1
			(pin MIREPLAYRAMREADDATA7 output)
			(conn MIREPLAYRAMREADDATA7 MIREPLAYRAMREADDATA7 ==> PCIE_3_0 MIREPLAYRAMREADDATA7)
		)
		(element MIREPLAYRAMREADDATA8 1
			(pin MIREPLAYRAMREADDATA8 output)
			(conn MIREPLAYRAMREADDATA8 MIREPLAYRAMREADDATA8 ==> PCIE_3_0 MIREPLAYRAMREADDATA8)
		)
		(element MIREPLAYRAMREADDATA9 1
			(pin MIREPLAYRAMREADDATA9 output)
			(conn MIREPLAYRAMREADDATA9 MIREPLAYRAMREADDATA9 ==> PCIE_3_0 MIREPLAYRAMREADDATA9)
		)
		(element MIREPLAYRAMREADDATA10 1
			(pin MIREPLAYRAMREADDATA10 output)
			(conn MIREPLAYRAMREADDATA10 MIREPLAYRAMREADDATA10 ==> PCIE_3_0 MIREPLAYRAMREADDATA10)
		)
		(element MIREPLAYRAMREADDATA11 1
			(pin MIREPLAYRAMREADDATA11 output)
			(conn MIREPLAYRAMREADDATA11 MIREPLAYRAMREADDATA11 ==> PCIE_3_0 MIREPLAYRAMREADDATA11)
		)
		(element MIREPLAYRAMREADDATA12 1
			(pin MIREPLAYRAMREADDATA12 output)
			(conn MIREPLAYRAMREADDATA12 MIREPLAYRAMREADDATA12 ==> PCIE_3_0 MIREPLAYRAMREADDATA12)
		)
		(element MIREPLAYRAMREADDATA13 1
			(pin MIREPLAYRAMREADDATA13 output)
			(conn MIREPLAYRAMREADDATA13 MIREPLAYRAMREADDATA13 ==> PCIE_3_0 MIREPLAYRAMREADDATA13)
		)
		(element MIREPLAYRAMREADDATA14 1
			(pin MIREPLAYRAMREADDATA14 output)
			(conn MIREPLAYRAMREADDATA14 MIREPLAYRAMREADDATA14 ==> PCIE_3_0 MIREPLAYRAMREADDATA14)
		)
		(element MIREPLAYRAMREADDATA15 1
			(pin MIREPLAYRAMREADDATA15 output)
			(conn MIREPLAYRAMREADDATA15 MIREPLAYRAMREADDATA15 ==> PCIE_3_0 MIREPLAYRAMREADDATA15)
		)
		(element MIREPLAYRAMREADDATA16 1
			(pin MIREPLAYRAMREADDATA16 output)
			(conn MIREPLAYRAMREADDATA16 MIREPLAYRAMREADDATA16 ==> PCIE_3_0 MIREPLAYRAMREADDATA16)
		)
		(element MIREPLAYRAMREADDATA17 1
			(pin MIREPLAYRAMREADDATA17 output)
			(conn MIREPLAYRAMREADDATA17 MIREPLAYRAMREADDATA17 ==> PCIE_3_0 MIREPLAYRAMREADDATA17)
		)
		(element MIREPLAYRAMREADDATA18 1
			(pin MIREPLAYRAMREADDATA18 output)
			(conn MIREPLAYRAMREADDATA18 MIREPLAYRAMREADDATA18 ==> PCIE_3_0 MIREPLAYRAMREADDATA18)
		)
		(element MIREPLAYRAMREADDATA19 1
			(pin MIREPLAYRAMREADDATA19 output)
			(conn MIREPLAYRAMREADDATA19 MIREPLAYRAMREADDATA19 ==> PCIE_3_0 MIREPLAYRAMREADDATA19)
		)
		(element MIREPLAYRAMREADDATA20 1
			(pin MIREPLAYRAMREADDATA20 output)
			(conn MIREPLAYRAMREADDATA20 MIREPLAYRAMREADDATA20 ==> PCIE_3_0 MIREPLAYRAMREADDATA20)
		)
		(element MIREPLAYRAMREADDATA21 1
			(pin MIREPLAYRAMREADDATA21 output)
			(conn MIREPLAYRAMREADDATA21 MIREPLAYRAMREADDATA21 ==> PCIE_3_0 MIREPLAYRAMREADDATA21)
		)
		(element MIREPLAYRAMREADDATA22 1
			(pin MIREPLAYRAMREADDATA22 output)
			(conn MIREPLAYRAMREADDATA22 MIREPLAYRAMREADDATA22 ==> PCIE_3_0 MIREPLAYRAMREADDATA22)
		)
		(element MIREPLAYRAMREADDATA23 1
			(pin MIREPLAYRAMREADDATA23 output)
			(conn MIREPLAYRAMREADDATA23 MIREPLAYRAMREADDATA23 ==> PCIE_3_0 MIREPLAYRAMREADDATA23)
		)
		(element MIREPLAYRAMREADDATA24 1
			(pin MIREPLAYRAMREADDATA24 output)
			(conn MIREPLAYRAMREADDATA24 MIREPLAYRAMREADDATA24 ==> PCIE_3_0 MIREPLAYRAMREADDATA24)
		)
		(element MIREPLAYRAMREADDATA25 1
			(pin MIREPLAYRAMREADDATA25 output)
			(conn MIREPLAYRAMREADDATA25 MIREPLAYRAMREADDATA25 ==> PCIE_3_0 MIREPLAYRAMREADDATA25)
		)
		(element MIREPLAYRAMREADDATA26 1
			(pin MIREPLAYRAMREADDATA26 output)
			(conn MIREPLAYRAMREADDATA26 MIREPLAYRAMREADDATA26 ==> PCIE_3_0 MIREPLAYRAMREADDATA26)
		)
		(element MIREPLAYRAMREADDATA27 1
			(pin MIREPLAYRAMREADDATA27 output)
			(conn MIREPLAYRAMREADDATA27 MIREPLAYRAMREADDATA27 ==> PCIE_3_0 MIREPLAYRAMREADDATA27)
		)
		(element MIREPLAYRAMREADDATA28 1
			(pin MIREPLAYRAMREADDATA28 output)
			(conn MIREPLAYRAMREADDATA28 MIREPLAYRAMREADDATA28 ==> PCIE_3_0 MIREPLAYRAMREADDATA28)
		)
		(element MIREPLAYRAMREADDATA29 1
			(pin MIREPLAYRAMREADDATA29 output)
			(conn MIREPLAYRAMREADDATA29 MIREPLAYRAMREADDATA29 ==> PCIE_3_0 MIREPLAYRAMREADDATA29)
		)
		(element MIREPLAYRAMREADDATA30 1
			(pin MIREPLAYRAMREADDATA30 output)
			(conn MIREPLAYRAMREADDATA30 MIREPLAYRAMREADDATA30 ==> PCIE_3_0 MIREPLAYRAMREADDATA30)
		)
		(element MIREPLAYRAMREADDATA31 1
			(pin MIREPLAYRAMREADDATA31 output)
			(conn MIREPLAYRAMREADDATA31 MIREPLAYRAMREADDATA31 ==> PCIE_3_0 MIREPLAYRAMREADDATA31)
		)
		(element MIREPLAYRAMREADDATA32 1
			(pin MIREPLAYRAMREADDATA32 output)
			(conn MIREPLAYRAMREADDATA32 MIREPLAYRAMREADDATA32 ==> PCIE_3_0 MIREPLAYRAMREADDATA32)
		)
		(element MIREPLAYRAMREADDATA33 1
			(pin MIREPLAYRAMREADDATA33 output)
			(conn MIREPLAYRAMREADDATA33 MIREPLAYRAMREADDATA33 ==> PCIE_3_0 MIREPLAYRAMREADDATA33)
		)
		(element MIREPLAYRAMREADDATA34 1
			(pin MIREPLAYRAMREADDATA34 output)
			(conn MIREPLAYRAMREADDATA34 MIREPLAYRAMREADDATA34 ==> PCIE_3_0 MIREPLAYRAMREADDATA34)
		)
		(element MIREPLAYRAMREADDATA35 1
			(pin MIREPLAYRAMREADDATA35 output)
			(conn MIREPLAYRAMREADDATA35 MIREPLAYRAMREADDATA35 ==> PCIE_3_0 MIREPLAYRAMREADDATA35)
		)
		(element MIREPLAYRAMREADDATA36 1
			(pin MIREPLAYRAMREADDATA36 output)
			(conn MIREPLAYRAMREADDATA36 MIREPLAYRAMREADDATA36 ==> PCIE_3_0 MIREPLAYRAMREADDATA36)
		)
		(element MIREPLAYRAMREADDATA37 1
			(pin MIREPLAYRAMREADDATA37 output)
			(conn MIREPLAYRAMREADDATA37 MIREPLAYRAMREADDATA37 ==> PCIE_3_0 MIREPLAYRAMREADDATA37)
		)
		(element MIREPLAYRAMREADDATA38 1
			(pin MIREPLAYRAMREADDATA38 output)
			(conn MIREPLAYRAMREADDATA38 MIREPLAYRAMREADDATA38 ==> PCIE_3_0 MIREPLAYRAMREADDATA38)
		)
		(element MIREPLAYRAMREADDATA39 1
			(pin MIREPLAYRAMREADDATA39 output)
			(conn MIREPLAYRAMREADDATA39 MIREPLAYRAMREADDATA39 ==> PCIE_3_0 MIREPLAYRAMREADDATA39)
		)
		(element MIREPLAYRAMREADDATA40 1
			(pin MIREPLAYRAMREADDATA40 output)
			(conn MIREPLAYRAMREADDATA40 MIREPLAYRAMREADDATA40 ==> PCIE_3_0 MIREPLAYRAMREADDATA40)
		)
		(element MIREPLAYRAMREADDATA41 1
			(pin MIREPLAYRAMREADDATA41 output)
			(conn MIREPLAYRAMREADDATA41 MIREPLAYRAMREADDATA41 ==> PCIE_3_0 MIREPLAYRAMREADDATA41)
		)
		(element MIREPLAYRAMREADDATA42 1
			(pin MIREPLAYRAMREADDATA42 output)
			(conn MIREPLAYRAMREADDATA42 MIREPLAYRAMREADDATA42 ==> PCIE_3_0 MIREPLAYRAMREADDATA42)
		)
		(element MIREPLAYRAMREADDATA43 1
			(pin MIREPLAYRAMREADDATA43 output)
			(conn MIREPLAYRAMREADDATA43 MIREPLAYRAMREADDATA43 ==> PCIE_3_0 MIREPLAYRAMREADDATA43)
		)
		(element MIREPLAYRAMREADDATA44 1
			(pin MIREPLAYRAMREADDATA44 output)
			(conn MIREPLAYRAMREADDATA44 MIREPLAYRAMREADDATA44 ==> PCIE_3_0 MIREPLAYRAMREADDATA44)
		)
		(element MIREPLAYRAMREADDATA45 1
			(pin MIREPLAYRAMREADDATA45 output)
			(conn MIREPLAYRAMREADDATA45 MIREPLAYRAMREADDATA45 ==> PCIE_3_0 MIREPLAYRAMREADDATA45)
		)
		(element MIREPLAYRAMREADDATA46 1
			(pin MIREPLAYRAMREADDATA46 output)
			(conn MIREPLAYRAMREADDATA46 MIREPLAYRAMREADDATA46 ==> PCIE_3_0 MIREPLAYRAMREADDATA46)
		)
		(element MIREPLAYRAMREADDATA47 1
			(pin MIREPLAYRAMREADDATA47 output)
			(conn MIREPLAYRAMREADDATA47 MIREPLAYRAMREADDATA47 ==> PCIE_3_0 MIREPLAYRAMREADDATA47)
		)
		(element MIREPLAYRAMREADDATA48 1
			(pin MIREPLAYRAMREADDATA48 output)
			(conn MIREPLAYRAMREADDATA48 MIREPLAYRAMREADDATA48 ==> PCIE_3_0 MIREPLAYRAMREADDATA48)
		)
		(element MIREPLAYRAMREADDATA49 1
			(pin MIREPLAYRAMREADDATA49 output)
			(conn MIREPLAYRAMREADDATA49 MIREPLAYRAMREADDATA49 ==> PCIE_3_0 MIREPLAYRAMREADDATA49)
		)
		(element MIREPLAYRAMREADDATA50 1
			(pin MIREPLAYRAMREADDATA50 output)
			(conn MIREPLAYRAMREADDATA50 MIREPLAYRAMREADDATA50 ==> PCIE_3_0 MIREPLAYRAMREADDATA50)
		)
		(element MIREPLAYRAMREADDATA51 1
			(pin MIREPLAYRAMREADDATA51 output)
			(conn MIREPLAYRAMREADDATA51 MIREPLAYRAMREADDATA51 ==> PCIE_3_0 MIREPLAYRAMREADDATA51)
		)
		(element MIREPLAYRAMREADDATA52 1
			(pin MIREPLAYRAMREADDATA52 output)
			(conn MIREPLAYRAMREADDATA52 MIREPLAYRAMREADDATA52 ==> PCIE_3_0 MIREPLAYRAMREADDATA52)
		)
		(element MIREPLAYRAMREADDATA53 1
			(pin MIREPLAYRAMREADDATA53 output)
			(conn MIREPLAYRAMREADDATA53 MIREPLAYRAMREADDATA53 ==> PCIE_3_0 MIREPLAYRAMREADDATA53)
		)
		(element MIREPLAYRAMREADDATA54 1
			(pin MIREPLAYRAMREADDATA54 output)
			(conn MIREPLAYRAMREADDATA54 MIREPLAYRAMREADDATA54 ==> PCIE_3_0 MIREPLAYRAMREADDATA54)
		)
		(element MIREPLAYRAMREADDATA55 1
			(pin MIREPLAYRAMREADDATA55 output)
			(conn MIREPLAYRAMREADDATA55 MIREPLAYRAMREADDATA55 ==> PCIE_3_0 MIREPLAYRAMREADDATA55)
		)
		(element MIREPLAYRAMREADDATA56 1
			(pin MIREPLAYRAMREADDATA56 output)
			(conn MIREPLAYRAMREADDATA56 MIREPLAYRAMREADDATA56 ==> PCIE_3_0 MIREPLAYRAMREADDATA56)
		)
		(element MIREPLAYRAMREADDATA57 1
			(pin MIREPLAYRAMREADDATA57 output)
			(conn MIREPLAYRAMREADDATA57 MIREPLAYRAMREADDATA57 ==> PCIE_3_0 MIREPLAYRAMREADDATA57)
		)
		(element MIREPLAYRAMREADDATA58 1
			(pin MIREPLAYRAMREADDATA58 output)
			(conn MIREPLAYRAMREADDATA58 MIREPLAYRAMREADDATA58 ==> PCIE_3_0 MIREPLAYRAMREADDATA58)
		)
		(element MIREPLAYRAMREADDATA59 1
			(pin MIREPLAYRAMREADDATA59 output)
			(conn MIREPLAYRAMREADDATA59 MIREPLAYRAMREADDATA59 ==> PCIE_3_0 MIREPLAYRAMREADDATA59)
		)
		(element MIREPLAYRAMREADDATA60 1
			(pin MIREPLAYRAMREADDATA60 output)
			(conn MIREPLAYRAMREADDATA60 MIREPLAYRAMREADDATA60 ==> PCIE_3_0 MIREPLAYRAMREADDATA60)
		)
		(element MIREPLAYRAMREADDATA61 1
			(pin MIREPLAYRAMREADDATA61 output)
			(conn MIREPLAYRAMREADDATA61 MIREPLAYRAMREADDATA61 ==> PCIE_3_0 MIREPLAYRAMREADDATA61)
		)
		(element MIREPLAYRAMREADDATA62 1
			(pin MIREPLAYRAMREADDATA62 output)
			(conn MIREPLAYRAMREADDATA62 MIREPLAYRAMREADDATA62 ==> PCIE_3_0 MIREPLAYRAMREADDATA62)
		)
		(element MIREPLAYRAMREADDATA63 1
			(pin MIREPLAYRAMREADDATA63 output)
			(conn MIREPLAYRAMREADDATA63 MIREPLAYRAMREADDATA63 ==> PCIE_3_0 MIREPLAYRAMREADDATA63)
		)
		(element MIREPLAYRAMREADDATA64 1
			(pin MIREPLAYRAMREADDATA64 output)
			(conn MIREPLAYRAMREADDATA64 MIREPLAYRAMREADDATA64 ==> PCIE_3_0 MIREPLAYRAMREADDATA64)
		)
		(element MIREPLAYRAMREADDATA65 1
			(pin MIREPLAYRAMREADDATA65 output)
			(conn MIREPLAYRAMREADDATA65 MIREPLAYRAMREADDATA65 ==> PCIE_3_0 MIREPLAYRAMREADDATA65)
		)
		(element MIREPLAYRAMREADDATA66 1
			(pin MIREPLAYRAMREADDATA66 output)
			(conn MIREPLAYRAMREADDATA66 MIREPLAYRAMREADDATA66 ==> PCIE_3_0 MIREPLAYRAMREADDATA66)
		)
		(element MIREPLAYRAMREADDATA67 1
			(pin MIREPLAYRAMREADDATA67 output)
			(conn MIREPLAYRAMREADDATA67 MIREPLAYRAMREADDATA67 ==> PCIE_3_0 MIREPLAYRAMREADDATA67)
		)
		(element MIREPLAYRAMREADDATA68 1
			(pin MIREPLAYRAMREADDATA68 output)
			(conn MIREPLAYRAMREADDATA68 MIREPLAYRAMREADDATA68 ==> PCIE_3_0 MIREPLAYRAMREADDATA68)
		)
		(element MIREPLAYRAMREADDATA69 1
			(pin MIREPLAYRAMREADDATA69 output)
			(conn MIREPLAYRAMREADDATA69 MIREPLAYRAMREADDATA69 ==> PCIE_3_0 MIREPLAYRAMREADDATA69)
		)
		(element MIREPLAYRAMREADDATA70 1
			(pin MIREPLAYRAMREADDATA70 output)
			(conn MIREPLAYRAMREADDATA70 MIREPLAYRAMREADDATA70 ==> PCIE_3_0 MIREPLAYRAMREADDATA70)
		)
		(element MIREPLAYRAMREADDATA71 1
			(pin MIREPLAYRAMREADDATA71 output)
			(conn MIREPLAYRAMREADDATA71 MIREPLAYRAMREADDATA71 ==> PCIE_3_0 MIREPLAYRAMREADDATA71)
		)
		(element MIREPLAYRAMREADDATA72 1
			(pin MIREPLAYRAMREADDATA72 output)
			(conn MIREPLAYRAMREADDATA72 MIREPLAYRAMREADDATA72 ==> PCIE_3_0 MIREPLAYRAMREADDATA72)
		)
		(element MIREPLAYRAMREADDATA73 1
			(pin MIREPLAYRAMREADDATA73 output)
			(conn MIREPLAYRAMREADDATA73 MIREPLAYRAMREADDATA73 ==> PCIE_3_0 MIREPLAYRAMREADDATA73)
		)
		(element MIREPLAYRAMREADDATA74 1
			(pin MIREPLAYRAMREADDATA74 output)
			(conn MIREPLAYRAMREADDATA74 MIREPLAYRAMREADDATA74 ==> PCIE_3_0 MIREPLAYRAMREADDATA74)
		)
		(element MIREPLAYRAMREADDATA75 1
			(pin MIREPLAYRAMREADDATA75 output)
			(conn MIREPLAYRAMREADDATA75 MIREPLAYRAMREADDATA75 ==> PCIE_3_0 MIREPLAYRAMREADDATA75)
		)
		(element MIREPLAYRAMREADDATA76 1
			(pin MIREPLAYRAMREADDATA76 output)
			(conn MIREPLAYRAMREADDATA76 MIREPLAYRAMREADDATA76 ==> PCIE_3_0 MIREPLAYRAMREADDATA76)
		)
		(element MIREPLAYRAMREADDATA77 1
			(pin MIREPLAYRAMREADDATA77 output)
			(conn MIREPLAYRAMREADDATA77 MIREPLAYRAMREADDATA77 ==> PCIE_3_0 MIREPLAYRAMREADDATA77)
		)
		(element MIREPLAYRAMREADDATA78 1
			(pin MIREPLAYRAMREADDATA78 output)
			(conn MIREPLAYRAMREADDATA78 MIREPLAYRAMREADDATA78 ==> PCIE_3_0 MIREPLAYRAMREADDATA78)
		)
		(element MIREPLAYRAMREADDATA79 1
			(pin MIREPLAYRAMREADDATA79 output)
			(conn MIREPLAYRAMREADDATA79 MIREPLAYRAMREADDATA79 ==> PCIE_3_0 MIREPLAYRAMREADDATA79)
		)
		(element MIREPLAYRAMREADDATA80 1
			(pin MIREPLAYRAMREADDATA80 output)
			(conn MIREPLAYRAMREADDATA80 MIREPLAYRAMREADDATA80 ==> PCIE_3_0 MIREPLAYRAMREADDATA80)
		)
		(element MIREPLAYRAMREADDATA81 1
			(pin MIREPLAYRAMREADDATA81 output)
			(conn MIREPLAYRAMREADDATA81 MIREPLAYRAMREADDATA81 ==> PCIE_3_0 MIREPLAYRAMREADDATA81)
		)
		(element MIREPLAYRAMREADDATA82 1
			(pin MIREPLAYRAMREADDATA82 output)
			(conn MIREPLAYRAMREADDATA82 MIREPLAYRAMREADDATA82 ==> PCIE_3_0 MIREPLAYRAMREADDATA82)
		)
		(element MIREPLAYRAMREADDATA83 1
			(pin MIREPLAYRAMREADDATA83 output)
			(conn MIREPLAYRAMREADDATA83 MIREPLAYRAMREADDATA83 ==> PCIE_3_0 MIREPLAYRAMREADDATA83)
		)
		(element MIREPLAYRAMREADDATA84 1
			(pin MIREPLAYRAMREADDATA84 output)
			(conn MIREPLAYRAMREADDATA84 MIREPLAYRAMREADDATA84 ==> PCIE_3_0 MIREPLAYRAMREADDATA84)
		)
		(element MIREPLAYRAMREADDATA85 1
			(pin MIREPLAYRAMREADDATA85 output)
			(conn MIREPLAYRAMREADDATA85 MIREPLAYRAMREADDATA85 ==> PCIE_3_0 MIREPLAYRAMREADDATA85)
		)
		(element MIREPLAYRAMREADDATA86 1
			(pin MIREPLAYRAMREADDATA86 output)
			(conn MIREPLAYRAMREADDATA86 MIREPLAYRAMREADDATA86 ==> PCIE_3_0 MIREPLAYRAMREADDATA86)
		)
		(element MIREPLAYRAMREADDATA87 1
			(pin MIREPLAYRAMREADDATA87 output)
			(conn MIREPLAYRAMREADDATA87 MIREPLAYRAMREADDATA87 ==> PCIE_3_0 MIREPLAYRAMREADDATA87)
		)
		(element MIREPLAYRAMREADDATA88 1
			(pin MIREPLAYRAMREADDATA88 output)
			(conn MIREPLAYRAMREADDATA88 MIREPLAYRAMREADDATA88 ==> PCIE_3_0 MIREPLAYRAMREADDATA88)
		)
		(element MIREPLAYRAMREADDATA89 1
			(pin MIREPLAYRAMREADDATA89 output)
			(conn MIREPLAYRAMREADDATA89 MIREPLAYRAMREADDATA89 ==> PCIE_3_0 MIREPLAYRAMREADDATA89)
		)
		(element MIREPLAYRAMREADDATA90 1
			(pin MIREPLAYRAMREADDATA90 output)
			(conn MIREPLAYRAMREADDATA90 MIREPLAYRAMREADDATA90 ==> PCIE_3_0 MIREPLAYRAMREADDATA90)
		)
		(element MIREPLAYRAMREADDATA91 1
			(pin MIREPLAYRAMREADDATA91 output)
			(conn MIREPLAYRAMREADDATA91 MIREPLAYRAMREADDATA91 ==> PCIE_3_0 MIREPLAYRAMREADDATA91)
		)
		(element MIREPLAYRAMREADDATA92 1
			(pin MIREPLAYRAMREADDATA92 output)
			(conn MIREPLAYRAMREADDATA92 MIREPLAYRAMREADDATA92 ==> PCIE_3_0 MIREPLAYRAMREADDATA92)
		)
		(element MIREPLAYRAMREADDATA93 1
			(pin MIREPLAYRAMREADDATA93 output)
			(conn MIREPLAYRAMREADDATA93 MIREPLAYRAMREADDATA93 ==> PCIE_3_0 MIREPLAYRAMREADDATA93)
		)
		(element MIREPLAYRAMREADDATA94 1
			(pin MIREPLAYRAMREADDATA94 output)
			(conn MIREPLAYRAMREADDATA94 MIREPLAYRAMREADDATA94 ==> PCIE_3_0 MIREPLAYRAMREADDATA94)
		)
		(element MIREPLAYRAMREADDATA95 1
			(pin MIREPLAYRAMREADDATA95 output)
			(conn MIREPLAYRAMREADDATA95 MIREPLAYRAMREADDATA95 ==> PCIE_3_0 MIREPLAYRAMREADDATA95)
		)
		(element MIREPLAYRAMREADDATA96 1
			(pin MIREPLAYRAMREADDATA96 output)
			(conn MIREPLAYRAMREADDATA96 MIREPLAYRAMREADDATA96 ==> PCIE_3_0 MIREPLAYRAMREADDATA96)
		)
		(element MIREPLAYRAMREADDATA97 1
			(pin MIREPLAYRAMREADDATA97 output)
			(conn MIREPLAYRAMREADDATA97 MIREPLAYRAMREADDATA97 ==> PCIE_3_0 MIREPLAYRAMREADDATA97)
		)
		(element MIREPLAYRAMREADDATA98 1
			(pin MIREPLAYRAMREADDATA98 output)
			(conn MIREPLAYRAMREADDATA98 MIREPLAYRAMREADDATA98 ==> PCIE_3_0 MIREPLAYRAMREADDATA98)
		)
		(element MIREPLAYRAMREADDATA99 1
			(pin MIREPLAYRAMREADDATA99 output)
			(conn MIREPLAYRAMREADDATA99 MIREPLAYRAMREADDATA99 ==> PCIE_3_0 MIREPLAYRAMREADDATA99)
		)
		(element MIREPLAYRAMREADDATA100 1
			(pin MIREPLAYRAMREADDATA100 output)
			(conn MIREPLAYRAMREADDATA100 MIREPLAYRAMREADDATA100 ==> PCIE_3_0 MIREPLAYRAMREADDATA100)
		)
		(element MIREPLAYRAMREADDATA101 1
			(pin MIREPLAYRAMREADDATA101 output)
			(conn MIREPLAYRAMREADDATA101 MIREPLAYRAMREADDATA101 ==> PCIE_3_0 MIREPLAYRAMREADDATA101)
		)
		(element MIREPLAYRAMREADDATA102 1
			(pin MIREPLAYRAMREADDATA102 output)
			(conn MIREPLAYRAMREADDATA102 MIREPLAYRAMREADDATA102 ==> PCIE_3_0 MIREPLAYRAMREADDATA102)
		)
		(element MIREPLAYRAMREADDATA103 1
			(pin MIREPLAYRAMREADDATA103 output)
			(conn MIREPLAYRAMREADDATA103 MIREPLAYRAMREADDATA103 ==> PCIE_3_0 MIREPLAYRAMREADDATA103)
		)
		(element MIREPLAYRAMREADDATA104 1
			(pin MIREPLAYRAMREADDATA104 output)
			(conn MIREPLAYRAMREADDATA104 MIREPLAYRAMREADDATA104 ==> PCIE_3_0 MIREPLAYRAMREADDATA104)
		)
		(element MIREPLAYRAMREADDATA105 1
			(pin MIREPLAYRAMREADDATA105 output)
			(conn MIREPLAYRAMREADDATA105 MIREPLAYRAMREADDATA105 ==> PCIE_3_0 MIREPLAYRAMREADDATA105)
		)
		(element MIREPLAYRAMREADDATA106 1
			(pin MIREPLAYRAMREADDATA106 output)
			(conn MIREPLAYRAMREADDATA106 MIREPLAYRAMREADDATA106 ==> PCIE_3_0 MIREPLAYRAMREADDATA106)
		)
		(element MIREPLAYRAMREADDATA107 1
			(pin MIREPLAYRAMREADDATA107 output)
			(conn MIREPLAYRAMREADDATA107 MIREPLAYRAMREADDATA107 ==> PCIE_3_0 MIREPLAYRAMREADDATA107)
		)
		(element MIREPLAYRAMREADDATA108 1
			(pin MIREPLAYRAMREADDATA108 output)
			(conn MIREPLAYRAMREADDATA108 MIREPLAYRAMREADDATA108 ==> PCIE_3_0 MIREPLAYRAMREADDATA108)
		)
		(element MIREPLAYRAMREADDATA109 1
			(pin MIREPLAYRAMREADDATA109 output)
			(conn MIREPLAYRAMREADDATA109 MIREPLAYRAMREADDATA109 ==> PCIE_3_0 MIREPLAYRAMREADDATA109)
		)
		(element MIREPLAYRAMREADDATA110 1
			(pin MIREPLAYRAMREADDATA110 output)
			(conn MIREPLAYRAMREADDATA110 MIREPLAYRAMREADDATA110 ==> PCIE_3_0 MIREPLAYRAMREADDATA110)
		)
		(element MIREPLAYRAMREADDATA111 1
			(pin MIREPLAYRAMREADDATA111 output)
			(conn MIREPLAYRAMREADDATA111 MIREPLAYRAMREADDATA111 ==> PCIE_3_0 MIREPLAYRAMREADDATA111)
		)
		(element MIREPLAYRAMREADDATA112 1
			(pin MIREPLAYRAMREADDATA112 output)
			(conn MIREPLAYRAMREADDATA112 MIREPLAYRAMREADDATA112 ==> PCIE_3_0 MIREPLAYRAMREADDATA112)
		)
		(element MIREPLAYRAMREADDATA113 1
			(pin MIREPLAYRAMREADDATA113 output)
			(conn MIREPLAYRAMREADDATA113 MIREPLAYRAMREADDATA113 ==> PCIE_3_0 MIREPLAYRAMREADDATA113)
		)
		(element MIREPLAYRAMREADDATA114 1
			(pin MIREPLAYRAMREADDATA114 output)
			(conn MIREPLAYRAMREADDATA114 MIREPLAYRAMREADDATA114 ==> PCIE_3_0 MIREPLAYRAMREADDATA114)
		)
		(element MIREPLAYRAMREADDATA115 1
			(pin MIREPLAYRAMREADDATA115 output)
			(conn MIREPLAYRAMREADDATA115 MIREPLAYRAMREADDATA115 ==> PCIE_3_0 MIREPLAYRAMREADDATA115)
		)
		(element MIREPLAYRAMREADDATA116 1
			(pin MIREPLAYRAMREADDATA116 output)
			(conn MIREPLAYRAMREADDATA116 MIREPLAYRAMREADDATA116 ==> PCIE_3_0 MIREPLAYRAMREADDATA116)
		)
		(element MIREPLAYRAMREADDATA117 1
			(pin MIREPLAYRAMREADDATA117 output)
			(conn MIREPLAYRAMREADDATA117 MIREPLAYRAMREADDATA117 ==> PCIE_3_0 MIREPLAYRAMREADDATA117)
		)
		(element MIREPLAYRAMREADDATA118 1
			(pin MIREPLAYRAMREADDATA118 output)
			(conn MIREPLAYRAMREADDATA118 MIREPLAYRAMREADDATA118 ==> PCIE_3_0 MIREPLAYRAMREADDATA118)
		)
		(element MIREPLAYRAMREADDATA119 1
			(pin MIREPLAYRAMREADDATA119 output)
			(conn MIREPLAYRAMREADDATA119 MIREPLAYRAMREADDATA119 ==> PCIE_3_0 MIREPLAYRAMREADDATA119)
		)
		(element MIREPLAYRAMREADDATA120 1
			(pin MIREPLAYRAMREADDATA120 output)
			(conn MIREPLAYRAMREADDATA120 MIREPLAYRAMREADDATA120 ==> PCIE_3_0 MIREPLAYRAMREADDATA120)
		)
		(element MIREPLAYRAMREADDATA121 1
			(pin MIREPLAYRAMREADDATA121 output)
			(conn MIREPLAYRAMREADDATA121 MIREPLAYRAMREADDATA121 ==> PCIE_3_0 MIREPLAYRAMREADDATA121)
		)
		(element MIREPLAYRAMREADDATA122 1
			(pin MIREPLAYRAMREADDATA122 output)
			(conn MIREPLAYRAMREADDATA122 MIREPLAYRAMREADDATA122 ==> PCIE_3_0 MIREPLAYRAMREADDATA122)
		)
		(element MIREPLAYRAMREADDATA123 1
			(pin MIREPLAYRAMREADDATA123 output)
			(conn MIREPLAYRAMREADDATA123 MIREPLAYRAMREADDATA123 ==> PCIE_3_0 MIREPLAYRAMREADDATA123)
		)
		(element MIREPLAYRAMREADDATA124 1
			(pin MIREPLAYRAMREADDATA124 output)
			(conn MIREPLAYRAMREADDATA124 MIREPLAYRAMREADDATA124 ==> PCIE_3_0 MIREPLAYRAMREADDATA124)
		)
		(element MIREPLAYRAMREADDATA125 1
			(pin MIREPLAYRAMREADDATA125 output)
			(conn MIREPLAYRAMREADDATA125 MIREPLAYRAMREADDATA125 ==> PCIE_3_0 MIREPLAYRAMREADDATA125)
		)
		(element MIREPLAYRAMREADDATA126 1
			(pin MIREPLAYRAMREADDATA126 output)
			(conn MIREPLAYRAMREADDATA126 MIREPLAYRAMREADDATA126 ==> PCIE_3_0 MIREPLAYRAMREADDATA126)
		)
		(element MIREPLAYRAMREADDATA127 1
			(pin MIREPLAYRAMREADDATA127 output)
			(conn MIREPLAYRAMREADDATA127 MIREPLAYRAMREADDATA127 ==> PCIE_3_0 MIREPLAYRAMREADDATA127)
		)
		(element MIREPLAYRAMREADDATA128 1
			(pin MIREPLAYRAMREADDATA128 output)
			(conn MIREPLAYRAMREADDATA128 MIREPLAYRAMREADDATA128 ==> PCIE_3_0 MIREPLAYRAMREADDATA128)
		)
		(element MIREPLAYRAMREADDATA129 1
			(pin MIREPLAYRAMREADDATA129 output)
			(conn MIREPLAYRAMREADDATA129 MIREPLAYRAMREADDATA129 ==> PCIE_3_0 MIREPLAYRAMREADDATA129)
		)
		(element MIREPLAYRAMREADDATA130 1
			(pin MIREPLAYRAMREADDATA130 output)
			(conn MIREPLAYRAMREADDATA130 MIREPLAYRAMREADDATA130 ==> PCIE_3_0 MIREPLAYRAMREADDATA130)
		)
		(element MIREPLAYRAMREADDATA131 1
			(pin MIREPLAYRAMREADDATA131 output)
			(conn MIREPLAYRAMREADDATA131 MIREPLAYRAMREADDATA131 ==> PCIE_3_0 MIREPLAYRAMREADDATA131)
		)
		(element MIREPLAYRAMREADDATA132 1
			(pin MIREPLAYRAMREADDATA132 output)
			(conn MIREPLAYRAMREADDATA132 MIREPLAYRAMREADDATA132 ==> PCIE_3_0 MIREPLAYRAMREADDATA132)
		)
		(element MIREPLAYRAMREADDATA133 1
			(pin MIREPLAYRAMREADDATA133 output)
			(conn MIREPLAYRAMREADDATA133 MIREPLAYRAMREADDATA133 ==> PCIE_3_0 MIREPLAYRAMREADDATA133)
		)
		(element MIREPLAYRAMREADDATA134 1
			(pin MIREPLAYRAMREADDATA134 output)
			(conn MIREPLAYRAMREADDATA134 MIREPLAYRAMREADDATA134 ==> PCIE_3_0 MIREPLAYRAMREADDATA134)
		)
		(element MIREPLAYRAMREADDATA135 1
			(pin MIREPLAYRAMREADDATA135 output)
			(conn MIREPLAYRAMREADDATA135 MIREPLAYRAMREADDATA135 ==> PCIE_3_0 MIREPLAYRAMREADDATA135)
		)
		(element MIREPLAYRAMREADDATA136 1
			(pin MIREPLAYRAMREADDATA136 output)
			(conn MIREPLAYRAMREADDATA136 MIREPLAYRAMREADDATA136 ==> PCIE_3_0 MIREPLAYRAMREADDATA136)
		)
		(element MIREPLAYRAMREADDATA137 1
			(pin MIREPLAYRAMREADDATA137 output)
			(conn MIREPLAYRAMREADDATA137 MIREPLAYRAMREADDATA137 ==> PCIE_3_0 MIREPLAYRAMREADDATA137)
		)
		(element MIREPLAYRAMREADDATA138 1
			(pin MIREPLAYRAMREADDATA138 output)
			(conn MIREPLAYRAMREADDATA138 MIREPLAYRAMREADDATA138 ==> PCIE_3_0 MIREPLAYRAMREADDATA138)
		)
		(element MIREPLAYRAMREADDATA139 1
			(pin MIREPLAYRAMREADDATA139 output)
			(conn MIREPLAYRAMREADDATA139 MIREPLAYRAMREADDATA139 ==> PCIE_3_0 MIREPLAYRAMREADDATA139)
		)
		(element MIREPLAYRAMREADDATA140 1
			(pin MIREPLAYRAMREADDATA140 output)
			(conn MIREPLAYRAMREADDATA140 MIREPLAYRAMREADDATA140 ==> PCIE_3_0 MIREPLAYRAMREADDATA140)
		)
		(element MIREPLAYRAMREADDATA141 1
			(pin MIREPLAYRAMREADDATA141 output)
			(conn MIREPLAYRAMREADDATA141 MIREPLAYRAMREADDATA141 ==> PCIE_3_0 MIREPLAYRAMREADDATA141)
		)
		(element MIREPLAYRAMREADDATA142 1
			(pin MIREPLAYRAMREADDATA142 output)
			(conn MIREPLAYRAMREADDATA142 MIREPLAYRAMREADDATA142 ==> PCIE_3_0 MIREPLAYRAMREADDATA142)
		)
		(element MIREPLAYRAMREADDATA143 1
			(pin MIREPLAYRAMREADDATA143 output)
			(conn MIREPLAYRAMREADDATA143 MIREPLAYRAMREADDATA143 ==> PCIE_3_0 MIREPLAYRAMREADDATA143)
		)
		(element MIREPLAYRAMREADENABLE0 1
			(pin MIREPLAYRAMREADENABLE0 input)
			(conn MIREPLAYRAMREADENABLE0 MIREPLAYRAMREADENABLE0 <== PCIE_3_0 MIREPLAYRAMREADENABLE0)
		)
		(element MIREPLAYRAMREADENABLE1 1
			(pin MIREPLAYRAMREADENABLE1 input)
			(conn MIREPLAYRAMREADENABLE1 MIREPLAYRAMREADENABLE1 <== PCIE_3_0 MIREPLAYRAMREADENABLE1)
		)
		(element MIREPLAYRAMWRITEDATA0 1
			(pin MIREPLAYRAMWRITEDATA0 input)
			(conn MIREPLAYRAMWRITEDATA0 MIREPLAYRAMWRITEDATA0 <== PCIE_3_0 MIREPLAYRAMWRITEDATA0)
		)
		(element MIREPLAYRAMWRITEDATA1 1
			(pin MIREPLAYRAMWRITEDATA1 input)
			(conn MIREPLAYRAMWRITEDATA1 MIREPLAYRAMWRITEDATA1 <== PCIE_3_0 MIREPLAYRAMWRITEDATA1)
		)
		(element MIREPLAYRAMWRITEDATA2 1
			(pin MIREPLAYRAMWRITEDATA2 input)
			(conn MIREPLAYRAMWRITEDATA2 MIREPLAYRAMWRITEDATA2 <== PCIE_3_0 MIREPLAYRAMWRITEDATA2)
		)
		(element MIREPLAYRAMWRITEDATA3 1
			(pin MIREPLAYRAMWRITEDATA3 input)
			(conn MIREPLAYRAMWRITEDATA3 MIREPLAYRAMWRITEDATA3 <== PCIE_3_0 MIREPLAYRAMWRITEDATA3)
		)
		(element MIREPLAYRAMWRITEDATA4 1
			(pin MIREPLAYRAMWRITEDATA4 input)
			(conn MIREPLAYRAMWRITEDATA4 MIREPLAYRAMWRITEDATA4 <== PCIE_3_0 MIREPLAYRAMWRITEDATA4)
		)
		(element MIREPLAYRAMWRITEDATA5 1
			(pin MIREPLAYRAMWRITEDATA5 input)
			(conn MIREPLAYRAMWRITEDATA5 MIREPLAYRAMWRITEDATA5 <== PCIE_3_0 MIREPLAYRAMWRITEDATA5)
		)
		(element MIREPLAYRAMWRITEDATA6 1
			(pin MIREPLAYRAMWRITEDATA6 input)
			(conn MIREPLAYRAMWRITEDATA6 MIREPLAYRAMWRITEDATA6 <== PCIE_3_0 MIREPLAYRAMWRITEDATA6)
		)
		(element MIREPLAYRAMWRITEDATA7 1
			(pin MIREPLAYRAMWRITEDATA7 input)
			(conn MIREPLAYRAMWRITEDATA7 MIREPLAYRAMWRITEDATA7 <== PCIE_3_0 MIREPLAYRAMWRITEDATA7)
		)
		(element MIREPLAYRAMWRITEDATA8 1
			(pin MIREPLAYRAMWRITEDATA8 input)
			(conn MIREPLAYRAMWRITEDATA8 MIREPLAYRAMWRITEDATA8 <== PCIE_3_0 MIREPLAYRAMWRITEDATA8)
		)
		(element MIREPLAYRAMWRITEDATA9 1
			(pin MIREPLAYRAMWRITEDATA9 input)
			(conn MIREPLAYRAMWRITEDATA9 MIREPLAYRAMWRITEDATA9 <== PCIE_3_0 MIREPLAYRAMWRITEDATA9)
		)
		(element MIREPLAYRAMWRITEDATA10 1
			(pin MIREPLAYRAMWRITEDATA10 input)
			(conn MIREPLAYRAMWRITEDATA10 MIREPLAYRAMWRITEDATA10 <== PCIE_3_0 MIREPLAYRAMWRITEDATA10)
		)
		(element MIREPLAYRAMWRITEDATA11 1
			(pin MIREPLAYRAMWRITEDATA11 input)
			(conn MIREPLAYRAMWRITEDATA11 MIREPLAYRAMWRITEDATA11 <== PCIE_3_0 MIREPLAYRAMWRITEDATA11)
		)
		(element MIREPLAYRAMWRITEDATA12 1
			(pin MIREPLAYRAMWRITEDATA12 input)
			(conn MIREPLAYRAMWRITEDATA12 MIREPLAYRAMWRITEDATA12 <== PCIE_3_0 MIREPLAYRAMWRITEDATA12)
		)
		(element MIREPLAYRAMWRITEDATA13 1
			(pin MIREPLAYRAMWRITEDATA13 input)
			(conn MIREPLAYRAMWRITEDATA13 MIREPLAYRAMWRITEDATA13 <== PCIE_3_0 MIREPLAYRAMWRITEDATA13)
		)
		(element MIREPLAYRAMWRITEDATA14 1
			(pin MIREPLAYRAMWRITEDATA14 input)
			(conn MIREPLAYRAMWRITEDATA14 MIREPLAYRAMWRITEDATA14 <== PCIE_3_0 MIREPLAYRAMWRITEDATA14)
		)
		(element MIREPLAYRAMWRITEDATA15 1
			(pin MIREPLAYRAMWRITEDATA15 input)
			(conn MIREPLAYRAMWRITEDATA15 MIREPLAYRAMWRITEDATA15 <== PCIE_3_0 MIREPLAYRAMWRITEDATA15)
		)
		(element MIREPLAYRAMWRITEDATA16 1
			(pin MIREPLAYRAMWRITEDATA16 input)
			(conn MIREPLAYRAMWRITEDATA16 MIREPLAYRAMWRITEDATA16 <== PCIE_3_0 MIREPLAYRAMWRITEDATA16)
		)
		(element MIREPLAYRAMWRITEDATA17 1
			(pin MIREPLAYRAMWRITEDATA17 input)
			(conn MIREPLAYRAMWRITEDATA17 MIREPLAYRAMWRITEDATA17 <== PCIE_3_0 MIREPLAYRAMWRITEDATA17)
		)
		(element MIREPLAYRAMWRITEDATA18 1
			(pin MIREPLAYRAMWRITEDATA18 input)
			(conn MIREPLAYRAMWRITEDATA18 MIREPLAYRAMWRITEDATA18 <== PCIE_3_0 MIREPLAYRAMWRITEDATA18)
		)
		(element MIREPLAYRAMWRITEDATA19 1
			(pin MIREPLAYRAMWRITEDATA19 input)
			(conn MIREPLAYRAMWRITEDATA19 MIREPLAYRAMWRITEDATA19 <== PCIE_3_0 MIREPLAYRAMWRITEDATA19)
		)
		(element MIREPLAYRAMWRITEDATA20 1
			(pin MIREPLAYRAMWRITEDATA20 input)
			(conn MIREPLAYRAMWRITEDATA20 MIREPLAYRAMWRITEDATA20 <== PCIE_3_0 MIREPLAYRAMWRITEDATA20)
		)
		(element MIREPLAYRAMWRITEDATA21 1
			(pin MIREPLAYRAMWRITEDATA21 input)
			(conn MIREPLAYRAMWRITEDATA21 MIREPLAYRAMWRITEDATA21 <== PCIE_3_0 MIREPLAYRAMWRITEDATA21)
		)
		(element MIREPLAYRAMWRITEDATA22 1
			(pin MIREPLAYRAMWRITEDATA22 input)
			(conn MIREPLAYRAMWRITEDATA22 MIREPLAYRAMWRITEDATA22 <== PCIE_3_0 MIREPLAYRAMWRITEDATA22)
		)
		(element MIREPLAYRAMWRITEDATA23 1
			(pin MIREPLAYRAMWRITEDATA23 input)
			(conn MIREPLAYRAMWRITEDATA23 MIREPLAYRAMWRITEDATA23 <== PCIE_3_0 MIREPLAYRAMWRITEDATA23)
		)
		(element MIREPLAYRAMWRITEDATA24 1
			(pin MIREPLAYRAMWRITEDATA24 input)
			(conn MIREPLAYRAMWRITEDATA24 MIREPLAYRAMWRITEDATA24 <== PCIE_3_0 MIREPLAYRAMWRITEDATA24)
		)
		(element MIREPLAYRAMWRITEDATA25 1
			(pin MIREPLAYRAMWRITEDATA25 input)
			(conn MIREPLAYRAMWRITEDATA25 MIREPLAYRAMWRITEDATA25 <== PCIE_3_0 MIREPLAYRAMWRITEDATA25)
		)
		(element MIREPLAYRAMWRITEDATA26 1
			(pin MIREPLAYRAMWRITEDATA26 input)
			(conn MIREPLAYRAMWRITEDATA26 MIREPLAYRAMWRITEDATA26 <== PCIE_3_0 MIREPLAYRAMWRITEDATA26)
		)
		(element MIREPLAYRAMWRITEDATA27 1
			(pin MIREPLAYRAMWRITEDATA27 input)
			(conn MIREPLAYRAMWRITEDATA27 MIREPLAYRAMWRITEDATA27 <== PCIE_3_0 MIREPLAYRAMWRITEDATA27)
		)
		(element MIREPLAYRAMWRITEDATA28 1
			(pin MIREPLAYRAMWRITEDATA28 input)
			(conn MIREPLAYRAMWRITEDATA28 MIREPLAYRAMWRITEDATA28 <== PCIE_3_0 MIREPLAYRAMWRITEDATA28)
		)
		(element MIREPLAYRAMWRITEDATA29 1
			(pin MIREPLAYRAMWRITEDATA29 input)
			(conn MIREPLAYRAMWRITEDATA29 MIREPLAYRAMWRITEDATA29 <== PCIE_3_0 MIREPLAYRAMWRITEDATA29)
		)
		(element MIREPLAYRAMWRITEDATA30 1
			(pin MIREPLAYRAMWRITEDATA30 input)
			(conn MIREPLAYRAMWRITEDATA30 MIREPLAYRAMWRITEDATA30 <== PCIE_3_0 MIREPLAYRAMWRITEDATA30)
		)
		(element MIREPLAYRAMWRITEDATA31 1
			(pin MIREPLAYRAMWRITEDATA31 input)
			(conn MIREPLAYRAMWRITEDATA31 MIREPLAYRAMWRITEDATA31 <== PCIE_3_0 MIREPLAYRAMWRITEDATA31)
		)
		(element MIREPLAYRAMWRITEDATA32 1
			(pin MIREPLAYRAMWRITEDATA32 input)
			(conn MIREPLAYRAMWRITEDATA32 MIREPLAYRAMWRITEDATA32 <== PCIE_3_0 MIREPLAYRAMWRITEDATA32)
		)
		(element MIREPLAYRAMWRITEDATA33 1
			(pin MIREPLAYRAMWRITEDATA33 input)
			(conn MIREPLAYRAMWRITEDATA33 MIREPLAYRAMWRITEDATA33 <== PCIE_3_0 MIREPLAYRAMWRITEDATA33)
		)
		(element MIREPLAYRAMWRITEDATA34 1
			(pin MIREPLAYRAMWRITEDATA34 input)
			(conn MIREPLAYRAMWRITEDATA34 MIREPLAYRAMWRITEDATA34 <== PCIE_3_0 MIREPLAYRAMWRITEDATA34)
		)
		(element MIREPLAYRAMWRITEDATA35 1
			(pin MIREPLAYRAMWRITEDATA35 input)
			(conn MIREPLAYRAMWRITEDATA35 MIREPLAYRAMWRITEDATA35 <== PCIE_3_0 MIREPLAYRAMWRITEDATA35)
		)
		(element MIREPLAYRAMWRITEDATA36 1
			(pin MIREPLAYRAMWRITEDATA36 input)
			(conn MIREPLAYRAMWRITEDATA36 MIREPLAYRAMWRITEDATA36 <== PCIE_3_0 MIREPLAYRAMWRITEDATA36)
		)
		(element MIREPLAYRAMWRITEDATA37 1
			(pin MIREPLAYRAMWRITEDATA37 input)
			(conn MIREPLAYRAMWRITEDATA37 MIREPLAYRAMWRITEDATA37 <== PCIE_3_0 MIREPLAYRAMWRITEDATA37)
		)
		(element MIREPLAYRAMWRITEDATA38 1
			(pin MIREPLAYRAMWRITEDATA38 input)
			(conn MIREPLAYRAMWRITEDATA38 MIREPLAYRAMWRITEDATA38 <== PCIE_3_0 MIREPLAYRAMWRITEDATA38)
		)
		(element MIREPLAYRAMWRITEDATA39 1
			(pin MIREPLAYRAMWRITEDATA39 input)
			(conn MIREPLAYRAMWRITEDATA39 MIREPLAYRAMWRITEDATA39 <== PCIE_3_0 MIREPLAYRAMWRITEDATA39)
		)
		(element MIREPLAYRAMWRITEDATA40 1
			(pin MIREPLAYRAMWRITEDATA40 input)
			(conn MIREPLAYRAMWRITEDATA40 MIREPLAYRAMWRITEDATA40 <== PCIE_3_0 MIREPLAYRAMWRITEDATA40)
		)
		(element MIREPLAYRAMWRITEDATA41 1
			(pin MIREPLAYRAMWRITEDATA41 input)
			(conn MIREPLAYRAMWRITEDATA41 MIREPLAYRAMWRITEDATA41 <== PCIE_3_0 MIREPLAYRAMWRITEDATA41)
		)
		(element MIREPLAYRAMWRITEDATA42 1
			(pin MIREPLAYRAMWRITEDATA42 input)
			(conn MIREPLAYRAMWRITEDATA42 MIREPLAYRAMWRITEDATA42 <== PCIE_3_0 MIREPLAYRAMWRITEDATA42)
		)
		(element MIREPLAYRAMWRITEDATA43 1
			(pin MIREPLAYRAMWRITEDATA43 input)
			(conn MIREPLAYRAMWRITEDATA43 MIREPLAYRAMWRITEDATA43 <== PCIE_3_0 MIREPLAYRAMWRITEDATA43)
		)
		(element MIREPLAYRAMWRITEDATA44 1
			(pin MIREPLAYRAMWRITEDATA44 input)
			(conn MIREPLAYRAMWRITEDATA44 MIREPLAYRAMWRITEDATA44 <== PCIE_3_0 MIREPLAYRAMWRITEDATA44)
		)
		(element MIREPLAYRAMWRITEDATA45 1
			(pin MIREPLAYRAMWRITEDATA45 input)
			(conn MIREPLAYRAMWRITEDATA45 MIREPLAYRAMWRITEDATA45 <== PCIE_3_0 MIREPLAYRAMWRITEDATA45)
		)
		(element MIREPLAYRAMWRITEDATA46 1
			(pin MIREPLAYRAMWRITEDATA46 input)
			(conn MIREPLAYRAMWRITEDATA46 MIREPLAYRAMWRITEDATA46 <== PCIE_3_0 MIREPLAYRAMWRITEDATA46)
		)
		(element MIREPLAYRAMWRITEDATA47 1
			(pin MIREPLAYRAMWRITEDATA47 input)
			(conn MIREPLAYRAMWRITEDATA47 MIREPLAYRAMWRITEDATA47 <== PCIE_3_0 MIREPLAYRAMWRITEDATA47)
		)
		(element MIREPLAYRAMWRITEDATA48 1
			(pin MIREPLAYRAMWRITEDATA48 input)
			(conn MIREPLAYRAMWRITEDATA48 MIREPLAYRAMWRITEDATA48 <== PCIE_3_0 MIREPLAYRAMWRITEDATA48)
		)
		(element MIREPLAYRAMWRITEDATA49 1
			(pin MIREPLAYRAMWRITEDATA49 input)
			(conn MIREPLAYRAMWRITEDATA49 MIREPLAYRAMWRITEDATA49 <== PCIE_3_0 MIREPLAYRAMWRITEDATA49)
		)
		(element MIREPLAYRAMWRITEDATA50 1
			(pin MIREPLAYRAMWRITEDATA50 input)
			(conn MIREPLAYRAMWRITEDATA50 MIREPLAYRAMWRITEDATA50 <== PCIE_3_0 MIREPLAYRAMWRITEDATA50)
		)
		(element MIREPLAYRAMWRITEDATA51 1
			(pin MIREPLAYRAMWRITEDATA51 input)
			(conn MIREPLAYRAMWRITEDATA51 MIREPLAYRAMWRITEDATA51 <== PCIE_3_0 MIREPLAYRAMWRITEDATA51)
		)
		(element MIREPLAYRAMWRITEDATA52 1
			(pin MIREPLAYRAMWRITEDATA52 input)
			(conn MIREPLAYRAMWRITEDATA52 MIREPLAYRAMWRITEDATA52 <== PCIE_3_0 MIREPLAYRAMWRITEDATA52)
		)
		(element MIREPLAYRAMWRITEDATA53 1
			(pin MIREPLAYRAMWRITEDATA53 input)
			(conn MIREPLAYRAMWRITEDATA53 MIREPLAYRAMWRITEDATA53 <== PCIE_3_0 MIREPLAYRAMWRITEDATA53)
		)
		(element MIREPLAYRAMWRITEDATA54 1
			(pin MIREPLAYRAMWRITEDATA54 input)
			(conn MIREPLAYRAMWRITEDATA54 MIREPLAYRAMWRITEDATA54 <== PCIE_3_0 MIREPLAYRAMWRITEDATA54)
		)
		(element MIREPLAYRAMWRITEDATA55 1
			(pin MIREPLAYRAMWRITEDATA55 input)
			(conn MIREPLAYRAMWRITEDATA55 MIREPLAYRAMWRITEDATA55 <== PCIE_3_0 MIREPLAYRAMWRITEDATA55)
		)
		(element MIREPLAYRAMWRITEDATA56 1
			(pin MIREPLAYRAMWRITEDATA56 input)
			(conn MIREPLAYRAMWRITEDATA56 MIREPLAYRAMWRITEDATA56 <== PCIE_3_0 MIREPLAYRAMWRITEDATA56)
		)
		(element MIREPLAYRAMWRITEDATA57 1
			(pin MIREPLAYRAMWRITEDATA57 input)
			(conn MIREPLAYRAMWRITEDATA57 MIREPLAYRAMWRITEDATA57 <== PCIE_3_0 MIREPLAYRAMWRITEDATA57)
		)
		(element MIREPLAYRAMWRITEDATA58 1
			(pin MIREPLAYRAMWRITEDATA58 input)
			(conn MIREPLAYRAMWRITEDATA58 MIREPLAYRAMWRITEDATA58 <== PCIE_3_0 MIREPLAYRAMWRITEDATA58)
		)
		(element MIREPLAYRAMWRITEDATA59 1
			(pin MIREPLAYRAMWRITEDATA59 input)
			(conn MIREPLAYRAMWRITEDATA59 MIREPLAYRAMWRITEDATA59 <== PCIE_3_0 MIREPLAYRAMWRITEDATA59)
		)
		(element MIREPLAYRAMWRITEDATA60 1
			(pin MIREPLAYRAMWRITEDATA60 input)
			(conn MIREPLAYRAMWRITEDATA60 MIREPLAYRAMWRITEDATA60 <== PCIE_3_0 MIREPLAYRAMWRITEDATA60)
		)
		(element MIREPLAYRAMWRITEDATA61 1
			(pin MIREPLAYRAMWRITEDATA61 input)
			(conn MIREPLAYRAMWRITEDATA61 MIREPLAYRAMWRITEDATA61 <== PCIE_3_0 MIREPLAYRAMWRITEDATA61)
		)
		(element MIREPLAYRAMWRITEDATA62 1
			(pin MIREPLAYRAMWRITEDATA62 input)
			(conn MIREPLAYRAMWRITEDATA62 MIREPLAYRAMWRITEDATA62 <== PCIE_3_0 MIREPLAYRAMWRITEDATA62)
		)
		(element MIREPLAYRAMWRITEDATA63 1
			(pin MIREPLAYRAMWRITEDATA63 input)
			(conn MIREPLAYRAMWRITEDATA63 MIREPLAYRAMWRITEDATA63 <== PCIE_3_0 MIREPLAYRAMWRITEDATA63)
		)
		(element MIREPLAYRAMWRITEDATA64 1
			(pin MIREPLAYRAMWRITEDATA64 input)
			(conn MIREPLAYRAMWRITEDATA64 MIREPLAYRAMWRITEDATA64 <== PCIE_3_0 MIREPLAYRAMWRITEDATA64)
		)
		(element MIREPLAYRAMWRITEDATA65 1
			(pin MIREPLAYRAMWRITEDATA65 input)
			(conn MIREPLAYRAMWRITEDATA65 MIREPLAYRAMWRITEDATA65 <== PCIE_3_0 MIREPLAYRAMWRITEDATA65)
		)
		(element MIREPLAYRAMWRITEDATA66 1
			(pin MIREPLAYRAMWRITEDATA66 input)
			(conn MIREPLAYRAMWRITEDATA66 MIREPLAYRAMWRITEDATA66 <== PCIE_3_0 MIREPLAYRAMWRITEDATA66)
		)
		(element MIREPLAYRAMWRITEDATA67 1
			(pin MIREPLAYRAMWRITEDATA67 input)
			(conn MIREPLAYRAMWRITEDATA67 MIREPLAYRAMWRITEDATA67 <== PCIE_3_0 MIREPLAYRAMWRITEDATA67)
		)
		(element MIREPLAYRAMWRITEDATA68 1
			(pin MIREPLAYRAMWRITEDATA68 input)
			(conn MIREPLAYRAMWRITEDATA68 MIREPLAYRAMWRITEDATA68 <== PCIE_3_0 MIREPLAYRAMWRITEDATA68)
		)
		(element MIREPLAYRAMWRITEDATA69 1
			(pin MIREPLAYRAMWRITEDATA69 input)
			(conn MIREPLAYRAMWRITEDATA69 MIREPLAYRAMWRITEDATA69 <== PCIE_3_0 MIREPLAYRAMWRITEDATA69)
		)
		(element MIREPLAYRAMWRITEDATA70 1
			(pin MIREPLAYRAMWRITEDATA70 input)
			(conn MIREPLAYRAMWRITEDATA70 MIREPLAYRAMWRITEDATA70 <== PCIE_3_0 MIREPLAYRAMWRITEDATA70)
		)
		(element MIREPLAYRAMWRITEDATA71 1
			(pin MIREPLAYRAMWRITEDATA71 input)
			(conn MIREPLAYRAMWRITEDATA71 MIREPLAYRAMWRITEDATA71 <== PCIE_3_0 MIREPLAYRAMWRITEDATA71)
		)
		(element MIREPLAYRAMWRITEDATA72 1
			(pin MIREPLAYRAMWRITEDATA72 input)
			(conn MIREPLAYRAMWRITEDATA72 MIREPLAYRAMWRITEDATA72 <== PCIE_3_0 MIREPLAYRAMWRITEDATA72)
		)
		(element MIREPLAYRAMWRITEDATA73 1
			(pin MIREPLAYRAMWRITEDATA73 input)
			(conn MIREPLAYRAMWRITEDATA73 MIREPLAYRAMWRITEDATA73 <== PCIE_3_0 MIREPLAYRAMWRITEDATA73)
		)
		(element MIREPLAYRAMWRITEDATA74 1
			(pin MIREPLAYRAMWRITEDATA74 input)
			(conn MIREPLAYRAMWRITEDATA74 MIREPLAYRAMWRITEDATA74 <== PCIE_3_0 MIREPLAYRAMWRITEDATA74)
		)
		(element MIREPLAYRAMWRITEDATA75 1
			(pin MIREPLAYRAMWRITEDATA75 input)
			(conn MIREPLAYRAMWRITEDATA75 MIREPLAYRAMWRITEDATA75 <== PCIE_3_0 MIREPLAYRAMWRITEDATA75)
		)
		(element MIREPLAYRAMWRITEDATA76 1
			(pin MIREPLAYRAMWRITEDATA76 input)
			(conn MIREPLAYRAMWRITEDATA76 MIREPLAYRAMWRITEDATA76 <== PCIE_3_0 MIREPLAYRAMWRITEDATA76)
		)
		(element MIREPLAYRAMWRITEDATA77 1
			(pin MIREPLAYRAMWRITEDATA77 input)
			(conn MIREPLAYRAMWRITEDATA77 MIREPLAYRAMWRITEDATA77 <== PCIE_3_0 MIREPLAYRAMWRITEDATA77)
		)
		(element MIREPLAYRAMWRITEDATA78 1
			(pin MIREPLAYRAMWRITEDATA78 input)
			(conn MIREPLAYRAMWRITEDATA78 MIREPLAYRAMWRITEDATA78 <== PCIE_3_0 MIREPLAYRAMWRITEDATA78)
		)
		(element MIREPLAYRAMWRITEDATA79 1
			(pin MIREPLAYRAMWRITEDATA79 input)
			(conn MIREPLAYRAMWRITEDATA79 MIREPLAYRAMWRITEDATA79 <== PCIE_3_0 MIREPLAYRAMWRITEDATA79)
		)
		(element MIREPLAYRAMWRITEDATA80 1
			(pin MIREPLAYRAMWRITEDATA80 input)
			(conn MIREPLAYRAMWRITEDATA80 MIREPLAYRAMWRITEDATA80 <== PCIE_3_0 MIREPLAYRAMWRITEDATA80)
		)
		(element MIREPLAYRAMWRITEDATA81 1
			(pin MIREPLAYRAMWRITEDATA81 input)
			(conn MIREPLAYRAMWRITEDATA81 MIREPLAYRAMWRITEDATA81 <== PCIE_3_0 MIREPLAYRAMWRITEDATA81)
		)
		(element MIREPLAYRAMWRITEDATA82 1
			(pin MIREPLAYRAMWRITEDATA82 input)
			(conn MIREPLAYRAMWRITEDATA82 MIREPLAYRAMWRITEDATA82 <== PCIE_3_0 MIREPLAYRAMWRITEDATA82)
		)
		(element MIREPLAYRAMWRITEDATA83 1
			(pin MIREPLAYRAMWRITEDATA83 input)
			(conn MIREPLAYRAMWRITEDATA83 MIREPLAYRAMWRITEDATA83 <== PCIE_3_0 MIREPLAYRAMWRITEDATA83)
		)
		(element MIREPLAYRAMWRITEDATA84 1
			(pin MIREPLAYRAMWRITEDATA84 input)
			(conn MIREPLAYRAMWRITEDATA84 MIREPLAYRAMWRITEDATA84 <== PCIE_3_0 MIREPLAYRAMWRITEDATA84)
		)
		(element MIREPLAYRAMWRITEDATA85 1
			(pin MIREPLAYRAMWRITEDATA85 input)
			(conn MIREPLAYRAMWRITEDATA85 MIREPLAYRAMWRITEDATA85 <== PCIE_3_0 MIREPLAYRAMWRITEDATA85)
		)
		(element MIREPLAYRAMWRITEDATA86 1
			(pin MIREPLAYRAMWRITEDATA86 input)
			(conn MIREPLAYRAMWRITEDATA86 MIREPLAYRAMWRITEDATA86 <== PCIE_3_0 MIREPLAYRAMWRITEDATA86)
		)
		(element MIREPLAYRAMWRITEDATA87 1
			(pin MIREPLAYRAMWRITEDATA87 input)
			(conn MIREPLAYRAMWRITEDATA87 MIREPLAYRAMWRITEDATA87 <== PCIE_3_0 MIREPLAYRAMWRITEDATA87)
		)
		(element MIREPLAYRAMWRITEDATA88 1
			(pin MIREPLAYRAMWRITEDATA88 input)
			(conn MIREPLAYRAMWRITEDATA88 MIREPLAYRAMWRITEDATA88 <== PCIE_3_0 MIREPLAYRAMWRITEDATA88)
		)
		(element MIREPLAYRAMWRITEDATA89 1
			(pin MIREPLAYRAMWRITEDATA89 input)
			(conn MIREPLAYRAMWRITEDATA89 MIREPLAYRAMWRITEDATA89 <== PCIE_3_0 MIREPLAYRAMWRITEDATA89)
		)
		(element MIREPLAYRAMWRITEDATA90 1
			(pin MIREPLAYRAMWRITEDATA90 input)
			(conn MIREPLAYRAMWRITEDATA90 MIREPLAYRAMWRITEDATA90 <== PCIE_3_0 MIREPLAYRAMWRITEDATA90)
		)
		(element MIREPLAYRAMWRITEDATA91 1
			(pin MIREPLAYRAMWRITEDATA91 input)
			(conn MIREPLAYRAMWRITEDATA91 MIREPLAYRAMWRITEDATA91 <== PCIE_3_0 MIREPLAYRAMWRITEDATA91)
		)
		(element MIREPLAYRAMWRITEDATA92 1
			(pin MIREPLAYRAMWRITEDATA92 input)
			(conn MIREPLAYRAMWRITEDATA92 MIREPLAYRAMWRITEDATA92 <== PCIE_3_0 MIREPLAYRAMWRITEDATA92)
		)
		(element MIREPLAYRAMWRITEDATA93 1
			(pin MIREPLAYRAMWRITEDATA93 input)
			(conn MIREPLAYRAMWRITEDATA93 MIREPLAYRAMWRITEDATA93 <== PCIE_3_0 MIREPLAYRAMWRITEDATA93)
		)
		(element MIREPLAYRAMWRITEDATA94 1
			(pin MIREPLAYRAMWRITEDATA94 input)
			(conn MIREPLAYRAMWRITEDATA94 MIREPLAYRAMWRITEDATA94 <== PCIE_3_0 MIREPLAYRAMWRITEDATA94)
		)
		(element MIREPLAYRAMWRITEDATA95 1
			(pin MIREPLAYRAMWRITEDATA95 input)
			(conn MIREPLAYRAMWRITEDATA95 MIREPLAYRAMWRITEDATA95 <== PCIE_3_0 MIREPLAYRAMWRITEDATA95)
		)
		(element MIREPLAYRAMWRITEDATA96 1
			(pin MIREPLAYRAMWRITEDATA96 input)
			(conn MIREPLAYRAMWRITEDATA96 MIREPLAYRAMWRITEDATA96 <== PCIE_3_0 MIREPLAYRAMWRITEDATA96)
		)
		(element MIREPLAYRAMWRITEDATA97 1
			(pin MIREPLAYRAMWRITEDATA97 input)
			(conn MIREPLAYRAMWRITEDATA97 MIREPLAYRAMWRITEDATA97 <== PCIE_3_0 MIREPLAYRAMWRITEDATA97)
		)
		(element MIREPLAYRAMWRITEDATA98 1
			(pin MIREPLAYRAMWRITEDATA98 input)
			(conn MIREPLAYRAMWRITEDATA98 MIREPLAYRAMWRITEDATA98 <== PCIE_3_0 MIREPLAYRAMWRITEDATA98)
		)
		(element MIREPLAYRAMWRITEDATA99 1
			(pin MIREPLAYRAMWRITEDATA99 input)
			(conn MIREPLAYRAMWRITEDATA99 MIREPLAYRAMWRITEDATA99 <== PCIE_3_0 MIREPLAYRAMWRITEDATA99)
		)
		(element MIREPLAYRAMWRITEDATA100 1
			(pin MIREPLAYRAMWRITEDATA100 input)
			(conn MIREPLAYRAMWRITEDATA100 MIREPLAYRAMWRITEDATA100 <== PCIE_3_0 MIREPLAYRAMWRITEDATA100)
		)
		(element MIREPLAYRAMWRITEDATA101 1
			(pin MIREPLAYRAMWRITEDATA101 input)
			(conn MIREPLAYRAMWRITEDATA101 MIREPLAYRAMWRITEDATA101 <== PCIE_3_0 MIREPLAYRAMWRITEDATA101)
		)
		(element MIREPLAYRAMWRITEDATA102 1
			(pin MIREPLAYRAMWRITEDATA102 input)
			(conn MIREPLAYRAMWRITEDATA102 MIREPLAYRAMWRITEDATA102 <== PCIE_3_0 MIREPLAYRAMWRITEDATA102)
		)
		(element MIREPLAYRAMWRITEDATA103 1
			(pin MIREPLAYRAMWRITEDATA103 input)
			(conn MIREPLAYRAMWRITEDATA103 MIREPLAYRAMWRITEDATA103 <== PCIE_3_0 MIREPLAYRAMWRITEDATA103)
		)
		(element MIREPLAYRAMWRITEDATA104 1
			(pin MIREPLAYRAMWRITEDATA104 input)
			(conn MIREPLAYRAMWRITEDATA104 MIREPLAYRAMWRITEDATA104 <== PCIE_3_0 MIREPLAYRAMWRITEDATA104)
		)
		(element MIREPLAYRAMWRITEDATA105 1
			(pin MIREPLAYRAMWRITEDATA105 input)
			(conn MIREPLAYRAMWRITEDATA105 MIREPLAYRAMWRITEDATA105 <== PCIE_3_0 MIREPLAYRAMWRITEDATA105)
		)
		(element MIREPLAYRAMWRITEDATA106 1
			(pin MIREPLAYRAMWRITEDATA106 input)
			(conn MIREPLAYRAMWRITEDATA106 MIREPLAYRAMWRITEDATA106 <== PCIE_3_0 MIREPLAYRAMWRITEDATA106)
		)
		(element MIREPLAYRAMWRITEDATA107 1
			(pin MIREPLAYRAMWRITEDATA107 input)
			(conn MIREPLAYRAMWRITEDATA107 MIREPLAYRAMWRITEDATA107 <== PCIE_3_0 MIREPLAYRAMWRITEDATA107)
		)
		(element MIREPLAYRAMWRITEDATA108 1
			(pin MIREPLAYRAMWRITEDATA108 input)
			(conn MIREPLAYRAMWRITEDATA108 MIREPLAYRAMWRITEDATA108 <== PCIE_3_0 MIREPLAYRAMWRITEDATA108)
		)
		(element MIREPLAYRAMWRITEDATA109 1
			(pin MIREPLAYRAMWRITEDATA109 input)
			(conn MIREPLAYRAMWRITEDATA109 MIREPLAYRAMWRITEDATA109 <== PCIE_3_0 MIREPLAYRAMWRITEDATA109)
		)
		(element MIREPLAYRAMWRITEDATA110 1
			(pin MIREPLAYRAMWRITEDATA110 input)
			(conn MIREPLAYRAMWRITEDATA110 MIREPLAYRAMWRITEDATA110 <== PCIE_3_0 MIREPLAYRAMWRITEDATA110)
		)
		(element MIREPLAYRAMWRITEDATA111 1
			(pin MIREPLAYRAMWRITEDATA111 input)
			(conn MIREPLAYRAMWRITEDATA111 MIREPLAYRAMWRITEDATA111 <== PCIE_3_0 MIREPLAYRAMWRITEDATA111)
		)
		(element MIREPLAYRAMWRITEDATA112 1
			(pin MIREPLAYRAMWRITEDATA112 input)
			(conn MIREPLAYRAMWRITEDATA112 MIREPLAYRAMWRITEDATA112 <== PCIE_3_0 MIREPLAYRAMWRITEDATA112)
		)
		(element MIREPLAYRAMWRITEDATA113 1
			(pin MIREPLAYRAMWRITEDATA113 input)
			(conn MIREPLAYRAMWRITEDATA113 MIREPLAYRAMWRITEDATA113 <== PCIE_3_0 MIREPLAYRAMWRITEDATA113)
		)
		(element MIREPLAYRAMWRITEDATA114 1
			(pin MIREPLAYRAMWRITEDATA114 input)
			(conn MIREPLAYRAMWRITEDATA114 MIREPLAYRAMWRITEDATA114 <== PCIE_3_0 MIREPLAYRAMWRITEDATA114)
		)
		(element MIREPLAYRAMWRITEDATA115 1
			(pin MIREPLAYRAMWRITEDATA115 input)
			(conn MIREPLAYRAMWRITEDATA115 MIREPLAYRAMWRITEDATA115 <== PCIE_3_0 MIREPLAYRAMWRITEDATA115)
		)
		(element MIREPLAYRAMWRITEDATA116 1
			(pin MIREPLAYRAMWRITEDATA116 input)
			(conn MIREPLAYRAMWRITEDATA116 MIREPLAYRAMWRITEDATA116 <== PCIE_3_0 MIREPLAYRAMWRITEDATA116)
		)
		(element MIREPLAYRAMWRITEDATA117 1
			(pin MIREPLAYRAMWRITEDATA117 input)
			(conn MIREPLAYRAMWRITEDATA117 MIREPLAYRAMWRITEDATA117 <== PCIE_3_0 MIREPLAYRAMWRITEDATA117)
		)
		(element MIREPLAYRAMWRITEDATA118 1
			(pin MIREPLAYRAMWRITEDATA118 input)
			(conn MIREPLAYRAMWRITEDATA118 MIREPLAYRAMWRITEDATA118 <== PCIE_3_0 MIREPLAYRAMWRITEDATA118)
		)
		(element MIREPLAYRAMWRITEDATA119 1
			(pin MIREPLAYRAMWRITEDATA119 input)
			(conn MIREPLAYRAMWRITEDATA119 MIREPLAYRAMWRITEDATA119 <== PCIE_3_0 MIREPLAYRAMWRITEDATA119)
		)
		(element MIREPLAYRAMWRITEDATA120 1
			(pin MIREPLAYRAMWRITEDATA120 input)
			(conn MIREPLAYRAMWRITEDATA120 MIREPLAYRAMWRITEDATA120 <== PCIE_3_0 MIREPLAYRAMWRITEDATA120)
		)
		(element MIREPLAYRAMWRITEDATA121 1
			(pin MIREPLAYRAMWRITEDATA121 input)
			(conn MIREPLAYRAMWRITEDATA121 MIREPLAYRAMWRITEDATA121 <== PCIE_3_0 MIREPLAYRAMWRITEDATA121)
		)
		(element MIREPLAYRAMWRITEDATA122 1
			(pin MIREPLAYRAMWRITEDATA122 input)
			(conn MIREPLAYRAMWRITEDATA122 MIREPLAYRAMWRITEDATA122 <== PCIE_3_0 MIREPLAYRAMWRITEDATA122)
		)
		(element MIREPLAYRAMWRITEDATA123 1
			(pin MIREPLAYRAMWRITEDATA123 input)
			(conn MIREPLAYRAMWRITEDATA123 MIREPLAYRAMWRITEDATA123 <== PCIE_3_0 MIREPLAYRAMWRITEDATA123)
		)
		(element MIREPLAYRAMWRITEDATA124 1
			(pin MIREPLAYRAMWRITEDATA124 input)
			(conn MIREPLAYRAMWRITEDATA124 MIREPLAYRAMWRITEDATA124 <== PCIE_3_0 MIREPLAYRAMWRITEDATA124)
		)
		(element MIREPLAYRAMWRITEDATA125 1
			(pin MIREPLAYRAMWRITEDATA125 input)
			(conn MIREPLAYRAMWRITEDATA125 MIREPLAYRAMWRITEDATA125 <== PCIE_3_0 MIREPLAYRAMWRITEDATA125)
		)
		(element MIREPLAYRAMWRITEDATA126 1
			(pin MIREPLAYRAMWRITEDATA126 input)
			(conn MIREPLAYRAMWRITEDATA126 MIREPLAYRAMWRITEDATA126 <== PCIE_3_0 MIREPLAYRAMWRITEDATA126)
		)
		(element MIREPLAYRAMWRITEDATA127 1
			(pin MIREPLAYRAMWRITEDATA127 input)
			(conn MIREPLAYRAMWRITEDATA127 MIREPLAYRAMWRITEDATA127 <== PCIE_3_0 MIREPLAYRAMWRITEDATA127)
		)
		(element MIREPLAYRAMWRITEDATA128 1
			(pin MIREPLAYRAMWRITEDATA128 input)
			(conn MIREPLAYRAMWRITEDATA128 MIREPLAYRAMWRITEDATA128 <== PCIE_3_0 MIREPLAYRAMWRITEDATA128)
		)
		(element MIREPLAYRAMWRITEDATA129 1
			(pin MIREPLAYRAMWRITEDATA129 input)
			(conn MIREPLAYRAMWRITEDATA129 MIREPLAYRAMWRITEDATA129 <== PCIE_3_0 MIREPLAYRAMWRITEDATA129)
		)
		(element MIREPLAYRAMWRITEDATA130 1
			(pin MIREPLAYRAMWRITEDATA130 input)
			(conn MIREPLAYRAMWRITEDATA130 MIREPLAYRAMWRITEDATA130 <== PCIE_3_0 MIREPLAYRAMWRITEDATA130)
		)
		(element MIREPLAYRAMWRITEDATA131 1
			(pin MIREPLAYRAMWRITEDATA131 input)
			(conn MIREPLAYRAMWRITEDATA131 MIREPLAYRAMWRITEDATA131 <== PCIE_3_0 MIREPLAYRAMWRITEDATA131)
		)
		(element MIREPLAYRAMWRITEDATA132 1
			(pin MIREPLAYRAMWRITEDATA132 input)
			(conn MIREPLAYRAMWRITEDATA132 MIREPLAYRAMWRITEDATA132 <== PCIE_3_0 MIREPLAYRAMWRITEDATA132)
		)
		(element MIREPLAYRAMWRITEDATA133 1
			(pin MIREPLAYRAMWRITEDATA133 input)
			(conn MIREPLAYRAMWRITEDATA133 MIREPLAYRAMWRITEDATA133 <== PCIE_3_0 MIREPLAYRAMWRITEDATA133)
		)
		(element MIREPLAYRAMWRITEDATA134 1
			(pin MIREPLAYRAMWRITEDATA134 input)
			(conn MIREPLAYRAMWRITEDATA134 MIREPLAYRAMWRITEDATA134 <== PCIE_3_0 MIREPLAYRAMWRITEDATA134)
		)
		(element MIREPLAYRAMWRITEDATA135 1
			(pin MIREPLAYRAMWRITEDATA135 input)
			(conn MIREPLAYRAMWRITEDATA135 MIREPLAYRAMWRITEDATA135 <== PCIE_3_0 MIREPLAYRAMWRITEDATA135)
		)
		(element MIREPLAYRAMWRITEDATA136 1
			(pin MIREPLAYRAMWRITEDATA136 input)
			(conn MIREPLAYRAMWRITEDATA136 MIREPLAYRAMWRITEDATA136 <== PCIE_3_0 MIREPLAYRAMWRITEDATA136)
		)
		(element MIREPLAYRAMWRITEDATA137 1
			(pin MIREPLAYRAMWRITEDATA137 input)
			(conn MIREPLAYRAMWRITEDATA137 MIREPLAYRAMWRITEDATA137 <== PCIE_3_0 MIREPLAYRAMWRITEDATA137)
		)
		(element MIREPLAYRAMWRITEDATA138 1
			(pin MIREPLAYRAMWRITEDATA138 input)
			(conn MIREPLAYRAMWRITEDATA138 MIREPLAYRAMWRITEDATA138 <== PCIE_3_0 MIREPLAYRAMWRITEDATA138)
		)
		(element MIREPLAYRAMWRITEDATA139 1
			(pin MIREPLAYRAMWRITEDATA139 input)
			(conn MIREPLAYRAMWRITEDATA139 MIREPLAYRAMWRITEDATA139 <== PCIE_3_0 MIREPLAYRAMWRITEDATA139)
		)
		(element MIREPLAYRAMWRITEDATA140 1
			(pin MIREPLAYRAMWRITEDATA140 input)
			(conn MIREPLAYRAMWRITEDATA140 MIREPLAYRAMWRITEDATA140 <== PCIE_3_0 MIREPLAYRAMWRITEDATA140)
		)
		(element MIREPLAYRAMWRITEDATA141 1
			(pin MIREPLAYRAMWRITEDATA141 input)
			(conn MIREPLAYRAMWRITEDATA141 MIREPLAYRAMWRITEDATA141 <== PCIE_3_0 MIREPLAYRAMWRITEDATA141)
		)
		(element MIREPLAYRAMWRITEDATA142 1
			(pin MIREPLAYRAMWRITEDATA142 input)
			(conn MIREPLAYRAMWRITEDATA142 MIREPLAYRAMWRITEDATA142 <== PCIE_3_0 MIREPLAYRAMWRITEDATA142)
		)
		(element MIREPLAYRAMWRITEDATA143 1
			(pin MIREPLAYRAMWRITEDATA143 input)
			(conn MIREPLAYRAMWRITEDATA143 MIREPLAYRAMWRITEDATA143 <== PCIE_3_0 MIREPLAYRAMWRITEDATA143)
		)
		(element MIREPLAYRAMWRITEENABLE0 1
			(pin MIREPLAYRAMWRITEENABLE0 input)
			(conn MIREPLAYRAMWRITEENABLE0 MIREPLAYRAMWRITEENABLE0 <== PCIE_3_0 MIREPLAYRAMWRITEENABLE0)
		)
		(element MIREPLAYRAMWRITEENABLE1 1
			(pin MIREPLAYRAMWRITEENABLE1 input)
			(conn MIREPLAYRAMWRITEENABLE1 MIREPLAYRAMWRITEENABLE1 <== PCIE_3_0 MIREPLAYRAMWRITEENABLE1)
		)
		(element MIREQUESTRAMREADADDRESSA0 1
			(pin MIREQUESTRAMREADADDRESSA0 input)
			(conn MIREQUESTRAMREADADDRESSA0 MIREQUESTRAMREADADDRESSA0 <== PCIE_3_0 MIREQUESTRAMREADADDRESSA0)
		)
		(element MIREQUESTRAMREADADDRESSA1 1
			(pin MIREQUESTRAMREADADDRESSA1 input)
			(conn MIREQUESTRAMREADADDRESSA1 MIREQUESTRAMREADADDRESSA1 <== PCIE_3_0 MIREQUESTRAMREADADDRESSA1)
		)
		(element MIREQUESTRAMREADADDRESSA2 1
			(pin MIREQUESTRAMREADADDRESSA2 input)
			(conn MIREQUESTRAMREADADDRESSA2 MIREQUESTRAMREADADDRESSA2 <== PCIE_3_0 MIREQUESTRAMREADADDRESSA2)
		)
		(element MIREQUESTRAMREADADDRESSA3 1
			(pin MIREQUESTRAMREADADDRESSA3 input)
			(conn MIREQUESTRAMREADADDRESSA3 MIREQUESTRAMREADADDRESSA3 <== PCIE_3_0 MIREQUESTRAMREADADDRESSA3)
		)
		(element MIREQUESTRAMREADADDRESSA4 1
			(pin MIREQUESTRAMREADADDRESSA4 input)
			(conn MIREQUESTRAMREADADDRESSA4 MIREQUESTRAMREADADDRESSA4 <== PCIE_3_0 MIREQUESTRAMREADADDRESSA4)
		)
		(element MIREQUESTRAMREADADDRESSA5 1
			(pin MIREQUESTRAMREADADDRESSA5 input)
			(conn MIREQUESTRAMREADADDRESSA5 MIREQUESTRAMREADADDRESSA5 <== PCIE_3_0 MIREQUESTRAMREADADDRESSA5)
		)
		(element MIREQUESTRAMREADADDRESSA6 1
			(pin MIREQUESTRAMREADADDRESSA6 input)
			(conn MIREQUESTRAMREADADDRESSA6 MIREQUESTRAMREADADDRESSA6 <== PCIE_3_0 MIREQUESTRAMREADADDRESSA6)
		)
		(element MIREQUESTRAMREADADDRESSA7 1
			(pin MIREQUESTRAMREADADDRESSA7 input)
			(conn MIREQUESTRAMREADADDRESSA7 MIREQUESTRAMREADADDRESSA7 <== PCIE_3_0 MIREQUESTRAMREADADDRESSA7)
		)
		(element MIREQUESTRAMREADADDRESSA8 1
			(pin MIREQUESTRAMREADADDRESSA8 input)
			(conn MIREQUESTRAMREADADDRESSA8 MIREQUESTRAMREADADDRESSA8 <== PCIE_3_0 MIREQUESTRAMREADADDRESSA8)
		)
		(element MIREQUESTRAMREADADDRESSB0 1
			(pin MIREQUESTRAMREADADDRESSB0 input)
			(conn MIREQUESTRAMREADADDRESSB0 MIREQUESTRAMREADADDRESSB0 <== PCIE_3_0 MIREQUESTRAMREADADDRESSB0)
		)
		(element MIREQUESTRAMREADADDRESSB1 1
			(pin MIREQUESTRAMREADADDRESSB1 input)
			(conn MIREQUESTRAMREADADDRESSB1 MIREQUESTRAMREADADDRESSB1 <== PCIE_3_0 MIREQUESTRAMREADADDRESSB1)
		)
		(element MIREQUESTRAMREADADDRESSB2 1
			(pin MIREQUESTRAMREADADDRESSB2 input)
			(conn MIREQUESTRAMREADADDRESSB2 MIREQUESTRAMREADADDRESSB2 <== PCIE_3_0 MIREQUESTRAMREADADDRESSB2)
		)
		(element MIREQUESTRAMREADADDRESSB3 1
			(pin MIREQUESTRAMREADADDRESSB3 input)
			(conn MIREQUESTRAMREADADDRESSB3 MIREQUESTRAMREADADDRESSB3 <== PCIE_3_0 MIREQUESTRAMREADADDRESSB3)
		)
		(element MIREQUESTRAMREADADDRESSB4 1
			(pin MIREQUESTRAMREADADDRESSB4 input)
			(conn MIREQUESTRAMREADADDRESSB4 MIREQUESTRAMREADADDRESSB4 <== PCIE_3_0 MIREQUESTRAMREADADDRESSB4)
		)
		(element MIREQUESTRAMREADADDRESSB5 1
			(pin MIREQUESTRAMREADADDRESSB5 input)
			(conn MIREQUESTRAMREADADDRESSB5 MIREQUESTRAMREADADDRESSB5 <== PCIE_3_0 MIREQUESTRAMREADADDRESSB5)
		)
		(element MIREQUESTRAMREADADDRESSB6 1
			(pin MIREQUESTRAMREADADDRESSB6 input)
			(conn MIREQUESTRAMREADADDRESSB6 MIREQUESTRAMREADADDRESSB6 <== PCIE_3_0 MIREQUESTRAMREADADDRESSB6)
		)
		(element MIREQUESTRAMREADADDRESSB7 1
			(pin MIREQUESTRAMREADADDRESSB7 input)
			(conn MIREQUESTRAMREADADDRESSB7 MIREQUESTRAMREADADDRESSB7 <== PCIE_3_0 MIREQUESTRAMREADADDRESSB7)
		)
		(element MIREQUESTRAMREADADDRESSB8 1
			(pin MIREQUESTRAMREADADDRESSB8 input)
			(conn MIREQUESTRAMREADADDRESSB8 MIREQUESTRAMREADADDRESSB8 <== PCIE_3_0 MIREQUESTRAMREADADDRESSB8)
		)
		(element MIREQUESTRAMREADDATA0 1
			(pin MIREQUESTRAMREADDATA0 output)
			(conn MIREQUESTRAMREADDATA0 MIREQUESTRAMREADDATA0 ==> PCIE_3_0 MIREQUESTRAMREADDATA0)
		)
		(element MIREQUESTRAMREADDATA1 1
			(pin MIREQUESTRAMREADDATA1 output)
			(conn MIREQUESTRAMREADDATA1 MIREQUESTRAMREADDATA1 ==> PCIE_3_0 MIREQUESTRAMREADDATA1)
		)
		(element MIREQUESTRAMREADDATA2 1
			(pin MIREQUESTRAMREADDATA2 output)
			(conn MIREQUESTRAMREADDATA2 MIREQUESTRAMREADDATA2 ==> PCIE_3_0 MIREQUESTRAMREADDATA2)
		)
		(element MIREQUESTRAMREADDATA3 1
			(pin MIREQUESTRAMREADDATA3 output)
			(conn MIREQUESTRAMREADDATA3 MIREQUESTRAMREADDATA3 ==> PCIE_3_0 MIREQUESTRAMREADDATA3)
		)
		(element MIREQUESTRAMREADDATA4 1
			(pin MIREQUESTRAMREADDATA4 output)
			(conn MIREQUESTRAMREADDATA4 MIREQUESTRAMREADDATA4 ==> PCIE_3_0 MIREQUESTRAMREADDATA4)
		)
		(element MIREQUESTRAMREADDATA5 1
			(pin MIREQUESTRAMREADDATA5 output)
			(conn MIREQUESTRAMREADDATA5 MIREQUESTRAMREADDATA5 ==> PCIE_3_0 MIREQUESTRAMREADDATA5)
		)
		(element MIREQUESTRAMREADDATA6 1
			(pin MIREQUESTRAMREADDATA6 output)
			(conn MIREQUESTRAMREADDATA6 MIREQUESTRAMREADDATA6 ==> PCIE_3_0 MIREQUESTRAMREADDATA6)
		)
		(element MIREQUESTRAMREADDATA7 1
			(pin MIREQUESTRAMREADDATA7 output)
			(conn MIREQUESTRAMREADDATA7 MIREQUESTRAMREADDATA7 ==> PCIE_3_0 MIREQUESTRAMREADDATA7)
		)
		(element MIREQUESTRAMREADDATA8 1
			(pin MIREQUESTRAMREADDATA8 output)
			(conn MIREQUESTRAMREADDATA8 MIREQUESTRAMREADDATA8 ==> PCIE_3_0 MIREQUESTRAMREADDATA8)
		)
		(element MIREQUESTRAMREADDATA9 1
			(pin MIREQUESTRAMREADDATA9 output)
			(conn MIREQUESTRAMREADDATA9 MIREQUESTRAMREADDATA9 ==> PCIE_3_0 MIREQUESTRAMREADDATA9)
		)
		(element MIREQUESTRAMREADDATA10 1
			(pin MIREQUESTRAMREADDATA10 output)
			(conn MIREQUESTRAMREADDATA10 MIREQUESTRAMREADDATA10 ==> PCIE_3_0 MIREQUESTRAMREADDATA10)
		)
		(element MIREQUESTRAMREADDATA11 1
			(pin MIREQUESTRAMREADDATA11 output)
			(conn MIREQUESTRAMREADDATA11 MIREQUESTRAMREADDATA11 ==> PCIE_3_0 MIREQUESTRAMREADDATA11)
		)
		(element MIREQUESTRAMREADDATA12 1
			(pin MIREQUESTRAMREADDATA12 output)
			(conn MIREQUESTRAMREADDATA12 MIREQUESTRAMREADDATA12 ==> PCIE_3_0 MIREQUESTRAMREADDATA12)
		)
		(element MIREQUESTRAMREADDATA13 1
			(pin MIREQUESTRAMREADDATA13 output)
			(conn MIREQUESTRAMREADDATA13 MIREQUESTRAMREADDATA13 ==> PCIE_3_0 MIREQUESTRAMREADDATA13)
		)
		(element MIREQUESTRAMREADDATA14 1
			(pin MIREQUESTRAMREADDATA14 output)
			(conn MIREQUESTRAMREADDATA14 MIREQUESTRAMREADDATA14 ==> PCIE_3_0 MIREQUESTRAMREADDATA14)
		)
		(element MIREQUESTRAMREADDATA15 1
			(pin MIREQUESTRAMREADDATA15 output)
			(conn MIREQUESTRAMREADDATA15 MIREQUESTRAMREADDATA15 ==> PCIE_3_0 MIREQUESTRAMREADDATA15)
		)
		(element MIREQUESTRAMREADDATA16 1
			(pin MIREQUESTRAMREADDATA16 output)
			(conn MIREQUESTRAMREADDATA16 MIREQUESTRAMREADDATA16 ==> PCIE_3_0 MIREQUESTRAMREADDATA16)
		)
		(element MIREQUESTRAMREADDATA17 1
			(pin MIREQUESTRAMREADDATA17 output)
			(conn MIREQUESTRAMREADDATA17 MIREQUESTRAMREADDATA17 ==> PCIE_3_0 MIREQUESTRAMREADDATA17)
		)
		(element MIREQUESTRAMREADDATA18 1
			(pin MIREQUESTRAMREADDATA18 output)
			(conn MIREQUESTRAMREADDATA18 MIREQUESTRAMREADDATA18 ==> PCIE_3_0 MIREQUESTRAMREADDATA18)
		)
		(element MIREQUESTRAMREADDATA19 1
			(pin MIREQUESTRAMREADDATA19 output)
			(conn MIREQUESTRAMREADDATA19 MIREQUESTRAMREADDATA19 ==> PCIE_3_0 MIREQUESTRAMREADDATA19)
		)
		(element MIREQUESTRAMREADDATA20 1
			(pin MIREQUESTRAMREADDATA20 output)
			(conn MIREQUESTRAMREADDATA20 MIREQUESTRAMREADDATA20 ==> PCIE_3_0 MIREQUESTRAMREADDATA20)
		)
		(element MIREQUESTRAMREADDATA21 1
			(pin MIREQUESTRAMREADDATA21 output)
			(conn MIREQUESTRAMREADDATA21 MIREQUESTRAMREADDATA21 ==> PCIE_3_0 MIREQUESTRAMREADDATA21)
		)
		(element MIREQUESTRAMREADDATA22 1
			(pin MIREQUESTRAMREADDATA22 output)
			(conn MIREQUESTRAMREADDATA22 MIREQUESTRAMREADDATA22 ==> PCIE_3_0 MIREQUESTRAMREADDATA22)
		)
		(element MIREQUESTRAMREADDATA23 1
			(pin MIREQUESTRAMREADDATA23 output)
			(conn MIREQUESTRAMREADDATA23 MIREQUESTRAMREADDATA23 ==> PCIE_3_0 MIREQUESTRAMREADDATA23)
		)
		(element MIREQUESTRAMREADDATA24 1
			(pin MIREQUESTRAMREADDATA24 output)
			(conn MIREQUESTRAMREADDATA24 MIREQUESTRAMREADDATA24 ==> PCIE_3_0 MIREQUESTRAMREADDATA24)
		)
		(element MIREQUESTRAMREADDATA25 1
			(pin MIREQUESTRAMREADDATA25 output)
			(conn MIREQUESTRAMREADDATA25 MIREQUESTRAMREADDATA25 ==> PCIE_3_0 MIREQUESTRAMREADDATA25)
		)
		(element MIREQUESTRAMREADDATA26 1
			(pin MIREQUESTRAMREADDATA26 output)
			(conn MIREQUESTRAMREADDATA26 MIREQUESTRAMREADDATA26 ==> PCIE_3_0 MIREQUESTRAMREADDATA26)
		)
		(element MIREQUESTRAMREADDATA27 1
			(pin MIREQUESTRAMREADDATA27 output)
			(conn MIREQUESTRAMREADDATA27 MIREQUESTRAMREADDATA27 ==> PCIE_3_0 MIREQUESTRAMREADDATA27)
		)
		(element MIREQUESTRAMREADDATA28 1
			(pin MIREQUESTRAMREADDATA28 output)
			(conn MIREQUESTRAMREADDATA28 MIREQUESTRAMREADDATA28 ==> PCIE_3_0 MIREQUESTRAMREADDATA28)
		)
		(element MIREQUESTRAMREADDATA29 1
			(pin MIREQUESTRAMREADDATA29 output)
			(conn MIREQUESTRAMREADDATA29 MIREQUESTRAMREADDATA29 ==> PCIE_3_0 MIREQUESTRAMREADDATA29)
		)
		(element MIREQUESTRAMREADDATA30 1
			(pin MIREQUESTRAMREADDATA30 output)
			(conn MIREQUESTRAMREADDATA30 MIREQUESTRAMREADDATA30 ==> PCIE_3_0 MIREQUESTRAMREADDATA30)
		)
		(element MIREQUESTRAMREADDATA31 1
			(pin MIREQUESTRAMREADDATA31 output)
			(conn MIREQUESTRAMREADDATA31 MIREQUESTRAMREADDATA31 ==> PCIE_3_0 MIREQUESTRAMREADDATA31)
		)
		(element MIREQUESTRAMREADDATA32 1
			(pin MIREQUESTRAMREADDATA32 output)
			(conn MIREQUESTRAMREADDATA32 MIREQUESTRAMREADDATA32 ==> PCIE_3_0 MIREQUESTRAMREADDATA32)
		)
		(element MIREQUESTRAMREADDATA33 1
			(pin MIREQUESTRAMREADDATA33 output)
			(conn MIREQUESTRAMREADDATA33 MIREQUESTRAMREADDATA33 ==> PCIE_3_0 MIREQUESTRAMREADDATA33)
		)
		(element MIREQUESTRAMREADDATA34 1
			(pin MIREQUESTRAMREADDATA34 output)
			(conn MIREQUESTRAMREADDATA34 MIREQUESTRAMREADDATA34 ==> PCIE_3_0 MIREQUESTRAMREADDATA34)
		)
		(element MIREQUESTRAMREADDATA35 1
			(pin MIREQUESTRAMREADDATA35 output)
			(conn MIREQUESTRAMREADDATA35 MIREQUESTRAMREADDATA35 ==> PCIE_3_0 MIREQUESTRAMREADDATA35)
		)
		(element MIREQUESTRAMREADDATA36 1
			(pin MIREQUESTRAMREADDATA36 output)
			(conn MIREQUESTRAMREADDATA36 MIREQUESTRAMREADDATA36 ==> PCIE_3_0 MIREQUESTRAMREADDATA36)
		)
		(element MIREQUESTRAMREADDATA37 1
			(pin MIREQUESTRAMREADDATA37 output)
			(conn MIREQUESTRAMREADDATA37 MIREQUESTRAMREADDATA37 ==> PCIE_3_0 MIREQUESTRAMREADDATA37)
		)
		(element MIREQUESTRAMREADDATA38 1
			(pin MIREQUESTRAMREADDATA38 output)
			(conn MIREQUESTRAMREADDATA38 MIREQUESTRAMREADDATA38 ==> PCIE_3_0 MIREQUESTRAMREADDATA38)
		)
		(element MIREQUESTRAMREADDATA39 1
			(pin MIREQUESTRAMREADDATA39 output)
			(conn MIREQUESTRAMREADDATA39 MIREQUESTRAMREADDATA39 ==> PCIE_3_0 MIREQUESTRAMREADDATA39)
		)
		(element MIREQUESTRAMREADDATA40 1
			(pin MIREQUESTRAMREADDATA40 output)
			(conn MIREQUESTRAMREADDATA40 MIREQUESTRAMREADDATA40 ==> PCIE_3_0 MIREQUESTRAMREADDATA40)
		)
		(element MIREQUESTRAMREADDATA41 1
			(pin MIREQUESTRAMREADDATA41 output)
			(conn MIREQUESTRAMREADDATA41 MIREQUESTRAMREADDATA41 ==> PCIE_3_0 MIREQUESTRAMREADDATA41)
		)
		(element MIREQUESTRAMREADDATA42 1
			(pin MIREQUESTRAMREADDATA42 output)
			(conn MIREQUESTRAMREADDATA42 MIREQUESTRAMREADDATA42 ==> PCIE_3_0 MIREQUESTRAMREADDATA42)
		)
		(element MIREQUESTRAMREADDATA43 1
			(pin MIREQUESTRAMREADDATA43 output)
			(conn MIREQUESTRAMREADDATA43 MIREQUESTRAMREADDATA43 ==> PCIE_3_0 MIREQUESTRAMREADDATA43)
		)
		(element MIREQUESTRAMREADDATA44 1
			(pin MIREQUESTRAMREADDATA44 output)
			(conn MIREQUESTRAMREADDATA44 MIREQUESTRAMREADDATA44 ==> PCIE_3_0 MIREQUESTRAMREADDATA44)
		)
		(element MIREQUESTRAMREADDATA45 1
			(pin MIREQUESTRAMREADDATA45 output)
			(conn MIREQUESTRAMREADDATA45 MIREQUESTRAMREADDATA45 ==> PCIE_3_0 MIREQUESTRAMREADDATA45)
		)
		(element MIREQUESTRAMREADDATA46 1
			(pin MIREQUESTRAMREADDATA46 output)
			(conn MIREQUESTRAMREADDATA46 MIREQUESTRAMREADDATA46 ==> PCIE_3_0 MIREQUESTRAMREADDATA46)
		)
		(element MIREQUESTRAMREADDATA47 1
			(pin MIREQUESTRAMREADDATA47 output)
			(conn MIREQUESTRAMREADDATA47 MIREQUESTRAMREADDATA47 ==> PCIE_3_0 MIREQUESTRAMREADDATA47)
		)
		(element MIREQUESTRAMREADDATA48 1
			(pin MIREQUESTRAMREADDATA48 output)
			(conn MIREQUESTRAMREADDATA48 MIREQUESTRAMREADDATA48 ==> PCIE_3_0 MIREQUESTRAMREADDATA48)
		)
		(element MIREQUESTRAMREADDATA49 1
			(pin MIREQUESTRAMREADDATA49 output)
			(conn MIREQUESTRAMREADDATA49 MIREQUESTRAMREADDATA49 ==> PCIE_3_0 MIREQUESTRAMREADDATA49)
		)
		(element MIREQUESTRAMREADDATA50 1
			(pin MIREQUESTRAMREADDATA50 output)
			(conn MIREQUESTRAMREADDATA50 MIREQUESTRAMREADDATA50 ==> PCIE_3_0 MIREQUESTRAMREADDATA50)
		)
		(element MIREQUESTRAMREADDATA51 1
			(pin MIREQUESTRAMREADDATA51 output)
			(conn MIREQUESTRAMREADDATA51 MIREQUESTRAMREADDATA51 ==> PCIE_3_0 MIREQUESTRAMREADDATA51)
		)
		(element MIREQUESTRAMREADDATA52 1
			(pin MIREQUESTRAMREADDATA52 output)
			(conn MIREQUESTRAMREADDATA52 MIREQUESTRAMREADDATA52 ==> PCIE_3_0 MIREQUESTRAMREADDATA52)
		)
		(element MIREQUESTRAMREADDATA53 1
			(pin MIREQUESTRAMREADDATA53 output)
			(conn MIREQUESTRAMREADDATA53 MIREQUESTRAMREADDATA53 ==> PCIE_3_0 MIREQUESTRAMREADDATA53)
		)
		(element MIREQUESTRAMREADDATA54 1
			(pin MIREQUESTRAMREADDATA54 output)
			(conn MIREQUESTRAMREADDATA54 MIREQUESTRAMREADDATA54 ==> PCIE_3_0 MIREQUESTRAMREADDATA54)
		)
		(element MIREQUESTRAMREADDATA55 1
			(pin MIREQUESTRAMREADDATA55 output)
			(conn MIREQUESTRAMREADDATA55 MIREQUESTRAMREADDATA55 ==> PCIE_3_0 MIREQUESTRAMREADDATA55)
		)
		(element MIREQUESTRAMREADDATA56 1
			(pin MIREQUESTRAMREADDATA56 output)
			(conn MIREQUESTRAMREADDATA56 MIREQUESTRAMREADDATA56 ==> PCIE_3_0 MIREQUESTRAMREADDATA56)
		)
		(element MIREQUESTRAMREADDATA57 1
			(pin MIREQUESTRAMREADDATA57 output)
			(conn MIREQUESTRAMREADDATA57 MIREQUESTRAMREADDATA57 ==> PCIE_3_0 MIREQUESTRAMREADDATA57)
		)
		(element MIREQUESTRAMREADDATA58 1
			(pin MIREQUESTRAMREADDATA58 output)
			(conn MIREQUESTRAMREADDATA58 MIREQUESTRAMREADDATA58 ==> PCIE_3_0 MIREQUESTRAMREADDATA58)
		)
		(element MIREQUESTRAMREADDATA59 1
			(pin MIREQUESTRAMREADDATA59 output)
			(conn MIREQUESTRAMREADDATA59 MIREQUESTRAMREADDATA59 ==> PCIE_3_0 MIREQUESTRAMREADDATA59)
		)
		(element MIREQUESTRAMREADDATA60 1
			(pin MIREQUESTRAMREADDATA60 output)
			(conn MIREQUESTRAMREADDATA60 MIREQUESTRAMREADDATA60 ==> PCIE_3_0 MIREQUESTRAMREADDATA60)
		)
		(element MIREQUESTRAMREADDATA61 1
			(pin MIREQUESTRAMREADDATA61 output)
			(conn MIREQUESTRAMREADDATA61 MIREQUESTRAMREADDATA61 ==> PCIE_3_0 MIREQUESTRAMREADDATA61)
		)
		(element MIREQUESTRAMREADDATA62 1
			(pin MIREQUESTRAMREADDATA62 output)
			(conn MIREQUESTRAMREADDATA62 MIREQUESTRAMREADDATA62 ==> PCIE_3_0 MIREQUESTRAMREADDATA62)
		)
		(element MIREQUESTRAMREADDATA63 1
			(pin MIREQUESTRAMREADDATA63 output)
			(conn MIREQUESTRAMREADDATA63 MIREQUESTRAMREADDATA63 ==> PCIE_3_0 MIREQUESTRAMREADDATA63)
		)
		(element MIREQUESTRAMREADDATA64 1
			(pin MIREQUESTRAMREADDATA64 output)
			(conn MIREQUESTRAMREADDATA64 MIREQUESTRAMREADDATA64 ==> PCIE_3_0 MIREQUESTRAMREADDATA64)
		)
		(element MIREQUESTRAMREADDATA65 1
			(pin MIREQUESTRAMREADDATA65 output)
			(conn MIREQUESTRAMREADDATA65 MIREQUESTRAMREADDATA65 ==> PCIE_3_0 MIREQUESTRAMREADDATA65)
		)
		(element MIREQUESTRAMREADDATA66 1
			(pin MIREQUESTRAMREADDATA66 output)
			(conn MIREQUESTRAMREADDATA66 MIREQUESTRAMREADDATA66 ==> PCIE_3_0 MIREQUESTRAMREADDATA66)
		)
		(element MIREQUESTRAMREADDATA67 1
			(pin MIREQUESTRAMREADDATA67 output)
			(conn MIREQUESTRAMREADDATA67 MIREQUESTRAMREADDATA67 ==> PCIE_3_0 MIREQUESTRAMREADDATA67)
		)
		(element MIREQUESTRAMREADDATA68 1
			(pin MIREQUESTRAMREADDATA68 output)
			(conn MIREQUESTRAMREADDATA68 MIREQUESTRAMREADDATA68 ==> PCIE_3_0 MIREQUESTRAMREADDATA68)
		)
		(element MIREQUESTRAMREADDATA69 1
			(pin MIREQUESTRAMREADDATA69 output)
			(conn MIREQUESTRAMREADDATA69 MIREQUESTRAMREADDATA69 ==> PCIE_3_0 MIREQUESTRAMREADDATA69)
		)
		(element MIREQUESTRAMREADDATA70 1
			(pin MIREQUESTRAMREADDATA70 output)
			(conn MIREQUESTRAMREADDATA70 MIREQUESTRAMREADDATA70 ==> PCIE_3_0 MIREQUESTRAMREADDATA70)
		)
		(element MIREQUESTRAMREADDATA71 1
			(pin MIREQUESTRAMREADDATA71 output)
			(conn MIREQUESTRAMREADDATA71 MIREQUESTRAMREADDATA71 ==> PCIE_3_0 MIREQUESTRAMREADDATA71)
		)
		(element MIREQUESTRAMREADDATA72 1
			(pin MIREQUESTRAMREADDATA72 output)
			(conn MIREQUESTRAMREADDATA72 MIREQUESTRAMREADDATA72 ==> PCIE_3_0 MIREQUESTRAMREADDATA72)
		)
		(element MIREQUESTRAMREADDATA73 1
			(pin MIREQUESTRAMREADDATA73 output)
			(conn MIREQUESTRAMREADDATA73 MIREQUESTRAMREADDATA73 ==> PCIE_3_0 MIREQUESTRAMREADDATA73)
		)
		(element MIREQUESTRAMREADDATA74 1
			(pin MIREQUESTRAMREADDATA74 output)
			(conn MIREQUESTRAMREADDATA74 MIREQUESTRAMREADDATA74 ==> PCIE_3_0 MIREQUESTRAMREADDATA74)
		)
		(element MIREQUESTRAMREADDATA75 1
			(pin MIREQUESTRAMREADDATA75 output)
			(conn MIREQUESTRAMREADDATA75 MIREQUESTRAMREADDATA75 ==> PCIE_3_0 MIREQUESTRAMREADDATA75)
		)
		(element MIREQUESTRAMREADDATA76 1
			(pin MIREQUESTRAMREADDATA76 output)
			(conn MIREQUESTRAMREADDATA76 MIREQUESTRAMREADDATA76 ==> PCIE_3_0 MIREQUESTRAMREADDATA76)
		)
		(element MIREQUESTRAMREADDATA77 1
			(pin MIREQUESTRAMREADDATA77 output)
			(conn MIREQUESTRAMREADDATA77 MIREQUESTRAMREADDATA77 ==> PCIE_3_0 MIREQUESTRAMREADDATA77)
		)
		(element MIREQUESTRAMREADDATA78 1
			(pin MIREQUESTRAMREADDATA78 output)
			(conn MIREQUESTRAMREADDATA78 MIREQUESTRAMREADDATA78 ==> PCIE_3_0 MIREQUESTRAMREADDATA78)
		)
		(element MIREQUESTRAMREADDATA79 1
			(pin MIREQUESTRAMREADDATA79 output)
			(conn MIREQUESTRAMREADDATA79 MIREQUESTRAMREADDATA79 ==> PCIE_3_0 MIREQUESTRAMREADDATA79)
		)
		(element MIREQUESTRAMREADDATA80 1
			(pin MIREQUESTRAMREADDATA80 output)
			(conn MIREQUESTRAMREADDATA80 MIREQUESTRAMREADDATA80 ==> PCIE_3_0 MIREQUESTRAMREADDATA80)
		)
		(element MIREQUESTRAMREADDATA81 1
			(pin MIREQUESTRAMREADDATA81 output)
			(conn MIREQUESTRAMREADDATA81 MIREQUESTRAMREADDATA81 ==> PCIE_3_0 MIREQUESTRAMREADDATA81)
		)
		(element MIREQUESTRAMREADDATA82 1
			(pin MIREQUESTRAMREADDATA82 output)
			(conn MIREQUESTRAMREADDATA82 MIREQUESTRAMREADDATA82 ==> PCIE_3_0 MIREQUESTRAMREADDATA82)
		)
		(element MIREQUESTRAMREADDATA83 1
			(pin MIREQUESTRAMREADDATA83 output)
			(conn MIREQUESTRAMREADDATA83 MIREQUESTRAMREADDATA83 ==> PCIE_3_0 MIREQUESTRAMREADDATA83)
		)
		(element MIREQUESTRAMREADDATA84 1
			(pin MIREQUESTRAMREADDATA84 output)
			(conn MIREQUESTRAMREADDATA84 MIREQUESTRAMREADDATA84 ==> PCIE_3_0 MIREQUESTRAMREADDATA84)
		)
		(element MIREQUESTRAMREADDATA85 1
			(pin MIREQUESTRAMREADDATA85 output)
			(conn MIREQUESTRAMREADDATA85 MIREQUESTRAMREADDATA85 ==> PCIE_3_0 MIREQUESTRAMREADDATA85)
		)
		(element MIREQUESTRAMREADDATA86 1
			(pin MIREQUESTRAMREADDATA86 output)
			(conn MIREQUESTRAMREADDATA86 MIREQUESTRAMREADDATA86 ==> PCIE_3_0 MIREQUESTRAMREADDATA86)
		)
		(element MIREQUESTRAMREADDATA87 1
			(pin MIREQUESTRAMREADDATA87 output)
			(conn MIREQUESTRAMREADDATA87 MIREQUESTRAMREADDATA87 ==> PCIE_3_0 MIREQUESTRAMREADDATA87)
		)
		(element MIREQUESTRAMREADDATA88 1
			(pin MIREQUESTRAMREADDATA88 output)
			(conn MIREQUESTRAMREADDATA88 MIREQUESTRAMREADDATA88 ==> PCIE_3_0 MIREQUESTRAMREADDATA88)
		)
		(element MIREQUESTRAMREADDATA89 1
			(pin MIREQUESTRAMREADDATA89 output)
			(conn MIREQUESTRAMREADDATA89 MIREQUESTRAMREADDATA89 ==> PCIE_3_0 MIREQUESTRAMREADDATA89)
		)
		(element MIREQUESTRAMREADDATA90 1
			(pin MIREQUESTRAMREADDATA90 output)
			(conn MIREQUESTRAMREADDATA90 MIREQUESTRAMREADDATA90 ==> PCIE_3_0 MIREQUESTRAMREADDATA90)
		)
		(element MIREQUESTRAMREADDATA91 1
			(pin MIREQUESTRAMREADDATA91 output)
			(conn MIREQUESTRAMREADDATA91 MIREQUESTRAMREADDATA91 ==> PCIE_3_0 MIREQUESTRAMREADDATA91)
		)
		(element MIREQUESTRAMREADDATA92 1
			(pin MIREQUESTRAMREADDATA92 output)
			(conn MIREQUESTRAMREADDATA92 MIREQUESTRAMREADDATA92 ==> PCIE_3_0 MIREQUESTRAMREADDATA92)
		)
		(element MIREQUESTRAMREADDATA93 1
			(pin MIREQUESTRAMREADDATA93 output)
			(conn MIREQUESTRAMREADDATA93 MIREQUESTRAMREADDATA93 ==> PCIE_3_0 MIREQUESTRAMREADDATA93)
		)
		(element MIREQUESTRAMREADDATA94 1
			(pin MIREQUESTRAMREADDATA94 output)
			(conn MIREQUESTRAMREADDATA94 MIREQUESTRAMREADDATA94 ==> PCIE_3_0 MIREQUESTRAMREADDATA94)
		)
		(element MIREQUESTRAMREADDATA95 1
			(pin MIREQUESTRAMREADDATA95 output)
			(conn MIREQUESTRAMREADDATA95 MIREQUESTRAMREADDATA95 ==> PCIE_3_0 MIREQUESTRAMREADDATA95)
		)
		(element MIREQUESTRAMREADDATA96 1
			(pin MIREQUESTRAMREADDATA96 output)
			(conn MIREQUESTRAMREADDATA96 MIREQUESTRAMREADDATA96 ==> PCIE_3_0 MIREQUESTRAMREADDATA96)
		)
		(element MIREQUESTRAMREADDATA97 1
			(pin MIREQUESTRAMREADDATA97 output)
			(conn MIREQUESTRAMREADDATA97 MIREQUESTRAMREADDATA97 ==> PCIE_3_0 MIREQUESTRAMREADDATA97)
		)
		(element MIREQUESTRAMREADDATA98 1
			(pin MIREQUESTRAMREADDATA98 output)
			(conn MIREQUESTRAMREADDATA98 MIREQUESTRAMREADDATA98 ==> PCIE_3_0 MIREQUESTRAMREADDATA98)
		)
		(element MIREQUESTRAMREADDATA99 1
			(pin MIREQUESTRAMREADDATA99 output)
			(conn MIREQUESTRAMREADDATA99 MIREQUESTRAMREADDATA99 ==> PCIE_3_0 MIREQUESTRAMREADDATA99)
		)
		(element MIREQUESTRAMREADDATA100 1
			(pin MIREQUESTRAMREADDATA100 output)
			(conn MIREQUESTRAMREADDATA100 MIREQUESTRAMREADDATA100 ==> PCIE_3_0 MIREQUESTRAMREADDATA100)
		)
		(element MIREQUESTRAMREADDATA101 1
			(pin MIREQUESTRAMREADDATA101 output)
			(conn MIREQUESTRAMREADDATA101 MIREQUESTRAMREADDATA101 ==> PCIE_3_0 MIREQUESTRAMREADDATA101)
		)
		(element MIREQUESTRAMREADDATA102 1
			(pin MIREQUESTRAMREADDATA102 output)
			(conn MIREQUESTRAMREADDATA102 MIREQUESTRAMREADDATA102 ==> PCIE_3_0 MIREQUESTRAMREADDATA102)
		)
		(element MIREQUESTRAMREADDATA103 1
			(pin MIREQUESTRAMREADDATA103 output)
			(conn MIREQUESTRAMREADDATA103 MIREQUESTRAMREADDATA103 ==> PCIE_3_0 MIREQUESTRAMREADDATA103)
		)
		(element MIREQUESTRAMREADDATA104 1
			(pin MIREQUESTRAMREADDATA104 output)
			(conn MIREQUESTRAMREADDATA104 MIREQUESTRAMREADDATA104 ==> PCIE_3_0 MIREQUESTRAMREADDATA104)
		)
		(element MIREQUESTRAMREADDATA105 1
			(pin MIREQUESTRAMREADDATA105 output)
			(conn MIREQUESTRAMREADDATA105 MIREQUESTRAMREADDATA105 ==> PCIE_3_0 MIREQUESTRAMREADDATA105)
		)
		(element MIREQUESTRAMREADDATA106 1
			(pin MIREQUESTRAMREADDATA106 output)
			(conn MIREQUESTRAMREADDATA106 MIREQUESTRAMREADDATA106 ==> PCIE_3_0 MIREQUESTRAMREADDATA106)
		)
		(element MIREQUESTRAMREADDATA107 1
			(pin MIREQUESTRAMREADDATA107 output)
			(conn MIREQUESTRAMREADDATA107 MIREQUESTRAMREADDATA107 ==> PCIE_3_0 MIREQUESTRAMREADDATA107)
		)
		(element MIREQUESTRAMREADDATA108 1
			(pin MIREQUESTRAMREADDATA108 output)
			(conn MIREQUESTRAMREADDATA108 MIREQUESTRAMREADDATA108 ==> PCIE_3_0 MIREQUESTRAMREADDATA108)
		)
		(element MIREQUESTRAMREADDATA109 1
			(pin MIREQUESTRAMREADDATA109 output)
			(conn MIREQUESTRAMREADDATA109 MIREQUESTRAMREADDATA109 ==> PCIE_3_0 MIREQUESTRAMREADDATA109)
		)
		(element MIREQUESTRAMREADDATA110 1
			(pin MIREQUESTRAMREADDATA110 output)
			(conn MIREQUESTRAMREADDATA110 MIREQUESTRAMREADDATA110 ==> PCIE_3_0 MIREQUESTRAMREADDATA110)
		)
		(element MIREQUESTRAMREADDATA111 1
			(pin MIREQUESTRAMREADDATA111 output)
			(conn MIREQUESTRAMREADDATA111 MIREQUESTRAMREADDATA111 ==> PCIE_3_0 MIREQUESTRAMREADDATA111)
		)
		(element MIREQUESTRAMREADDATA112 1
			(pin MIREQUESTRAMREADDATA112 output)
			(conn MIREQUESTRAMREADDATA112 MIREQUESTRAMREADDATA112 ==> PCIE_3_0 MIREQUESTRAMREADDATA112)
		)
		(element MIREQUESTRAMREADDATA113 1
			(pin MIREQUESTRAMREADDATA113 output)
			(conn MIREQUESTRAMREADDATA113 MIREQUESTRAMREADDATA113 ==> PCIE_3_0 MIREQUESTRAMREADDATA113)
		)
		(element MIREQUESTRAMREADDATA114 1
			(pin MIREQUESTRAMREADDATA114 output)
			(conn MIREQUESTRAMREADDATA114 MIREQUESTRAMREADDATA114 ==> PCIE_3_0 MIREQUESTRAMREADDATA114)
		)
		(element MIREQUESTRAMREADDATA115 1
			(pin MIREQUESTRAMREADDATA115 output)
			(conn MIREQUESTRAMREADDATA115 MIREQUESTRAMREADDATA115 ==> PCIE_3_0 MIREQUESTRAMREADDATA115)
		)
		(element MIREQUESTRAMREADDATA116 1
			(pin MIREQUESTRAMREADDATA116 output)
			(conn MIREQUESTRAMREADDATA116 MIREQUESTRAMREADDATA116 ==> PCIE_3_0 MIREQUESTRAMREADDATA116)
		)
		(element MIREQUESTRAMREADDATA117 1
			(pin MIREQUESTRAMREADDATA117 output)
			(conn MIREQUESTRAMREADDATA117 MIREQUESTRAMREADDATA117 ==> PCIE_3_0 MIREQUESTRAMREADDATA117)
		)
		(element MIREQUESTRAMREADDATA118 1
			(pin MIREQUESTRAMREADDATA118 output)
			(conn MIREQUESTRAMREADDATA118 MIREQUESTRAMREADDATA118 ==> PCIE_3_0 MIREQUESTRAMREADDATA118)
		)
		(element MIREQUESTRAMREADDATA119 1
			(pin MIREQUESTRAMREADDATA119 output)
			(conn MIREQUESTRAMREADDATA119 MIREQUESTRAMREADDATA119 ==> PCIE_3_0 MIREQUESTRAMREADDATA119)
		)
		(element MIREQUESTRAMREADDATA120 1
			(pin MIREQUESTRAMREADDATA120 output)
			(conn MIREQUESTRAMREADDATA120 MIREQUESTRAMREADDATA120 ==> PCIE_3_0 MIREQUESTRAMREADDATA120)
		)
		(element MIREQUESTRAMREADDATA121 1
			(pin MIREQUESTRAMREADDATA121 output)
			(conn MIREQUESTRAMREADDATA121 MIREQUESTRAMREADDATA121 ==> PCIE_3_0 MIREQUESTRAMREADDATA121)
		)
		(element MIREQUESTRAMREADDATA122 1
			(pin MIREQUESTRAMREADDATA122 output)
			(conn MIREQUESTRAMREADDATA122 MIREQUESTRAMREADDATA122 ==> PCIE_3_0 MIREQUESTRAMREADDATA122)
		)
		(element MIREQUESTRAMREADDATA123 1
			(pin MIREQUESTRAMREADDATA123 output)
			(conn MIREQUESTRAMREADDATA123 MIREQUESTRAMREADDATA123 ==> PCIE_3_0 MIREQUESTRAMREADDATA123)
		)
		(element MIREQUESTRAMREADDATA124 1
			(pin MIREQUESTRAMREADDATA124 output)
			(conn MIREQUESTRAMREADDATA124 MIREQUESTRAMREADDATA124 ==> PCIE_3_0 MIREQUESTRAMREADDATA124)
		)
		(element MIREQUESTRAMREADDATA125 1
			(pin MIREQUESTRAMREADDATA125 output)
			(conn MIREQUESTRAMREADDATA125 MIREQUESTRAMREADDATA125 ==> PCIE_3_0 MIREQUESTRAMREADDATA125)
		)
		(element MIREQUESTRAMREADDATA126 1
			(pin MIREQUESTRAMREADDATA126 output)
			(conn MIREQUESTRAMREADDATA126 MIREQUESTRAMREADDATA126 ==> PCIE_3_0 MIREQUESTRAMREADDATA126)
		)
		(element MIREQUESTRAMREADDATA127 1
			(pin MIREQUESTRAMREADDATA127 output)
			(conn MIREQUESTRAMREADDATA127 MIREQUESTRAMREADDATA127 ==> PCIE_3_0 MIREQUESTRAMREADDATA127)
		)
		(element MIREQUESTRAMREADDATA128 1
			(pin MIREQUESTRAMREADDATA128 output)
			(conn MIREQUESTRAMREADDATA128 MIREQUESTRAMREADDATA128 ==> PCIE_3_0 MIREQUESTRAMREADDATA128)
		)
		(element MIREQUESTRAMREADDATA129 1
			(pin MIREQUESTRAMREADDATA129 output)
			(conn MIREQUESTRAMREADDATA129 MIREQUESTRAMREADDATA129 ==> PCIE_3_0 MIREQUESTRAMREADDATA129)
		)
		(element MIREQUESTRAMREADDATA130 1
			(pin MIREQUESTRAMREADDATA130 output)
			(conn MIREQUESTRAMREADDATA130 MIREQUESTRAMREADDATA130 ==> PCIE_3_0 MIREQUESTRAMREADDATA130)
		)
		(element MIREQUESTRAMREADDATA131 1
			(pin MIREQUESTRAMREADDATA131 output)
			(conn MIREQUESTRAMREADDATA131 MIREQUESTRAMREADDATA131 ==> PCIE_3_0 MIREQUESTRAMREADDATA131)
		)
		(element MIREQUESTRAMREADDATA132 1
			(pin MIREQUESTRAMREADDATA132 output)
			(conn MIREQUESTRAMREADDATA132 MIREQUESTRAMREADDATA132 ==> PCIE_3_0 MIREQUESTRAMREADDATA132)
		)
		(element MIREQUESTRAMREADDATA133 1
			(pin MIREQUESTRAMREADDATA133 output)
			(conn MIREQUESTRAMREADDATA133 MIREQUESTRAMREADDATA133 ==> PCIE_3_0 MIREQUESTRAMREADDATA133)
		)
		(element MIREQUESTRAMREADDATA134 1
			(pin MIREQUESTRAMREADDATA134 output)
			(conn MIREQUESTRAMREADDATA134 MIREQUESTRAMREADDATA134 ==> PCIE_3_0 MIREQUESTRAMREADDATA134)
		)
		(element MIREQUESTRAMREADDATA135 1
			(pin MIREQUESTRAMREADDATA135 output)
			(conn MIREQUESTRAMREADDATA135 MIREQUESTRAMREADDATA135 ==> PCIE_3_0 MIREQUESTRAMREADDATA135)
		)
		(element MIREQUESTRAMREADDATA136 1
			(pin MIREQUESTRAMREADDATA136 output)
			(conn MIREQUESTRAMREADDATA136 MIREQUESTRAMREADDATA136 ==> PCIE_3_0 MIREQUESTRAMREADDATA136)
		)
		(element MIREQUESTRAMREADDATA137 1
			(pin MIREQUESTRAMREADDATA137 output)
			(conn MIREQUESTRAMREADDATA137 MIREQUESTRAMREADDATA137 ==> PCIE_3_0 MIREQUESTRAMREADDATA137)
		)
		(element MIREQUESTRAMREADDATA138 1
			(pin MIREQUESTRAMREADDATA138 output)
			(conn MIREQUESTRAMREADDATA138 MIREQUESTRAMREADDATA138 ==> PCIE_3_0 MIREQUESTRAMREADDATA138)
		)
		(element MIREQUESTRAMREADDATA139 1
			(pin MIREQUESTRAMREADDATA139 output)
			(conn MIREQUESTRAMREADDATA139 MIREQUESTRAMREADDATA139 ==> PCIE_3_0 MIREQUESTRAMREADDATA139)
		)
		(element MIREQUESTRAMREADDATA140 1
			(pin MIREQUESTRAMREADDATA140 output)
			(conn MIREQUESTRAMREADDATA140 MIREQUESTRAMREADDATA140 ==> PCIE_3_0 MIREQUESTRAMREADDATA140)
		)
		(element MIREQUESTRAMREADDATA141 1
			(pin MIREQUESTRAMREADDATA141 output)
			(conn MIREQUESTRAMREADDATA141 MIREQUESTRAMREADDATA141 ==> PCIE_3_0 MIREQUESTRAMREADDATA141)
		)
		(element MIREQUESTRAMREADDATA142 1
			(pin MIREQUESTRAMREADDATA142 output)
			(conn MIREQUESTRAMREADDATA142 MIREQUESTRAMREADDATA142 ==> PCIE_3_0 MIREQUESTRAMREADDATA142)
		)
		(element MIREQUESTRAMREADDATA143 1
			(pin MIREQUESTRAMREADDATA143 output)
			(conn MIREQUESTRAMREADDATA143 MIREQUESTRAMREADDATA143 ==> PCIE_3_0 MIREQUESTRAMREADDATA143)
		)
		(element MIREQUESTRAMREADENABLE0 1
			(pin MIREQUESTRAMREADENABLE0 input)
			(conn MIREQUESTRAMREADENABLE0 MIREQUESTRAMREADENABLE0 <== PCIE_3_0 MIREQUESTRAMREADENABLE0)
		)
		(element MIREQUESTRAMREADENABLE1 1
			(pin MIREQUESTRAMREADENABLE1 input)
			(conn MIREQUESTRAMREADENABLE1 MIREQUESTRAMREADENABLE1 <== PCIE_3_0 MIREQUESTRAMREADENABLE1)
		)
		(element MIREQUESTRAMREADENABLE2 1
			(pin MIREQUESTRAMREADENABLE2 input)
			(conn MIREQUESTRAMREADENABLE2 MIREQUESTRAMREADENABLE2 <== PCIE_3_0 MIREQUESTRAMREADENABLE2)
		)
		(element MIREQUESTRAMREADENABLE3 1
			(pin MIREQUESTRAMREADENABLE3 input)
			(conn MIREQUESTRAMREADENABLE3 MIREQUESTRAMREADENABLE3 <== PCIE_3_0 MIREQUESTRAMREADENABLE3)
		)
		(element MIREQUESTRAMWRITEADDRESSA0 1
			(pin MIREQUESTRAMWRITEADDRESSA0 input)
			(conn MIREQUESTRAMWRITEADDRESSA0 MIREQUESTRAMWRITEADDRESSA0 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSA0)
		)
		(element MIREQUESTRAMWRITEADDRESSA1 1
			(pin MIREQUESTRAMWRITEADDRESSA1 input)
			(conn MIREQUESTRAMWRITEADDRESSA1 MIREQUESTRAMWRITEADDRESSA1 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSA1)
		)
		(element MIREQUESTRAMWRITEADDRESSA2 1
			(pin MIREQUESTRAMWRITEADDRESSA2 input)
			(conn MIREQUESTRAMWRITEADDRESSA2 MIREQUESTRAMWRITEADDRESSA2 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSA2)
		)
		(element MIREQUESTRAMWRITEADDRESSA3 1
			(pin MIREQUESTRAMWRITEADDRESSA3 input)
			(conn MIREQUESTRAMWRITEADDRESSA3 MIREQUESTRAMWRITEADDRESSA3 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSA3)
		)
		(element MIREQUESTRAMWRITEADDRESSA4 1
			(pin MIREQUESTRAMWRITEADDRESSA4 input)
			(conn MIREQUESTRAMWRITEADDRESSA4 MIREQUESTRAMWRITEADDRESSA4 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSA4)
		)
		(element MIREQUESTRAMWRITEADDRESSA5 1
			(pin MIREQUESTRAMWRITEADDRESSA5 input)
			(conn MIREQUESTRAMWRITEADDRESSA5 MIREQUESTRAMWRITEADDRESSA5 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSA5)
		)
		(element MIREQUESTRAMWRITEADDRESSA6 1
			(pin MIREQUESTRAMWRITEADDRESSA6 input)
			(conn MIREQUESTRAMWRITEADDRESSA6 MIREQUESTRAMWRITEADDRESSA6 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSA6)
		)
		(element MIREQUESTRAMWRITEADDRESSA7 1
			(pin MIREQUESTRAMWRITEADDRESSA7 input)
			(conn MIREQUESTRAMWRITEADDRESSA7 MIREQUESTRAMWRITEADDRESSA7 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSA7)
		)
		(element MIREQUESTRAMWRITEADDRESSA8 1
			(pin MIREQUESTRAMWRITEADDRESSA8 input)
			(conn MIREQUESTRAMWRITEADDRESSA8 MIREQUESTRAMWRITEADDRESSA8 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSA8)
		)
		(element MIREQUESTRAMWRITEADDRESSB0 1
			(pin MIREQUESTRAMWRITEADDRESSB0 input)
			(conn MIREQUESTRAMWRITEADDRESSB0 MIREQUESTRAMWRITEADDRESSB0 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSB0)
		)
		(element MIREQUESTRAMWRITEADDRESSB1 1
			(pin MIREQUESTRAMWRITEADDRESSB1 input)
			(conn MIREQUESTRAMWRITEADDRESSB1 MIREQUESTRAMWRITEADDRESSB1 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSB1)
		)
		(element MIREQUESTRAMWRITEADDRESSB2 1
			(pin MIREQUESTRAMWRITEADDRESSB2 input)
			(conn MIREQUESTRAMWRITEADDRESSB2 MIREQUESTRAMWRITEADDRESSB2 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSB2)
		)
		(element MIREQUESTRAMWRITEADDRESSB3 1
			(pin MIREQUESTRAMWRITEADDRESSB3 input)
			(conn MIREQUESTRAMWRITEADDRESSB3 MIREQUESTRAMWRITEADDRESSB3 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSB3)
		)
		(element MIREQUESTRAMWRITEADDRESSB4 1
			(pin MIREQUESTRAMWRITEADDRESSB4 input)
			(conn MIREQUESTRAMWRITEADDRESSB4 MIREQUESTRAMWRITEADDRESSB4 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSB4)
		)
		(element MIREQUESTRAMWRITEADDRESSB5 1
			(pin MIREQUESTRAMWRITEADDRESSB5 input)
			(conn MIREQUESTRAMWRITEADDRESSB5 MIREQUESTRAMWRITEADDRESSB5 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSB5)
		)
		(element MIREQUESTRAMWRITEADDRESSB6 1
			(pin MIREQUESTRAMWRITEADDRESSB6 input)
			(conn MIREQUESTRAMWRITEADDRESSB6 MIREQUESTRAMWRITEADDRESSB6 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSB6)
		)
		(element MIREQUESTRAMWRITEADDRESSB7 1
			(pin MIREQUESTRAMWRITEADDRESSB7 input)
			(conn MIREQUESTRAMWRITEADDRESSB7 MIREQUESTRAMWRITEADDRESSB7 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSB7)
		)
		(element MIREQUESTRAMWRITEADDRESSB8 1
			(pin MIREQUESTRAMWRITEADDRESSB8 input)
			(conn MIREQUESTRAMWRITEADDRESSB8 MIREQUESTRAMWRITEADDRESSB8 <== PCIE_3_0 MIREQUESTRAMWRITEADDRESSB8)
		)
		(element MIREQUESTRAMWRITEDATA0 1
			(pin MIREQUESTRAMWRITEDATA0 input)
			(conn MIREQUESTRAMWRITEDATA0 MIREQUESTRAMWRITEDATA0 <== PCIE_3_0 MIREQUESTRAMWRITEDATA0)
		)
		(element MIREQUESTRAMWRITEDATA1 1
			(pin MIREQUESTRAMWRITEDATA1 input)
			(conn MIREQUESTRAMWRITEDATA1 MIREQUESTRAMWRITEDATA1 <== PCIE_3_0 MIREQUESTRAMWRITEDATA1)
		)
		(element MIREQUESTRAMWRITEDATA2 1
			(pin MIREQUESTRAMWRITEDATA2 input)
			(conn MIREQUESTRAMWRITEDATA2 MIREQUESTRAMWRITEDATA2 <== PCIE_3_0 MIREQUESTRAMWRITEDATA2)
		)
		(element MIREQUESTRAMWRITEDATA3 1
			(pin MIREQUESTRAMWRITEDATA3 input)
			(conn MIREQUESTRAMWRITEDATA3 MIREQUESTRAMWRITEDATA3 <== PCIE_3_0 MIREQUESTRAMWRITEDATA3)
		)
		(element MIREQUESTRAMWRITEDATA4 1
			(pin MIREQUESTRAMWRITEDATA4 input)
			(conn MIREQUESTRAMWRITEDATA4 MIREQUESTRAMWRITEDATA4 <== PCIE_3_0 MIREQUESTRAMWRITEDATA4)
		)
		(element MIREQUESTRAMWRITEDATA5 1
			(pin MIREQUESTRAMWRITEDATA5 input)
			(conn MIREQUESTRAMWRITEDATA5 MIREQUESTRAMWRITEDATA5 <== PCIE_3_0 MIREQUESTRAMWRITEDATA5)
		)
		(element MIREQUESTRAMWRITEDATA6 1
			(pin MIREQUESTRAMWRITEDATA6 input)
			(conn MIREQUESTRAMWRITEDATA6 MIREQUESTRAMWRITEDATA6 <== PCIE_3_0 MIREQUESTRAMWRITEDATA6)
		)
		(element MIREQUESTRAMWRITEDATA7 1
			(pin MIREQUESTRAMWRITEDATA7 input)
			(conn MIREQUESTRAMWRITEDATA7 MIREQUESTRAMWRITEDATA7 <== PCIE_3_0 MIREQUESTRAMWRITEDATA7)
		)
		(element MIREQUESTRAMWRITEDATA8 1
			(pin MIREQUESTRAMWRITEDATA8 input)
			(conn MIREQUESTRAMWRITEDATA8 MIREQUESTRAMWRITEDATA8 <== PCIE_3_0 MIREQUESTRAMWRITEDATA8)
		)
		(element MIREQUESTRAMWRITEDATA9 1
			(pin MIREQUESTRAMWRITEDATA9 input)
			(conn MIREQUESTRAMWRITEDATA9 MIREQUESTRAMWRITEDATA9 <== PCIE_3_0 MIREQUESTRAMWRITEDATA9)
		)
		(element MIREQUESTRAMWRITEDATA10 1
			(pin MIREQUESTRAMWRITEDATA10 input)
			(conn MIREQUESTRAMWRITEDATA10 MIREQUESTRAMWRITEDATA10 <== PCIE_3_0 MIREQUESTRAMWRITEDATA10)
		)
		(element MIREQUESTRAMWRITEDATA11 1
			(pin MIREQUESTRAMWRITEDATA11 input)
			(conn MIREQUESTRAMWRITEDATA11 MIREQUESTRAMWRITEDATA11 <== PCIE_3_0 MIREQUESTRAMWRITEDATA11)
		)
		(element MIREQUESTRAMWRITEDATA12 1
			(pin MIREQUESTRAMWRITEDATA12 input)
			(conn MIREQUESTRAMWRITEDATA12 MIREQUESTRAMWRITEDATA12 <== PCIE_3_0 MIREQUESTRAMWRITEDATA12)
		)
		(element MIREQUESTRAMWRITEDATA13 1
			(pin MIREQUESTRAMWRITEDATA13 input)
			(conn MIREQUESTRAMWRITEDATA13 MIREQUESTRAMWRITEDATA13 <== PCIE_3_0 MIREQUESTRAMWRITEDATA13)
		)
		(element MIREQUESTRAMWRITEDATA14 1
			(pin MIREQUESTRAMWRITEDATA14 input)
			(conn MIREQUESTRAMWRITEDATA14 MIREQUESTRAMWRITEDATA14 <== PCIE_3_0 MIREQUESTRAMWRITEDATA14)
		)
		(element MIREQUESTRAMWRITEDATA15 1
			(pin MIREQUESTRAMWRITEDATA15 input)
			(conn MIREQUESTRAMWRITEDATA15 MIREQUESTRAMWRITEDATA15 <== PCIE_3_0 MIREQUESTRAMWRITEDATA15)
		)
		(element MIREQUESTRAMWRITEDATA16 1
			(pin MIREQUESTRAMWRITEDATA16 input)
			(conn MIREQUESTRAMWRITEDATA16 MIREQUESTRAMWRITEDATA16 <== PCIE_3_0 MIREQUESTRAMWRITEDATA16)
		)
		(element MIREQUESTRAMWRITEDATA17 1
			(pin MIREQUESTRAMWRITEDATA17 input)
			(conn MIREQUESTRAMWRITEDATA17 MIREQUESTRAMWRITEDATA17 <== PCIE_3_0 MIREQUESTRAMWRITEDATA17)
		)
		(element MIREQUESTRAMWRITEDATA18 1
			(pin MIREQUESTRAMWRITEDATA18 input)
			(conn MIREQUESTRAMWRITEDATA18 MIREQUESTRAMWRITEDATA18 <== PCIE_3_0 MIREQUESTRAMWRITEDATA18)
		)
		(element MIREQUESTRAMWRITEDATA19 1
			(pin MIREQUESTRAMWRITEDATA19 input)
			(conn MIREQUESTRAMWRITEDATA19 MIREQUESTRAMWRITEDATA19 <== PCIE_3_0 MIREQUESTRAMWRITEDATA19)
		)
		(element MIREQUESTRAMWRITEDATA20 1
			(pin MIREQUESTRAMWRITEDATA20 input)
			(conn MIREQUESTRAMWRITEDATA20 MIREQUESTRAMWRITEDATA20 <== PCIE_3_0 MIREQUESTRAMWRITEDATA20)
		)
		(element MIREQUESTRAMWRITEDATA21 1
			(pin MIREQUESTRAMWRITEDATA21 input)
			(conn MIREQUESTRAMWRITEDATA21 MIREQUESTRAMWRITEDATA21 <== PCIE_3_0 MIREQUESTRAMWRITEDATA21)
		)
		(element MIREQUESTRAMWRITEDATA22 1
			(pin MIREQUESTRAMWRITEDATA22 input)
			(conn MIREQUESTRAMWRITEDATA22 MIREQUESTRAMWRITEDATA22 <== PCIE_3_0 MIREQUESTRAMWRITEDATA22)
		)
		(element MIREQUESTRAMWRITEDATA23 1
			(pin MIREQUESTRAMWRITEDATA23 input)
			(conn MIREQUESTRAMWRITEDATA23 MIREQUESTRAMWRITEDATA23 <== PCIE_3_0 MIREQUESTRAMWRITEDATA23)
		)
		(element MIREQUESTRAMWRITEDATA24 1
			(pin MIREQUESTRAMWRITEDATA24 input)
			(conn MIREQUESTRAMWRITEDATA24 MIREQUESTRAMWRITEDATA24 <== PCIE_3_0 MIREQUESTRAMWRITEDATA24)
		)
		(element MIREQUESTRAMWRITEDATA25 1
			(pin MIREQUESTRAMWRITEDATA25 input)
			(conn MIREQUESTRAMWRITEDATA25 MIREQUESTRAMWRITEDATA25 <== PCIE_3_0 MIREQUESTRAMWRITEDATA25)
		)
		(element MIREQUESTRAMWRITEDATA26 1
			(pin MIREQUESTRAMWRITEDATA26 input)
			(conn MIREQUESTRAMWRITEDATA26 MIREQUESTRAMWRITEDATA26 <== PCIE_3_0 MIREQUESTRAMWRITEDATA26)
		)
		(element MIREQUESTRAMWRITEDATA27 1
			(pin MIREQUESTRAMWRITEDATA27 input)
			(conn MIREQUESTRAMWRITEDATA27 MIREQUESTRAMWRITEDATA27 <== PCIE_3_0 MIREQUESTRAMWRITEDATA27)
		)
		(element MIREQUESTRAMWRITEDATA28 1
			(pin MIREQUESTRAMWRITEDATA28 input)
			(conn MIREQUESTRAMWRITEDATA28 MIREQUESTRAMWRITEDATA28 <== PCIE_3_0 MIREQUESTRAMWRITEDATA28)
		)
		(element MIREQUESTRAMWRITEDATA29 1
			(pin MIREQUESTRAMWRITEDATA29 input)
			(conn MIREQUESTRAMWRITEDATA29 MIREQUESTRAMWRITEDATA29 <== PCIE_3_0 MIREQUESTRAMWRITEDATA29)
		)
		(element MIREQUESTRAMWRITEDATA30 1
			(pin MIREQUESTRAMWRITEDATA30 input)
			(conn MIREQUESTRAMWRITEDATA30 MIREQUESTRAMWRITEDATA30 <== PCIE_3_0 MIREQUESTRAMWRITEDATA30)
		)
		(element MIREQUESTRAMWRITEDATA31 1
			(pin MIREQUESTRAMWRITEDATA31 input)
			(conn MIREQUESTRAMWRITEDATA31 MIREQUESTRAMWRITEDATA31 <== PCIE_3_0 MIREQUESTRAMWRITEDATA31)
		)
		(element MIREQUESTRAMWRITEDATA32 1
			(pin MIREQUESTRAMWRITEDATA32 input)
			(conn MIREQUESTRAMWRITEDATA32 MIREQUESTRAMWRITEDATA32 <== PCIE_3_0 MIREQUESTRAMWRITEDATA32)
		)
		(element MIREQUESTRAMWRITEDATA33 1
			(pin MIREQUESTRAMWRITEDATA33 input)
			(conn MIREQUESTRAMWRITEDATA33 MIREQUESTRAMWRITEDATA33 <== PCIE_3_0 MIREQUESTRAMWRITEDATA33)
		)
		(element MIREQUESTRAMWRITEDATA34 1
			(pin MIREQUESTRAMWRITEDATA34 input)
			(conn MIREQUESTRAMWRITEDATA34 MIREQUESTRAMWRITEDATA34 <== PCIE_3_0 MIREQUESTRAMWRITEDATA34)
		)
		(element MIREQUESTRAMWRITEDATA35 1
			(pin MIREQUESTRAMWRITEDATA35 input)
			(conn MIREQUESTRAMWRITEDATA35 MIREQUESTRAMWRITEDATA35 <== PCIE_3_0 MIREQUESTRAMWRITEDATA35)
		)
		(element MIREQUESTRAMWRITEDATA36 1
			(pin MIREQUESTRAMWRITEDATA36 input)
			(conn MIREQUESTRAMWRITEDATA36 MIREQUESTRAMWRITEDATA36 <== PCIE_3_0 MIREQUESTRAMWRITEDATA36)
		)
		(element MIREQUESTRAMWRITEDATA37 1
			(pin MIREQUESTRAMWRITEDATA37 input)
			(conn MIREQUESTRAMWRITEDATA37 MIREQUESTRAMWRITEDATA37 <== PCIE_3_0 MIREQUESTRAMWRITEDATA37)
		)
		(element MIREQUESTRAMWRITEDATA38 1
			(pin MIREQUESTRAMWRITEDATA38 input)
			(conn MIREQUESTRAMWRITEDATA38 MIREQUESTRAMWRITEDATA38 <== PCIE_3_0 MIREQUESTRAMWRITEDATA38)
		)
		(element MIREQUESTRAMWRITEDATA39 1
			(pin MIREQUESTRAMWRITEDATA39 input)
			(conn MIREQUESTRAMWRITEDATA39 MIREQUESTRAMWRITEDATA39 <== PCIE_3_0 MIREQUESTRAMWRITEDATA39)
		)
		(element MIREQUESTRAMWRITEDATA40 1
			(pin MIREQUESTRAMWRITEDATA40 input)
			(conn MIREQUESTRAMWRITEDATA40 MIREQUESTRAMWRITEDATA40 <== PCIE_3_0 MIREQUESTRAMWRITEDATA40)
		)
		(element MIREQUESTRAMWRITEDATA41 1
			(pin MIREQUESTRAMWRITEDATA41 input)
			(conn MIREQUESTRAMWRITEDATA41 MIREQUESTRAMWRITEDATA41 <== PCIE_3_0 MIREQUESTRAMWRITEDATA41)
		)
		(element MIREQUESTRAMWRITEDATA42 1
			(pin MIREQUESTRAMWRITEDATA42 input)
			(conn MIREQUESTRAMWRITEDATA42 MIREQUESTRAMWRITEDATA42 <== PCIE_3_0 MIREQUESTRAMWRITEDATA42)
		)
		(element MIREQUESTRAMWRITEDATA43 1
			(pin MIREQUESTRAMWRITEDATA43 input)
			(conn MIREQUESTRAMWRITEDATA43 MIREQUESTRAMWRITEDATA43 <== PCIE_3_0 MIREQUESTRAMWRITEDATA43)
		)
		(element MIREQUESTRAMWRITEDATA44 1
			(pin MIREQUESTRAMWRITEDATA44 input)
			(conn MIREQUESTRAMWRITEDATA44 MIREQUESTRAMWRITEDATA44 <== PCIE_3_0 MIREQUESTRAMWRITEDATA44)
		)
		(element MIREQUESTRAMWRITEDATA45 1
			(pin MIREQUESTRAMWRITEDATA45 input)
			(conn MIREQUESTRAMWRITEDATA45 MIREQUESTRAMWRITEDATA45 <== PCIE_3_0 MIREQUESTRAMWRITEDATA45)
		)
		(element MIREQUESTRAMWRITEDATA46 1
			(pin MIREQUESTRAMWRITEDATA46 input)
			(conn MIREQUESTRAMWRITEDATA46 MIREQUESTRAMWRITEDATA46 <== PCIE_3_0 MIREQUESTRAMWRITEDATA46)
		)
		(element MIREQUESTRAMWRITEDATA47 1
			(pin MIREQUESTRAMWRITEDATA47 input)
			(conn MIREQUESTRAMWRITEDATA47 MIREQUESTRAMWRITEDATA47 <== PCIE_3_0 MIREQUESTRAMWRITEDATA47)
		)
		(element MIREQUESTRAMWRITEDATA48 1
			(pin MIREQUESTRAMWRITEDATA48 input)
			(conn MIREQUESTRAMWRITEDATA48 MIREQUESTRAMWRITEDATA48 <== PCIE_3_0 MIREQUESTRAMWRITEDATA48)
		)
		(element MIREQUESTRAMWRITEDATA49 1
			(pin MIREQUESTRAMWRITEDATA49 input)
			(conn MIREQUESTRAMWRITEDATA49 MIREQUESTRAMWRITEDATA49 <== PCIE_3_0 MIREQUESTRAMWRITEDATA49)
		)
		(element MIREQUESTRAMWRITEDATA50 1
			(pin MIREQUESTRAMWRITEDATA50 input)
			(conn MIREQUESTRAMWRITEDATA50 MIREQUESTRAMWRITEDATA50 <== PCIE_3_0 MIREQUESTRAMWRITEDATA50)
		)
		(element MIREQUESTRAMWRITEDATA51 1
			(pin MIREQUESTRAMWRITEDATA51 input)
			(conn MIREQUESTRAMWRITEDATA51 MIREQUESTRAMWRITEDATA51 <== PCIE_3_0 MIREQUESTRAMWRITEDATA51)
		)
		(element MIREQUESTRAMWRITEDATA52 1
			(pin MIREQUESTRAMWRITEDATA52 input)
			(conn MIREQUESTRAMWRITEDATA52 MIREQUESTRAMWRITEDATA52 <== PCIE_3_0 MIREQUESTRAMWRITEDATA52)
		)
		(element MIREQUESTRAMWRITEDATA53 1
			(pin MIREQUESTRAMWRITEDATA53 input)
			(conn MIREQUESTRAMWRITEDATA53 MIREQUESTRAMWRITEDATA53 <== PCIE_3_0 MIREQUESTRAMWRITEDATA53)
		)
		(element MIREQUESTRAMWRITEDATA54 1
			(pin MIREQUESTRAMWRITEDATA54 input)
			(conn MIREQUESTRAMWRITEDATA54 MIREQUESTRAMWRITEDATA54 <== PCIE_3_0 MIREQUESTRAMWRITEDATA54)
		)
		(element MIREQUESTRAMWRITEDATA55 1
			(pin MIREQUESTRAMWRITEDATA55 input)
			(conn MIREQUESTRAMWRITEDATA55 MIREQUESTRAMWRITEDATA55 <== PCIE_3_0 MIREQUESTRAMWRITEDATA55)
		)
		(element MIREQUESTRAMWRITEDATA56 1
			(pin MIREQUESTRAMWRITEDATA56 input)
			(conn MIREQUESTRAMWRITEDATA56 MIREQUESTRAMWRITEDATA56 <== PCIE_3_0 MIREQUESTRAMWRITEDATA56)
		)
		(element MIREQUESTRAMWRITEDATA57 1
			(pin MIREQUESTRAMWRITEDATA57 input)
			(conn MIREQUESTRAMWRITEDATA57 MIREQUESTRAMWRITEDATA57 <== PCIE_3_0 MIREQUESTRAMWRITEDATA57)
		)
		(element MIREQUESTRAMWRITEDATA58 1
			(pin MIREQUESTRAMWRITEDATA58 input)
			(conn MIREQUESTRAMWRITEDATA58 MIREQUESTRAMWRITEDATA58 <== PCIE_3_0 MIREQUESTRAMWRITEDATA58)
		)
		(element MIREQUESTRAMWRITEDATA59 1
			(pin MIREQUESTRAMWRITEDATA59 input)
			(conn MIREQUESTRAMWRITEDATA59 MIREQUESTRAMWRITEDATA59 <== PCIE_3_0 MIREQUESTRAMWRITEDATA59)
		)
		(element MIREQUESTRAMWRITEDATA60 1
			(pin MIREQUESTRAMWRITEDATA60 input)
			(conn MIREQUESTRAMWRITEDATA60 MIREQUESTRAMWRITEDATA60 <== PCIE_3_0 MIREQUESTRAMWRITEDATA60)
		)
		(element MIREQUESTRAMWRITEDATA61 1
			(pin MIREQUESTRAMWRITEDATA61 input)
			(conn MIREQUESTRAMWRITEDATA61 MIREQUESTRAMWRITEDATA61 <== PCIE_3_0 MIREQUESTRAMWRITEDATA61)
		)
		(element MIREQUESTRAMWRITEDATA62 1
			(pin MIREQUESTRAMWRITEDATA62 input)
			(conn MIREQUESTRAMWRITEDATA62 MIREQUESTRAMWRITEDATA62 <== PCIE_3_0 MIREQUESTRAMWRITEDATA62)
		)
		(element MIREQUESTRAMWRITEDATA63 1
			(pin MIREQUESTRAMWRITEDATA63 input)
			(conn MIREQUESTRAMWRITEDATA63 MIREQUESTRAMWRITEDATA63 <== PCIE_3_0 MIREQUESTRAMWRITEDATA63)
		)
		(element MIREQUESTRAMWRITEDATA64 1
			(pin MIREQUESTRAMWRITEDATA64 input)
			(conn MIREQUESTRAMWRITEDATA64 MIREQUESTRAMWRITEDATA64 <== PCIE_3_0 MIREQUESTRAMWRITEDATA64)
		)
		(element MIREQUESTRAMWRITEDATA65 1
			(pin MIREQUESTRAMWRITEDATA65 input)
			(conn MIREQUESTRAMWRITEDATA65 MIREQUESTRAMWRITEDATA65 <== PCIE_3_0 MIREQUESTRAMWRITEDATA65)
		)
		(element MIREQUESTRAMWRITEDATA66 1
			(pin MIREQUESTRAMWRITEDATA66 input)
			(conn MIREQUESTRAMWRITEDATA66 MIREQUESTRAMWRITEDATA66 <== PCIE_3_0 MIREQUESTRAMWRITEDATA66)
		)
		(element MIREQUESTRAMWRITEDATA67 1
			(pin MIREQUESTRAMWRITEDATA67 input)
			(conn MIREQUESTRAMWRITEDATA67 MIREQUESTRAMWRITEDATA67 <== PCIE_3_0 MIREQUESTRAMWRITEDATA67)
		)
		(element MIREQUESTRAMWRITEDATA68 1
			(pin MIREQUESTRAMWRITEDATA68 input)
			(conn MIREQUESTRAMWRITEDATA68 MIREQUESTRAMWRITEDATA68 <== PCIE_3_0 MIREQUESTRAMWRITEDATA68)
		)
		(element MIREQUESTRAMWRITEDATA69 1
			(pin MIREQUESTRAMWRITEDATA69 input)
			(conn MIREQUESTRAMWRITEDATA69 MIREQUESTRAMWRITEDATA69 <== PCIE_3_0 MIREQUESTRAMWRITEDATA69)
		)
		(element MIREQUESTRAMWRITEDATA70 1
			(pin MIREQUESTRAMWRITEDATA70 input)
			(conn MIREQUESTRAMWRITEDATA70 MIREQUESTRAMWRITEDATA70 <== PCIE_3_0 MIREQUESTRAMWRITEDATA70)
		)
		(element MIREQUESTRAMWRITEDATA71 1
			(pin MIREQUESTRAMWRITEDATA71 input)
			(conn MIREQUESTRAMWRITEDATA71 MIREQUESTRAMWRITEDATA71 <== PCIE_3_0 MIREQUESTRAMWRITEDATA71)
		)
		(element MIREQUESTRAMWRITEDATA72 1
			(pin MIREQUESTRAMWRITEDATA72 input)
			(conn MIREQUESTRAMWRITEDATA72 MIREQUESTRAMWRITEDATA72 <== PCIE_3_0 MIREQUESTRAMWRITEDATA72)
		)
		(element MIREQUESTRAMWRITEDATA73 1
			(pin MIREQUESTRAMWRITEDATA73 input)
			(conn MIREQUESTRAMWRITEDATA73 MIREQUESTRAMWRITEDATA73 <== PCIE_3_0 MIREQUESTRAMWRITEDATA73)
		)
		(element MIREQUESTRAMWRITEDATA74 1
			(pin MIREQUESTRAMWRITEDATA74 input)
			(conn MIREQUESTRAMWRITEDATA74 MIREQUESTRAMWRITEDATA74 <== PCIE_3_0 MIREQUESTRAMWRITEDATA74)
		)
		(element MIREQUESTRAMWRITEDATA75 1
			(pin MIREQUESTRAMWRITEDATA75 input)
			(conn MIREQUESTRAMWRITEDATA75 MIREQUESTRAMWRITEDATA75 <== PCIE_3_0 MIREQUESTRAMWRITEDATA75)
		)
		(element MIREQUESTRAMWRITEDATA76 1
			(pin MIREQUESTRAMWRITEDATA76 input)
			(conn MIREQUESTRAMWRITEDATA76 MIREQUESTRAMWRITEDATA76 <== PCIE_3_0 MIREQUESTRAMWRITEDATA76)
		)
		(element MIREQUESTRAMWRITEDATA77 1
			(pin MIREQUESTRAMWRITEDATA77 input)
			(conn MIREQUESTRAMWRITEDATA77 MIREQUESTRAMWRITEDATA77 <== PCIE_3_0 MIREQUESTRAMWRITEDATA77)
		)
		(element MIREQUESTRAMWRITEDATA78 1
			(pin MIREQUESTRAMWRITEDATA78 input)
			(conn MIREQUESTRAMWRITEDATA78 MIREQUESTRAMWRITEDATA78 <== PCIE_3_0 MIREQUESTRAMWRITEDATA78)
		)
		(element MIREQUESTRAMWRITEDATA79 1
			(pin MIREQUESTRAMWRITEDATA79 input)
			(conn MIREQUESTRAMWRITEDATA79 MIREQUESTRAMWRITEDATA79 <== PCIE_3_0 MIREQUESTRAMWRITEDATA79)
		)
		(element MIREQUESTRAMWRITEDATA80 1
			(pin MIREQUESTRAMWRITEDATA80 input)
			(conn MIREQUESTRAMWRITEDATA80 MIREQUESTRAMWRITEDATA80 <== PCIE_3_0 MIREQUESTRAMWRITEDATA80)
		)
		(element MIREQUESTRAMWRITEDATA81 1
			(pin MIREQUESTRAMWRITEDATA81 input)
			(conn MIREQUESTRAMWRITEDATA81 MIREQUESTRAMWRITEDATA81 <== PCIE_3_0 MIREQUESTRAMWRITEDATA81)
		)
		(element MIREQUESTRAMWRITEDATA82 1
			(pin MIREQUESTRAMWRITEDATA82 input)
			(conn MIREQUESTRAMWRITEDATA82 MIREQUESTRAMWRITEDATA82 <== PCIE_3_0 MIREQUESTRAMWRITEDATA82)
		)
		(element MIREQUESTRAMWRITEDATA83 1
			(pin MIREQUESTRAMWRITEDATA83 input)
			(conn MIREQUESTRAMWRITEDATA83 MIREQUESTRAMWRITEDATA83 <== PCIE_3_0 MIREQUESTRAMWRITEDATA83)
		)
		(element MIREQUESTRAMWRITEDATA84 1
			(pin MIREQUESTRAMWRITEDATA84 input)
			(conn MIREQUESTRAMWRITEDATA84 MIREQUESTRAMWRITEDATA84 <== PCIE_3_0 MIREQUESTRAMWRITEDATA84)
		)
		(element MIREQUESTRAMWRITEDATA85 1
			(pin MIREQUESTRAMWRITEDATA85 input)
			(conn MIREQUESTRAMWRITEDATA85 MIREQUESTRAMWRITEDATA85 <== PCIE_3_0 MIREQUESTRAMWRITEDATA85)
		)
		(element MIREQUESTRAMWRITEDATA86 1
			(pin MIREQUESTRAMWRITEDATA86 input)
			(conn MIREQUESTRAMWRITEDATA86 MIREQUESTRAMWRITEDATA86 <== PCIE_3_0 MIREQUESTRAMWRITEDATA86)
		)
		(element MIREQUESTRAMWRITEDATA87 1
			(pin MIREQUESTRAMWRITEDATA87 input)
			(conn MIREQUESTRAMWRITEDATA87 MIREQUESTRAMWRITEDATA87 <== PCIE_3_0 MIREQUESTRAMWRITEDATA87)
		)
		(element MIREQUESTRAMWRITEDATA88 1
			(pin MIREQUESTRAMWRITEDATA88 input)
			(conn MIREQUESTRAMWRITEDATA88 MIREQUESTRAMWRITEDATA88 <== PCIE_3_0 MIREQUESTRAMWRITEDATA88)
		)
		(element MIREQUESTRAMWRITEDATA89 1
			(pin MIREQUESTRAMWRITEDATA89 input)
			(conn MIREQUESTRAMWRITEDATA89 MIREQUESTRAMWRITEDATA89 <== PCIE_3_0 MIREQUESTRAMWRITEDATA89)
		)
		(element MIREQUESTRAMWRITEDATA90 1
			(pin MIREQUESTRAMWRITEDATA90 input)
			(conn MIREQUESTRAMWRITEDATA90 MIREQUESTRAMWRITEDATA90 <== PCIE_3_0 MIREQUESTRAMWRITEDATA90)
		)
		(element MIREQUESTRAMWRITEDATA91 1
			(pin MIREQUESTRAMWRITEDATA91 input)
			(conn MIREQUESTRAMWRITEDATA91 MIREQUESTRAMWRITEDATA91 <== PCIE_3_0 MIREQUESTRAMWRITEDATA91)
		)
		(element MIREQUESTRAMWRITEDATA92 1
			(pin MIREQUESTRAMWRITEDATA92 input)
			(conn MIREQUESTRAMWRITEDATA92 MIREQUESTRAMWRITEDATA92 <== PCIE_3_0 MIREQUESTRAMWRITEDATA92)
		)
		(element MIREQUESTRAMWRITEDATA93 1
			(pin MIREQUESTRAMWRITEDATA93 input)
			(conn MIREQUESTRAMWRITEDATA93 MIREQUESTRAMWRITEDATA93 <== PCIE_3_0 MIREQUESTRAMWRITEDATA93)
		)
		(element MIREQUESTRAMWRITEDATA94 1
			(pin MIREQUESTRAMWRITEDATA94 input)
			(conn MIREQUESTRAMWRITEDATA94 MIREQUESTRAMWRITEDATA94 <== PCIE_3_0 MIREQUESTRAMWRITEDATA94)
		)
		(element MIREQUESTRAMWRITEDATA95 1
			(pin MIREQUESTRAMWRITEDATA95 input)
			(conn MIREQUESTRAMWRITEDATA95 MIREQUESTRAMWRITEDATA95 <== PCIE_3_0 MIREQUESTRAMWRITEDATA95)
		)
		(element MIREQUESTRAMWRITEDATA96 1
			(pin MIREQUESTRAMWRITEDATA96 input)
			(conn MIREQUESTRAMWRITEDATA96 MIREQUESTRAMWRITEDATA96 <== PCIE_3_0 MIREQUESTRAMWRITEDATA96)
		)
		(element MIREQUESTRAMWRITEDATA97 1
			(pin MIREQUESTRAMWRITEDATA97 input)
			(conn MIREQUESTRAMWRITEDATA97 MIREQUESTRAMWRITEDATA97 <== PCIE_3_0 MIREQUESTRAMWRITEDATA97)
		)
		(element MIREQUESTRAMWRITEDATA98 1
			(pin MIREQUESTRAMWRITEDATA98 input)
			(conn MIREQUESTRAMWRITEDATA98 MIREQUESTRAMWRITEDATA98 <== PCIE_3_0 MIREQUESTRAMWRITEDATA98)
		)
		(element MIREQUESTRAMWRITEDATA99 1
			(pin MIREQUESTRAMWRITEDATA99 input)
			(conn MIREQUESTRAMWRITEDATA99 MIREQUESTRAMWRITEDATA99 <== PCIE_3_0 MIREQUESTRAMWRITEDATA99)
		)
		(element MIREQUESTRAMWRITEDATA100 1
			(pin MIREQUESTRAMWRITEDATA100 input)
			(conn MIREQUESTRAMWRITEDATA100 MIREQUESTRAMWRITEDATA100 <== PCIE_3_0 MIREQUESTRAMWRITEDATA100)
		)
		(element MIREQUESTRAMWRITEDATA101 1
			(pin MIREQUESTRAMWRITEDATA101 input)
			(conn MIREQUESTRAMWRITEDATA101 MIREQUESTRAMWRITEDATA101 <== PCIE_3_0 MIREQUESTRAMWRITEDATA101)
		)
		(element MIREQUESTRAMWRITEDATA102 1
			(pin MIREQUESTRAMWRITEDATA102 input)
			(conn MIREQUESTRAMWRITEDATA102 MIREQUESTRAMWRITEDATA102 <== PCIE_3_0 MIREQUESTRAMWRITEDATA102)
		)
		(element MIREQUESTRAMWRITEDATA103 1
			(pin MIREQUESTRAMWRITEDATA103 input)
			(conn MIREQUESTRAMWRITEDATA103 MIREQUESTRAMWRITEDATA103 <== PCIE_3_0 MIREQUESTRAMWRITEDATA103)
		)
		(element MIREQUESTRAMWRITEDATA104 1
			(pin MIREQUESTRAMWRITEDATA104 input)
			(conn MIREQUESTRAMWRITEDATA104 MIREQUESTRAMWRITEDATA104 <== PCIE_3_0 MIREQUESTRAMWRITEDATA104)
		)
		(element MIREQUESTRAMWRITEDATA105 1
			(pin MIREQUESTRAMWRITEDATA105 input)
			(conn MIREQUESTRAMWRITEDATA105 MIREQUESTRAMWRITEDATA105 <== PCIE_3_0 MIREQUESTRAMWRITEDATA105)
		)
		(element MIREQUESTRAMWRITEDATA106 1
			(pin MIREQUESTRAMWRITEDATA106 input)
			(conn MIREQUESTRAMWRITEDATA106 MIREQUESTRAMWRITEDATA106 <== PCIE_3_0 MIREQUESTRAMWRITEDATA106)
		)
		(element MIREQUESTRAMWRITEDATA107 1
			(pin MIREQUESTRAMWRITEDATA107 input)
			(conn MIREQUESTRAMWRITEDATA107 MIREQUESTRAMWRITEDATA107 <== PCIE_3_0 MIREQUESTRAMWRITEDATA107)
		)
		(element MIREQUESTRAMWRITEDATA108 1
			(pin MIREQUESTRAMWRITEDATA108 input)
			(conn MIREQUESTRAMWRITEDATA108 MIREQUESTRAMWRITEDATA108 <== PCIE_3_0 MIREQUESTRAMWRITEDATA108)
		)
		(element MIREQUESTRAMWRITEDATA109 1
			(pin MIREQUESTRAMWRITEDATA109 input)
			(conn MIREQUESTRAMWRITEDATA109 MIREQUESTRAMWRITEDATA109 <== PCIE_3_0 MIREQUESTRAMWRITEDATA109)
		)
		(element MIREQUESTRAMWRITEDATA110 1
			(pin MIREQUESTRAMWRITEDATA110 input)
			(conn MIREQUESTRAMWRITEDATA110 MIREQUESTRAMWRITEDATA110 <== PCIE_3_0 MIREQUESTRAMWRITEDATA110)
		)
		(element MIREQUESTRAMWRITEDATA111 1
			(pin MIREQUESTRAMWRITEDATA111 input)
			(conn MIREQUESTRAMWRITEDATA111 MIREQUESTRAMWRITEDATA111 <== PCIE_3_0 MIREQUESTRAMWRITEDATA111)
		)
		(element MIREQUESTRAMWRITEDATA112 1
			(pin MIREQUESTRAMWRITEDATA112 input)
			(conn MIREQUESTRAMWRITEDATA112 MIREQUESTRAMWRITEDATA112 <== PCIE_3_0 MIREQUESTRAMWRITEDATA112)
		)
		(element MIREQUESTRAMWRITEDATA113 1
			(pin MIREQUESTRAMWRITEDATA113 input)
			(conn MIREQUESTRAMWRITEDATA113 MIREQUESTRAMWRITEDATA113 <== PCIE_3_0 MIREQUESTRAMWRITEDATA113)
		)
		(element MIREQUESTRAMWRITEDATA114 1
			(pin MIREQUESTRAMWRITEDATA114 input)
			(conn MIREQUESTRAMWRITEDATA114 MIREQUESTRAMWRITEDATA114 <== PCIE_3_0 MIREQUESTRAMWRITEDATA114)
		)
		(element MIREQUESTRAMWRITEDATA115 1
			(pin MIREQUESTRAMWRITEDATA115 input)
			(conn MIREQUESTRAMWRITEDATA115 MIREQUESTRAMWRITEDATA115 <== PCIE_3_0 MIREQUESTRAMWRITEDATA115)
		)
		(element MIREQUESTRAMWRITEDATA116 1
			(pin MIREQUESTRAMWRITEDATA116 input)
			(conn MIREQUESTRAMWRITEDATA116 MIREQUESTRAMWRITEDATA116 <== PCIE_3_0 MIREQUESTRAMWRITEDATA116)
		)
		(element MIREQUESTRAMWRITEDATA117 1
			(pin MIREQUESTRAMWRITEDATA117 input)
			(conn MIREQUESTRAMWRITEDATA117 MIREQUESTRAMWRITEDATA117 <== PCIE_3_0 MIREQUESTRAMWRITEDATA117)
		)
		(element MIREQUESTRAMWRITEDATA118 1
			(pin MIREQUESTRAMWRITEDATA118 input)
			(conn MIREQUESTRAMWRITEDATA118 MIREQUESTRAMWRITEDATA118 <== PCIE_3_0 MIREQUESTRAMWRITEDATA118)
		)
		(element MIREQUESTRAMWRITEDATA119 1
			(pin MIREQUESTRAMWRITEDATA119 input)
			(conn MIREQUESTRAMWRITEDATA119 MIREQUESTRAMWRITEDATA119 <== PCIE_3_0 MIREQUESTRAMWRITEDATA119)
		)
		(element MIREQUESTRAMWRITEDATA120 1
			(pin MIREQUESTRAMWRITEDATA120 input)
			(conn MIREQUESTRAMWRITEDATA120 MIREQUESTRAMWRITEDATA120 <== PCIE_3_0 MIREQUESTRAMWRITEDATA120)
		)
		(element MIREQUESTRAMWRITEDATA121 1
			(pin MIREQUESTRAMWRITEDATA121 input)
			(conn MIREQUESTRAMWRITEDATA121 MIREQUESTRAMWRITEDATA121 <== PCIE_3_0 MIREQUESTRAMWRITEDATA121)
		)
		(element MIREQUESTRAMWRITEDATA122 1
			(pin MIREQUESTRAMWRITEDATA122 input)
			(conn MIREQUESTRAMWRITEDATA122 MIREQUESTRAMWRITEDATA122 <== PCIE_3_0 MIREQUESTRAMWRITEDATA122)
		)
		(element MIREQUESTRAMWRITEDATA123 1
			(pin MIREQUESTRAMWRITEDATA123 input)
			(conn MIREQUESTRAMWRITEDATA123 MIREQUESTRAMWRITEDATA123 <== PCIE_3_0 MIREQUESTRAMWRITEDATA123)
		)
		(element MIREQUESTRAMWRITEDATA124 1
			(pin MIREQUESTRAMWRITEDATA124 input)
			(conn MIREQUESTRAMWRITEDATA124 MIREQUESTRAMWRITEDATA124 <== PCIE_3_0 MIREQUESTRAMWRITEDATA124)
		)
		(element MIREQUESTRAMWRITEDATA125 1
			(pin MIREQUESTRAMWRITEDATA125 input)
			(conn MIREQUESTRAMWRITEDATA125 MIREQUESTRAMWRITEDATA125 <== PCIE_3_0 MIREQUESTRAMWRITEDATA125)
		)
		(element MIREQUESTRAMWRITEDATA126 1
			(pin MIREQUESTRAMWRITEDATA126 input)
			(conn MIREQUESTRAMWRITEDATA126 MIREQUESTRAMWRITEDATA126 <== PCIE_3_0 MIREQUESTRAMWRITEDATA126)
		)
		(element MIREQUESTRAMWRITEDATA127 1
			(pin MIREQUESTRAMWRITEDATA127 input)
			(conn MIREQUESTRAMWRITEDATA127 MIREQUESTRAMWRITEDATA127 <== PCIE_3_0 MIREQUESTRAMWRITEDATA127)
		)
		(element MIREQUESTRAMWRITEDATA128 1
			(pin MIREQUESTRAMWRITEDATA128 input)
			(conn MIREQUESTRAMWRITEDATA128 MIREQUESTRAMWRITEDATA128 <== PCIE_3_0 MIREQUESTRAMWRITEDATA128)
		)
		(element MIREQUESTRAMWRITEDATA129 1
			(pin MIREQUESTRAMWRITEDATA129 input)
			(conn MIREQUESTRAMWRITEDATA129 MIREQUESTRAMWRITEDATA129 <== PCIE_3_0 MIREQUESTRAMWRITEDATA129)
		)
		(element MIREQUESTRAMWRITEDATA130 1
			(pin MIREQUESTRAMWRITEDATA130 input)
			(conn MIREQUESTRAMWRITEDATA130 MIREQUESTRAMWRITEDATA130 <== PCIE_3_0 MIREQUESTRAMWRITEDATA130)
		)
		(element MIREQUESTRAMWRITEDATA131 1
			(pin MIREQUESTRAMWRITEDATA131 input)
			(conn MIREQUESTRAMWRITEDATA131 MIREQUESTRAMWRITEDATA131 <== PCIE_3_0 MIREQUESTRAMWRITEDATA131)
		)
		(element MIREQUESTRAMWRITEDATA132 1
			(pin MIREQUESTRAMWRITEDATA132 input)
			(conn MIREQUESTRAMWRITEDATA132 MIREQUESTRAMWRITEDATA132 <== PCIE_3_0 MIREQUESTRAMWRITEDATA132)
		)
		(element MIREQUESTRAMWRITEDATA133 1
			(pin MIREQUESTRAMWRITEDATA133 input)
			(conn MIREQUESTRAMWRITEDATA133 MIREQUESTRAMWRITEDATA133 <== PCIE_3_0 MIREQUESTRAMWRITEDATA133)
		)
		(element MIREQUESTRAMWRITEDATA134 1
			(pin MIREQUESTRAMWRITEDATA134 input)
			(conn MIREQUESTRAMWRITEDATA134 MIREQUESTRAMWRITEDATA134 <== PCIE_3_0 MIREQUESTRAMWRITEDATA134)
		)
		(element MIREQUESTRAMWRITEDATA135 1
			(pin MIREQUESTRAMWRITEDATA135 input)
			(conn MIREQUESTRAMWRITEDATA135 MIREQUESTRAMWRITEDATA135 <== PCIE_3_0 MIREQUESTRAMWRITEDATA135)
		)
		(element MIREQUESTRAMWRITEDATA136 1
			(pin MIREQUESTRAMWRITEDATA136 input)
			(conn MIREQUESTRAMWRITEDATA136 MIREQUESTRAMWRITEDATA136 <== PCIE_3_0 MIREQUESTRAMWRITEDATA136)
		)
		(element MIREQUESTRAMWRITEDATA137 1
			(pin MIREQUESTRAMWRITEDATA137 input)
			(conn MIREQUESTRAMWRITEDATA137 MIREQUESTRAMWRITEDATA137 <== PCIE_3_0 MIREQUESTRAMWRITEDATA137)
		)
		(element MIREQUESTRAMWRITEDATA138 1
			(pin MIREQUESTRAMWRITEDATA138 input)
			(conn MIREQUESTRAMWRITEDATA138 MIREQUESTRAMWRITEDATA138 <== PCIE_3_0 MIREQUESTRAMWRITEDATA138)
		)
		(element MIREQUESTRAMWRITEDATA139 1
			(pin MIREQUESTRAMWRITEDATA139 input)
			(conn MIREQUESTRAMWRITEDATA139 MIREQUESTRAMWRITEDATA139 <== PCIE_3_0 MIREQUESTRAMWRITEDATA139)
		)
		(element MIREQUESTRAMWRITEDATA140 1
			(pin MIREQUESTRAMWRITEDATA140 input)
			(conn MIREQUESTRAMWRITEDATA140 MIREQUESTRAMWRITEDATA140 <== PCIE_3_0 MIREQUESTRAMWRITEDATA140)
		)
		(element MIREQUESTRAMWRITEDATA141 1
			(pin MIREQUESTRAMWRITEDATA141 input)
			(conn MIREQUESTRAMWRITEDATA141 MIREQUESTRAMWRITEDATA141 <== PCIE_3_0 MIREQUESTRAMWRITEDATA141)
		)
		(element MIREQUESTRAMWRITEDATA142 1
			(pin MIREQUESTRAMWRITEDATA142 input)
			(conn MIREQUESTRAMWRITEDATA142 MIREQUESTRAMWRITEDATA142 <== PCIE_3_0 MIREQUESTRAMWRITEDATA142)
		)
		(element MIREQUESTRAMWRITEDATA143 1
			(pin MIREQUESTRAMWRITEDATA143 input)
			(conn MIREQUESTRAMWRITEDATA143 MIREQUESTRAMWRITEDATA143 <== PCIE_3_0 MIREQUESTRAMWRITEDATA143)
		)
		(element MIREQUESTRAMWRITEENABLE0 1
			(pin MIREQUESTRAMWRITEENABLE0 input)
			(conn MIREQUESTRAMWRITEENABLE0 MIREQUESTRAMWRITEENABLE0 <== PCIE_3_0 MIREQUESTRAMWRITEENABLE0)
		)
		(element MIREQUESTRAMWRITEENABLE1 1
			(pin MIREQUESTRAMWRITEENABLE1 input)
			(conn MIREQUESTRAMWRITEENABLE1 MIREQUESTRAMWRITEENABLE1 <== PCIE_3_0 MIREQUESTRAMWRITEENABLE1)
		)
		(element MIREQUESTRAMWRITEENABLE2 1
			(pin MIREQUESTRAMWRITEENABLE2 input)
			(conn MIREQUESTRAMWRITEENABLE2 MIREQUESTRAMWRITEENABLE2 <== PCIE_3_0 MIREQUESTRAMWRITEENABLE2)
		)
		(element MIREQUESTRAMWRITEENABLE3 1
			(pin MIREQUESTRAMWRITEENABLE3 input)
			(conn MIREQUESTRAMWRITEENABLE3 MIREQUESTRAMWRITEENABLE3 <== PCIE_3_0 MIREQUESTRAMWRITEENABLE3)
		)
		(element PCIECQNPREQ 1
			(pin PCIECQNPREQ output)
			(conn PCIECQNPREQ PCIECQNPREQ ==> PCIE_3_0 PCIECQNPREQ)
		)
		(element PCIECQNPREQCOUNT0 1
			(pin PCIECQNPREQCOUNT0 input)
			(conn PCIECQNPREQCOUNT0 PCIECQNPREQCOUNT0 <== PCIE_3_0 PCIECQNPREQCOUNT0)
		)
		(element PCIECQNPREQCOUNT1 1
			(pin PCIECQNPREQCOUNT1 input)
			(conn PCIECQNPREQCOUNT1 PCIECQNPREQCOUNT1 <== PCIE_3_0 PCIECQNPREQCOUNT1)
		)
		(element PCIECQNPREQCOUNT2 1
			(pin PCIECQNPREQCOUNT2 input)
			(conn PCIECQNPREQCOUNT2 PCIECQNPREQCOUNT2 <== PCIE_3_0 PCIECQNPREQCOUNT2)
		)
		(element PCIECQNPREQCOUNT3 1
			(pin PCIECQNPREQCOUNT3 input)
			(conn PCIECQNPREQCOUNT3 PCIECQNPREQCOUNT3 <== PCIE_3_0 PCIECQNPREQCOUNT3)
		)
		(element PCIECQNPREQCOUNT4 1
			(pin PCIECQNPREQCOUNT4 input)
			(conn PCIECQNPREQCOUNT4 PCIECQNPREQCOUNT4 <== PCIE_3_0 PCIECQNPREQCOUNT4)
		)
		(element PCIECQNPREQCOUNT5 1
			(pin PCIECQNPREQCOUNT5 input)
			(conn PCIECQNPREQCOUNT5 PCIECQNPREQCOUNT5 <== PCIE_3_0 PCIECQNPREQCOUNT5)
		)
		(element PCIERQSEQNUMVLD 1
			(pin PCIERQSEQNUMVLD input)
			(conn PCIERQSEQNUMVLD PCIERQSEQNUMVLD <== PCIE_3_0 PCIERQSEQNUMVLD)
		)
		(element PCIERQSEQNUM0 1
			(pin PCIERQSEQNUM0 input)
			(conn PCIERQSEQNUM0 PCIERQSEQNUM0 <== PCIE_3_0 PCIERQSEQNUM0)
		)
		(element PCIERQSEQNUM1 1
			(pin PCIERQSEQNUM1 input)
			(conn PCIERQSEQNUM1 PCIERQSEQNUM1 <== PCIE_3_0 PCIERQSEQNUM1)
		)
		(element PCIERQSEQNUM2 1
			(pin PCIERQSEQNUM2 input)
			(conn PCIERQSEQNUM2 PCIERQSEQNUM2 <== PCIE_3_0 PCIERQSEQNUM2)
		)
		(element PCIERQSEQNUM3 1
			(pin PCIERQSEQNUM3 input)
			(conn PCIERQSEQNUM3 PCIERQSEQNUM3 <== PCIE_3_0 PCIERQSEQNUM3)
		)
		(element PCIERQTAGAV0 1
			(pin PCIERQTAGAV0 input)
			(conn PCIERQTAGAV0 PCIERQTAGAV0 <== PCIE_3_0 PCIERQTAGAV0)
		)
		(element PCIERQTAGAV1 1
			(pin PCIERQTAGAV1 input)
			(conn PCIERQTAGAV1 PCIERQTAGAV1 <== PCIE_3_0 PCIERQTAGAV1)
		)
		(element PCIERQTAGVLD 1
			(pin PCIERQTAGVLD input)
			(conn PCIERQTAGVLD PCIERQTAGVLD <== PCIE_3_0 PCIERQTAGVLD)
		)
		(element PCIERQTAG0 1
			(pin PCIERQTAG0 input)
			(conn PCIERQTAG0 PCIERQTAG0 <== PCIE_3_0 PCIERQTAG0)
		)
		(element PCIERQTAG1 1
			(pin PCIERQTAG1 input)
			(conn PCIERQTAG1 PCIERQTAG1 <== PCIE_3_0 PCIERQTAG1)
		)
		(element PCIERQTAG2 1
			(pin PCIERQTAG2 input)
			(conn PCIERQTAG2 PCIERQTAG2 <== PCIE_3_0 PCIERQTAG2)
		)
		(element PCIERQTAG3 1
			(pin PCIERQTAG3 input)
			(conn PCIERQTAG3 PCIERQTAG3 <== PCIE_3_0 PCIERQTAG3)
		)
		(element PCIERQTAG4 1
			(pin PCIERQTAG4 input)
			(conn PCIERQTAG4 PCIERQTAG4 <== PCIE_3_0 PCIERQTAG4)
		)
		(element PCIERQTAG5 1
			(pin PCIERQTAG5 input)
			(conn PCIERQTAG5 PCIERQTAG5 <== PCIE_3_0 PCIERQTAG5)
		)
		(element PCIETFCNPDAV0 1
			(pin PCIETFCNPDAV0 input)
			(conn PCIETFCNPDAV0 PCIETFCNPDAV0 <== PCIE_3_0 PCIETFCNPDAV0)
		)
		(element PCIETFCNPDAV1 1
			(pin PCIETFCNPDAV1 input)
			(conn PCIETFCNPDAV1 PCIETFCNPDAV1 <== PCIE_3_0 PCIETFCNPDAV1)
		)
		(element PCIETFCNPHAV0 1
			(pin PCIETFCNPHAV0 input)
			(conn PCIETFCNPHAV0 PCIETFCNPHAV0 <== PCIE_3_0 PCIETFCNPHAV0)
		)
		(element PCIETFCNPHAV1 1
			(pin PCIETFCNPHAV1 input)
			(conn PCIETFCNPHAV1 PCIETFCNPHAV1 <== PCIE_3_0 PCIETFCNPHAV1)
		)
		(element PIPECLK 1
			(pin PIPECLK output)
			(conn PIPECLK PIPECLK ==> PCIE_3_0 PIPECLK)
		)
		(element PIPEEQFS0 1
			(pin PIPEEQFS0 output)
			(conn PIPEEQFS0 PIPEEQFS0 ==> PCIE_3_0 PIPEEQFS0)
		)
		(element PIPEEQFS1 1
			(pin PIPEEQFS1 output)
			(conn PIPEEQFS1 PIPEEQFS1 ==> PCIE_3_0 PIPEEQFS1)
		)
		(element PIPEEQFS2 1
			(pin PIPEEQFS2 output)
			(conn PIPEEQFS2 PIPEEQFS2 ==> PCIE_3_0 PIPEEQFS2)
		)
		(element PIPEEQFS3 1
			(pin PIPEEQFS3 output)
			(conn PIPEEQFS3 PIPEEQFS3 ==> PCIE_3_0 PIPEEQFS3)
		)
		(element PIPEEQFS4 1
			(pin PIPEEQFS4 output)
			(conn PIPEEQFS4 PIPEEQFS4 ==> PCIE_3_0 PIPEEQFS4)
		)
		(element PIPEEQFS5 1
			(pin PIPEEQFS5 output)
			(conn PIPEEQFS5 PIPEEQFS5 ==> PCIE_3_0 PIPEEQFS5)
		)
		(element PIPEEQLF0 1
			(pin PIPEEQLF0 output)
			(conn PIPEEQLF0 PIPEEQLF0 ==> PCIE_3_0 PIPEEQLF0)
		)
		(element PIPEEQLF1 1
			(pin PIPEEQLF1 output)
			(conn PIPEEQLF1 PIPEEQLF1 ==> PCIE_3_0 PIPEEQLF1)
		)
		(element PIPEEQLF2 1
			(pin PIPEEQLF2 output)
			(conn PIPEEQLF2 PIPEEQLF2 ==> PCIE_3_0 PIPEEQLF2)
		)
		(element PIPEEQLF3 1
			(pin PIPEEQLF3 output)
			(conn PIPEEQLF3 PIPEEQLF3 ==> PCIE_3_0 PIPEEQLF3)
		)
		(element PIPEEQLF4 1
			(pin PIPEEQLF4 output)
			(conn PIPEEQLF4 PIPEEQLF4 ==> PCIE_3_0 PIPEEQLF4)
		)
		(element PIPEEQLF5 1
			(pin PIPEEQLF5 output)
			(conn PIPEEQLF5 PIPEEQLF5 ==> PCIE_3_0 PIPEEQLF5)
		)
		(element PIPERESETN 1
			(pin PIPERESETN output)
			(conn PIPERESETN PIPERESETN ==> PCIE_3_0 PIPERESETN)
		)
		(element PIPERX0CHARISK0 1
			(pin PIPERX0CHARISK0 output)
			(conn PIPERX0CHARISK0 PIPERX0CHARISK0 ==> PCIE_3_0 PIPERX0CHARISK0)
		)
		(element PIPERX0CHARISK1 1
			(pin PIPERX0CHARISK1 output)
			(conn PIPERX0CHARISK1 PIPERX0CHARISK1 ==> PCIE_3_0 PIPERX0CHARISK1)
		)
		(element PIPERX0DATAVALID 1
			(pin PIPERX0DATAVALID output)
			(conn PIPERX0DATAVALID PIPERX0DATAVALID ==> PCIE_3_0 PIPERX0DATAVALID)
		)
		(element PIPERX0DATA0 1
			(pin PIPERX0DATA0 output)
			(conn PIPERX0DATA0 PIPERX0DATA0 ==> PCIE_3_0 PIPERX0DATA0)
		)
		(element PIPERX0DATA1 1
			(pin PIPERX0DATA1 output)
			(conn PIPERX0DATA1 PIPERX0DATA1 ==> PCIE_3_0 PIPERX0DATA1)
		)
		(element PIPERX0DATA2 1
			(pin PIPERX0DATA2 output)
			(conn PIPERX0DATA2 PIPERX0DATA2 ==> PCIE_3_0 PIPERX0DATA2)
		)
		(element PIPERX0DATA3 1
			(pin PIPERX0DATA3 output)
			(conn PIPERX0DATA3 PIPERX0DATA3 ==> PCIE_3_0 PIPERX0DATA3)
		)
		(element PIPERX0DATA4 1
			(pin PIPERX0DATA4 output)
			(conn PIPERX0DATA4 PIPERX0DATA4 ==> PCIE_3_0 PIPERX0DATA4)
		)
		(element PIPERX0DATA5 1
			(pin PIPERX0DATA5 output)
			(conn PIPERX0DATA5 PIPERX0DATA5 ==> PCIE_3_0 PIPERX0DATA5)
		)
		(element PIPERX0DATA6 1
			(pin PIPERX0DATA6 output)
			(conn PIPERX0DATA6 PIPERX0DATA6 ==> PCIE_3_0 PIPERX0DATA6)
		)
		(element PIPERX0DATA7 1
			(pin PIPERX0DATA7 output)
			(conn PIPERX0DATA7 PIPERX0DATA7 ==> PCIE_3_0 PIPERX0DATA7)
		)
		(element PIPERX0DATA8 1
			(pin PIPERX0DATA8 output)
			(conn PIPERX0DATA8 PIPERX0DATA8 ==> PCIE_3_0 PIPERX0DATA8)
		)
		(element PIPERX0DATA9 1
			(pin PIPERX0DATA9 output)
			(conn PIPERX0DATA9 PIPERX0DATA9 ==> PCIE_3_0 PIPERX0DATA9)
		)
		(element PIPERX0DATA10 1
			(pin PIPERX0DATA10 output)
			(conn PIPERX0DATA10 PIPERX0DATA10 ==> PCIE_3_0 PIPERX0DATA10)
		)
		(element PIPERX0DATA11 1
			(pin PIPERX0DATA11 output)
			(conn PIPERX0DATA11 PIPERX0DATA11 ==> PCIE_3_0 PIPERX0DATA11)
		)
		(element PIPERX0DATA12 1
			(pin PIPERX0DATA12 output)
			(conn PIPERX0DATA12 PIPERX0DATA12 ==> PCIE_3_0 PIPERX0DATA12)
		)
		(element PIPERX0DATA13 1
			(pin PIPERX0DATA13 output)
			(conn PIPERX0DATA13 PIPERX0DATA13 ==> PCIE_3_0 PIPERX0DATA13)
		)
		(element PIPERX0DATA14 1
			(pin PIPERX0DATA14 output)
			(conn PIPERX0DATA14 PIPERX0DATA14 ==> PCIE_3_0 PIPERX0DATA14)
		)
		(element PIPERX0DATA15 1
			(pin PIPERX0DATA15 output)
			(conn PIPERX0DATA15 PIPERX0DATA15 ==> PCIE_3_0 PIPERX0DATA15)
		)
		(element PIPERX0DATA16 1
			(pin PIPERX0DATA16 output)
			(conn PIPERX0DATA16 PIPERX0DATA16 ==> PCIE_3_0 PIPERX0DATA16)
		)
		(element PIPERX0DATA17 1
			(pin PIPERX0DATA17 output)
			(conn PIPERX0DATA17 PIPERX0DATA17 ==> PCIE_3_0 PIPERX0DATA17)
		)
		(element PIPERX0DATA18 1
			(pin PIPERX0DATA18 output)
			(conn PIPERX0DATA18 PIPERX0DATA18 ==> PCIE_3_0 PIPERX0DATA18)
		)
		(element PIPERX0DATA19 1
			(pin PIPERX0DATA19 output)
			(conn PIPERX0DATA19 PIPERX0DATA19 ==> PCIE_3_0 PIPERX0DATA19)
		)
		(element PIPERX0DATA20 1
			(pin PIPERX0DATA20 output)
			(conn PIPERX0DATA20 PIPERX0DATA20 ==> PCIE_3_0 PIPERX0DATA20)
		)
		(element PIPERX0DATA21 1
			(pin PIPERX0DATA21 output)
			(conn PIPERX0DATA21 PIPERX0DATA21 ==> PCIE_3_0 PIPERX0DATA21)
		)
		(element PIPERX0DATA22 1
			(pin PIPERX0DATA22 output)
			(conn PIPERX0DATA22 PIPERX0DATA22 ==> PCIE_3_0 PIPERX0DATA22)
		)
		(element PIPERX0DATA23 1
			(pin PIPERX0DATA23 output)
			(conn PIPERX0DATA23 PIPERX0DATA23 ==> PCIE_3_0 PIPERX0DATA23)
		)
		(element PIPERX0DATA24 1
			(pin PIPERX0DATA24 output)
			(conn PIPERX0DATA24 PIPERX0DATA24 ==> PCIE_3_0 PIPERX0DATA24)
		)
		(element PIPERX0DATA25 1
			(pin PIPERX0DATA25 output)
			(conn PIPERX0DATA25 PIPERX0DATA25 ==> PCIE_3_0 PIPERX0DATA25)
		)
		(element PIPERX0DATA26 1
			(pin PIPERX0DATA26 output)
			(conn PIPERX0DATA26 PIPERX0DATA26 ==> PCIE_3_0 PIPERX0DATA26)
		)
		(element PIPERX0DATA27 1
			(pin PIPERX0DATA27 output)
			(conn PIPERX0DATA27 PIPERX0DATA27 ==> PCIE_3_0 PIPERX0DATA27)
		)
		(element PIPERX0DATA28 1
			(pin PIPERX0DATA28 output)
			(conn PIPERX0DATA28 PIPERX0DATA28 ==> PCIE_3_0 PIPERX0DATA28)
		)
		(element PIPERX0DATA29 1
			(pin PIPERX0DATA29 output)
			(conn PIPERX0DATA29 PIPERX0DATA29 ==> PCIE_3_0 PIPERX0DATA29)
		)
		(element PIPERX0DATA30 1
			(pin PIPERX0DATA30 output)
			(conn PIPERX0DATA30 PIPERX0DATA30 ==> PCIE_3_0 PIPERX0DATA30)
		)
		(element PIPERX0DATA31 1
			(pin PIPERX0DATA31 output)
			(conn PIPERX0DATA31 PIPERX0DATA31 ==> PCIE_3_0 PIPERX0DATA31)
		)
		(element PIPERX0ELECIDLE 1
			(pin PIPERX0ELECIDLE output)
			(conn PIPERX0ELECIDLE PIPERX0ELECIDLE ==> PCIE_3_0 PIPERX0ELECIDLE)
		)
		(element PIPERX0EQCONTROL0 1
			(pin PIPERX0EQCONTROL0 input)
			(conn PIPERX0EQCONTROL0 PIPERX0EQCONTROL0 <== PCIE_3_0 PIPERX0EQCONTROL0)
		)
		(element PIPERX0EQCONTROL1 1
			(pin PIPERX0EQCONTROL1 input)
			(conn PIPERX0EQCONTROL1 PIPERX0EQCONTROL1 <== PCIE_3_0 PIPERX0EQCONTROL1)
		)
		(element PIPERX0EQDONE 1
			(pin PIPERX0EQDONE output)
			(conn PIPERX0EQDONE PIPERX0EQDONE ==> PCIE_3_0 PIPERX0EQDONE)
		)
		(element PIPERX0EQLPADAPTDONE 1
			(pin PIPERX0EQLPADAPTDONE output)
			(conn PIPERX0EQLPADAPTDONE PIPERX0EQLPADAPTDONE ==> PCIE_3_0 PIPERX0EQLPADAPTDONE)
		)
		(element PIPERX0EQLPLFFSSEL 1
			(pin PIPERX0EQLPLFFSSEL output)
			(conn PIPERX0EQLPLFFSSEL PIPERX0EQLPLFFSSEL ==> PCIE_3_0 PIPERX0EQLPLFFSSEL)
		)
		(element PIPERX0EQLPLFFS0 1
			(pin PIPERX0EQLPLFFS0 input)
			(conn PIPERX0EQLPLFFS0 PIPERX0EQLPLFFS0 <== PCIE_3_0 PIPERX0EQLPLFFS0)
		)
		(element PIPERX0EQLPLFFS1 1
			(pin PIPERX0EQLPLFFS1 input)
			(conn PIPERX0EQLPLFFS1 PIPERX0EQLPLFFS1 <== PCIE_3_0 PIPERX0EQLPLFFS1)
		)
		(element PIPERX0EQLPLFFS2 1
			(pin PIPERX0EQLPLFFS2 input)
			(conn PIPERX0EQLPLFFS2 PIPERX0EQLPLFFS2 <== PCIE_3_0 PIPERX0EQLPLFFS2)
		)
		(element PIPERX0EQLPLFFS3 1
			(pin PIPERX0EQLPLFFS3 input)
			(conn PIPERX0EQLPLFFS3 PIPERX0EQLPLFFS3 <== PCIE_3_0 PIPERX0EQLPLFFS3)
		)
		(element PIPERX0EQLPLFFS4 1
			(pin PIPERX0EQLPLFFS4 input)
			(conn PIPERX0EQLPLFFS4 PIPERX0EQLPLFFS4 <== PCIE_3_0 PIPERX0EQLPLFFS4)
		)
		(element PIPERX0EQLPLFFS5 1
			(pin PIPERX0EQLPLFFS5 input)
			(conn PIPERX0EQLPLFFS5 PIPERX0EQLPLFFS5 <== PCIE_3_0 PIPERX0EQLPLFFS5)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET0 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET0 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET0 PIPERX0EQLPNEWTXCOEFFORPRESET0 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET0)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET1 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET1 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET1 PIPERX0EQLPNEWTXCOEFFORPRESET1 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET1)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET2 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET2 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET2 PIPERX0EQLPNEWTXCOEFFORPRESET2 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET2)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET3 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET3 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET3 PIPERX0EQLPNEWTXCOEFFORPRESET3 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET3)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET4 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET4 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET4 PIPERX0EQLPNEWTXCOEFFORPRESET4 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET4)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET5 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET5 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET5 PIPERX0EQLPNEWTXCOEFFORPRESET5 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET5)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET6 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET6 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET6 PIPERX0EQLPNEWTXCOEFFORPRESET6 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET6)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET7 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET7 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET7 PIPERX0EQLPNEWTXCOEFFORPRESET7 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET7)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET8 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET8 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET8 PIPERX0EQLPNEWTXCOEFFORPRESET8 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET8)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET9 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET9 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET9 PIPERX0EQLPNEWTXCOEFFORPRESET9 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET9)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET10 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET10 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET10 PIPERX0EQLPNEWTXCOEFFORPRESET10 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET10)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET11 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET11 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET11 PIPERX0EQLPNEWTXCOEFFORPRESET11 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET11)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET12 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET12 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET12 PIPERX0EQLPNEWTXCOEFFORPRESET12 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET12)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET13 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET13 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET13 PIPERX0EQLPNEWTXCOEFFORPRESET13 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET13)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET14 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET14 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET14 PIPERX0EQLPNEWTXCOEFFORPRESET14 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET14)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET15 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET15 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET15 PIPERX0EQLPNEWTXCOEFFORPRESET15 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET15)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET16 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET16 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET16 PIPERX0EQLPNEWTXCOEFFORPRESET16 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET16)
		)
		(element PIPERX0EQLPNEWTXCOEFFORPRESET17 1
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET17 output)
			(conn PIPERX0EQLPNEWTXCOEFFORPRESET17 PIPERX0EQLPNEWTXCOEFFORPRESET17 ==> PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET17)
		)
		(element PIPERX0EQLPTXPRESET0 1
			(pin PIPERX0EQLPTXPRESET0 input)
			(conn PIPERX0EQLPTXPRESET0 PIPERX0EQLPTXPRESET0 <== PCIE_3_0 PIPERX0EQLPTXPRESET0)
		)
		(element PIPERX0EQLPTXPRESET1 1
			(pin PIPERX0EQLPTXPRESET1 input)
			(conn PIPERX0EQLPTXPRESET1 PIPERX0EQLPTXPRESET1 <== PCIE_3_0 PIPERX0EQLPTXPRESET1)
		)
		(element PIPERX0EQLPTXPRESET2 1
			(pin PIPERX0EQLPTXPRESET2 input)
			(conn PIPERX0EQLPTXPRESET2 PIPERX0EQLPTXPRESET2 <== PCIE_3_0 PIPERX0EQLPTXPRESET2)
		)
		(element PIPERX0EQLPTXPRESET3 1
			(pin PIPERX0EQLPTXPRESET3 input)
			(conn PIPERX0EQLPTXPRESET3 PIPERX0EQLPTXPRESET3 <== PCIE_3_0 PIPERX0EQLPTXPRESET3)
		)
		(element PIPERX0EQPRESET0 1
			(pin PIPERX0EQPRESET0 input)
			(conn PIPERX0EQPRESET0 PIPERX0EQPRESET0 <== PCIE_3_0 PIPERX0EQPRESET0)
		)
		(element PIPERX0EQPRESET1 1
			(pin PIPERX0EQPRESET1 input)
			(conn PIPERX0EQPRESET1 PIPERX0EQPRESET1 <== PCIE_3_0 PIPERX0EQPRESET1)
		)
		(element PIPERX0EQPRESET2 1
			(pin PIPERX0EQPRESET2 input)
			(conn PIPERX0EQPRESET2 PIPERX0EQPRESET2 <== PCIE_3_0 PIPERX0EQPRESET2)
		)
		(element PIPERX0PHYSTATUS 1
			(pin PIPERX0PHYSTATUS output)
			(conn PIPERX0PHYSTATUS PIPERX0PHYSTATUS ==> PCIE_3_0 PIPERX0PHYSTATUS)
		)
		(element PIPERX0POLARITY 1
			(pin PIPERX0POLARITY input)
			(conn PIPERX0POLARITY PIPERX0POLARITY <== PCIE_3_0 PIPERX0POLARITY)
		)
		(element PIPERX0STARTBLOCK 1
			(pin PIPERX0STARTBLOCK output)
			(conn PIPERX0STARTBLOCK PIPERX0STARTBLOCK ==> PCIE_3_0 PIPERX0STARTBLOCK)
		)
		(element PIPERX0STATUS0 1
			(pin PIPERX0STATUS0 output)
			(conn PIPERX0STATUS0 PIPERX0STATUS0 ==> PCIE_3_0 PIPERX0STATUS0)
		)
		(element PIPERX0STATUS1 1
			(pin PIPERX0STATUS1 output)
			(conn PIPERX0STATUS1 PIPERX0STATUS1 ==> PCIE_3_0 PIPERX0STATUS1)
		)
		(element PIPERX0STATUS2 1
			(pin PIPERX0STATUS2 output)
			(conn PIPERX0STATUS2 PIPERX0STATUS2 ==> PCIE_3_0 PIPERX0STATUS2)
		)
		(element PIPERX0SYNCHEADER0 1
			(pin PIPERX0SYNCHEADER0 output)
			(conn PIPERX0SYNCHEADER0 PIPERX0SYNCHEADER0 ==> PCIE_3_0 PIPERX0SYNCHEADER0)
		)
		(element PIPERX0SYNCHEADER1 1
			(pin PIPERX0SYNCHEADER1 output)
			(conn PIPERX0SYNCHEADER1 PIPERX0SYNCHEADER1 ==> PCIE_3_0 PIPERX0SYNCHEADER1)
		)
		(element PIPERX0VALID 1
			(pin PIPERX0VALID output)
			(conn PIPERX0VALID PIPERX0VALID ==> PCIE_3_0 PIPERX0VALID)
		)
		(element PIPERX1CHARISK0 1
			(pin PIPERX1CHARISK0 output)
			(conn PIPERX1CHARISK0 PIPERX1CHARISK0 ==> PCIE_3_0 PIPERX1CHARISK0)
		)
		(element PIPERX1CHARISK1 1
			(pin PIPERX1CHARISK1 output)
			(conn PIPERX1CHARISK1 PIPERX1CHARISK1 ==> PCIE_3_0 PIPERX1CHARISK1)
		)
		(element PIPERX1DATAVALID 1
			(pin PIPERX1DATAVALID output)
			(conn PIPERX1DATAVALID PIPERX1DATAVALID ==> PCIE_3_0 PIPERX1DATAVALID)
		)
		(element PIPERX1DATA0 1
			(pin PIPERX1DATA0 output)
			(conn PIPERX1DATA0 PIPERX1DATA0 ==> PCIE_3_0 PIPERX1DATA0)
		)
		(element PIPERX1DATA1 1
			(pin PIPERX1DATA1 output)
			(conn PIPERX1DATA1 PIPERX1DATA1 ==> PCIE_3_0 PIPERX1DATA1)
		)
		(element PIPERX1DATA2 1
			(pin PIPERX1DATA2 output)
			(conn PIPERX1DATA2 PIPERX1DATA2 ==> PCIE_3_0 PIPERX1DATA2)
		)
		(element PIPERX1DATA3 1
			(pin PIPERX1DATA3 output)
			(conn PIPERX1DATA3 PIPERX1DATA3 ==> PCIE_3_0 PIPERX1DATA3)
		)
		(element PIPERX1DATA4 1
			(pin PIPERX1DATA4 output)
			(conn PIPERX1DATA4 PIPERX1DATA4 ==> PCIE_3_0 PIPERX1DATA4)
		)
		(element PIPERX1DATA5 1
			(pin PIPERX1DATA5 output)
			(conn PIPERX1DATA5 PIPERX1DATA5 ==> PCIE_3_0 PIPERX1DATA5)
		)
		(element PIPERX1DATA6 1
			(pin PIPERX1DATA6 output)
			(conn PIPERX1DATA6 PIPERX1DATA6 ==> PCIE_3_0 PIPERX1DATA6)
		)
		(element PIPERX1DATA7 1
			(pin PIPERX1DATA7 output)
			(conn PIPERX1DATA7 PIPERX1DATA7 ==> PCIE_3_0 PIPERX1DATA7)
		)
		(element PIPERX1DATA8 1
			(pin PIPERX1DATA8 output)
			(conn PIPERX1DATA8 PIPERX1DATA8 ==> PCIE_3_0 PIPERX1DATA8)
		)
		(element PIPERX1DATA9 1
			(pin PIPERX1DATA9 output)
			(conn PIPERX1DATA9 PIPERX1DATA9 ==> PCIE_3_0 PIPERX1DATA9)
		)
		(element PIPERX1DATA10 1
			(pin PIPERX1DATA10 output)
			(conn PIPERX1DATA10 PIPERX1DATA10 ==> PCIE_3_0 PIPERX1DATA10)
		)
		(element PIPERX1DATA11 1
			(pin PIPERX1DATA11 output)
			(conn PIPERX1DATA11 PIPERX1DATA11 ==> PCIE_3_0 PIPERX1DATA11)
		)
		(element PIPERX1DATA12 1
			(pin PIPERX1DATA12 output)
			(conn PIPERX1DATA12 PIPERX1DATA12 ==> PCIE_3_0 PIPERX1DATA12)
		)
		(element PIPERX1DATA13 1
			(pin PIPERX1DATA13 output)
			(conn PIPERX1DATA13 PIPERX1DATA13 ==> PCIE_3_0 PIPERX1DATA13)
		)
		(element PIPERX1DATA14 1
			(pin PIPERX1DATA14 output)
			(conn PIPERX1DATA14 PIPERX1DATA14 ==> PCIE_3_0 PIPERX1DATA14)
		)
		(element PIPERX1DATA15 1
			(pin PIPERX1DATA15 output)
			(conn PIPERX1DATA15 PIPERX1DATA15 ==> PCIE_3_0 PIPERX1DATA15)
		)
		(element PIPERX1DATA16 1
			(pin PIPERX1DATA16 output)
			(conn PIPERX1DATA16 PIPERX1DATA16 ==> PCIE_3_0 PIPERX1DATA16)
		)
		(element PIPERX1DATA17 1
			(pin PIPERX1DATA17 output)
			(conn PIPERX1DATA17 PIPERX1DATA17 ==> PCIE_3_0 PIPERX1DATA17)
		)
		(element PIPERX1DATA18 1
			(pin PIPERX1DATA18 output)
			(conn PIPERX1DATA18 PIPERX1DATA18 ==> PCIE_3_0 PIPERX1DATA18)
		)
		(element PIPERX1DATA19 1
			(pin PIPERX1DATA19 output)
			(conn PIPERX1DATA19 PIPERX1DATA19 ==> PCIE_3_0 PIPERX1DATA19)
		)
		(element PIPERX1DATA20 1
			(pin PIPERX1DATA20 output)
			(conn PIPERX1DATA20 PIPERX1DATA20 ==> PCIE_3_0 PIPERX1DATA20)
		)
		(element PIPERX1DATA21 1
			(pin PIPERX1DATA21 output)
			(conn PIPERX1DATA21 PIPERX1DATA21 ==> PCIE_3_0 PIPERX1DATA21)
		)
		(element PIPERX1DATA22 1
			(pin PIPERX1DATA22 output)
			(conn PIPERX1DATA22 PIPERX1DATA22 ==> PCIE_3_0 PIPERX1DATA22)
		)
		(element PIPERX1DATA23 1
			(pin PIPERX1DATA23 output)
			(conn PIPERX1DATA23 PIPERX1DATA23 ==> PCIE_3_0 PIPERX1DATA23)
		)
		(element PIPERX1DATA24 1
			(pin PIPERX1DATA24 output)
			(conn PIPERX1DATA24 PIPERX1DATA24 ==> PCIE_3_0 PIPERX1DATA24)
		)
		(element PIPERX1DATA25 1
			(pin PIPERX1DATA25 output)
			(conn PIPERX1DATA25 PIPERX1DATA25 ==> PCIE_3_0 PIPERX1DATA25)
		)
		(element PIPERX1DATA26 1
			(pin PIPERX1DATA26 output)
			(conn PIPERX1DATA26 PIPERX1DATA26 ==> PCIE_3_0 PIPERX1DATA26)
		)
		(element PIPERX1DATA27 1
			(pin PIPERX1DATA27 output)
			(conn PIPERX1DATA27 PIPERX1DATA27 ==> PCIE_3_0 PIPERX1DATA27)
		)
		(element PIPERX1DATA28 1
			(pin PIPERX1DATA28 output)
			(conn PIPERX1DATA28 PIPERX1DATA28 ==> PCIE_3_0 PIPERX1DATA28)
		)
		(element PIPERX1DATA29 1
			(pin PIPERX1DATA29 output)
			(conn PIPERX1DATA29 PIPERX1DATA29 ==> PCIE_3_0 PIPERX1DATA29)
		)
		(element PIPERX1DATA30 1
			(pin PIPERX1DATA30 output)
			(conn PIPERX1DATA30 PIPERX1DATA30 ==> PCIE_3_0 PIPERX1DATA30)
		)
		(element PIPERX1DATA31 1
			(pin PIPERX1DATA31 output)
			(conn PIPERX1DATA31 PIPERX1DATA31 ==> PCIE_3_0 PIPERX1DATA31)
		)
		(element PIPERX1ELECIDLE 1
			(pin PIPERX1ELECIDLE output)
			(conn PIPERX1ELECIDLE PIPERX1ELECIDLE ==> PCIE_3_0 PIPERX1ELECIDLE)
		)
		(element PIPERX1EQCONTROL0 1
			(pin PIPERX1EQCONTROL0 input)
			(conn PIPERX1EQCONTROL0 PIPERX1EQCONTROL0 <== PCIE_3_0 PIPERX1EQCONTROL0)
		)
		(element PIPERX1EQCONTROL1 1
			(pin PIPERX1EQCONTROL1 input)
			(conn PIPERX1EQCONTROL1 PIPERX1EQCONTROL1 <== PCIE_3_0 PIPERX1EQCONTROL1)
		)
		(element PIPERX1EQDONE 1
			(pin PIPERX1EQDONE output)
			(conn PIPERX1EQDONE PIPERX1EQDONE ==> PCIE_3_0 PIPERX1EQDONE)
		)
		(element PIPERX1EQLPADAPTDONE 1
			(pin PIPERX1EQLPADAPTDONE output)
			(conn PIPERX1EQLPADAPTDONE PIPERX1EQLPADAPTDONE ==> PCIE_3_0 PIPERX1EQLPADAPTDONE)
		)
		(element PIPERX1EQLPLFFSSEL 1
			(pin PIPERX1EQLPLFFSSEL output)
			(conn PIPERX1EQLPLFFSSEL PIPERX1EQLPLFFSSEL ==> PCIE_3_0 PIPERX1EQLPLFFSSEL)
		)
		(element PIPERX1EQLPLFFS0 1
			(pin PIPERX1EQLPLFFS0 input)
			(conn PIPERX1EQLPLFFS0 PIPERX1EQLPLFFS0 <== PCIE_3_0 PIPERX1EQLPLFFS0)
		)
		(element PIPERX1EQLPLFFS1 1
			(pin PIPERX1EQLPLFFS1 input)
			(conn PIPERX1EQLPLFFS1 PIPERX1EQLPLFFS1 <== PCIE_3_0 PIPERX1EQLPLFFS1)
		)
		(element PIPERX1EQLPLFFS2 1
			(pin PIPERX1EQLPLFFS2 input)
			(conn PIPERX1EQLPLFFS2 PIPERX1EQLPLFFS2 <== PCIE_3_0 PIPERX1EQLPLFFS2)
		)
		(element PIPERX1EQLPLFFS3 1
			(pin PIPERX1EQLPLFFS3 input)
			(conn PIPERX1EQLPLFFS3 PIPERX1EQLPLFFS3 <== PCIE_3_0 PIPERX1EQLPLFFS3)
		)
		(element PIPERX1EQLPLFFS4 1
			(pin PIPERX1EQLPLFFS4 input)
			(conn PIPERX1EQLPLFFS4 PIPERX1EQLPLFFS4 <== PCIE_3_0 PIPERX1EQLPLFFS4)
		)
		(element PIPERX1EQLPLFFS5 1
			(pin PIPERX1EQLPLFFS5 input)
			(conn PIPERX1EQLPLFFS5 PIPERX1EQLPLFFS5 <== PCIE_3_0 PIPERX1EQLPLFFS5)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET0 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET0 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET0 PIPERX1EQLPNEWTXCOEFFORPRESET0 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET0)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET1 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET1 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET1 PIPERX1EQLPNEWTXCOEFFORPRESET1 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET1)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET2 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET2 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET2 PIPERX1EQLPNEWTXCOEFFORPRESET2 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET2)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET3 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET3 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET3 PIPERX1EQLPNEWTXCOEFFORPRESET3 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET3)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET4 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET4 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET4 PIPERX1EQLPNEWTXCOEFFORPRESET4 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET4)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET5 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET5 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET5 PIPERX1EQLPNEWTXCOEFFORPRESET5 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET5)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET6 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET6 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET6 PIPERX1EQLPNEWTXCOEFFORPRESET6 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET6)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET7 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET7 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET7 PIPERX1EQLPNEWTXCOEFFORPRESET7 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET7)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET8 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET8 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET8 PIPERX1EQLPNEWTXCOEFFORPRESET8 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET8)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET9 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET9 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET9 PIPERX1EQLPNEWTXCOEFFORPRESET9 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET9)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET10 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET10 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET10 PIPERX1EQLPNEWTXCOEFFORPRESET10 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET10)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET11 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET11 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET11 PIPERX1EQLPNEWTXCOEFFORPRESET11 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET11)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET12 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET12 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET12 PIPERX1EQLPNEWTXCOEFFORPRESET12 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET12)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET13 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET13 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET13 PIPERX1EQLPNEWTXCOEFFORPRESET13 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET13)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET14 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET14 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET14 PIPERX1EQLPNEWTXCOEFFORPRESET14 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET14)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET15 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET15 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET15 PIPERX1EQLPNEWTXCOEFFORPRESET15 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET15)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET16 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET16 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET16 PIPERX1EQLPNEWTXCOEFFORPRESET16 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET16)
		)
		(element PIPERX1EQLPNEWTXCOEFFORPRESET17 1
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET17 output)
			(conn PIPERX1EQLPNEWTXCOEFFORPRESET17 PIPERX1EQLPNEWTXCOEFFORPRESET17 ==> PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET17)
		)
		(element PIPERX1EQLPTXPRESET0 1
			(pin PIPERX1EQLPTXPRESET0 input)
			(conn PIPERX1EQLPTXPRESET0 PIPERX1EQLPTXPRESET0 <== PCIE_3_0 PIPERX1EQLPTXPRESET0)
		)
		(element PIPERX1EQLPTXPRESET1 1
			(pin PIPERX1EQLPTXPRESET1 input)
			(conn PIPERX1EQLPTXPRESET1 PIPERX1EQLPTXPRESET1 <== PCIE_3_0 PIPERX1EQLPTXPRESET1)
		)
		(element PIPERX1EQLPTXPRESET2 1
			(pin PIPERX1EQLPTXPRESET2 input)
			(conn PIPERX1EQLPTXPRESET2 PIPERX1EQLPTXPRESET2 <== PCIE_3_0 PIPERX1EQLPTXPRESET2)
		)
		(element PIPERX1EQLPTXPRESET3 1
			(pin PIPERX1EQLPTXPRESET3 input)
			(conn PIPERX1EQLPTXPRESET3 PIPERX1EQLPTXPRESET3 <== PCIE_3_0 PIPERX1EQLPTXPRESET3)
		)
		(element PIPERX1EQPRESET0 1
			(pin PIPERX1EQPRESET0 input)
			(conn PIPERX1EQPRESET0 PIPERX1EQPRESET0 <== PCIE_3_0 PIPERX1EQPRESET0)
		)
		(element PIPERX1EQPRESET1 1
			(pin PIPERX1EQPRESET1 input)
			(conn PIPERX1EQPRESET1 PIPERX1EQPRESET1 <== PCIE_3_0 PIPERX1EQPRESET1)
		)
		(element PIPERX1EQPRESET2 1
			(pin PIPERX1EQPRESET2 input)
			(conn PIPERX1EQPRESET2 PIPERX1EQPRESET2 <== PCIE_3_0 PIPERX1EQPRESET2)
		)
		(element PIPERX1PHYSTATUS 1
			(pin PIPERX1PHYSTATUS output)
			(conn PIPERX1PHYSTATUS PIPERX1PHYSTATUS ==> PCIE_3_0 PIPERX1PHYSTATUS)
		)
		(element PIPERX1POLARITY 1
			(pin PIPERX1POLARITY input)
			(conn PIPERX1POLARITY PIPERX1POLARITY <== PCIE_3_0 PIPERX1POLARITY)
		)
		(element PIPERX1STARTBLOCK 1
			(pin PIPERX1STARTBLOCK output)
			(conn PIPERX1STARTBLOCK PIPERX1STARTBLOCK ==> PCIE_3_0 PIPERX1STARTBLOCK)
		)
		(element PIPERX1STATUS0 1
			(pin PIPERX1STATUS0 output)
			(conn PIPERX1STATUS0 PIPERX1STATUS0 ==> PCIE_3_0 PIPERX1STATUS0)
		)
		(element PIPERX1STATUS1 1
			(pin PIPERX1STATUS1 output)
			(conn PIPERX1STATUS1 PIPERX1STATUS1 ==> PCIE_3_0 PIPERX1STATUS1)
		)
		(element PIPERX1STATUS2 1
			(pin PIPERX1STATUS2 output)
			(conn PIPERX1STATUS2 PIPERX1STATUS2 ==> PCIE_3_0 PIPERX1STATUS2)
		)
		(element PIPERX1SYNCHEADER0 1
			(pin PIPERX1SYNCHEADER0 output)
			(conn PIPERX1SYNCHEADER0 PIPERX1SYNCHEADER0 ==> PCIE_3_0 PIPERX1SYNCHEADER0)
		)
		(element PIPERX1SYNCHEADER1 1
			(pin PIPERX1SYNCHEADER1 output)
			(conn PIPERX1SYNCHEADER1 PIPERX1SYNCHEADER1 ==> PCIE_3_0 PIPERX1SYNCHEADER1)
		)
		(element PIPERX1VALID 1
			(pin PIPERX1VALID output)
			(conn PIPERX1VALID PIPERX1VALID ==> PCIE_3_0 PIPERX1VALID)
		)
		(element PIPERX2CHARISK0 1
			(pin PIPERX2CHARISK0 output)
			(conn PIPERX2CHARISK0 PIPERX2CHARISK0 ==> PCIE_3_0 PIPERX2CHARISK0)
		)
		(element PIPERX2CHARISK1 1
			(pin PIPERX2CHARISK1 output)
			(conn PIPERX2CHARISK1 PIPERX2CHARISK1 ==> PCIE_3_0 PIPERX2CHARISK1)
		)
		(element PIPERX2DATAVALID 1
			(pin PIPERX2DATAVALID output)
			(conn PIPERX2DATAVALID PIPERX2DATAVALID ==> PCIE_3_0 PIPERX2DATAVALID)
		)
		(element PIPERX2DATA0 1
			(pin PIPERX2DATA0 output)
			(conn PIPERX2DATA0 PIPERX2DATA0 ==> PCIE_3_0 PIPERX2DATA0)
		)
		(element PIPERX2DATA1 1
			(pin PIPERX2DATA1 output)
			(conn PIPERX2DATA1 PIPERX2DATA1 ==> PCIE_3_0 PIPERX2DATA1)
		)
		(element PIPERX2DATA2 1
			(pin PIPERX2DATA2 output)
			(conn PIPERX2DATA2 PIPERX2DATA2 ==> PCIE_3_0 PIPERX2DATA2)
		)
		(element PIPERX2DATA3 1
			(pin PIPERX2DATA3 output)
			(conn PIPERX2DATA3 PIPERX2DATA3 ==> PCIE_3_0 PIPERX2DATA3)
		)
		(element PIPERX2DATA4 1
			(pin PIPERX2DATA4 output)
			(conn PIPERX2DATA4 PIPERX2DATA4 ==> PCIE_3_0 PIPERX2DATA4)
		)
		(element PIPERX2DATA5 1
			(pin PIPERX2DATA5 output)
			(conn PIPERX2DATA5 PIPERX2DATA5 ==> PCIE_3_0 PIPERX2DATA5)
		)
		(element PIPERX2DATA6 1
			(pin PIPERX2DATA6 output)
			(conn PIPERX2DATA6 PIPERX2DATA6 ==> PCIE_3_0 PIPERX2DATA6)
		)
		(element PIPERX2DATA7 1
			(pin PIPERX2DATA7 output)
			(conn PIPERX2DATA7 PIPERX2DATA7 ==> PCIE_3_0 PIPERX2DATA7)
		)
		(element PIPERX2DATA8 1
			(pin PIPERX2DATA8 output)
			(conn PIPERX2DATA8 PIPERX2DATA8 ==> PCIE_3_0 PIPERX2DATA8)
		)
		(element PIPERX2DATA9 1
			(pin PIPERX2DATA9 output)
			(conn PIPERX2DATA9 PIPERX2DATA9 ==> PCIE_3_0 PIPERX2DATA9)
		)
		(element PIPERX2DATA10 1
			(pin PIPERX2DATA10 output)
			(conn PIPERX2DATA10 PIPERX2DATA10 ==> PCIE_3_0 PIPERX2DATA10)
		)
		(element PIPERX2DATA11 1
			(pin PIPERX2DATA11 output)
			(conn PIPERX2DATA11 PIPERX2DATA11 ==> PCIE_3_0 PIPERX2DATA11)
		)
		(element PIPERX2DATA12 1
			(pin PIPERX2DATA12 output)
			(conn PIPERX2DATA12 PIPERX2DATA12 ==> PCIE_3_0 PIPERX2DATA12)
		)
		(element PIPERX2DATA13 1
			(pin PIPERX2DATA13 output)
			(conn PIPERX2DATA13 PIPERX2DATA13 ==> PCIE_3_0 PIPERX2DATA13)
		)
		(element PIPERX2DATA14 1
			(pin PIPERX2DATA14 output)
			(conn PIPERX2DATA14 PIPERX2DATA14 ==> PCIE_3_0 PIPERX2DATA14)
		)
		(element PIPERX2DATA15 1
			(pin PIPERX2DATA15 output)
			(conn PIPERX2DATA15 PIPERX2DATA15 ==> PCIE_3_0 PIPERX2DATA15)
		)
		(element PIPERX2DATA16 1
			(pin PIPERX2DATA16 output)
			(conn PIPERX2DATA16 PIPERX2DATA16 ==> PCIE_3_0 PIPERX2DATA16)
		)
		(element PIPERX2DATA17 1
			(pin PIPERX2DATA17 output)
			(conn PIPERX2DATA17 PIPERX2DATA17 ==> PCIE_3_0 PIPERX2DATA17)
		)
		(element PIPERX2DATA18 1
			(pin PIPERX2DATA18 output)
			(conn PIPERX2DATA18 PIPERX2DATA18 ==> PCIE_3_0 PIPERX2DATA18)
		)
		(element PIPERX2DATA19 1
			(pin PIPERX2DATA19 output)
			(conn PIPERX2DATA19 PIPERX2DATA19 ==> PCIE_3_0 PIPERX2DATA19)
		)
		(element PIPERX2DATA20 1
			(pin PIPERX2DATA20 output)
			(conn PIPERX2DATA20 PIPERX2DATA20 ==> PCIE_3_0 PIPERX2DATA20)
		)
		(element PIPERX2DATA21 1
			(pin PIPERX2DATA21 output)
			(conn PIPERX2DATA21 PIPERX2DATA21 ==> PCIE_3_0 PIPERX2DATA21)
		)
		(element PIPERX2DATA22 1
			(pin PIPERX2DATA22 output)
			(conn PIPERX2DATA22 PIPERX2DATA22 ==> PCIE_3_0 PIPERX2DATA22)
		)
		(element PIPERX2DATA23 1
			(pin PIPERX2DATA23 output)
			(conn PIPERX2DATA23 PIPERX2DATA23 ==> PCIE_3_0 PIPERX2DATA23)
		)
		(element PIPERX2DATA24 1
			(pin PIPERX2DATA24 output)
			(conn PIPERX2DATA24 PIPERX2DATA24 ==> PCIE_3_0 PIPERX2DATA24)
		)
		(element PIPERX2DATA25 1
			(pin PIPERX2DATA25 output)
			(conn PIPERX2DATA25 PIPERX2DATA25 ==> PCIE_3_0 PIPERX2DATA25)
		)
		(element PIPERX2DATA26 1
			(pin PIPERX2DATA26 output)
			(conn PIPERX2DATA26 PIPERX2DATA26 ==> PCIE_3_0 PIPERX2DATA26)
		)
		(element PIPERX2DATA27 1
			(pin PIPERX2DATA27 output)
			(conn PIPERX2DATA27 PIPERX2DATA27 ==> PCIE_3_0 PIPERX2DATA27)
		)
		(element PIPERX2DATA28 1
			(pin PIPERX2DATA28 output)
			(conn PIPERX2DATA28 PIPERX2DATA28 ==> PCIE_3_0 PIPERX2DATA28)
		)
		(element PIPERX2DATA29 1
			(pin PIPERX2DATA29 output)
			(conn PIPERX2DATA29 PIPERX2DATA29 ==> PCIE_3_0 PIPERX2DATA29)
		)
		(element PIPERX2DATA30 1
			(pin PIPERX2DATA30 output)
			(conn PIPERX2DATA30 PIPERX2DATA30 ==> PCIE_3_0 PIPERX2DATA30)
		)
		(element PIPERX2DATA31 1
			(pin PIPERX2DATA31 output)
			(conn PIPERX2DATA31 PIPERX2DATA31 ==> PCIE_3_0 PIPERX2DATA31)
		)
		(element PIPERX2ELECIDLE 1
			(pin PIPERX2ELECIDLE output)
			(conn PIPERX2ELECIDLE PIPERX2ELECIDLE ==> PCIE_3_0 PIPERX2ELECIDLE)
		)
		(element PIPERX2EQCONTROL0 1
			(pin PIPERX2EQCONTROL0 input)
			(conn PIPERX2EQCONTROL0 PIPERX2EQCONTROL0 <== PCIE_3_0 PIPERX2EQCONTROL0)
		)
		(element PIPERX2EQCONTROL1 1
			(pin PIPERX2EQCONTROL1 input)
			(conn PIPERX2EQCONTROL1 PIPERX2EQCONTROL1 <== PCIE_3_0 PIPERX2EQCONTROL1)
		)
		(element PIPERX2EQDONE 1
			(pin PIPERX2EQDONE output)
			(conn PIPERX2EQDONE PIPERX2EQDONE ==> PCIE_3_0 PIPERX2EQDONE)
		)
		(element PIPERX2EQLPADAPTDONE 1
			(pin PIPERX2EQLPADAPTDONE output)
			(conn PIPERX2EQLPADAPTDONE PIPERX2EQLPADAPTDONE ==> PCIE_3_0 PIPERX2EQLPADAPTDONE)
		)
		(element PIPERX2EQLPLFFSSEL 1
			(pin PIPERX2EQLPLFFSSEL output)
			(conn PIPERX2EQLPLFFSSEL PIPERX2EQLPLFFSSEL ==> PCIE_3_0 PIPERX2EQLPLFFSSEL)
		)
		(element PIPERX2EQLPLFFS0 1
			(pin PIPERX2EQLPLFFS0 input)
			(conn PIPERX2EQLPLFFS0 PIPERX2EQLPLFFS0 <== PCIE_3_0 PIPERX2EQLPLFFS0)
		)
		(element PIPERX2EQLPLFFS1 1
			(pin PIPERX2EQLPLFFS1 input)
			(conn PIPERX2EQLPLFFS1 PIPERX2EQLPLFFS1 <== PCIE_3_0 PIPERX2EQLPLFFS1)
		)
		(element PIPERX2EQLPLFFS2 1
			(pin PIPERX2EQLPLFFS2 input)
			(conn PIPERX2EQLPLFFS2 PIPERX2EQLPLFFS2 <== PCIE_3_0 PIPERX2EQLPLFFS2)
		)
		(element PIPERX2EQLPLFFS3 1
			(pin PIPERX2EQLPLFFS3 input)
			(conn PIPERX2EQLPLFFS3 PIPERX2EQLPLFFS3 <== PCIE_3_0 PIPERX2EQLPLFFS3)
		)
		(element PIPERX2EQLPLFFS4 1
			(pin PIPERX2EQLPLFFS4 input)
			(conn PIPERX2EQLPLFFS4 PIPERX2EQLPLFFS4 <== PCIE_3_0 PIPERX2EQLPLFFS4)
		)
		(element PIPERX2EQLPLFFS5 1
			(pin PIPERX2EQLPLFFS5 input)
			(conn PIPERX2EQLPLFFS5 PIPERX2EQLPLFFS5 <== PCIE_3_0 PIPERX2EQLPLFFS5)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET0 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET0 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET0 PIPERX2EQLPNEWTXCOEFFORPRESET0 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET0)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET1 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET1 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET1 PIPERX2EQLPNEWTXCOEFFORPRESET1 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET1)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET2 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET2 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET2 PIPERX2EQLPNEWTXCOEFFORPRESET2 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET2)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET3 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET3 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET3 PIPERX2EQLPNEWTXCOEFFORPRESET3 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET3)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET4 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET4 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET4 PIPERX2EQLPNEWTXCOEFFORPRESET4 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET4)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET5 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET5 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET5 PIPERX2EQLPNEWTXCOEFFORPRESET5 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET5)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET6 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET6 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET6 PIPERX2EQLPNEWTXCOEFFORPRESET6 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET6)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET7 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET7 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET7 PIPERX2EQLPNEWTXCOEFFORPRESET7 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET7)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET8 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET8 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET8 PIPERX2EQLPNEWTXCOEFFORPRESET8 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET8)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET9 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET9 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET9 PIPERX2EQLPNEWTXCOEFFORPRESET9 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET9)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET10 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET10 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET10 PIPERX2EQLPNEWTXCOEFFORPRESET10 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET10)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET11 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET11 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET11 PIPERX2EQLPNEWTXCOEFFORPRESET11 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET11)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET12 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET12 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET12 PIPERX2EQLPNEWTXCOEFFORPRESET12 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET12)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET13 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET13 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET13 PIPERX2EQLPNEWTXCOEFFORPRESET13 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET13)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET14 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET14 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET14 PIPERX2EQLPNEWTXCOEFFORPRESET14 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET14)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET15 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET15 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET15 PIPERX2EQLPNEWTXCOEFFORPRESET15 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET15)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET16 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET16 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET16 PIPERX2EQLPNEWTXCOEFFORPRESET16 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET16)
		)
		(element PIPERX2EQLPNEWTXCOEFFORPRESET17 1
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET17 output)
			(conn PIPERX2EQLPNEWTXCOEFFORPRESET17 PIPERX2EQLPNEWTXCOEFFORPRESET17 ==> PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET17)
		)
		(element PIPERX2EQLPTXPRESET0 1
			(pin PIPERX2EQLPTXPRESET0 input)
			(conn PIPERX2EQLPTXPRESET0 PIPERX2EQLPTXPRESET0 <== PCIE_3_0 PIPERX2EQLPTXPRESET0)
		)
		(element PIPERX2EQLPTXPRESET1 1
			(pin PIPERX2EQLPTXPRESET1 input)
			(conn PIPERX2EQLPTXPRESET1 PIPERX2EQLPTXPRESET1 <== PCIE_3_0 PIPERX2EQLPTXPRESET1)
		)
		(element PIPERX2EQLPTXPRESET2 1
			(pin PIPERX2EQLPTXPRESET2 input)
			(conn PIPERX2EQLPTXPRESET2 PIPERX2EQLPTXPRESET2 <== PCIE_3_0 PIPERX2EQLPTXPRESET2)
		)
		(element PIPERX2EQLPTXPRESET3 1
			(pin PIPERX2EQLPTXPRESET3 input)
			(conn PIPERX2EQLPTXPRESET3 PIPERX2EQLPTXPRESET3 <== PCIE_3_0 PIPERX2EQLPTXPRESET3)
		)
		(element PIPERX2EQPRESET0 1
			(pin PIPERX2EQPRESET0 input)
			(conn PIPERX2EQPRESET0 PIPERX2EQPRESET0 <== PCIE_3_0 PIPERX2EQPRESET0)
		)
		(element PIPERX2EQPRESET1 1
			(pin PIPERX2EQPRESET1 input)
			(conn PIPERX2EQPRESET1 PIPERX2EQPRESET1 <== PCIE_3_0 PIPERX2EQPRESET1)
		)
		(element PIPERX2EQPRESET2 1
			(pin PIPERX2EQPRESET2 input)
			(conn PIPERX2EQPRESET2 PIPERX2EQPRESET2 <== PCIE_3_0 PIPERX2EQPRESET2)
		)
		(element PIPERX2PHYSTATUS 1
			(pin PIPERX2PHYSTATUS output)
			(conn PIPERX2PHYSTATUS PIPERX2PHYSTATUS ==> PCIE_3_0 PIPERX2PHYSTATUS)
		)
		(element PIPERX2POLARITY 1
			(pin PIPERX2POLARITY input)
			(conn PIPERX2POLARITY PIPERX2POLARITY <== PCIE_3_0 PIPERX2POLARITY)
		)
		(element PIPERX2STARTBLOCK 1
			(pin PIPERX2STARTBLOCK output)
			(conn PIPERX2STARTBLOCK PIPERX2STARTBLOCK ==> PCIE_3_0 PIPERX2STARTBLOCK)
		)
		(element PIPERX2STATUS0 1
			(pin PIPERX2STATUS0 output)
			(conn PIPERX2STATUS0 PIPERX2STATUS0 ==> PCIE_3_0 PIPERX2STATUS0)
		)
		(element PIPERX2STATUS1 1
			(pin PIPERX2STATUS1 output)
			(conn PIPERX2STATUS1 PIPERX2STATUS1 ==> PCIE_3_0 PIPERX2STATUS1)
		)
		(element PIPERX2STATUS2 1
			(pin PIPERX2STATUS2 output)
			(conn PIPERX2STATUS2 PIPERX2STATUS2 ==> PCIE_3_0 PIPERX2STATUS2)
		)
		(element PIPERX2SYNCHEADER0 1
			(pin PIPERX2SYNCHEADER0 output)
			(conn PIPERX2SYNCHEADER0 PIPERX2SYNCHEADER0 ==> PCIE_3_0 PIPERX2SYNCHEADER0)
		)
		(element PIPERX2SYNCHEADER1 1
			(pin PIPERX2SYNCHEADER1 output)
			(conn PIPERX2SYNCHEADER1 PIPERX2SYNCHEADER1 ==> PCIE_3_0 PIPERX2SYNCHEADER1)
		)
		(element PIPERX2VALID 1
			(pin PIPERX2VALID output)
			(conn PIPERX2VALID PIPERX2VALID ==> PCIE_3_0 PIPERX2VALID)
		)
		(element PIPERX3CHARISK0 1
			(pin PIPERX3CHARISK0 output)
			(conn PIPERX3CHARISK0 PIPERX3CHARISK0 ==> PCIE_3_0 PIPERX3CHARISK0)
		)
		(element PIPERX3CHARISK1 1
			(pin PIPERX3CHARISK1 output)
			(conn PIPERX3CHARISK1 PIPERX3CHARISK1 ==> PCIE_3_0 PIPERX3CHARISK1)
		)
		(element PIPERX3DATAVALID 1
			(pin PIPERX3DATAVALID output)
			(conn PIPERX3DATAVALID PIPERX3DATAVALID ==> PCIE_3_0 PIPERX3DATAVALID)
		)
		(element PIPERX3DATA0 1
			(pin PIPERX3DATA0 output)
			(conn PIPERX3DATA0 PIPERX3DATA0 ==> PCIE_3_0 PIPERX3DATA0)
		)
		(element PIPERX3DATA1 1
			(pin PIPERX3DATA1 output)
			(conn PIPERX3DATA1 PIPERX3DATA1 ==> PCIE_3_0 PIPERX3DATA1)
		)
		(element PIPERX3DATA2 1
			(pin PIPERX3DATA2 output)
			(conn PIPERX3DATA2 PIPERX3DATA2 ==> PCIE_3_0 PIPERX3DATA2)
		)
		(element PIPERX3DATA3 1
			(pin PIPERX3DATA3 output)
			(conn PIPERX3DATA3 PIPERX3DATA3 ==> PCIE_3_0 PIPERX3DATA3)
		)
		(element PIPERX3DATA4 1
			(pin PIPERX3DATA4 output)
			(conn PIPERX3DATA4 PIPERX3DATA4 ==> PCIE_3_0 PIPERX3DATA4)
		)
		(element PIPERX3DATA5 1
			(pin PIPERX3DATA5 output)
			(conn PIPERX3DATA5 PIPERX3DATA5 ==> PCIE_3_0 PIPERX3DATA5)
		)
		(element PIPERX3DATA6 1
			(pin PIPERX3DATA6 output)
			(conn PIPERX3DATA6 PIPERX3DATA6 ==> PCIE_3_0 PIPERX3DATA6)
		)
		(element PIPERX3DATA7 1
			(pin PIPERX3DATA7 output)
			(conn PIPERX3DATA7 PIPERX3DATA7 ==> PCIE_3_0 PIPERX3DATA7)
		)
		(element PIPERX3DATA8 1
			(pin PIPERX3DATA8 output)
			(conn PIPERX3DATA8 PIPERX3DATA8 ==> PCIE_3_0 PIPERX3DATA8)
		)
		(element PIPERX3DATA9 1
			(pin PIPERX3DATA9 output)
			(conn PIPERX3DATA9 PIPERX3DATA9 ==> PCIE_3_0 PIPERX3DATA9)
		)
		(element PIPERX3DATA10 1
			(pin PIPERX3DATA10 output)
			(conn PIPERX3DATA10 PIPERX3DATA10 ==> PCIE_3_0 PIPERX3DATA10)
		)
		(element PIPERX3DATA11 1
			(pin PIPERX3DATA11 output)
			(conn PIPERX3DATA11 PIPERX3DATA11 ==> PCIE_3_0 PIPERX3DATA11)
		)
		(element PIPERX3DATA12 1
			(pin PIPERX3DATA12 output)
			(conn PIPERX3DATA12 PIPERX3DATA12 ==> PCIE_3_0 PIPERX3DATA12)
		)
		(element PIPERX3DATA13 1
			(pin PIPERX3DATA13 output)
			(conn PIPERX3DATA13 PIPERX3DATA13 ==> PCIE_3_0 PIPERX3DATA13)
		)
		(element PIPERX3DATA14 1
			(pin PIPERX3DATA14 output)
			(conn PIPERX3DATA14 PIPERX3DATA14 ==> PCIE_3_0 PIPERX3DATA14)
		)
		(element PIPERX3DATA15 1
			(pin PIPERX3DATA15 output)
			(conn PIPERX3DATA15 PIPERX3DATA15 ==> PCIE_3_0 PIPERX3DATA15)
		)
		(element PIPERX3DATA16 1
			(pin PIPERX3DATA16 output)
			(conn PIPERX3DATA16 PIPERX3DATA16 ==> PCIE_3_0 PIPERX3DATA16)
		)
		(element PIPERX3DATA17 1
			(pin PIPERX3DATA17 output)
			(conn PIPERX3DATA17 PIPERX3DATA17 ==> PCIE_3_0 PIPERX3DATA17)
		)
		(element PIPERX3DATA18 1
			(pin PIPERX3DATA18 output)
			(conn PIPERX3DATA18 PIPERX3DATA18 ==> PCIE_3_0 PIPERX3DATA18)
		)
		(element PIPERX3DATA19 1
			(pin PIPERX3DATA19 output)
			(conn PIPERX3DATA19 PIPERX3DATA19 ==> PCIE_3_0 PIPERX3DATA19)
		)
		(element PIPERX3DATA20 1
			(pin PIPERX3DATA20 output)
			(conn PIPERX3DATA20 PIPERX3DATA20 ==> PCIE_3_0 PIPERX3DATA20)
		)
		(element PIPERX3DATA21 1
			(pin PIPERX3DATA21 output)
			(conn PIPERX3DATA21 PIPERX3DATA21 ==> PCIE_3_0 PIPERX3DATA21)
		)
		(element PIPERX3DATA22 1
			(pin PIPERX3DATA22 output)
			(conn PIPERX3DATA22 PIPERX3DATA22 ==> PCIE_3_0 PIPERX3DATA22)
		)
		(element PIPERX3DATA23 1
			(pin PIPERX3DATA23 output)
			(conn PIPERX3DATA23 PIPERX3DATA23 ==> PCIE_3_0 PIPERX3DATA23)
		)
		(element PIPERX3DATA24 1
			(pin PIPERX3DATA24 output)
			(conn PIPERX3DATA24 PIPERX3DATA24 ==> PCIE_3_0 PIPERX3DATA24)
		)
		(element PIPERX3DATA25 1
			(pin PIPERX3DATA25 output)
			(conn PIPERX3DATA25 PIPERX3DATA25 ==> PCIE_3_0 PIPERX3DATA25)
		)
		(element PIPERX3DATA26 1
			(pin PIPERX3DATA26 output)
			(conn PIPERX3DATA26 PIPERX3DATA26 ==> PCIE_3_0 PIPERX3DATA26)
		)
		(element PIPERX3DATA27 1
			(pin PIPERX3DATA27 output)
			(conn PIPERX3DATA27 PIPERX3DATA27 ==> PCIE_3_0 PIPERX3DATA27)
		)
		(element PIPERX3DATA28 1
			(pin PIPERX3DATA28 output)
			(conn PIPERX3DATA28 PIPERX3DATA28 ==> PCIE_3_0 PIPERX3DATA28)
		)
		(element PIPERX3DATA29 1
			(pin PIPERX3DATA29 output)
			(conn PIPERX3DATA29 PIPERX3DATA29 ==> PCIE_3_0 PIPERX3DATA29)
		)
		(element PIPERX3DATA30 1
			(pin PIPERX3DATA30 output)
			(conn PIPERX3DATA30 PIPERX3DATA30 ==> PCIE_3_0 PIPERX3DATA30)
		)
		(element PIPERX3DATA31 1
			(pin PIPERX3DATA31 output)
			(conn PIPERX3DATA31 PIPERX3DATA31 ==> PCIE_3_0 PIPERX3DATA31)
		)
		(element PIPERX3ELECIDLE 1
			(pin PIPERX3ELECIDLE output)
			(conn PIPERX3ELECIDLE PIPERX3ELECIDLE ==> PCIE_3_0 PIPERX3ELECIDLE)
		)
		(element PIPERX3EQCONTROL0 1
			(pin PIPERX3EQCONTROL0 input)
			(conn PIPERX3EQCONTROL0 PIPERX3EQCONTROL0 <== PCIE_3_0 PIPERX3EQCONTROL0)
		)
		(element PIPERX3EQCONTROL1 1
			(pin PIPERX3EQCONTROL1 input)
			(conn PIPERX3EQCONTROL1 PIPERX3EQCONTROL1 <== PCIE_3_0 PIPERX3EQCONTROL1)
		)
		(element PIPERX3EQDONE 1
			(pin PIPERX3EQDONE output)
			(conn PIPERX3EQDONE PIPERX3EQDONE ==> PCIE_3_0 PIPERX3EQDONE)
		)
		(element PIPERX3EQLPADAPTDONE 1
			(pin PIPERX3EQLPADAPTDONE output)
			(conn PIPERX3EQLPADAPTDONE PIPERX3EQLPADAPTDONE ==> PCIE_3_0 PIPERX3EQLPADAPTDONE)
		)
		(element PIPERX3EQLPLFFSSEL 1
			(pin PIPERX3EQLPLFFSSEL output)
			(conn PIPERX3EQLPLFFSSEL PIPERX3EQLPLFFSSEL ==> PCIE_3_0 PIPERX3EQLPLFFSSEL)
		)
		(element PIPERX3EQLPLFFS0 1
			(pin PIPERX3EQLPLFFS0 input)
			(conn PIPERX3EQLPLFFS0 PIPERX3EQLPLFFS0 <== PCIE_3_0 PIPERX3EQLPLFFS0)
		)
		(element PIPERX3EQLPLFFS1 1
			(pin PIPERX3EQLPLFFS1 input)
			(conn PIPERX3EQLPLFFS1 PIPERX3EQLPLFFS1 <== PCIE_3_0 PIPERX3EQLPLFFS1)
		)
		(element PIPERX3EQLPLFFS2 1
			(pin PIPERX3EQLPLFFS2 input)
			(conn PIPERX3EQLPLFFS2 PIPERX3EQLPLFFS2 <== PCIE_3_0 PIPERX3EQLPLFFS2)
		)
		(element PIPERX3EQLPLFFS3 1
			(pin PIPERX3EQLPLFFS3 input)
			(conn PIPERX3EQLPLFFS3 PIPERX3EQLPLFFS3 <== PCIE_3_0 PIPERX3EQLPLFFS3)
		)
		(element PIPERX3EQLPLFFS4 1
			(pin PIPERX3EQLPLFFS4 input)
			(conn PIPERX3EQLPLFFS4 PIPERX3EQLPLFFS4 <== PCIE_3_0 PIPERX3EQLPLFFS4)
		)
		(element PIPERX3EQLPLFFS5 1
			(pin PIPERX3EQLPLFFS5 input)
			(conn PIPERX3EQLPLFFS5 PIPERX3EQLPLFFS5 <== PCIE_3_0 PIPERX3EQLPLFFS5)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET0 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET0 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET0 PIPERX3EQLPNEWTXCOEFFORPRESET0 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET0)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET1 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET1 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET1 PIPERX3EQLPNEWTXCOEFFORPRESET1 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET1)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET2 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET2 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET2 PIPERX3EQLPNEWTXCOEFFORPRESET2 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET2)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET3 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET3 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET3 PIPERX3EQLPNEWTXCOEFFORPRESET3 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET3)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET4 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET4 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET4 PIPERX3EQLPNEWTXCOEFFORPRESET4 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET4)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET5 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET5 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET5 PIPERX3EQLPNEWTXCOEFFORPRESET5 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET5)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET6 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET6 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET6 PIPERX3EQLPNEWTXCOEFFORPRESET6 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET6)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET7 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET7 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET7 PIPERX3EQLPNEWTXCOEFFORPRESET7 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET7)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET8 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET8 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET8 PIPERX3EQLPNEWTXCOEFFORPRESET8 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET8)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET9 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET9 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET9 PIPERX3EQLPNEWTXCOEFFORPRESET9 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET9)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET10 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET10 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET10 PIPERX3EQLPNEWTXCOEFFORPRESET10 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET10)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET11 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET11 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET11 PIPERX3EQLPNEWTXCOEFFORPRESET11 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET11)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET12 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET12 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET12 PIPERX3EQLPNEWTXCOEFFORPRESET12 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET12)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET13 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET13 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET13 PIPERX3EQLPNEWTXCOEFFORPRESET13 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET13)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET14 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET14 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET14 PIPERX3EQLPNEWTXCOEFFORPRESET14 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET14)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET15 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET15 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET15 PIPERX3EQLPNEWTXCOEFFORPRESET15 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET15)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET16 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET16 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET16 PIPERX3EQLPNEWTXCOEFFORPRESET16 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET16)
		)
		(element PIPERX3EQLPNEWTXCOEFFORPRESET17 1
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET17 output)
			(conn PIPERX3EQLPNEWTXCOEFFORPRESET17 PIPERX3EQLPNEWTXCOEFFORPRESET17 ==> PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET17)
		)
		(element PIPERX3EQLPTXPRESET0 1
			(pin PIPERX3EQLPTXPRESET0 input)
			(conn PIPERX3EQLPTXPRESET0 PIPERX3EQLPTXPRESET0 <== PCIE_3_0 PIPERX3EQLPTXPRESET0)
		)
		(element PIPERX3EQLPTXPRESET1 1
			(pin PIPERX3EQLPTXPRESET1 input)
			(conn PIPERX3EQLPTXPRESET1 PIPERX3EQLPTXPRESET1 <== PCIE_3_0 PIPERX3EQLPTXPRESET1)
		)
		(element PIPERX3EQLPTXPRESET2 1
			(pin PIPERX3EQLPTXPRESET2 input)
			(conn PIPERX3EQLPTXPRESET2 PIPERX3EQLPTXPRESET2 <== PCIE_3_0 PIPERX3EQLPTXPRESET2)
		)
		(element PIPERX3EQLPTXPRESET3 1
			(pin PIPERX3EQLPTXPRESET3 input)
			(conn PIPERX3EQLPTXPRESET3 PIPERX3EQLPTXPRESET3 <== PCIE_3_0 PIPERX3EQLPTXPRESET3)
		)
		(element PIPERX3EQPRESET0 1
			(pin PIPERX3EQPRESET0 input)
			(conn PIPERX3EQPRESET0 PIPERX3EQPRESET0 <== PCIE_3_0 PIPERX3EQPRESET0)
		)
		(element PIPERX3EQPRESET1 1
			(pin PIPERX3EQPRESET1 input)
			(conn PIPERX3EQPRESET1 PIPERX3EQPRESET1 <== PCIE_3_0 PIPERX3EQPRESET1)
		)
		(element PIPERX3EQPRESET2 1
			(pin PIPERX3EQPRESET2 input)
			(conn PIPERX3EQPRESET2 PIPERX3EQPRESET2 <== PCIE_3_0 PIPERX3EQPRESET2)
		)
		(element PIPERX3PHYSTATUS 1
			(pin PIPERX3PHYSTATUS output)
			(conn PIPERX3PHYSTATUS PIPERX3PHYSTATUS ==> PCIE_3_0 PIPERX3PHYSTATUS)
		)
		(element PIPERX3POLARITY 1
			(pin PIPERX3POLARITY input)
			(conn PIPERX3POLARITY PIPERX3POLARITY <== PCIE_3_0 PIPERX3POLARITY)
		)
		(element PIPERX3STARTBLOCK 1
			(pin PIPERX3STARTBLOCK output)
			(conn PIPERX3STARTBLOCK PIPERX3STARTBLOCK ==> PCIE_3_0 PIPERX3STARTBLOCK)
		)
		(element PIPERX3STATUS0 1
			(pin PIPERX3STATUS0 output)
			(conn PIPERX3STATUS0 PIPERX3STATUS0 ==> PCIE_3_0 PIPERX3STATUS0)
		)
		(element PIPERX3STATUS1 1
			(pin PIPERX3STATUS1 output)
			(conn PIPERX3STATUS1 PIPERX3STATUS1 ==> PCIE_3_0 PIPERX3STATUS1)
		)
		(element PIPERX3STATUS2 1
			(pin PIPERX3STATUS2 output)
			(conn PIPERX3STATUS2 PIPERX3STATUS2 ==> PCIE_3_0 PIPERX3STATUS2)
		)
		(element PIPERX3SYNCHEADER0 1
			(pin PIPERX3SYNCHEADER0 output)
			(conn PIPERX3SYNCHEADER0 PIPERX3SYNCHEADER0 ==> PCIE_3_0 PIPERX3SYNCHEADER0)
		)
		(element PIPERX3SYNCHEADER1 1
			(pin PIPERX3SYNCHEADER1 output)
			(conn PIPERX3SYNCHEADER1 PIPERX3SYNCHEADER1 ==> PCIE_3_0 PIPERX3SYNCHEADER1)
		)
		(element PIPERX3VALID 1
			(pin PIPERX3VALID output)
			(conn PIPERX3VALID PIPERX3VALID ==> PCIE_3_0 PIPERX3VALID)
		)
		(element PIPERX4CHARISK0 1
			(pin PIPERX4CHARISK0 output)
			(conn PIPERX4CHARISK0 PIPERX4CHARISK0 ==> PCIE_3_0 PIPERX4CHARISK0)
		)
		(element PIPERX4CHARISK1 1
			(pin PIPERX4CHARISK1 output)
			(conn PIPERX4CHARISK1 PIPERX4CHARISK1 ==> PCIE_3_0 PIPERX4CHARISK1)
		)
		(element PIPERX4DATAVALID 1
			(pin PIPERX4DATAVALID output)
			(conn PIPERX4DATAVALID PIPERX4DATAVALID ==> PCIE_3_0 PIPERX4DATAVALID)
		)
		(element PIPERX4DATA0 1
			(pin PIPERX4DATA0 output)
			(conn PIPERX4DATA0 PIPERX4DATA0 ==> PCIE_3_0 PIPERX4DATA0)
		)
		(element PIPERX4DATA1 1
			(pin PIPERX4DATA1 output)
			(conn PIPERX4DATA1 PIPERX4DATA1 ==> PCIE_3_0 PIPERX4DATA1)
		)
		(element PIPERX4DATA2 1
			(pin PIPERX4DATA2 output)
			(conn PIPERX4DATA2 PIPERX4DATA2 ==> PCIE_3_0 PIPERX4DATA2)
		)
		(element PIPERX4DATA3 1
			(pin PIPERX4DATA3 output)
			(conn PIPERX4DATA3 PIPERX4DATA3 ==> PCIE_3_0 PIPERX4DATA3)
		)
		(element PIPERX4DATA4 1
			(pin PIPERX4DATA4 output)
			(conn PIPERX4DATA4 PIPERX4DATA4 ==> PCIE_3_0 PIPERX4DATA4)
		)
		(element PIPERX4DATA5 1
			(pin PIPERX4DATA5 output)
			(conn PIPERX4DATA5 PIPERX4DATA5 ==> PCIE_3_0 PIPERX4DATA5)
		)
		(element PIPERX4DATA6 1
			(pin PIPERX4DATA6 output)
			(conn PIPERX4DATA6 PIPERX4DATA6 ==> PCIE_3_0 PIPERX4DATA6)
		)
		(element PIPERX4DATA7 1
			(pin PIPERX4DATA7 output)
			(conn PIPERX4DATA7 PIPERX4DATA7 ==> PCIE_3_0 PIPERX4DATA7)
		)
		(element PIPERX4DATA8 1
			(pin PIPERX4DATA8 output)
			(conn PIPERX4DATA8 PIPERX4DATA8 ==> PCIE_3_0 PIPERX4DATA8)
		)
		(element PIPERX4DATA9 1
			(pin PIPERX4DATA9 output)
			(conn PIPERX4DATA9 PIPERX4DATA9 ==> PCIE_3_0 PIPERX4DATA9)
		)
		(element PIPERX4DATA10 1
			(pin PIPERX4DATA10 output)
			(conn PIPERX4DATA10 PIPERX4DATA10 ==> PCIE_3_0 PIPERX4DATA10)
		)
		(element PIPERX4DATA11 1
			(pin PIPERX4DATA11 output)
			(conn PIPERX4DATA11 PIPERX4DATA11 ==> PCIE_3_0 PIPERX4DATA11)
		)
		(element PIPERX4DATA12 1
			(pin PIPERX4DATA12 output)
			(conn PIPERX4DATA12 PIPERX4DATA12 ==> PCIE_3_0 PIPERX4DATA12)
		)
		(element PIPERX4DATA13 1
			(pin PIPERX4DATA13 output)
			(conn PIPERX4DATA13 PIPERX4DATA13 ==> PCIE_3_0 PIPERX4DATA13)
		)
		(element PIPERX4DATA14 1
			(pin PIPERX4DATA14 output)
			(conn PIPERX4DATA14 PIPERX4DATA14 ==> PCIE_3_0 PIPERX4DATA14)
		)
		(element PIPERX4DATA15 1
			(pin PIPERX4DATA15 output)
			(conn PIPERX4DATA15 PIPERX4DATA15 ==> PCIE_3_0 PIPERX4DATA15)
		)
		(element PIPERX4DATA16 1
			(pin PIPERX4DATA16 output)
			(conn PIPERX4DATA16 PIPERX4DATA16 ==> PCIE_3_0 PIPERX4DATA16)
		)
		(element PIPERX4DATA17 1
			(pin PIPERX4DATA17 output)
			(conn PIPERX4DATA17 PIPERX4DATA17 ==> PCIE_3_0 PIPERX4DATA17)
		)
		(element PIPERX4DATA18 1
			(pin PIPERX4DATA18 output)
			(conn PIPERX4DATA18 PIPERX4DATA18 ==> PCIE_3_0 PIPERX4DATA18)
		)
		(element PIPERX4DATA19 1
			(pin PIPERX4DATA19 output)
			(conn PIPERX4DATA19 PIPERX4DATA19 ==> PCIE_3_0 PIPERX4DATA19)
		)
		(element PIPERX4DATA20 1
			(pin PIPERX4DATA20 output)
			(conn PIPERX4DATA20 PIPERX4DATA20 ==> PCIE_3_0 PIPERX4DATA20)
		)
		(element PIPERX4DATA21 1
			(pin PIPERX4DATA21 output)
			(conn PIPERX4DATA21 PIPERX4DATA21 ==> PCIE_3_0 PIPERX4DATA21)
		)
		(element PIPERX4DATA22 1
			(pin PIPERX4DATA22 output)
			(conn PIPERX4DATA22 PIPERX4DATA22 ==> PCIE_3_0 PIPERX4DATA22)
		)
		(element PIPERX4DATA23 1
			(pin PIPERX4DATA23 output)
			(conn PIPERX4DATA23 PIPERX4DATA23 ==> PCIE_3_0 PIPERX4DATA23)
		)
		(element PIPERX4DATA24 1
			(pin PIPERX4DATA24 output)
			(conn PIPERX4DATA24 PIPERX4DATA24 ==> PCIE_3_0 PIPERX4DATA24)
		)
		(element PIPERX4DATA25 1
			(pin PIPERX4DATA25 output)
			(conn PIPERX4DATA25 PIPERX4DATA25 ==> PCIE_3_0 PIPERX4DATA25)
		)
		(element PIPERX4DATA26 1
			(pin PIPERX4DATA26 output)
			(conn PIPERX4DATA26 PIPERX4DATA26 ==> PCIE_3_0 PIPERX4DATA26)
		)
		(element PIPERX4DATA27 1
			(pin PIPERX4DATA27 output)
			(conn PIPERX4DATA27 PIPERX4DATA27 ==> PCIE_3_0 PIPERX4DATA27)
		)
		(element PIPERX4DATA28 1
			(pin PIPERX4DATA28 output)
			(conn PIPERX4DATA28 PIPERX4DATA28 ==> PCIE_3_0 PIPERX4DATA28)
		)
		(element PIPERX4DATA29 1
			(pin PIPERX4DATA29 output)
			(conn PIPERX4DATA29 PIPERX4DATA29 ==> PCIE_3_0 PIPERX4DATA29)
		)
		(element PIPERX4DATA30 1
			(pin PIPERX4DATA30 output)
			(conn PIPERX4DATA30 PIPERX4DATA30 ==> PCIE_3_0 PIPERX4DATA30)
		)
		(element PIPERX4DATA31 1
			(pin PIPERX4DATA31 output)
			(conn PIPERX4DATA31 PIPERX4DATA31 ==> PCIE_3_0 PIPERX4DATA31)
		)
		(element PIPERX4ELECIDLE 1
			(pin PIPERX4ELECIDLE output)
			(conn PIPERX4ELECIDLE PIPERX4ELECIDLE ==> PCIE_3_0 PIPERX4ELECIDLE)
		)
		(element PIPERX4EQCONTROL0 1
			(pin PIPERX4EQCONTROL0 input)
			(conn PIPERX4EQCONTROL0 PIPERX4EQCONTROL0 <== PCIE_3_0 PIPERX4EQCONTROL0)
		)
		(element PIPERX4EQCONTROL1 1
			(pin PIPERX4EQCONTROL1 input)
			(conn PIPERX4EQCONTROL1 PIPERX4EQCONTROL1 <== PCIE_3_0 PIPERX4EQCONTROL1)
		)
		(element PIPERX4EQDONE 1
			(pin PIPERX4EQDONE output)
			(conn PIPERX4EQDONE PIPERX4EQDONE ==> PCIE_3_0 PIPERX4EQDONE)
		)
		(element PIPERX4EQLPADAPTDONE 1
			(pin PIPERX4EQLPADAPTDONE output)
			(conn PIPERX4EQLPADAPTDONE PIPERX4EQLPADAPTDONE ==> PCIE_3_0 PIPERX4EQLPADAPTDONE)
		)
		(element PIPERX4EQLPLFFSSEL 1
			(pin PIPERX4EQLPLFFSSEL output)
			(conn PIPERX4EQLPLFFSSEL PIPERX4EQLPLFFSSEL ==> PCIE_3_0 PIPERX4EQLPLFFSSEL)
		)
		(element PIPERX4EQLPLFFS0 1
			(pin PIPERX4EQLPLFFS0 input)
			(conn PIPERX4EQLPLFFS0 PIPERX4EQLPLFFS0 <== PCIE_3_0 PIPERX4EQLPLFFS0)
		)
		(element PIPERX4EQLPLFFS1 1
			(pin PIPERX4EQLPLFFS1 input)
			(conn PIPERX4EQLPLFFS1 PIPERX4EQLPLFFS1 <== PCIE_3_0 PIPERX4EQLPLFFS1)
		)
		(element PIPERX4EQLPLFFS2 1
			(pin PIPERX4EQLPLFFS2 input)
			(conn PIPERX4EQLPLFFS2 PIPERX4EQLPLFFS2 <== PCIE_3_0 PIPERX4EQLPLFFS2)
		)
		(element PIPERX4EQLPLFFS3 1
			(pin PIPERX4EQLPLFFS3 input)
			(conn PIPERX4EQLPLFFS3 PIPERX4EQLPLFFS3 <== PCIE_3_0 PIPERX4EQLPLFFS3)
		)
		(element PIPERX4EQLPLFFS4 1
			(pin PIPERX4EQLPLFFS4 input)
			(conn PIPERX4EQLPLFFS4 PIPERX4EQLPLFFS4 <== PCIE_3_0 PIPERX4EQLPLFFS4)
		)
		(element PIPERX4EQLPLFFS5 1
			(pin PIPERX4EQLPLFFS5 input)
			(conn PIPERX4EQLPLFFS5 PIPERX4EQLPLFFS5 <== PCIE_3_0 PIPERX4EQLPLFFS5)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET0 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET0 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET0 PIPERX4EQLPNEWTXCOEFFORPRESET0 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET0)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET1 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET1 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET1 PIPERX4EQLPNEWTXCOEFFORPRESET1 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET1)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET2 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET2 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET2 PIPERX4EQLPNEWTXCOEFFORPRESET2 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET2)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET3 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET3 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET3 PIPERX4EQLPNEWTXCOEFFORPRESET3 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET3)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET4 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET4 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET4 PIPERX4EQLPNEWTXCOEFFORPRESET4 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET4)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET5 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET5 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET5 PIPERX4EQLPNEWTXCOEFFORPRESET5 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET5)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET6 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET6 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET6 PIPERX4EQLPNEWTXCOEFFORPRESET6 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET6)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET7 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET7 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET7 PIPERX4EQLPNEWTXCOEFFORPRESET7 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET7)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET8 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET8 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET8 PIPERX4EQLPNEWTXCOEFFORPRESET8 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET8)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET9 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET9 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET9 PIPERX4EQLPNEWTXCOEFFORPRESET9 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET9)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET10 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET10 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET10 PIPERX4EQLPNEWTXCOEFFORPRESET10 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET10)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET11 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET11 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET11 PIPERX4EQLPNEWTXCOEFFORPRESET11 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET11)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET12 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET12 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET12 PIPERX4EQLPNEWTXCOEFFORPRESET12 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET12)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET13 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET13 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET13 PIPERX4EQLPNEWTXCOEFFORPRESET13 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET13)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET14 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET14 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET14 PIPERX4EQLPNEWTXCOEFFORPRESET14 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET14)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET15 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET15 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET15 PIPERX4EQLPNEWTXCOEFFORPRESET15 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET15)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET16 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET16 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET16 PIPERX4EQLPNEWTXCOEFFORPRESET16 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET16)
		)
		(element PIPERX4EQLPNEWTXCOEFFORPRESET17 1
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET17 output)
			(conn PIPERX4EQLPNEWTXCOEFFORPRESET17 PIPERX4EQLPNEWTXCOEFFORPRESET17 ==> PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET17)
		)
		(element PIPERX4EQLPTXPRESET0 1
			(pin PIPERX4EQLPTXPRESET0 input)
			(conn PIPERX4EQLPTXPRESET0 PIPERX4EQLPTXPRESET0 <== PCIE_3_0 PIPERX4EQLPTXPRESET0)
		)
		(element PIPERX4EQLPTXPRESET1 1
			(pin PIPERX4EQLPTXPRESET1 input)
			(conn PIPERX4EQLPTXPRESET1 PIPERX4EQLPTXPRESET1 <== PCIE_3_0 PIPERX4EQLPTXPRESET1)
		)
		(element PIPERX4EQLPTXPRESET2 1
			(pin PIPERX4EQLPTXPRESET2 input)
			(conn PIPERX4EQLPTXPRESET2 PIPERX4EQLPTXPRESET2 <== PCIE_3_0 PIPERX4EQLPTXPRESET2)
		)
		(element PIPERX4EQLPTXPRESET3 1
			(pin PIPERX4EQLPTXPRESET3 input)
			(conn PIPERX4EQLPTXPRESET3 PIPERX4EQLPTXPRESET3 <== PCIE_3_0 PIPERX4EQLPTXPRESET3)
		)
		(element PIPERX4EQPRESET0 1
			(pin PIPERX4EQPRESET0 input)
			(conn PIPERX4EQPRESET0 PIPERX4EQPRESET0 <== PCIE_3_0 PIPERX4EQPRESET0)
		)
		(element PIPERX4EQPRESET1 1
			(pin PIPERX4EQPRESET1 input)
			(conn PIPERX4EQPRESET1 PIPERX4EQPRESET1 <== PCIE_3_0 PIPERX4EQPRESET1)
		)
		(element PIPERX4EQPRESET2 1
			(pin PIPERX4EQPRESET2 input)
			(conn PIPERX4EQPRESET2 PIPERX4EQPRESET2 <== PCIE_3_0 PIPERX4EQPRESET2)
		)
		(element PIPERX4PHYSTATUS 1
			(pin PIPERX4PHYSTATUS output)
			(conn PIPERX4PHYSTATUS PIPERX4PHYSTATUS ==> PCIE_3_0 PIPERX4PHYSTATUS)
		)
		(element PIPERX4POLARITY 1
			(pin PIPERX4POLARITY input)
			(conn PIPERX4POLARITY PIPERX4POLARITY <== PCIE_3_0 PIPERX4POLARITY)
		)
		(element PIPERX4STARTBLOCK 1
			(pin PIPERX4STARTBLOCK output)
			(conn PIPERX4STARTBLOCK PIPERX4STARTBLOCK ==> PCIE_3_0 PIPERX4STARTBLOCK)
		)
		(element PIPERX4STATUS0 1
			(pin PIPERX4STATUS0 output)
			(conn PIPERX4STATUS0 PIPERX4STATUS0 ==> PCIE_3_0 PIPERX4STATUS0)
		)
		(element PIPERX4STATUS1 1
			(pin PIPERX4STATUS1 output)
			(conn PIPERX4STATUS1 PIPERX4STATUS1 ==> PCIE_3_0 PIPERX4STATUS1)
		)
		(element PIPERX4STATUS2 1
			(pin PIPERX4STATUS2 output)
			(conn PIPERX4STATUS2 PIPERX4STATUS2 ==> PCIE_3_0 PIPERX4STATUS2)
		)
		(element PIPERX4SYNCHEADER0 1
			(pin PIPERX4SYNCHEADER0 output)
			(conn PIPERX4SYNCHEADER0 PIPERX4SYNCHEADER0 ==> PCIE_3_0 PIPERX4SYNCHEADER0)
		)
		(element PIPERX4SYNCHEADER1 1
			(pin PIPERX4SYNCHEADER1 output)
			(conn PIPERX4SYNCHEADER1 PIPERX4SYNCHEADER1 ==> PCIE_3_0 PIPERX4SYNCHEADER1)
		)
		(element PIPERX4VALID 1
			(pin PIPERX4VALID output)
			(conn PIPERX4VALID PIPERX4VALID ==> PCIE_3_0 PIPERX4VALID)
		)
		(element PIPERX5CHARISK0 1
			(pin PIPERX5CHARISK0 output)
			(conn PIPERX5CHARISK0 PIPERX5CHARISK0 ==> PCIE_3_0 PIPERX5CHARISK0)
		)
		(element PIPERX5CHARISK1 1
			(pin PIPERX5CHARISK1 output)
			(conn PIPERX5CHARISK1 PIPERX5CHARISK1 ==> PCIE_3_0 PIPERX5CHARISK1)
		)
		(element PIPERX5DATAVALID 1
			(pin PIPERX5DATAVALID output)
			(conn PIPERX5DATAVALID PIPERX5DATAVALID ==> PCIE_3_0 PIPERX5DATAVALID)
		)
		(element PIPERX5DATA0 1
			(pin PIPERX5DATA0 output)
			(conn PIPERX5DATA0 PIPERX5DATA0 ==> PCIE_3_0 PIPERX5DATA0)
		)
		(element PIPERX5DATA1 1
			(pin PIPERX5DATA1 output)
			(conn PIPERX5DATA1 PIPERX5DATA1 ==> PCIE_3_0 PIPERX5DATA1)
		)
		(element PIPERX5DATA2 1
			(pin PIPERX5DATA2 output)
			(conn PIPERX5DATA2 PIPERX5DATA2 ==> PCIE_3_0 PIPERX5DATA2)
		)
		(element PIPERX5DATA3 1
			(pin PIPERX5DATA3 output)
			(conn PIPERX5DATA3 PIPERX5DATA3 ==> PCIE_3_0 PIPERX5DATA3)
		)
		(element PIPERX5DATA4 1
			(pin PIPERX5DATA4 output)
			(conn PIPERX5DATA4 PIPERX5DATA4 ==> PCIE_3_0 PIPERX5DATA4)
		)
		(element PIPERX5DATA5 1
			(pin PIPERX5DATA5 output)
			(conn PIPERX5DATA5 PIPERX5DATA5 ==> PCIE_3_0 PIPERX5DATA5)
		)
		(element PIPERX5DATA6 1
			(pin PIPERX5DATA6 output)
			(conn PIPERX5DATA6 PIPERX5DATA6 ==> PCIE_3_0 PIPERX5DATA6)
		)
		(element PIPERX5DATA7 1
			(pin PIPERX5DATA7 output)
			(conn PIPERX5DATA7 PIPERX5DATA7 ==> PCIE_3_0 PIPERX5DATA7)
		)
		(element PIPERX5DATA8 1
			(pin PIPERX5DATA8 output)
			(conn PIPERX5DATA8 PIPERX5DATA8 ==> PCIE_3_0 PIPERX5DATA8)
		)
		(element PIPERX5DATA9 1
			(pin PIPERX5DATA9 output)
			(conn PIPERX5DATA9 PIPERX5DATA9 ==> PCIE_3_0 PIPERX5DATA9)
		)
		(element PIPERX5DATA10 1
			(pin PIPERX5DATA10 output)
			(conn PIPERX5DATA10 PIPERX5DATA10 ==> PCIE_3_0 PIPERX5DATA10)
		)
		(element PIPERX5DATA11 1
			(pin PIPERX5DATA11 output)
			(conn PIPERX5DATA11 PIPERX5DATA11 ==> PCIE_3_0 PIPERX5DATA11)
		)
		(element PIPERX5DATA12 1
			(pin PIPERX5DATA12 output)
			(conn PIPERX5DATA12 PIPERX5DATA12 ==> PCIE_3_0 PIPERX5DATA12)
		)
		(element PIPERX5DATA13 1
			(pin PIPERX5DATA13 output)
			(conn PIPERX5DATA13 PIPERX5DATA13 ==> PCIE_3_0 PIPERX5DATA13)
		)
		(element PIPERX5DATA14 1
			(pin PIPERX5DATA14 output)
			(conn PIPERX5DATA14 PIPERX5DATA14 ==> PCIE_3_0 PIPERX5DATA14)
		)
		(element PIPERX5DATA15 1
			(pin PIPERX5DATA15 output)
			(conn PIPERX5DATA15 PIPERX5DATA15 ==> PCIE_3_0 PIPERX5DATA15)
		)
		(element PIPERX5DATA16 1
			(pin PIPERX5DATA16 output)
			(conn PIPERX5DATA16 PIPERX5DATA16 ==> PCIE_3_0 PIPERX5DATA16)
		)
		(element PIPERX5DATA17 1
			(pin PIPERX5DATA17 output)
			(conn PIPERX5DATA17 PIPERX5DATA17 ==> PCIE_3_0 PIPERX5DATA17)
		)
		(element PIPERX5DATA18 1
			(pin PIPERX5DATA18 output)
			(conn PIPERX5DATA18 PIPERX5DATA18 ==> PCIE_3_0 PIPERX5DATA18)
		)
		(element PIPERX5DATA19 1
			(pin PIPERX5DATA19 output)
			(conn PIPERX5DATA19 PIPERX5DATA19 ==> PCIE_3_0 PIPERX5DATA19)
		)
		(element PIPERX5DATA20 1
			(pin PIPERX5DATA20 output)
			(conn PIPERX5DATA20 PIPERX5DATA20 ==> PCIE_3_0 PIPERX5DATA20)
		)
		(element PIPERX5DATA21 1
			(pin PIPERX5DATA21 output)
			(conn PIPERX5DATA21 PIPERX5DATA21 ==> PCIE_3_0 PIPERX5DATA21)
		)
		(element PIPERX5DATA22 1
			(pin PIPERX5DATA22 output)
			(conn PIPERX5DATA22 PIPERX5DATA22 ==> PCIE_3_0 PIPERX5DATA22)
		)
		(element PIPERX5DATA23 1
			(pin PIPERX5DATA23 output)
			(conn PIPERX5DATA23 PIPERX5DATA23 ==> PCIE_3_0 PIPERX5DATA23)
		)
		(element PIPERX5DATA24 1
			(pin PIPERX5DATA24 output)
			(conn PIPERX5DATA24 PIPERX5DATA24 ==> PCIE_3_0 PIPERX5DATA24)
		)
		(element PIPERX5DATA25 1
			(pin PIPERX5DATA25 output)
			(conn PIPERX5DATA25 PIPERX5DATA25 ==> PCIE_3_0 PIPERX5DATA25)
		)
		(element PIPERX5DATA26 1
			(pin PIPERX5DATA26 output)
			(conn PIPERX5DATA26 PIPERX5DATA26 ==> PCIE_3_0 PIPERX5DATA26)
		)
		(element PIPERX5DATA27 1
			(pin PIPERX5DATA27 output)
			(conn PIPERX5DATA27 PIPERX5DATA27 ==> PCIE_3_0 PIPERX5DATA27)
		)
		(element PIPERX5DATA28 1
			(pin PIPERX5DATA28 output)
			(conn PIPERX5DATA28 PIPERX5DATA28 ==> PCIE_3_0 PIPERX5DATA28)
		)
		(element PIPERX5DATA29 1
			(pin PIPERX5DATA29 output)
			(conn PIPERX5DATA29 PIPERX5DATA29 ==> PCIE_3_0 PIPERX5DATA29)
		)
		(element PIPERX5DATA30 1
			(pin PIPERX5DATA30 output)
			(conn PIPERX5DATA30 PIPERX5DATA30 ==> PCIE_3_0 PIPERX5DATA30)
		)
		(element PIPERX5DATA31 1
			(pin PIPERX5DATA31 output)
			(conn PIPERX5DATA31 PIPERX5DATA31 ==> PCIE_3_0 PIPERX5DATA31)
		)
		(element PIPERX5ELECIDLE 1
			(pin PIPERX5ELECIDLE output)
			(conn PIPERX5ELECIDLE PIPERX5ELECIDLE ==> PCIE_3_0 PIPERX5ELECIDLE)
		)
		(element PIPERX5EQCONTROL0 1
			(pin PIPERX5EQCONTROL0 input)
			(conn PIPERX5EQCONTROL0 PIPERX5EQCONTROL0 <== PCIE_3_0 PIPERX5EQCONTROL0)
		)
		(element PIPERX5EQCONTROL1 1
			(pin PIPERX5EQCONTROL1 input)
			(conn PIPERX5EQCONTROL1 PIPERX5EQCONTROL1 <== PCIE_3_0 PIPERX5EQCONTROL1)
		)
		(element PIPERX5EQDONE 1
			(pin PIPERX5EQDONE output)
			(conn PIPERX5EQDONE PIPERX5EQDONE ==> PCIE_3_0 PIPERX5EQDONE)
		)
		(element PIPERX5EQLPADAPTDONE 1
			(pin PIPERX5EQLPADAPTDONE output)
			(conn PIPERX5EQLPADAPTDONE PIPERX5EQLPADAPTDONE ==> PCIE_3_0 PIPERX5EQLPADAPTDONE)
		)
		(element PIPERX5EQLPLFFSSEL 1
			(pin PIPERX5EQLPLFFSSEL output)
			(conn PIPERX5EQLPLFFSSEL PIPERX5EQLPLFFSSEL ==> PCIE_3_0 PIPERX5EQLPLFFSSEL)
		)
		(element PIPERX5EQLPLFFS0 1
			(pin PIPERX5EQLPLFFS0 input)
			(conn PIPERX5EQLPLFFS0 PIPERX5EQLPLFFS0 <== PCIE_3_0 PIPERX5EQLPLFFS0)
		)
		(element PIPERX5EQLPLFFS1 1
			(pin PIPERX5EQLPLFFS1 input)
			(conn PIPERX5EQLPLFFS1 PIPERX5EQLPLFFS1 <== PCIE_3_0 PIPERX5EQLPLFFS1)
		)
		(element PIPERX5EQLPLFFS2 1
			(pin PIPERX5EQLPLFFS2 input)
			(conn PIPERX5EQLPLFFS2 PIPERX5EQLPLFFS2 <== PCIE_3_0 PIPERX5EQLPLFFS2)
		)
		(element PIPERX5EQLPLFFS3 1
			(pin PIPERX5EQLPLFFS3 input)
			(conn PIPERX5EQLPLFFS3 PIPERX5EQLPLFFS3 <== PCIE_3_0 PIPERX5EQLPLFFS3)
		)
		(element PIPERX5EQLPLFFS4 1
			(pin PIPERX5EQLPLFFS4 input)
			(conn PIPERX5EQLPLFFS4 PIPERX5EQLPLFFS4 <== PCIE_3_0 PIPERX5EQLPLFFS4)
		)
		(element PIPERX5EQLPLFFS5 1
			(pin PIPERX5EQLPLFFS5 input)
			(conn PIPERX5EQLPLFFS5 PIPERX5EQLPLFFS5 <== PCIE_3_0 PIPERX5EQLPLFFS5)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET0 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET0 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET0 PIPERX5EQLPNEWTXCOEFFORPRESET0 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET0)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET1 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET1 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET1 PIPERX5EQLPNEWTXCOEFFORPRESET1 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET1)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET2 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET2 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET2 PIPERX5EQLPNEWTXCOEFFORPRESET2 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET2)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET3 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET3 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET3 PIPERX5EQLPNEWTXCOEFFORPRESET3 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET3)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET4 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET4 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET4 PIPERX5EQLPNEWTXCOEFFORPRESET4 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET4)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET5 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET5 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET5 PIPERX5EQLPNEWTXCOEFFORPRESET5 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET5)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET6 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET6 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET6 PIPERX5EQLPNEWTXCOEFFORPRESET6 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET6)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET7 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET7 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET7 PIPERX5EQLPNEWTXCOEFFORPRESET7 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET7)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET8 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET8 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET8 PIPERX5EQLPNEWTXCOEFFORPRESET8 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET8)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET9 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET9 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET9 PIPERX5EQLPNEWTXCOEFFORPRESET9 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET9)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET10 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET10 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET10 PIPERX5EQLPNEWTXCOEFFORPRESET10 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET10)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET11 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET11 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET11 PIPERX5EQLPNEWTXCOEFFORPRESET11 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET11)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET12 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET12 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET12 PIPERX5EQLPNEWTXCOEFFORPRESET12 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET12)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET13 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET13 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET13 PIPERX5EQLPNEWTXCOEFFORPRESET13 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET13)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET14 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET14 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET14 PIPERX5EQLPNEWTXCOEFFORPRESET14 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET14)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET15 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET15 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET15 PIPERX5EQLPNEWTXCOEFFORPRESET15 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET15)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET16 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET16 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET16 PIPERX5EQLPNEWTXCOEFFORPRESET16 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET16)
		)
		(element PIPERX5EQLPNEWTXCOEFFORPRESET17 1
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET17 output)
			(conn PIPERX5EQLPNEWTXCOEFFORPRESET17 PIPERX5EQLPNEWTXCOEFFORPRESET17 ==> PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET17)
		)
		(element PIPERX5EQLPTXPRESET0 1
			(pin PIPERX5EQLPTXPRESET0 input)
			(conn PIPERX5EQLPTXPRESET0 PIPERX5EQLPTXPRESET0 <== PCIE_3_0 PIPERX5EQLPTXPRESET0)
		)
		(element PIPERX5EQLPTXPRESET1 1
			(pin PIPERX5EQLPTXPRESET1 input)
			(conn PIPERX5EQLPTXPRESET1 PIPERX5EQLPTXPRESET1 <== PCIE_3_0 PIPERX5EQLPTXPRESET1)
		)
		(element PIPERX5EQLPTXPRESET2 1
			(pin PIPERX5EQLPTXPRESET2 input)
			(conn PIPERX5EQLPTXPRESET2 PIPERX5EQLPTXPRESET2 <== PCIE_3_0 PIPERX5EQLPTXPRESET2)
		)
		(element PIPERX5EQLPTXPRESET3 1
			(pin PIPERX5EQLPTXPRESET3 input)
			(conn PIPERX5EQLPTXPRESET3 PIPERX5EQLPTXPRESET3 <== PCIE_3_0 PIPERX5EQLPTXPRESET3)
		)
		(element PIPERX5EQPRESET0 1
			(pin PIPERX5EQPRESET0 input)
			(conn PIPERX5EQPRESET0 PIPERX5EQPRESET0 <== PCIE_3_0 PIPERX5EQPRESET0)
		)
		(element PIPERX5EQPRESET1 1
			(pin PIPERX5EQPRESET1 input)
			(conn PIPERX5EQPRESET1 PIPERX5EQPRESET1 <== PCIE_3_0 PIPERX5EQPRESET1)
		)
		(element PIPERX5EQPRESET2 1
			(pin PIPERX5EQPRESET2 input)
			(conn PIPERX5EQPRESET2 PIPERX5EQPRESET2 <== PCIE_3_0 PIPERX5EQPRESET2)
		)
		(element PIPERX5PHYSTATUS 1
			(pin PIPERX5PHYSTATUS output)
			(conn PIPERX5PHYSTATUS PIPERX5PHYSTATUS ==> PCIE_3_0 PIPERX5PHYSTATUS)
		)
		(element PIPERX5POLARITY 1
			(pin PIPERX5POLARITY input)
			(conn PIPERX5POLARITY PIPERX5POLARITY <== PCIE_3_0 PIPERX5POLARITY)
		)
		(element PIPERX5STARTBLOCK 1
			(pin PIPERX5STARTBLOCK output)
			(conn PIPERX5STARTBLOCK PIPERX5STARTBLOCK ==> PCIE_3_0 PIPERX5STARTBLOCK)
		)
		(element PIPERX5STATUS0 1
			(pin PIPERX5STATUS0 output)
			(conn PIPERX5STATUS0 PIPERX5STATUS0 ==> PCIE_3_0 PIPERX5STATUS0)
		)
		(element PIPERX5STATUS1 1
			(pin PIPERX5STATUS1 output)
			(conn PIPERX5STATUS1 PIPERX5STATUS1 ==> PCIE_3_0 PIPERX5STATUS1)
		)
		(element PIPERX5STATUS2 1
			(pin PIPERX5STATUS2 output)
			(conn PIPERX5STATUS2 PIPERX5STATUS2 ==> PCIE_3_0 PIPERX5STATUS2)
		)
		(element PIPERX5SYNCHEADER0 1
			(pin PIPERX5SYNCHEADER0 output)
			(conn PIPERX5SYNCHEADER0 PIPERX5SYNCHEADER0 ==> PCIE_3_0 PIPERX5SYNCHEADER0)
		)
		(element PIPERX5SYNCHEADER1 1
			(pin PIPERX5SYNCHEADER1 output)
			(conn PIPERX5SYNCHEADER1 PIPERX5SYNCHEADER1 ==> PCIE_3_0 PIPERX5SYNCHEADER1)
		)
		(element PIPERX5VALID 1
			(pin PIPERX5VALID output)
			(conn PIPERX5VALID PIPERX5VALID ==> PCIE_3_0 PIPERX5VALID)
		)
		(element PIPERX6CHARISK0 1
			(pin PIPERX6CHARISK0 output)
			(conn PIPERX6CHARISK0 PIPERX6CHARISK0 ==> PCIE_3_0 PIPERX6CHARISK0)
		)
		(element PIPERX6CHARISK1 1
			(pin PIPERX6CHARISK1 output)
			(conn PIPERX6CHARISK1 PIPERX6CHARISK1 ==> PCIE_3_0 PIPERX6CHARISK1)
		)
		(element PIPERX6DATAVALID 1
			(pin PIPERX6DATAVALID output)
			(conn PIPERX6DATAVALID PIPERX6DATAVALID ==> PCIE_3_0 PIPERX6DATAVALID)
		)
		(element PIPERX6DATA0 1
			(pin PIPERX6DATA0 output)
			(conn PIPERX6DATA0 PIPERX6DATA0 ==> PCIE_3_0 PIPERX6DATA0)
		)
		(element PIPERX6DATA1 1
			(pin PIPERX6DATA1 output)
			(conn PIPERX6DATA1 PIPERX6DATA1 ==> PCIE_3_0 PIPERX6DATA1)
		)
		(element PIPERX6DATA2 1
			(pin PIPERX6DATA2 output)
			(conn PIPERX6DATA2 PIPERX6DATA2 ==> PCIE_3_0 PIPERX6DATA2)
		)
		(element PIPERX6DATA3 1
			(pin PIPERX6DATA3 output)
			(conn PIPERX6DATA3 PIPERX6DATA3 ==> PCIE_3_0 PIPERX6DATA3)
		)
		(element PIPERX6DATA4 1
			(pin PIPERX6DATA4 output)
			(conn PIPERX6DATA4 PIPERX6DATA4 ==> PCIE_3_0 PIPERX6DATA4)
		)
		(element PIPERX6DATA5 1
			(pin PIPERX6DATA5 output)
			(conn PIPERX6DATA5 PIPERX6DATA5 ==> PCIE_3_0 PIPERX6DATA5)
		)
		(element PIPERX6DATA6 1
			(pin PIPERX6DATA6 output)
			(conn PIPERX6DATA6 PIPERX6DATA6 ==> PCIE_3_0 PIPERX6DATA6)
		)
		(element PIPERX6DATA7 1
			(pin PIPERX6DATA7 output)
			(conn PIPERX6DATA7 PIPERX6DATA7 ==> PCIE_3_0 PIPERX6DATA7)
		)
		(element PIPERX6DATA8 1
			(pin PIPERX6DATA8 output)
			(conn PIPERX6DATA8 PIPERX6DATA8 ==> PCIE_3_0 PIPERX6DATA8)
		)
		(element PIPERX6DATA9 1
			(pin PIPERX6DATA9 output)
			(conn PIPERX6DATA9 PIPERX6DATA9 ==> PCIE_3_0 PIPERX6DATA9)
		)
		(element PIPERX6DATA10 1
			(pin PIPERX6DATA10 output)
			(conn PIPERX6DATA10 PIPERX6DATA10 ==> PCIE_3_0 PIPERX6DATA10)
		)
		(element PIPERX6DATA11 1
			(pin PIPERX6DATA11 output)
			(conn PIPERX6DATA11 PIPERX6DATA11 ==> PCIE_3_0 PIPERX6DATA11)
		)
		(element PIPERX6DATA12 1
			(pin PIPERX6DATA12 output)
			(conn PIPERX6DATA12 PIPERX6DATA12 ==> PCIE_3_0 PIPERX6DATA12)
		)
		(element PIPERX6DATA13 1
			(pin PIPERX6DATA13 output)
			(conn PIPERX6DATA13 PIPERX6DATA13 ==> PCIE_3_0 PIPERX6DATA13)
		)
		(element PIPERX6DATA14 1
			(pin PIPERX6DATA14 output)
			(conn PIPERX6DATA14 PIPERX6DATA14 ==> PCIE_3_0 PIPERX6DATA14)
		)
		(element PIPERX6DATA15 1
			(pin PIPERX6DATA15 output)
			(conn PIPERX6DATA15 PIPERX6DATA15 ==> PCIE_3_0 PIPERX6DATA15)
		)
		(element PIPERX6DATA16 1
			(pin PIPERX6DATA16 output)
			(conn PIPERX6DATA16 PIPERX6DATA16 ==> PCIE_3_0 PIPERX6DATA16)
		)
		(element PIPERX6DATA17 1
			(pin PIPERX6DATA17 output)
			(conn PIPERX6DATA17 PIPERX6DATA17 ==> PCIE_3_0 PIPERX6DATA17)
		)
		(element PIPERX6DATA18 1
			(pin PIPERX6DATA18 output)
			(conn PIPERX6DATA18 PIPERX6DATA18 ==> PCIE_3_0 PIPERX6DATA18)
		)
		(element PIPERX6DATA19 1
			(pin PIPERX6DATA19 output)
			(conn PIPERX6DATA19 PIPERX6DATA19 ==> PCIE_3_0 PIPERX6DATA19)
		)
		(element PIPERX6DATA20 1
			(pin PIPERX6DATA20 output)
			(conn PIPERX6DATA20 PIPERX6DATA20 ==> PCIE_3_0 PIPERX6DATA20)
		)
		(element PIPERX6DATA21 1
			(pin PIPERX6DATA21 output)
			(conn PIPERX6DATA21 PIPERX6DATA21 ==> PCIE_3_0 PIPERX6DATA21)
		)
		(element PIPERX6DATA22 1
			(pin PIPERX6DATA22 output)
			(conn PIPERX6DATA22 PIPERX6DATA22 ==> PCIE_3_0 PIPERX6DATA22)
		)
		(element PIPERX6DATA23 1
			(pin PIPERX6DATA23 output)
			(conn PIPERX6DATA23 PIPERX6DATA23 ==> PCIE_3_0 PIPERX6DATA23)
		)
		(element PIPERX6DATA24 1
			(pin PIPERX6DATA24 output)
			(conn PIPERX6DATA24 PIPERX6DATA24 ==> PCIE_3_0 PIPERX6DATA24)
		)
		(element PIPERX6DATA25 1
			(pin PIPERX6DATA25 output)
			(conn PIPERX6DATA25 PIPERX6DATA25 ==> PCIE_3_0 PIPERX6DATA25)
		)
		(element PIPERX6DATA26 1
			(pin PIPERX6DATA26 output)
			(conn PIPERX6DATA26 PIPERX6DATA26 ==> PCIE_3_0 PIPERX6DATA26)
		)
		(element PIPERX6DATA27 1
			(pin PIPERX6DATA27 output)
			(conn PIPERX6DATA27 PIPERX6DATA27 ==> PCIE_3_0 PIPERX6DATA27)
		)
		(element PIPERX6DATA28 1
			(pin PIPERX6DATA28 output)
			(conn PIPERX6DATA28 PIPERX6DATA28 ==> PCIE_3_0 PIPERX6DATA28)
		)
		(element PIPERX6DATA29 1
			(pin PIPERX6DATA29 output)
			(conn PIPERX6DATA29 PIPERX6DATA29 ==> PCIE_3_0 PIPERX6DATA29)
		)
		(element PIPERX6DATA30 1
			(pin PIPERX6DATA30 output)
			(conn PIPERX6DATA30 PIPERX6DATA30 ==> PCIE_3_0 PIPERX6DATA30)
		)
		(element PIPERX6DATA31 1
			(pin PIPERX6DATA31 output)
			(conn PIPERX6DATA31 PIPERX6DATA31 ==> PCIE_3_0 PIPERX6DATA31)
		)
		(element PIPERX6ELECIDLE 1
			(pin PIPERX6ELECIDLE output)
			(conn PIPERX6ELECIDLE PIPERX6ELECIDLE ==> PCIE_3_0 PIPERX6ELECIDLE)
		)
		(element PIPERX6EQCONTROL0 1
			(pin PIPERX6EQCONTROL0 input)
			(conn PIPERX6EQCONTROL0 PIPERX6EQCONTROL0 <== PCIE_3_0 PIPERX6EQCONTROL0)
		)
		(element PIPERX6EQCONTROL1 1
			(pin PIPERX6EQCONTROL1 input)
			(conn PIPERX6EQCONTROL1 PIPERX6EQCONTROL1 <== PCIE_3_0 PIPERX6EQCONTROL1)
		)
		(element PIPERX6EQDONE 1
			(pin PIPERX6EQDONE output)
			(conn PIPERX6EQDONE PIPERX6EQDONE ==> PCIE_3_0 PIPERX6EQDONE)
		)
		(element PIPERX6EQLPADAPTDONE 1
			(pin PIPERX6EQLPADAPTDONE output)
			(conn PIPERX6EQLPADAPTDONE PIPERX6EQLPADAPTDONE ==> PCIE_3_0 PIPERX6EQLPADAPTDONE)
		)
		(element PIPERX6EQLPLFFSSEL 1
			(pin PIPERX6EQLPLFFSSEL output)
			(conn PIPERX6EQLPLFFSSEL PIPERX6EQLPLFFSSEL ==> PCIE_3_0 PIPERX6EQLPLFFSSEL)
		)
		(element PIPERX6EQLPLFFS0 1
			(pin PIPERX6EQLPLFFS0 input)
			(conn PIPERX6EQLPLFFS0 PIPERX6EQLPLFFS0 <== PCIE_3_0 PIPERX6EQLPLFFS0)
		)
		(element PIPERX6EQLPLFFS1 1
			(pin PIPERX6EQLPLFFS1 input)
			(conn PIPERX6EQLPLFFS1 PIPERX6EQLPLFFS1 <== PCIE_3_0 PIPERX6EQLPLFFS1)
		)
		(element PIPERX6EQLPLFFS2 1
			(pin PIPERX6EQLPLFFS2 input)
			(conn PIPERX6EQLPLFFS2 PIPERX6EQLPLFFS2 <== PCIE_3_0 PIPERX6EQLPLFFS2)
		)
		(element PIPERX6EQLPLFFS3 1
			(pin PIPERX6EQLPLFFS3 input)
			(conn PIPERX6EQLPLFFS3 PIPERX6EQLPLFFS3 <== PCIE_3_0 PIPERX6EQLPLFFS3)
		)
		(element PIPERX6EQLPLFFS4 1
			(pin PIPERX6EQLPLFFS4 input)
			(conn PIPERX6EQLPLFFS4 PIPERX6EQLPLFFS4 <== PCIE_3_0 PIPERX6EQLPLFFS4)
		)
		(element PIPERX6EQLPLFFS5 1
			(pin PIPERX6EQLPLFFS5 input)
			(conn PIPERX6EQLPLFFS5 PIPERX6EQLPLFFS5 <== PCIE_3_0 PIPERX6EQLPLFFS5)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET0 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET0 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET0 PIPERX6EQLPNEWTXCOEFFORPRESET0 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET0)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET1 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET1 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET1 PIPERX6EQLPNEWTXCOEFFORPRESET1 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET1)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET2 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET2 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET2 PIPERX6EQLPNEWTXCOEFFORPRESET2 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET2)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET3 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET3 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET3 PIPERX6EQLPNEWTXCOEFFORPRESET3 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET3)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET4 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET4 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET4 PIPERX6EQLPNEWTXCOEFFORPRESET4 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET4)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET5 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET5 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET5 PIPERX6EQLPNEWTXCOEFFORPRESET5 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET5)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET6 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET6 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET6 PIPERX6EQLPNEWTXCOEFFORPRESET6 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET6)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET7 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET7 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET7 PIPERX6EQLPNEWTXCOEFFORPRESET7 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET7)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET8 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET8 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET8 PIPERX6EQLPNEWTXCOEFFORPRESET8 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET8)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET9 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET9 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET9 PIPERX6EQLPNEWTXCOEFFORPRESET9 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET9)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET10 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET10 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET10 PIPERX6EQLPNEWTXCOEFFORPRESET10 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET10)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET11 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET11 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET11 PIPERX6EQLPNEWTXCOEFFORPRESET11 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET11)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET12 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET12 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET12 PIPERX6EQLPNEWTXCOEFFORPRESET12 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET12)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET13 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET13 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET13 PIPERX6EQLPNEWTXCOEFFORPRESET13 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET13)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET14 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET14 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET14 PIPERX6EQLPNEWTXCOEFFORPRESET14 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET14)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET15 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET15 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET15 PIPERX6EQLPNEWTXCOEFFORPRESET15 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET15)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET16 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET16 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET16 PIPERX6EQLPNEWTXCOEFFORPRESET16 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET16)
		)
		(element PIPERX6EQLPNEWTXCOEFFORPRESET17 1
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET17 output)
			(conn PIPERX6EQLPNEWTXCOEFFORPRESET17 PIPERX6EQLPNEWTXCOEFFORPRESET17 ==> PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET17)
		)
		(element PIPERX6EQLPTXPRESET0 1
			(pin PIPERX6EQLPTXPRESET0 input)
			(conn PIPERX6EQLPTXPRESET0 PIPERX6EQLPTXPRESET0 <== PCIE_3_0 PIPERX6EQLPTXPRESET0)
		)
		(element PIPERX6EQLPTXPRESET1 1
			(pin PIPERX6EQLPTXPRESET1 input)
			(conn PIPERX6EQLPTXPRESET1 PIPERX6EQLPTXPRESET1 <== PCIE_3_0 PIPERX6EQLPTXPRESET1)
		)
		(element PIPERX6EQLPTXPRESET2 1
			(pin PIPERX6EQLPTXPRESET2 input)
			(conn PIPERX6EQLPTXPRESET2 PIPERX6EQLPTXPRESET2 <== PCIE_3_0 PIPERX6EQLPTXPRESET2)
		)
		(element PIPERX6EQLPTXPRESET3 1
			(pin PIPERX6EQLPTXPRESET3 input)
			(conn PIPERX6EQLPTXPRESET3 PIPERX6EQLPTXPRESET3 <== PCIE_3_0 PIPERX6EQLPTXPRESET3)
		)
		(element PIPERX6EQPRESET0 1
			(pin PIPERX6EQPRESET0 input)
			(conn PIPERX6EQPRESET0 PIPERX6EQPRESET0 <== PCIE_3_0 PIPERX6EQPRESET0)
		)
		(element PIPERX6EQPRESET1 1
			(pin PIPERX6EQPRESET1 input)
			(conn PIPERX6EQPRESET1 PIPERX6EQPRESET1 <== PCIE_3_0 PIPERX6EQPRESET1)
		)
		(element PIPERX6EQPRESET2 1
			(pin PIPERX6EQPRESET2 input)
			(conn PIPERX6EQPRESET2 PIPERX6EQPRESET2 <== PCIE_3_0 PIPERX6EQPRESET2)
		)
		(element PIPERX6PHYSTATUS 1
			(pin PIPERX6PHYSTATUS output)
			(conn PIPERX6PHYSTATUS PIPERX6PHYSTATUS ==> PCIE_3_0 PIPERX6PHYSTATUS)
		)
		(element PIPERX6POLARITY 1
			(pin PIPERX6POLARITY input)
			(conn PIPERX6POLARITY PIPERX6POLARITY <== PCIE_3_0 PIPERX6POLARITY)
		)
		(element PIPERX6STARTBLOCK 1
			(pin PIPERX6STARTBLOCK output)
			(conn PIPERX6STARTBLOCK PIPERX6STARTBLOCK ==> PCIE_3_0 PIPERX6STARTBLOCK)
		)
		(element PIPERX6STATUS0 1
			(pin PIPERX6STATUS0 output)
			(conn PIPERX6STATUS0 PIPERX6STATUS0 ==> PCIE_3_0 PIPERX6STATUS0)
		)
		(element PIPERX6STATUS1 1
			(pin PIPERX6STATUS1 output)
			(conn PIPERX6STATUS1 PIPERX6STATUS1 ==> PCIE_3_0 PIPERX6STATUS1)
		)
		(element PIPERX6STATUS2 1
			(pin PIPERX6STATUS2 output)
			(conn PIPERX6STATUS2 PIPERX6STATUS2 ==> PCIE_3_0 PIPERX6STATUS2)
		)
		(element PIPERX6SYNCHEADER0 1
			(pin PIPERX6SYNCHEADER0 output)
			(conn PIPERX6SYNCHEADER0 PIPERX6SYNCHEADER0 ==> PCIE_3_0 PIPERX6SYNCHEADER0)
		)
		(element PIPERX6SYNCHEADER1 1
			(pin PIPERX6SYNCHEADER1 output)
			(conn PIPERX6SYNCHEADER1 PIPERX6SYNCHEADER1 ==> PCIE_3_0 PIPERX6SYNCHEADER1)
		)
		(element PIPERX6VALID 1
			(pin PIPERX6VALID output)
			(conn PIPERX6VALID PIPERX6VALID ==> PCIE_3_0 PIPERX6VALID)
		)
		(element PIPERX7CHARISK0 1
			(pin PIPERX7CHARISK0 output)
			(conn PIPERX7CHARISK0 PIPERX7CHARISK0 ==> PCIE_3_0 PIPERX7CHARISK0)
		)
		(element PIPERX7CHARISK1 1
			(pin PIPERX7CHARISK1 output)
			(conn PIPERX7CHARISK1 PIPERX7CHARISK1 ==> PCIE_3_0 PIPERX7CHARISK1)
		)
		(element PIPERX7DATAVALID 1
			(pin PIPERX7DATAVALID output)
			(conn PIPERX7DATAVALID PIPERX7DATAVALID ==> PCIE_3_0 PIPERX7DATAVALID)
		)
		(element PIPERX7DATA0 1
			(pin PIPERX7DATA0 output)
			(conn PIPERX7DATA0 PIPERX7DATA0 ==> PCIE_3_0 PIPERX7DATA0)
		)
		(element PIPERX7DATA1 1
			(pin PIPERX7DATA1 output)
			(conn PIPERX7DATA1 PIPERX7DATA1 ==> PCIE_3_0 PIPERX7DATA1)
		)
		(element PIPERX7DATA2 1
			(pin PIPERX7DATA2 output)
			(conn PIPERX7DATA2 PIPERX7DATA2 ==> PCIE_3_0 PIPERX7DATA2)
		)
		(element PIPERX7DATA3 1
			(pin PIPERX7DATA3 output)
			(conn PIPERX7DATA3 PIPERX7DATA3 ==> PCIE_3_0 PIPERX7DATA3)
		)
		(element PIPERX7DATA4 1
			(pin PIPERX7DATA4 output)
			(conn PIPERX7DATA4 PIPERX7DATA4 ==> PCIE_3_0 PIPERX7DATA4)
		)
		(element PIPERX7DATA5 1
			(pin PIPERX7DATA5 output)
			(conn PIPERX7DATA5 PIPERX7DATA5 ==> PCIE_3_0 PIPERX7DATA5)
		)
		(element PIPERX7DATA6 1
			(pin PIPERX7DATA6 output)
			(conn PIPERX7DATA6 PIPERX7DATA6 ==> PCIE_3_0 PIPERX7DATA6)
		)
		(element PIPERX7DATA7 1
			(pin PIPERX7DATA7 output)
			(conn PIPERX7DATA7 PIPERX7DATA7 ==> PCIE_3_0 PIPERX7DATA7)
		)
		(element PIPERX7DATA8 1
			(pin PIPERX7DATA8 output)
			(conn PIPERX7DATA8 PIPERX7DATA8 ==> PCIE_3_0 PIPERX7DATA8)
		)
		(element PIPERX7DATA9 1
			(pin PIPERX7DATA9 output)
			(conn PIPERX7DATA9 PIPERX7DATA9 ==> PCIE_3_0 PIPERX7DATA9)
		)
		(element PIPERX7DATA10 1
			(pin PIPERX7DATA10 output)
			(conn PIPERX7DATA10 PIPERX7DATA10 ==> PCIE_3_0 PIPERX7DATA10)
		)
		(element PIPERX7DATA11 1
			(pin PIPERX7DATA11 output)
			(conn PIPERX7DATA11 PIPERX7DATA11 ==> PCIE_3_0 PIPERX7DATA11)
		)
		(element PIPERX7DATA12 1
			(pin PIPERX7DATA12 output)
			(conn PIPERX7DATA12 PIPERX7DATA12 ==> PCIE_3_0 PIPERX7DATA12)
		)
		(element PIPERX7DATA13 1
			(pin PIPERX7DATA13 output)
			(conn PIPERX7DATA13 PIPERX7DATA13 ==> PCIE_3_0 PIPERX7DATA13)
		)
		(element PIPERX7DATA14 1
			(pin PIPERX7DATA14 output)
			(conn PIPERX7DATA14 PIPERX7DATA14 ==> PCIE_3_0 PIPERX7DATA14)
		)
		(element PIPERX7DATA15 1
			(pin PIPERX7DATA15 output)
			(conn PIPERX7DATA15 PIPERX7DATA15 ==> PCIE_3_0 PIPERX7DATA15)
		)
		(element PIPERX7DATA16 1
			(pin PIPERX7DATA16 output)
			(conn PIPERX7DATA16 PIPERX7DATA16 ==> PCIE_3_0 PIPERX7DATA16)
		)
		(element PIPERX7DATA17 1
			(pin PIPERX7DATA17 output)
			(conn PIPERX7DATA17 PIPERX7DATA17 ==> PCIE_3_0 PIPERX7DATA17)
		)
		(element PIPERX7DATA18 1
			(pin PIPERX7DATA18 output)
			(conn PIPERX7DATA18 PIPERX7DATA18 ==> PCIE_3_0 PIPERX7DATA18)
		)
		(element PIPERX7DATA19 1
			(pin PIPERX7DATA19 output)
			(conn PIPERX7DATA19 PIPERX7DATA19 ==> PCIE_3_0 PIPERX7DATA19)
		)
		(element PIPERX7DATA20 1
			(pin PIPERX7DATA20 output)
			(conn PIPERX7DATA20 PIPERX7DATA20 ==> PCIE_3_0 PIPERX7DATA20)
		)
		(element PIPERX7DATA21 1
			(pin PIPERX7DATA21 output)
			(conn PIPERX7DATA21 PIPERX7DATA21 ==> PCIE_3_0 PIPERX7DATA21)
		)
		(element PIPERX7DATA22 1
			(pin PIPERX7DATA22 output)
			(conn PIPERX7DATA22 PIPERX7DATA22 ==> PCIE_3_0 PIPERX7DATA22)
		)
		(element PIPERX7DATA23 1
			(pin PIPERX7DATA23 output)
			(conn PIPERX7DATA23 PIPERX7DATA23 ==> PCIE_3_0 PIPERX7DATA23)
		)
		(element PIPERX7DATA24 1
			(pin PIPERX7DATA24 output)
			(conn PIPERX7DATA24 PIPERX7DATA24 ==> PCIE_3_0 PIPERX7DATA24)
		)
		(element PIPERX7DATA25 1
			(pin PIPERX7DATA25 output)
			(conn PIPERX7DATA25 PIPERX7DATA25 ==> PCIE_3_0 PIPERX7DATA25)
		)
		(element PIPERX7DATA26 1
			(pin PIPERX7DATA26 output)
			(conn PIPERX7DATA26 PIPERX7DATA26 ==> PCIE_3_0 PIPERX7DATA26)
		)
		(element PIPERX7DATA27 1
			(pin PIPERX7DATA27 output)
			(conn PIPERX7DATA27 PIPERX7DATA27 ==> PCIE_3_0 PIPERX7DATA27)
		)
		(element PIPERX7DATA28 1
			(pin PIPERX7DATA28 output)
			(conn PIPERX7DATA28 PIPERX7DATA28 ==> PCIE_3_0 PIPERX7DATA28)
		)
		(element PIPERX7DATA29 1
			(pin PIPERX7DATA29 output)
			(conn PIPERX7DATA29 PIPERX7DATA29 ==> PCIE_3_0 PIPERX7DATA29)
		)
		(element PIPERX7DATA30 1
			(pin PIPERX7DATA30 output)
			(conn PIPERX7DATA30 PIPERX7DATA30 ==> PCIE_3_0 PIPERX7DATA30)
		)
		(element PIPERX7DATA31 1
			(pin PIPERX7DATA31 output)
			(conn PIPERX7DATA31 PIPERX7DATA31 ==> PCIE_3_0 PIPERX7DATA31)
		)
		(element PIPERX7ELECIDLE 1
			(pin PIPERX7ELECIDLE output)
			(conn PIPERX7ELECIDLE PIPERX7ELECIDLE ==> PCIE_3_0 PIPERX7ELECIDLE)
		)
		(element PIPERX7EQCONTROL0 1
			(pin PIPERX7EQCONTROL0 input)
			(conn PIPERX7EQCONTROL0 PIPERX7EQCONTROL0 <== PCIE_3_0 PIPERX7EQCONTROL0)
		)
		(element PIPERX7EQCONTROL1 1
			(pin PIPERX7EQCONTROL1 input)
			(conn PIPERX7EQCONTROL1 PIPERX7EQCONTROL1 <== PCIE_3_0 PIPERX7EQCONTROL1)
		)
		(element PIPERX7EQDONE 1
			(pin PIPERX7EQDONE output)
			(conn PIPERX7EQDONE PIPERX7EQDONE ==> PCIE_3_0 PIPERX7EQDONE)
		)
		(element PIPERX7EQLPADAPTDONE 1
			(pin PIPERX7EQLPADAPTDONE output)
			(conn PIPERX7EQLPADAPTDONE PIPERX7EQLPADAPTDONE ==> PCIE_3_0 PIPERX7EQLPADAPTDONE)
		)
		(element PIPERX7EQLPLFFSSEL 1
			(pin PIPERX7EQLPLFFSSEL output)
			(conn PIPERX7EQLPLFFSSEL PIPERX7EQLPLFFSSEL ==> PCIE_3_0 PIPERX7EQLPLFFSSEL)
		)
		(element PIPERX7EQLPLFFS0 1
			(pin PIPERX7EQLPLFFS0 input)
			(conn PIPERX7EQLPLFFS0 PIPERX7EQLPLFFS0 <== PCIE_3_0 PIPERX7EQLPLFFS0)
		)
		(element PIPERX7EQLPLFFS1 1
			(pin PIPERX7EQLPLFFS1 input)
			(conn PIPERX7EQLPLFFS1 PIPERX7EQLPLFFS1 <== PCIE_3_0 PIPERX7EQLPLFFS1)
		)
		(element PIPERX7EQLPLFFS2 1
			(pin PIPERX7EQLPLFFS2 input)
			(conn PIPERX7EQLPLFFS2 PIPERX7EQLPLFFS2 <== PCIE_3_0 PIPERX7EQLPLFFS2)
		)
		(element PIPERX7EQLPLFFS3 1
			(pin PIPERX7EQLPLFFS3 input)
			(conn PIPERX7EQLPLFFS3 PIPERX7EQLPLFFS3 <== PCIE_3_0 PIPERX7EQLPLFFS3)
		)
		(element PIPERX7EQLPLFFS4 1
			(pin PIPERX7EQLPLFFS4 input)
			(conn PIPERX7EQLPLFFS4 PIPERX7EQLPLFFS4 <== PCIE_3_0 PIPERX7EQLPLFFS4)
		)
		(element PIPERX7EQLPLFFS5 1
			(pin PIPERX7EQLPLFFS5 input)
			(conn PIPERX7EQLPLFFS5 PIPERX7EQLPLFFS5 <== PCIE_3_0 PIPERX7EQLPLFFS5)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET0 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET0 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET0 PIPERX7EQLPNEWTXCOEFFORPRESET0 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET0)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET1 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET1 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET1 PIPERX7EQLPNEWTXCOEFFORPRESET1 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET1)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET2 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET2 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET2 PIPERX7EQLPNEWTXCOEFFORPRESET2 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET2)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET3 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET3 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET3 PIPERX7EQLPNEWTXCOEFFORPRESET3 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET3)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET4 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET4 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET4 PIPERX7EQLPNEWTXCOEFFORPRESET4 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET4)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET5 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET5 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET5 PIPERX7EQLPNEWTXCOEFFORPRESET5 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET5)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET6 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET6 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET6 PIPERX7EQLPNEWTXCOEFFORPRESET6 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET6)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET7 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET7 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET7 PIPERX7EQLPNEWTXCOEFFORPRESET7 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET7)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET8 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET8 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET8 PIPERX7EQLPNEWTXCOEFFORPRESET8 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET8)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET9 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET9 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET9 PIPERX7EQLPNEWTXCOEFFORPRESET9 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET9)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET10 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET10 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET10 PIPERX7EQLPNEWTXCOEFFORPRESET10 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET10)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET11 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET11 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET11 PIPERX7EQLPNEWTXCOEFFORPRESET11 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET11)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET12 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET12 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET12 PIPERX7EQLPNEWTXCOEFFORPRESET12 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET12)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET13 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET13 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET13 PIPERX7EQLPNEWTXCOEFFORPRESET13 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET13)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET14 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET14 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET14 PIPERX7EQLPNEWTXCOEFFORPRESET14 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET14)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET15 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET15 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET15 PIPERX7EQLPNEWTXCOEFFORPRESET15 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET15)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET16 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET16 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET16 PIPERX7EQLPNEWTXCOEFFORPRESET16 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET16)
		)
		(element PIPERX7EQLPNEWTXCOEFFORPRESET17 1
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET17 output)
			(conn PIPERX7EQLPNEWTXCOEFFORPRESET17 PIPERX7EQLPNEWTXCOEFFORPRESET17 ==> PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET17)
		)
		(element PIPERX7EQLPTXPRESET0 1
			(pin PIPERX7EQLPTXPRESET0 input)
			(conn PIPERX7EQLPTXPRESET0 PIPERX7EQLPTXPRESET0 <== PCIE_3_0 PIPERX7EQLPTXPRESET0)
		)
		(element PIPERX7EQLPTXPRESET1 1
			(pin PIPERX7EQLPTXPRESET1 input)
			(conn PIPERX7EQLPTXPRESET1 PIPERX7EQLPTXPRESET1 <== PCIE_3_0 PIPERX7EQLPTXPRESET1)
		)
		(element PIPERX7EQLPTXPRESET2 1
			(pin PIPERX7EQLPTXPRESET2 input)
			(conn PIPERX7EQLPTXPRESET2 PIPERX7EQLPTXPRESET2 <== PCIE_3_0 PIPERX7EQLPTXPRESET2)
		)
		(element PIPERX7EQLPTXPRESET3 1
			(pin PIPERX7EQLPTXPRESET3 input)
			(conn PIPERX7EQLPTXPRESET3 PIPERX7EQLPTXPRESET3 <== PCIE_3_0 PIPERX7EQLPTXPRESET3)
		)
		(element PIPERX7EQPRESET0 1
			(pin PIPERX7EQPRESET0 input)
			(conn PIPERX7EQPRESET0 PIPERX7EQPRESET0 <== PCIE_3_0 PIPERX7EQPRESET0)
		)
		(element PIPERX7EQPRESET1 1
			(pin PIPERX7EQPRESET1 input)
			(conn PIPERX7EQPRESET1 PIPERX7EQPRESET1 <== PCIE_3_0 PIPERX7EQPRESET1)
		)
		(element PIPERX7EQPRESET2 1
			(pin PIPERX7EQPRESET2 input)
			(conn PIPERX7EQPRESET2 PIPERX7EQPRESET2 <== PCIE_3_0 PIPERX7EQPRESET2)
		)
		(element PIPERX7PHYSTATUS 1
			(pin PIPERX7PHYSTATUS output)
			(conn PIPERX7PHYSTATUS PIPERX7PHYSTATUS ==> PCIE_3_0 PIPERX7PHYSTATUS)
		)
		(element PIPERX7POLARITY 1
			(pin PIPERX7POLARITY input)
			(conn PIPERX7POLARITY PIPERX7POLARITY <== PCIE_3_0 PIPERX7POLARITY)
		)
		(element PIPERX7STARTBLOCK 1
			(pin PIPERX7STARTBLOCK output)
			(conn PIPERX7STARTBLOCK PIPERX7STARTBLOCK ==> PCIE_3_0 PIPERX7STARTBLOCK)
		)
		(element PIPERX7STATUS0 1
			(pin PIPERX7STATUS0 output)
			(conn PIPERX7STATUS0 PIPERX7STATUS0 ==> PCIE_3_0 PIPERX7STATUS0)
		)
		(element PIPERX7STATUS1 1
			(pin PIPERX7STATUS1 output)
			(conn PIPERX7STATUS1 PIPERX7STATUS1 ==> PCIE_3_0 PIPERX7STATUS1)
		)
		(element PIPERX7STATUS2 1
			(pin PIPERX7STATUS2 output)
			(conn PIPERX7STATUS2 PIPERX7STATUS2 ==> PCIE_3_0 PIPERX7STATUS2)
		)
		(element PIPERX7SYNCHEADER0 1
			(pin PIPERX7SYNCHEADER0 output)
			(conn PIPERX7SYNCHEADER0 PIPERX7SYNCHEADER0 ==> PCIE_3_0 PIPERX7SYNCHEADER0)
		)
		(element PIPERX7SYNCHEADER1 1
			(pin PIPERX7SYNCHEADER1 output)
			(conn PIPERX7SYNCHEADER1 PIPERX7SYNCHEADER1 ==> PCIE_3_0 PIPERX7SYNCHEADER1)
		)
		(element PIPERX7VALID 1
			(pin PIPERX7VALID output)
			(conn PIPERX7VALID PIPERX7VALID ==> PCIE_3_0 PIPERX7VALID)
		)
		(element PIPETXDEEMPH 1
			(pin PIPETXDEEMPH input)
			(conn PIPETXDEEMPH PIPETXDEEMPH <== PCIE_3_0 PIPETXDEEMPH)
		)
		(element PIPETXMARGIN0 1
			(pin PIPETXMARGIN0 input)
			(conn PIPETXMARGIN0 PIPETXMARGIN0 <== PCIE_3_0 PIPETXMARGIN0)
		)
		(element PIPETXMARGIN1 1
			(pin PIPETXMARGIN1 input)
			(conn PIPETXMARGIN1 PIPETXMARGIN1 <== PCIE_3_0 PIPETXMARGIN1)
		)
		(element PIPETXMARGIN2 1
			(pin PIPETXMARGIN2 input)
			(conn PIPETXMARGIN2 PIPETXMARGIN2 <== PCIE_3_0 PIPETXMARGIN2)
		)
		(element PIPETXRATE0 1
			(pin PIPETXRATE0 input)
			(conn PIPETXRATE0 PIPETXRATE0 <== PCIE_3_0 PIPETXRATE0)
		)
		(element PIPETXRATE1 1
			(pin PIPETXRATE1 input)
			(conn PIPETXRATE1 PIPETXRATE1 <== PCIE_3_0 PIPETXRATE1)
		)
		(element PIPETXRCVRDET 1
			(pin PIPETXRCVRDET input)
			(conn PIPETXRCVRDET PIPETXRCVRDET <== PCIE_3_0 PIPETXRCVRDET)
		)
		(element PIPETXRESET 1
			(pin PIPETXRESET input)
			(conn PIPETXRESET PIPETXRESET <== PCIE_3_0 PIPETXRESET)
		)
		(element PIPETXSWING 1
			(pin PIPETXSWING input)
			(conn PIPETXSWING PIPETXSWING <== PCIE_3_0 PIPETXSWING)
		)
		(element PIPETX0CHARISK0 1
			(pin PIPETX0CHARISK0 input)
			(conn PIPETX0CHARISK0 PIPETX0CHARISK0 <== PCIE_3_0 PIPETX0CHARISK0)
		)
		(element PIPETX0CHARISK1 1
			(pin PIPETX0CHARISK1 input)
			(conn PIPETX0CHARISK1 PIPETX0CHARISK1 <== PCIE_3_0 PIPETX0CHARISK1)
		)
		(element PIPETX0COMPLIANCE 1
			(pin PIPETX0COMPLIANCE input)
			(conn PIPETX0COMPLIANCE PIPETX0COMPLIANCE <== PCIE_3_0 PIPETX0COMPLIANCE)
		)
		(element PIPETX0DATAVALID 1
			(pin PIPETX0DATAVALID input)
			(conn PIPETX0DATAVALID PIPETX0DATAVALID <== PCIE_3_0 PIPETX0DATAVALID)
		)
		(element PIPETX0DATA0 1
			(pin PIPETX0DATA0 input)
			(conn PIPETX0DATA0 PIPETX0DATA0 <== PCIE_3_0 PIPETX0DATA0)
		)
		(element PIPETX0DATA1 1
			(pin PIPETX0DATA1 input)
			(conn PIPETX0DATA1 PIPETX0DATA1 <== PCIE_3_0 PIPETX0DATA1)
		)
		(element PIPETX0DATA2 1
			(pin PIPETX0DATA2 input)
			(conn PIPETX0DATA2 PIPETX0DATA2 <== PCIE_3_0 PIPETX0DATA2)
		)
		(element PIPETX0DATA3 1
			(pin PIPETX0DATA3 input)
			(conn PIPETX0DATA3 PIPETX0DATA3 <== PCIE_3_0 PIPETX0DATA3)
		)
		(element PIPETX0DATA4 1
			(pin PIPETX0DATA4 input)
			(conn PIPETX0DATA4 PIPETX0DATA4 <== PCIE_3_0 PIPETX0DATA4)
		)
		(element PIPETX0DATA5 1
			(pin PIPETX0DATA5 input)
			(conn PIPETX0DATA5 PIPETX0DATA5 <== PCIE_3_0 PIPETX0DATA5)
		)
		(element PIPETX0DATA6 1
			(pin PIPETX0DATA6 input)
			(conn PIPETX0DATA6 PIPETX0DATA6 <== PCIE_3_0 PIPETX0DATA6)
		)
		(element PIPETX0DATA7 1
			(pin PIPETX0DATA7 input)
			(conn PIPETX0DATA7 PIPETX0DATA7 <== PCIE_3_0 PIPETX0DATA7)
		)
		(element PIPETX0DATA8 1
			(pin PIPETX0DATA8 input)
			(conn PIPETX0DATA8 PIPETX0DATA8 <== PCIE_3_0 PIPETX0DATA8)
		)
		(element PIPETX0DATA9 1
			(pin PIPETX0DATA9 input)
			(conn PIPETX0DATA9 PIPETX0DATA9 <== PCIE_3_0 PIPETX0DATA9)
		)
		(element PIPETX0DATA10 1
			(pin PIPETX0DATA10 input)
			(conn PIPETX0DATA10 PIPETX0DATA10 <== PCIE_3_0 PIPETX0DATA10)
		)
		(element PIPETX0DATA11 1
			(pin PIPETX0DATA11 input)
			(conn PIPETX0DATA11 PIPETX0DATA11 <== PCIE_3_0 PIPETX0DATA11)
		)
		(element PIPETX0DATA12 1
			(pin PIPETX0DATA12 input)
			(conn PIPETX0DATA12 PIPETX0DATA12 <== PCIE_3_0 PIPETX0DATA12)
		)
		(element PIPETX0DATA13 1
			(pin PIPETX0DATA13 input)
			(conn PIPETX0DATA13 PIPETX0DATA13 <== PCIE_3_0 PIPETX0DATA13)
		)
		(element PIPETX0DATA14 1
			(pin PIPETX0DATA14 input)
			(conn PIPETX0DATA14 PIPETX0DATA14 <== PCIE_3_0 PIPETX0DATA14)
		)
		(element PIPETX0DATA15 1
			(pin PIPETX0DATA15 input)
			(conn PIPETX0DATA15 PIPETX0DATA15 <== PCIE_3_0 PIPETX0DATA15)
		)
		(element PIPETX0DATA16 1
			(pin PIPETX0DATA16 input)
			(conn PIPETX0DATA16 PIPETX0DATA16 <== PCIE_3_0 PIPETX0DATA16)
		)
		(element PIPETX0DATA17 1
			(pin PIPETX0DATA17 input)
			(conn PIPETX0DATA17 PIPETX0DATA17 <== PCIE_3_0 PIPETX0DATA17)
		)
		(element PIPETX0DATA18 1
			(pin PIPETX0DATA18 input)
			(conn PIPETX0DATA18 PIPETX0DATA18 <== PCIE_3_0 PIPETX0DATA18)
		)
		(element PIPETX0DATA19 1
			(pin PIPETX0DATA19 input)
			(conn PIPETX0DATA19 PIPETX0DATA19 <== PCIE_3_0 PIPETX0DATA19)
		)
		(element PIPETX0DATA20 1
			(pin PIPETX0DATA20 input)
			(conn PIPETX0DATA20 PIPETX0DATA20 <== PCIE_3_0 PIPETX0DATA20)
		)
		(element PIPETX0DATA21 1
			(pin PIPETX0DATA21 input)
			(conn PIPETX0DATA21 PIPETX0DATA21 <== PCIE_3_0 PIPETX0DATA21)
		)
		(element PIPETX0DATA22 1
			(pin PIPETX0DATA22 input)
			(conn PIPETX0DATA22 PIPETX0DATA22 <== PCIE_3_0 PIPETX0DATA22)
		)
		(element PIPETX0DATA23 1
			(pin PIPETX0DATA23 input)
			(conn PIPETX0DATA23 PIPETX0DATA23 <== PCIE_3_0 PIPETX0DATA23)
		)
		(element PIPETX0DATA24 1
			(pin PIPETX0DATA24 input)
			(conn PIPETX0DATA24 PIPETX0DATA24 <== PCIE_3_0 PIPETX0DATA24)
		)
		(element PIPETX0DATA25 1
			(pin PIPETX0DATA25 input)
			(conn PIPETX0DATA25 PIPETX0DATA25 <== PCIE_3_0 PIPETX0DATA25)
		)
		(element PIPETX0DATA26 1
			(pin PIPETX0DATA26 input)
			(conn PIPETX0DATA26 PIPETX0DATA26 <== PCIE_3_0 PIPETX0DATA26)
		)
		(element PIPETX0DATA27 1
			(pin PIPETX0DATA27 input)
			(conn PIPETX0DATA27 PIPETX0DATA27 <== PCIE_3_0 PIPETX0DATA27)
		)
		(element PIPETX0DATA28 1
			(pin PIPETX0DATA28 input)
			(conn PIPETX0DATA28 PIPETX0DATA28 <== PCIE_3_0 PIPETX0DATA28)
		)
		(element PIPETX0DATA29 1
			(pin PIPETX0DATA29 input)
			(conn PIPETX0DATA29 PIPETX0DATA29 <== PCIE_3_0 PIPETX0DATA29)
		)
		(element PIPETX0DATA30 1
			(pin PIPETX0DATA30 input)
			(conn PIPETX0DATA30 PIPETX0DATA30 <== PCIE_3_0 PIPETX0DATA30)
		)
		(element PIPETX0DATA31 1
			(pin PIPETX0DATA31 input)
			(conn PIPETX0DATA31 PIPETX0DATA31 <== PCIE_3_0 PIPETX0DATA31)
		)
		(element PIPETX0ELECIDLE 1
			(pin PIPETX0ELECIDLE input)
			(conn PIPETX0ELECIDLE PIPETX0ELECIDLE <== PCIE_3_0 PIPETX0ELECIDLE)
		)
		(element PIPETX0EQCOEFF0 1
			(pin PIPETX0EQCOEFF0 output)
			(conn PIPETX0EQCOEFF0 PIPETX0EQCOEFF0 ==> PCIE_3_0 PIPETX0EQCOEFF0)
		)
		(element PIPETX0EQCOEFF1 1
			(pin PIPETX0EQCOEFF1 output)
			(conn PIPETX0EQCOEFF1 PIPETX0EQCOEFF1 ==> PCIE_3_0 PIPETX0EQCOEFF1)
		)
		(element PIPETX0EQCOEFF2 1
			(pin PIPETX0EQCOEFF2 output)
			(conn PIPETX0EQCOEFF2 PIPETX0EQCOEFF2 ==> PCIE_3_0 PIPETX0EQCOEFF2)
		)
		(element PIPETX0EQCOEFF3 1
			(pin PIPETX0EQCOEFF3 output)
			(conn PIPETX0EQCOEFF3 PIPETX0EQCOEFF3 ==> PCIE_3_0 PIPETX0EQCOEFF3)
		)
		(element PIPETX0EQCOEFF4 1
			(pin PIPETX0EQCOEFF4 output)
			(conn PIPETX0EQCOEFF4 PIPETX0EQCOEFF4 ==> PCIE_3_0 PIPETX0EQCOEFF4)
		)
		(element PIPETX0EQCOEFF5 1
			(pin PIPETX0EQCOEFF5 output)
			(conn PIPETX0EQCOEFF5 PIPETX0EQCOEFF5 ==> PCIE_3_0 PIPETX0EQCOEFF5)
		)
		(element PIPETX0EQCOEFF6 1
			(pin PIPETX0EQCOEFF6 output)
			(conn PIPETX0EQCOEFF6 PIPETX0EQCOEFF6 ==> PCIE_3_0 PIPETX0EQCOEFF6)
		)
		(element PIPETX0EQCOEFF7 1
			(pin PIPETX0EQCOEFF7 output)
			(conn PIPETX0EQCOEFF7 PIPETX0EQCOEFF7 ==> PCIE_3_0 PIPETX0EQCOEFF7)
		)
		(element PIPETX0EQCOEFF8 1
			(pin PIPETX0EQCOEFF8 output)
			(conn PIPETX0EQCOEFF8 PIPETX0EQCOEFF8 ==> PCIE_3_0 PIPETX0EQCOEFF8)
		)
		(element PIPETX0EQCOEFF9 1
			(pin PIPETX0EQCOEFF9 output)
			(conn PIPETX0EQCOEFF9 PIPETX0EQCOEFF9 ==> PCIE_3_0 PIPETX0EQCOEFF9)
		)
		(element PIPETX0EQCOEFF10 1
			(pin PIPETX0EQCOEFF10 output)
			(conn PIPETX0EQCOEFF10 PIPETX0EQCOEFF10 ==> PCIE_3_0 PIPETX0EQCOEFF10)
		)
		(element PIPETX0EQCOEFF11 1
			(pin PIPETX0EQCOEFF11 output)
			(conn PIPETX0EQCOEFF11 PIPETX0EQCOEFF11 ==> PCIE_3_0 PIPETX0EQCOEFF11)
		)
		(element PIPETX0EQCOEFF12 1
			(pin PIPETX0EQCOEFF12 output)
			(conn PIPETX0EQCOEFF12 PIPETX0EQCOEFF12 ==> PCIE_3_0 PIPETX0EQCOEFF12)
		)
		(element PIPETX0EQCOEFF13 1
			(pin PIPETX0EQCOEFF13 output)
			(conn PIPETX0EQCOEFF13 PIPETX0EQCOEFF13 ==> PCIE_3_0 PIPETX0EQCOEFF13)
		)
		(element PIPETX0EQCOEFF14 1
			(pin PIPETX0EQCOEFF14 output)
			(conn PIPETX0EQCOEFF14 PIPETX0EQCOEFF14 ==> PCIE_3_0 PIPETX0EQCOEFF14)
		)
		(element PIPETX0EQCOEFF15 1
			(pin PIPETX0EQCOEFF15 output)
			(conn PIPETX0EQCOEFF15 PIPETX0EQCOEFF15 ==> PCIE_3_0 PIPETX0EQCOEFF15)
		)
		(element PIPETX0EQCOEFF16 1
			(pin PIPETX0EQCOEFF16 output)
			(conn PIPETX0EQCOEFF16 PIPETX0EQCOEFF16 ==> PCIE_3_0 PIPETX0EQCOEFF16)
		)
		(element PIPETX0EQCOEFF17 1
			(pin PIPETX0EQCOEFF17 output)
			(conn PIPETX0EQCOEFF17 PIPETX0EQCOEFF17 ==> PCIE_3_0 PIPETX0EQCOEFF17)
		)
		(element PIPETX0EQCONTROL0 1
			(pin PIPETX0EQCONTROL0 input)
			(conn PIPETX0EQCONTROL0 PIPETX0EQCONTROL0 <== PCIE_3_0 PIPETX0EQCONTROL0)
		)
		(element PIPETX0EQCONTROL1 1
			(pin PIPETX0EQCONTROL1 input)
			(conn PIPETX0EQCONTROL1 PIPETX0EQCONTROL1 <== PCIE_3_0 PIPETX0EQCONTROL1)
		)
		(element PIPETX0EQDEEMPH0 1
			(pin PIPETX0EQDEEMPH0 input)
			(conn PIPETX0EQDEEMPH0 PIPETX0EQDEEMPH0 <== PCIE_3_0 PIPETX0EQDEEMPH0)
		)
		(element PIPETX0EQDEEMPH1 1
			(pin PIPETX0EQDEEMPH1 input)
			(conn PIPETX0EQDEEMPH1 PIPETX0EQDEEMPH1 <== PCIE_3_0 PIPETX0EQDEEMPH1)
		)
		(element PIPETX0EQDEEMPH2 1
			(pin PIPETX0EQDEEMPH2 input)
			(conn PIPETX0EQDEEMPH2 PIPETX0EQDEEMPH2 <== PCIE_3_0 PIPETX0EQDEEMPH2)
		)
		(element PIPETX0EQDEEMPH3 1
			(pin PIPETX0EQDEEMPH3 input)
			(conn PIPETX0EQDEEMPH3 PIPETX0EQDEEMPH3 <== PCIE_3_0 PIPETX0EQDEEMPH3)
		)
		(element PIPETX0EQDEEMPH4 1
			(pin PIPETX0EQDEEMPH4 input)
			(conn PIPETX0EQDEEMPH4 PIPETX0EQDEEMPH4 <== PCIE_3_0 PIPETX0EQDEEMPH4)
		)
		(element PIPETX0EQDEEMPH5 1
			(pin PIPETX0EQDEEMPH5 input)
			(conn PIPETX0EQDEEMPH5 PIPETX0EQDEEMPH5 <== PCIE_3_0 PIPETX0EQDEEMPH5)
		)
		(element PIPETX0EQDONE 1
			(pin PIPETX0EQDONE output)
			(conn PIPETX0EQDONE PIPETX0EQDONE ==> PCIE_3_0 PIPETX0EQDONE)
		)
		(element PIPETX0EQPRESET0 1
			(pin PIPETX0EQPRESET0 input)
			(conn PIPETX0EQPRESET0 PIPETX0EQPRESET0 <== PCIE_3_0 PIPETX0EQPRESET0)
		)
		(element PIPETX0EQPRESET1 1
			(pin PIPETX0EQPRESET1 input)
			(conn PIPETX0EQPRESET1 PIPETX0EQPRESET1 <== PCIE_3_0 PIPETX0EQPRESET1)
		)
		(element PIPETX0EQPRESET2 1
			(pin PIPETX0EQPRESET2 input)
			(conn PIPETX0EQPRESET2 PIPETX0EQPRESET2 <== PCIE_3_0 PIPETX0EQPRESET2)
		)
		(element PIPETX0EQPRESET3 1
			(pin PIPETX0EQPRESET3 input)
			(conn PIPETX0EQPRESET3 PIPETX0EQPRESET3 <== PCIE_3_0 PIPETX0EQPRESET3)
		)
		(element PIPETX0POWERDOWN0 1
			(pin PIPETX0POWERDOWN0 input)
			(conn PIPETX0POWERDOWN0 PIPETX0POWERDOWN0 <== PCIE_3_0 PIPETX0POWERDOWN0)
		)
		(element PIPETX0POWERDOWN1 1
			(pin PIPETX0POWERDOWN1 input)
			(conn PIPETX0POWERDOWN1 PIPETX0POWERDOWN1 <== PCIE_3_0 PIPETX0POWERDOWN1)
		)
		(element PIPETX0STARTBLOCK 1
			(pin PIPETX0STARTBLOCK input)
			(conn PIPETX0STARTBLOCK PIPETX0STARTBLOCK <== PCIE_3_0 PIPETX0STARTBLOCK)
		)
		(element PIPETX0SYNCHEADER0 1
			(pin PIPETX0SYNCHEADER0 input)
			(conn PIPETX0SYNCHEADER0 PIPETX0SYNCHEADER0 <== PCIE_3_0 PIPETX0SYNCHEADER0)
		)
		(element PIPETX0SYNCHEADER1 1
			(pin PIPETX0SYNCHEADER1 input)
			(conn PIPETX0SYNCHEADER1 PIPETX0SYNCHEADER1 <== PCIE_3_0 PIPETX0SYNCHEADER1)
		)
		(element PIPETX1CHARISK0 1
			(pin PIPETX1CHARISK0 input)
			(conn PIPETX1CHARISK0 PIPETX1CHARISK0 <== PCIE_3_0 PIPETX1CHARISK0)
		)
		(element PIPETX1CHARISK1 1
			(pin PIPETX1CHARISK1 input)
			(conn PIPETX1CHARISK1 PIPETX1CHARISK1 <== PCIE_3_0 PIPETX1CHARISK1)
		)
		(element PIPETX1COMPLIANCE 1
			(pin PIPETX1COMPLIANCE input)
			(conn PIPETX1COMPLIANCE PIPETX1COMPLIANCE <== PCIE_3_0 PIPETX1COMPLIANCE)
		)
		(element PIPETX1DATAVALID 1
			(pin PIPETX1DATAVALID input)
			(conn PIPETX1DATAVALID PIPETX1DATAVALID <== PCIE_3_0 PIPETX1DATAVALID)
		)
		(element PIPETX1DATA0 1
			(pin PIPETX1DATA0 input)
			(conn PIPETX1DATA0 PIPETX1DATA0 <== PCIE_3_0 PIPETX1DATA0)
		)
		(element PIPETX1DATA1 1
			(pin PIPETX1DATA1 input)
			(conn PIPETX1DATA1 PIPETX1DATA1 <== PCIE_3_0 PIPETX1DATA1)
		)
		(element PIPETX1DATA2 1
			(pin PIPETX1DATA2 input)
			(conn PIPETX1DATA2 PIPETX1DATA2 <== PCIE_3_0 PIPETX1DATA2)
		)
		(element PIPETX1DATA3 1
			(pin PIPETX1DATA3 input)
			(conn PIPETX1DATA3 PIPETX1DATA3 <== PCIE_3_0 PIPETX1DATA3)
		)
		(element PIPETX1DATA4 1
			(pin PIPETX1DATA4 input)
			(conn PIPETX1DATA4 PIPETX1DATA4 <== PCIE_3_0 PIPETX1DATA4)
		)
		(element PIPETX1DATA5 1
			(pin PIPETX1DATA5 input)
			(conn PIPETX1DATA5 PIPETX1DATA5 <== PCIE_3_0 PIPETX1DATA5)
		)
		(element PIPETX1DATA6 1
			(pin PIPETX1DATA6 input)
			(conn PIPETX1DATA6 PIPETX1DATA6 <== PCIE_3_0 PIPETX1DATA6)
		)
		(element PIPETX1DATA7 1
			(pin PIPETX1DATA7 input)
			(conn PIPETX1DATA7 PIPETX1DATA7 <== PCIE_3_0 PIPETX1DATA7)
		)
		(element PIPETX1DATA8 1
			(pin PIPETX1DATA8 input)
			(conn PIPETX1DATA8 PIPETX1DATA8 <== PCIE_3_0 PIPETX1DATA8)
		)
		(element PIPETX1DATA9 1
			(pin PIPETX1DATA9 input)
			(conn PIPETX1DATA9 PIPETX1DATA9 <== PCIE_3_0 PIPETX1DATA9)
		)
		(element PIPETX1DATA10 1
			(pin PIPETX1DATA10 input)
			(conn PIPETX1DATA10 PIPETX1DATA10 <== PCIE_3_0 PIPETX1DATA10)
		)
		(element PIPETX1DATA11 1
			(pin PIPETX1DATA11 input)
			(conn PIPETX1DATA11 PIPETX1DATA11 <== PCIE_3_0 PIPETX1DATA11)
		)
		(element PIPETX1DATA12 1
			(pin PIPETX1DATA12 input)
			(conn PIPETX1DATA12 PIPETX1DATA12 <== PCIE_3_0 PIPETX1DATA12)
		)
		(element PIPETX1DATA13 1
			(pin PIPETX1DATA13 input)
			(conn PIPETX1DATA13 PIPETX1DATA13 <== PCIE_3_0 PIPETX1DATA13)
		)
		(element PIPETX1DATA14 1
			(pin PIPETX1DATA14 input)
			(conn PIPETX1DATA14 PIPETX1DATA14 <== PCIE_3_0 PIPETX1DATA14)
		)
		(element PIPETX1DATA15 1
			(pin PIPETX1DATA15 input)
			(conn PIPETX1DATA15 PIPETX1DATA15 <== PCIE_3_0 PIPETX1DATA15)
		)
		(element PIPETX1DATA16 1
			(pin PIPETX1DATA16 input)
			(conn PIPETX1DATA16 PIPETX1DATA16 <== PCIE_3_0 PIPETX1DATA16)
		)
		(element PIPETX1DATA17 1
			(pin PIPETX1DATA17 input)
			(conn PIPETX1DATA17 PIPETX1DATA17 <== PCIE_3_0 PIPETX1DATA17)
		)
		(element PIPETX1DATA18 1
			(pin PIPETX1DATA18 input)
			(conn PIPETX1DATA18 PIPETX1DATA18 <== PCIE_3_0 PIPETX1DATA18)
		)
		(element PIPETX1DATA19 1
			(pin PIPETX1DATA19 input)
			(conn PIPETX1DATA19 PIPETX1DATA19 <== PCIE_3_0 PIPETX1DATA19)
		)
		(element PIPETX1DATA20 1
			(pin PIPETX1DATA20 input)
			(conn PIPETX1DATA20 PIPETX1DATA20 <== PCIE_3_0 PIPETX1DATA20)
		)
		(element PIPETX1DATA21 1
			(pin PIPETX1DATA21 input)
			(conn PIPETX1DATA21 PIPETX1DATA21 <== PCIE_3_0 PIPETX1DATA21)
		)
		(element PIPETX1DATA22 1
			(pin PIPETX1DATA22 input)
			(conn PIPETX1DATA22 PIPETX1DATA22 <== PCIE_3_0 PIPETX1DATA22)
		)
		(element PIPETX1DATA23 1
			(pin PIPETX1DATA23 input)
			(conn PIPETX1DATA23 PIPETX1DATA23 <== PCIE_3_0 PIPETX1DATA23)
		)
		(element PIPETX1DATA24 1
			(pin PIPETX1DATA24 input)
			(conn PIPETX1DATA24 PIPETX1DATA24 <== PCIE_3_0 PIPETX1DATA24)
		)
		(element PIPETX1DATA25 1
			(pin PIPETX1DATA25 input)
			(conn PIPETX1DATA25 PIPETX1DATA25 <== PCIE_3_0 PIPETX1DATA25)
		)
		(element PIPETX1DATA26 1
			(pin PIPETX1DATA26 input)
			(conn PIPETX1DATA26 PIPETX1DATA26 <== PCIE_3_0 PIPETX1DATA26)
		)
		(element PIPETX1DATA27 1
			(pin PIPETX1DATA27 input)
			(conn PIPETX1DATA27 PIPETX1DATA27 <== PCIE_3_0 PIPETX1DATA27)
		)
		(element PIPETX1DATA28 1
			(pin PIPETX1DATA28 input)
			(conn PIPETX1DATA28 PIPETX1DATA28 <== PCIE_3_0 PIPETX1DATA28)
		)
		(element PIPETX1DATA29 1
			(pin PIPETX1DATA29 input)
			(conn PIPETX1DATA29 PIPETX1DATA29 <== PCIE_3_0 PIPETX1DATA29)
		)
		(element PIPETX1DATA30 1
			(pin PIPETX1DATA30 input)
			(conn PIPETX1DATA30 PIPETX1DATA30 <== PCIE_3_0 PIPETX1DATA30)
		)
		(element PIPETX1DATA31 1
			(pin PIPETX1DATA31 input)
			(conn PIPETX1DATA31 PIPETX1DATA31 <== PCIE_3_0 PIPETX1DATA31)
		)
		(element PIPETX1ELECIDLE 1
			(pin PIPETX1ELECIDLE input)
			(conn PIPETX1ELECIDLE PIPETX1ELECIDLE <== PCIE_3_0 PIPETX1ELECIDLE)
		)
		(element PIPETX1EQCOEFF0 1
			(pin PIPETX1EQCOEFF0 output)
			(conn PIPETX1EQCOEFF0 PIPETX1EQCOEFF0 ==> PCIE_3_0 PIPETX1EQCOEFF0)
		)
		(element PIPETX1EQCOEFF1 1
			(pin PIPETX1EQCOEFF1 output)
			(conn PIPETX1EQCOEFF1 PIPETX1EQCOEFF1 ==> PCIE_3_0 PIPETX1EQCOEFF1)
		)
		(element PIPETX1EQCOEFF2 1
			(pin PIPETX1EQCOEFF2 output)
			(conn PIPETX1EQCOEFF2 PIPETX1EQCOEFF2 ==> PCIE_3_0 PIPETX1EQCOEFF2)
		)
		(element PIPETX1EQCOEFF3 1
			(pin PIPETX1EQCOEFF3 output)
			(conn PIPETX1EQCOEFF3 PIPETX1EQCOEFF3 ==> PCIE_3_0 PIPETX1EQCOEFF3)
		)
		(element PIPETX1EQCOEFF4 1
			(pin PIPETX1EQCOEFF4 output)
			(conn PIPETX1EQCOEFF4 PIPETX1EQCOEFF4 ==> PCIE_3_0 PIPETX1EQCOEFF4)
		)
		(element PIPETX1EQCOEFF5 1
			(pin PIPETX1EQCOEFF5 output)
			(conn PIPETX1EQCOEFF5 PIPETX1EQCOEFF5 ==> PCIE_3_0 PIPETX1EQCOEFF5)
		)
		(element PIPETX1EQCOEFF6 1
			(pin PIPETX1EQCOEFF6 output)
			(conn PIPETX1EQCOEFF6 PIPETX1EQCOEFF6 ==> PCIE_3_0 PIPETX1EQCOEFF6)
		)
		(element PIPETX1EQCOEFF7 1
			(pin PIPETX1EQCOEFF7 output)
			(conn PIPETX1EQCOEFF7 PIPETX1EQCOEFF7 ==> PCIE_3_0 PIPETX1EQCOEFF7)
		)
		(element PIPETX1EQCOEFF8 1
			(pin PIPETX1EQCOEFF8 output)
			(conn PIPETX1EQCOEFF8 PIPETX1EQCOEFF8 ==> PCIE_3_0 PIPETX1EQCOEFF8)
		)
		(element PIPETX1EQCOEFF9 1
			(pin PIPETX1EQCOEFF9 output)
			(conn PIPETX1EQCOEFF9 PIPETX1EQCOEFF9 ==> PCIE_3_0 PIPETX1EQCOEFF9)
		)
		(element PIPETX1EQCOEFF10 1
			(pin PIPETX1EQCOEFF10 output)
			(conn PIPETX1EQCOEFF10 PIPETX1EQCOEFF10 ==> PCIE_3_0 PIPETX1EQCOEFF10)
		)
		(element PIPETX1EQCOEFF11 1
			(pin PIPETX1EQCOEFF11 output)
			(conn PIPETX1EQCOEFF11 PIPETX1EQCOEFF11 ==> PCIE_3_0 PIPETX1EQCOEFF11)
		)
		(element PIPETX1EQCOEFF12 1
			(pin PIPETX1EQCOEFF12 output)
			(conn PIPETX1EQCOEFF12 PIPETX1EQCOEFF12 ==> PCIE_3_0 PIPETX1EQCOEFF12)
		)
		(element PIPETX1EQCOEFF13 1
			(pin PIPETX1EQCOEFF13 output)
			(conn PIPETX1EQCOEFF13 PIPETX1EQCOEFF13 ==> PCIE_3_0 PIPETX1EQCOEFF13)
		)
		(element PIPETX1EQCOEFF14 1
			(pin PIPETX1EQCOEFF14 output)
			(conn PIPETX1EQCOEFF14 PIPETX1EQCOEFF14 ==> PCIE_3_0 PIPETX1EQCOEFF14)
		)
		(element PIPETX1EQCOEFF15 1
			(pin PIPETX1EQCOEFF15 output)
			(conn PIPETX1EQCOEFF15 PIPETX1EQCOEFF15 ==> PCIE_3_0 PIPETX1EQCOEFF15)
		)
		(element PIPETX1EQCOEFF16 1
			(pin PIPETX1EQCOEFF16 output)
			(conn PIPETX1EQCOEFF16 PIPETX1EQCOEFF16 ==> PCIE_3_0 PIPETX1EQCOEFF16)
		)
		(element PIPETX1EQCOEFF17 1
			(pin PIPETX1EQCOEFF17 output)
			(conn PIPETX1EQCOEFF17 PIPETX1EQCOEFF17 ==> PCIE_3_0 PIPETX1EQCOEFF17)
		)
		(element PIPETX1EQCONTROL0 1
			(pin PIPETX1EQCONTROL0 input)
			(conn PIPETX1EQCONTROL0 PIPETX1EQCONTROL0 <== PCIE_3_0 PIPETX1EQCONTROL0)
		)
		(element PIPETX1EQCONTROL1 1
			(pin PIPETX1EQCONTROL1 input)
			(conn PIPETX1EQCONTROL1 PIPETX1EQCONTROL1 <== PCIE_3_0 PIPETX1EQCONTROL1)
		)
		(element PIPETX1EQDEEMPH0 1
			(pin PIPETX1EQDEEMPH0 input)
			(conn PIPETX1EQDEEMPH0 PIPETX1EQDEEMPH0 <== PCIE_3_0 PIPETX1EQDEEMPH0)
		)
		(element PIPETX1EQDEEMPH1 1
			(pin PIPETX1EQDEEMPH1 input)
			(conn PIPETX1EQDEEMPH1 PIPETX1EQDEEMPH1 <== PCIE_3_0 PIPETX1EQDEEMPH1)
		)
		(element PIPETX1EQDEEMPH2 1
			(pin PIPETX1EQDEEMPH2 input)
			(conn PIPETX1EQDEEMPH2 PIPETX1EQDEEMPH2 <== PCIE_3_0 PIPETX1EQDEEMPH2)
		)
		(element PIPETX1EQDEEMPH3 1
			(pin PIPETX1EQDEEMPH3 input)
			(conn PIPETX1EQDEEMPH3 PIPETX1EQDEEMPH3 <== PCIE_3_0 PIPETX1EQDEEMPH3)
		)
		(element PIPETX1EQDEEMPH4 1
			(pin PIPETX1EQDEEMPH4 input)
			(conn PIPETX1EQDEEMPH4 PIPETX1EQDEEMPH4 <== PCIE_3_0 PIPETX1EQDEEMPH4)
		)
		(element PIPETX1EQDEEMPH5 1
			(pin PIPETX1EQDEEMPH5 input)
			(conn PIPETX1EQDEEMPH5 PIPETX1EQDEEMPH5 <== PCIE_3_0 PIPETX1EQDEEMPH5)
		)
		(element PIPETX1EQDONE 1
			(pin PIPETX1EQDONE output)
			(conn PIPETX1EQDONE PIPETX1EQDONE ==> PCIE_3_0 PIPETX1EQDONE)
		)
		(element PIPETX1EQPRESET0 1
			(pin PIPETX1EQPRESET0 input)
			(conn PIPETX1EQPRESET0 PIPETX1EQPRESET0 <== PCIE_3_0 PIPETX1EQPRESET0)
		)
		(element PIPETX1EQPRESET1 1
			(pin PIPETX1EQPRESET1 input)
			(conn PIPETX1EQPRESET1 PIPETX1EQPRESET1 <== PCIE_3_0 PIPETX1EQPRESET1)
		)
		(element PIPETX1EQPRESET2 1
			(pin PIPETX1EQPRESET2 input)
			(conn PIPETX1EQPRESET2 PIPETX1EQPRESET2 <== PCIE_3_0 PIPETX1EQPRESET2)
		)
		(element PIPETX1EQPRESET3 1
			(pin PIPETX1EQPRESET3 input)
			(conn PIPETX1EQPRESET3 PIPETX1EQPRESET3 <== PCIE_3_0 PIPETX1EQPRESET3)
		)
		(element PIPETX1POWERDOWN0 1
			(pin PIPETX1POWERDOWN0 input)
			(conn PIPETX1POWERDOWN0 PIPETX1POWERDOWN0 <== PCIE_3_0 PIPETX1POWERDOWN0)
		)
		(element PIPETX1POWERDOWN1 1
			(pin PIPETX1POWERDOWN1 input)
			(conn PIPETX1POWERDOWN1 PIPETX1POWERDOWN1 <== PCIE_3_0 PIPETX1POWERDOWN1)
		)
		(element PIPETX1STARTBLOCK 1
			(pin PIPETX1STARTBLOCK input)
			(conn PIPETX1STARTBLOCK PIPETX1STARTBLOCK <== PCIE_3_0 PIPETX1STARTBLOCK)
		)
		(element PIPETX1SYNCHEADER0 1
			(pin PIPETX1SYNCHEADER0 input)
			(conn PIPETX1SYNCHEADER0 PIPETX1SYNCHEADER0 <== PCIE_3_0 PIPETX1SYNCHEADER0)
		)
		(element PIPETX1SYNCHEADER1 1
			(pin PIPETX1SYNCHEADER1 input)
			(conn PIPETX1SYNCHEADER1 PIPETX1SYNCHEADER1 <== PCIE_3_0 PIPETX1SYNCHEADER1)
		)
		(element PIPETX2CHARISK0 1
			(pin PIPETX2CHARISK0 input)
			(conn PIPETX2CHARISK0 PIPETX2CHARISK0 <== PCIE_3_0 PIPETX2CHARISK0)
		)
		(element PIPETX2CHARISK1 1
			(pin PIPETX2CHARISK1 input)
			(conn PIPETX2CHARISK1 PIPETX2CHARISK1 <== PCIE_3_0 PIPETX2CHARISK1)
		)
		(element PIPETX2COMPLIANCE 1
			(pin PIPETX2COMPLIANCE input)
			(conn PIPETX2COMPLIANCE PIPETX2COMPLIANCE <== PCIE_3_0 PIPETX2COMPLIANCE)
		)
		(element PIPETX2DATAVALID 1
			(pin PIPETX2DATAVALID input)
			(conn PIPETX2DATAVALID PIPETX2DATAVALID <== PCIE_3_0 PIPETX2DATAVALID)
		)
		(element PIPETX2DATA0 1
			(pin PIPETX2DATA0 input)
			(conn PIPETX2DATA0 PIPETX2DATA0 <== PCIE_3_0 PIPETX2DATA0)
		)
		(element PIPETX2DATA1 1
			(pin PIPETX2DATA1 input)
			(conn PIPETX2DATA1 PIPETX2DATA1 <== PCIE_3_0 PIPETX2DATA1)
		)
		(element PIPETX2DATA2 1
			(pin PIPETX2DATA2 input)
			(conn PIPETX2DATA2 PIPETX2DATA2 <== PCIE_3_0 PIPETX2DATA2)
		)
		(element PIPETX2DATA3 1
			(pin PIPETX2DATA3 input)
			(conn PIPETX2DATA3 PIPETX2DATA3 <== PCIE_3_0 PIPETX2DATA3)
		)
		(element PIPETX2DATA4 1
			(pin PIPETX2DATA4 input)
			(conn PIPETX2DATA4 PIPETX2DATA4 <== PCIE_3_0 PIPETX2DATA4)
		)
		(element PIPETX2DATA5 1
			(pin PIPETX2DATA5 input)
			(conn PIPETX2DATA5 PIPETX2DATA5 <== PCIE_3_0 PIPETX2DATA5)
		)
		(element PIPETX2DATA6 1
			(pin PIPETX2DATA6 input)
			(conn PIPETX2DATA6 PIPETX2DATA6 <== PCIE_3_0 PIPETX2DATA6)
		)
		(element PIPETX2DATA7 1
			(pin PIPETX2DATA7 input)
			(conn PIPETX2DATA7 PIPETX2DATA7 <== PCIE_3_0 PIPETX2DATA7)
		)
		(element PIPETX2DATA8 1
			(pin PIPETX2DATA8 input)
			(conn PIPETX2DATA8 PIPETX2DATA8 <== PCIE_3_0 PIPETX2DATA8)
		)
		(element PIPETX2DATA9 1
			(pin PIPETX2DATA9 input)
			(conn PIPETX2DATA9 PIPETX2DATA9 <== PCIE_3_0 PIPETX2DATA9)
		)
		(element PIPETX2DATA10 1
			(pin PIPETX2DATA10 input)
			(conn PIPETX2DATA10 PIPETX2DATA10 <== PCIE_3_0 PIPETX2DATA10)
		)
		(element PIPETX2DATA11 1
			(pin PIPETX2DATA11 input)
			(conn PIPETX2DATA11 PIPETX2DATA11 <== PCIE_3_0 PIPETX2DATA11)
		)
		(element PIPETX2DATA12 1
			(pin PIPETX2DATA12 input)
			(conn PIPETX2DATA12 PIPETX2DATA12 <== PCIE_3_0 PIPETX2DATA12)
		)
		(element PIPETX2DATA13 1
			(pin PIPETX2DATA13 input)
			(conn PIPETX2DATA13 PIPETX2DATA13 <== PCIE_3_0 PIPETX2DATA13)
		)
		(element PIPETX2DATA14 1
			(pin PIPETX2DATA14 input)
			(conn PIPETX2DATA14 PIPETX2DATA14 <== PCIE_3_0 PIPETX2DATA14)
		)
		(element PIPETX2DATA15 1
			(pin PIPETX2DATA15 input)
			(conn PIPETX2DATA15 PIPETX2DATA15 <== PCIE_3_0 PIPETX2DATA15)
		)
		(element PIPETX2DATA16 1
			(pin PIPETX2DATA16 input)
			(conn PIPETX2DATA16 PIPETX2DATA16 <== PCIE_3_0 PIPETX2DATA16)
		)
		(element PIPETX2DATA17 1
			(pin PIPETX2DATA17 input)
			(conn PIPETX2DATA17 PIPETX2DATA17 <== PCIE_3_0 PIPETX2DATA17)
		)
		(element PIPETX2DATA18 1
			(pin PIPETX2DATA18 input)
			(conn PIPETX2DATA18 PIPETX2DATA18 <== PCIE_3_0 PIPETX2DATA18)
		)
		(element PIPETX2DATA19 1
			(pin PIPETX2DATA19 input)
			(conn PIPETX2DATA19 PIPETX2DATA19 <== PCIE_3_0 PIPETX2DATA19)
		)
		(element PIPETX2DATA20 1
			(pin PIPETX2DATA20 input)
			(conn PIPETX2DATA20 PIPETX2DATA20 <== PCIE_3_0 PIPETX2DATA20)
		)
		(element PIPETX2DATA21 1
			(pin PIPETX2DATA21 input)
			(conn PIPETX2DATA21 PIPETX2DATA21 <== PCIE_3_0 PIPETX2DATA21)
		)
		(element PIPETX2DATA22 1
			(pin PIPETX2DATA22 input)
			(conn PIPETX2DATA22 PIPETX2DATA22 <== PCIE_3_0 PIPETX2DATA22)
		)
		(element PIPETX2DATA23 1
			(pin PIPETX2DATA23 input)
			(conn PIPETX2DATA23 PIPETX2DATA23 <== PCIE_3_0 PIPETX2DATA23)
		)
		(element PIPETX2DATA24 1
			(pin PIPETX2DATA24 input)
			(conn PIPETX2DATA24 PIPETX2DATA24 <== PCIE_3_0 PIPETX2DATA24)
		)
		(element PIPETX2DATA25 1
			(pin PIPETX2DATA25 input)
			(conn PIPETX2DATA25 PIPETX2DATA25 <== PCIE_3_0 PIPETX2DATA25)
		)
		(element PIPETX2DATA26 1
			(pin PIPETX2DATA26 input)
			(conn PIPETX2DATA26 PIPETX2DATA26 <== PCIE_3_0 PIPETX2DATA26)
		)
		(element PIPETX2DATA27 1
			(pin PIPETX2DATA27 input)
			(conn PIPETX2DATA27 PIPETX2DATA27 <== PCIE_3_0 PIPETX2DATA27)
		)
		(element PIPETX2DATA28 1
			(pin PIPETX2DATA28 input)
			(conn PIPETX2DATA28 PIPETX2DATA28 <== PCIE_3_0 PIPETX2DATA28)
		)
		(element PIPETX2DATA29 1
			(pin PIPETX2DATA29 input)
			(conn PIPETX2DATA29 PIPETX2DATA29 <== PCIE_3_0 PIPETX2DATA29)
		)
		(element PIPETX2DATA30 1
			(pin PIPETX2DATA30 input)
			(conn PIPETX2DATA30 PIPETX2DATA30 <== PCIE_3_0 PIPETX2DATA30)
		)
		(element PIPETX2DATA31 1
			(pin PIPETX2DATA31 input)
			(conn PIPETX2DATA31 PIPETX2DATA31 <== PCIE_3_0 PIPETX2DATA31)
		)
		(element PIPETX2ELECIDLE 1
			(pin PIPETX2ELECIDLE input)
			(conn PIPETX2ELECIDLE PIPETX2ELECIDLE <== PCIE_3_0 PIPETX2ELECIDLE)
		)
		(element PIPETX2EQCOEFF0 1
			(pin PIPETX2EQCOEFF0 output)
			(conn PIPETX2EQCOEFF0 PIPETX2EQCOEFF0 ==> PCIE_3_0 PIPETX2EQCOEFF0)
		)
		(element PIPETX2EQCOEFF1 1
			(pin PIPETX2EQCOEFF1 output)
			(conn PIPETX2EQCOEFF1 PIPETX2EQCOEFF1 ==> PCIE_3_0 PIPETX2EQCOEFF1)
		)
		(element PIPETX2EQCOEFF2 1
			(pin PIPETX2EQCOEFF2 output)
			(conn PIPETX2EQCOEFF2 PIPETX2EQCOEFF2 ==> PCIE_3_0 PIPETX2EQCOEFF2)
		)
		(element PIPETX2EQCOEFF3 1
			(pin PIPETX2EQCOEFF3 output)
			(conn PIPETX2EQCOEFF3 PIPETX2EQCOEFF3 ==> PCIE_3_0 PIPETX2EQCOEFF3)
		)
		(element PIPETX2EQCOEFF4 1
			(pin PIPETX2EQCOEFF4 output)
			(conn PIPETX2EQCOEFF4 PIPETX2EQCOEFF4 ==> PCIE_3_0 PIPETX2EQCOEFF4)
		)
		(element PIPETX2EQCOEFF5 1
			(pin PIPETX2EQCOEFF5 output)
			(conn PIPETX2EQCOEFF5 PIPETX2EQCOEFF5 ==> PCIE_3_0 PIPETX2EQCOEFF5)
		)
		(element PIPETX2EQCOEFF6 1
			(pin PIPETX2EQCOEFF6 output)
			(conn PIPETX2EQCOEFF6 PIPETX2EQCOEFF6 ==> PCIE_3_0 PIPETX2EQCOEFF6)
		)
		(element PIPETX2EQCOEFF7 1
			(pin PIPETX2EQCOEFF7 output)
			(conn PIPETX2EQCOEFF7 PIPETX2EQCOEFF7 ==> PCIE_3_0 PIPETX2EQCOEFF7)
		)
		(element PIPETX2EQCOEFF8 1
			(pin PIPETX2EQCOEFF8 output)
			(conn PIPETX2EQCOEFF8 PIPETX2EQCOEFF8 ==> PCIE_3_0 PIPETX2EQCOEFF8)
		)
		(element PIPETX2EQCOEFF9 1
			(pin PIPETX2EQCOEFF9 output)
			(conn PIPETX2EQCOEFF9 PIPETX2EQCOEFF9 ==> PCIE_3_0 PIPETX2EQCOEFF9)
		)
		(element PIPETX2EQCOEFF10 1
			(pin PIPETX2EQCOEFF10 output)
			(conn PIPETX2EQCOEFF10 PIPETX2EQCOEFF10 ==> PCIE_3_0 PIPETX2EQCOEFF10)
		)
		(element PIPETX2EQCOEFF11 1
			(pin PIPETX2EQCOEFF11 output)
			(conn PIPETX2EQCOEFF11 PIPETX2EQCOEFF11 ==> PCIE_3_0 PIPETX2EQCOEFF11)
		)
		(element PIPETX2EQCOEFF12 1
			(pin PIPETX2EQCOEFF12 output)
			(conn PIPETX2EQCOEFF12 PIPETX2EQCOEFF12 ==> PCIE_3_0 PIPETX2EQCOEFF12)
		)
		(element PIPETX2EQCOEFF13 1
			(pin PIPETX2EQCOEFF13 output)
			(conn PIPETX2EQCOEFF13 PIPETX2EQCOEFF13 ==> PCIE_3_0 PIPETX2EQCOEFF13)
		)
		(element PIPETX2EQCOEFF14 1
			(pin PIPETX2EQCOEFF14 output)
			(conn PIPETX2EQCOEFF14 PIPETX2EQCOEFF14 ==> PCIE_3_0 PIPETX2EQCOEFF14)
		)
		(element PIPETX2EQCOEFF15 1
			(pin PIPETX2EQCOEFF15 output)
			(conn PIPETX2EQCOEFF15 PIPETX2EQCOEFF15 ==> PCIE_3_0 PIPETX2EQCOEFF15)
		)
		(element PIPETX2EQCOEFF16 1
			(pin PIPETX2EQCOEFF16 output)
			(conn PIPETX2EQCOEFF16 PIPETX2EQCOEFF16 ==> PCIE_3_0 PIPETX2EQCOEFF16)
		)
		(element PIPETX2EQCOEFF17 1
			(pin PIPETX2EQCOEFF17 output)
			(conn PIPETX2EQCOEFF17 PIPETX2EQCOEFF17 ==> PCIE_3_0 PIPETX2EQCOEFF17)
		)
		(element PIPETX2EQCONTROL0 1
			(pin PIPETX2EQCONTROL0 input)
			(conn PIPETX2EQCONTROL0 PIPETX2EQCONTROL0 <== PCIE_3_0 PIPETX2EQCONTROL0)
		)
		(element PIPETX2EQCONTROL1 1
			(pin PIPETX2EQCONTROL1 input)
			(conn PIPETX2EQCONTROL1 PIPETX2EQCONTROL1 <== PCIE_3_0 PIPETX2EQCONTROL1)
		)
		(element PIPETX2EQDEEMPH0 1
			(pin PIPETX2EQDEEMPH0 input)
			(conn PIPETX2EQDEEMPH0 PIPETX2EQDEEMPH0 <== PCIE_3_0 PIPETX2EQDEEMPH0)
		)
		(element PIPETX2EQDEEMPH1 1
			(pin PIPETX2EQDEEMPH1 input)
			(conn PIPETX2EQDEEMPH1 PIPETX2EQDEEMPH1 <== PCIE_3_0 PIPETX2EQDEEMPH1)
		)
		(element PIPETX2EQDEEMPH2 1
			(pin PIPETX2EQDEEMPH2 input)
			(conn PIPETX2EQDEEMPH2 PIPETX2EQDEEMPH2 <== PCIE_3_0 PIPETX2EQDEEMPH2)
		)
		(element PIPETX2EQDEEMPH3 1
			(pin PIPETX2EQDEEMPH3 input)
			(conn PIPETX2EQDEEMPH3 PIPETX2EQDEEMPH3 <== PCIE_3_0 PIPETX2EQDEEMPH3)
		)
		(element PIPETX2EQDEEMPH4 1
			(pin PIPETX2EQDEEMPH4 input)
			(conn PIPETX2EQDEEMPH4 PIPETX2EQDEEMPH4 <== PCIE_3_0 PIPETX2EQDEEMPH4)
		)
		(element PIPETX2EQDEEMPH5 1
			(pin PIPETX2EQDEEMPH5 input)
			(conn PIPETX2EQDEEMPH5 PIPETX2EQDEEMPH5 <== PCIE_3_0 PIPETX2EQDEEMPH5)
		)
		(element PIPETX2EQDONE 1
			(pin PIPETX2EQDONE output)
			(conn PIPETX2EQDONE PIPETX2EQDONE ==> PCIE_3_0 PIPETX2EQDONE)
		)
		(element PIPETX2EQPRESET0 1
			(pin PIPETX2EQPRESET0 input)
			(conn PIPETX2EQPRESET0 PIPETX2EQPRESET0 <== PCIE_3_0 PIPETX2EQPRESET0)
		)
		(element PIPETX2EQPRESET1 1
			(pin PIPETX2EQPRESET1 input)
			(conn PIPETX2EQPRESET1 PIPETX2EQPRESET1 <== PCIE_3_0 PIPETX2EQPRESET1)
		)
		(element PIPETX2EQPRESET2 1
			(pin PIPETX2EQPRESET2 input)
			(conn PIPETX2EQPRESET2 PIPETX2EQPRESET2 <== PCIE_3_0 PIPETX2EQPRESET2)
		)
		(element PIPETX2EQPRESET3 1
			(pin PIPETX2EQPRESET3 input)
			(conn PIPETX2EQPRESET3 PIPETX2EQPRESET3 <== PCIE_3_0 PIPETX2EQPRESET3)
		)
		(element PIPETX2POWERDOWN0 1
			(pin PIPETX2POWERDOWN0 input)
			(conn PIPETX2POWERDOWN0 PIPETX2POWERDOWN0 <== PCIE_3_0 PIPETX2POWERDOWN0)
		)
		(element PIPETX2POWERDOWN1 1
			(pin PIPETX2POWERDOWN1 input)
			(conn PIPETX2POWERDOWN1 PIPETX2POWERDOWN1 <== PCIE_3_0 PIPETX2POWERDOWN1)
		)
		(element PIPETX2STARTBLOCK 1
			(pin PIPETX2STARTBLOCK input)
			(conn PIPETX2STARTBLOCK PIPETX2STARTBLOCK <== PCIE_3_0 PIPETX2STARTBLOCK)
		)
		(element PIPETX2SYNCHEADER0 1
			(pin PIPETX2SYNCHEADER0 input)
			(conn PIPETX2SYNCHEADER0 PIPETX2SYNCHEADER0 <== PCIE_3_0 PIPETX2SYNCHEADER0)
		)
		(element PIPETX2SYNCHEADER1 1
			(pin PIPETX2SYNCHEADER1 input)
			(conn PIPETX2SYNCHEADER1 PIPETX2SYNCHEADER1 <== PCIE_3_0 PIPETX2SYNCHEADER1)
		)
		(element PIPETX3CHARISK0 1
			(pin PIPETX3CHARISK0 input)
			(conn PIPETX3CHARISK0 PIPETX3CHARISK0 <== PCIE_3_0 PIPETX3CHARISK0)
		)
		(element PIPETX3CHARISK1 1
			(pin PIPETX3CHARISK1 input)
			(conn PIPETX3CHARISK1 PIPETX3CHARISK1 <== PCIE_3_0 PIPETX3CHARISK1)
		)
		(element PIPETX3COMPLIANCE 1
			(pin PIPETX3COMPLIANCE input)
			(conn PIPETX3COMPLIANCE PIPETX3COMPLIANCE <== PCIE_3_0 PIPETX3COMPLIANCE)
		)
		(element PIPETX3DATAVALID 1
			(pin PIPETX3DATAVALID input)
			(conn PIPETX3DATAVALID PIPETX3DATAVALID <== PCIE_3_0 PIPETX3DATAVALID)
		)
		(element PIPETX3DATA0 1
			(pin PIPETX3DATA0 input)
			(conn PIPETX3DATA0 PIPETX3DATA0 <== PCIE_3_0 PIPETX3DATA0)
		)
		(element PIPETX3DATA1 1
			(pin PIPETX3DATA1 input)
			(conn PIPETX3DATA1 PIPETX3DATA1 <== PCIE_3_0 PIPETX3DATA1)
		)
		(element PIPETX3DATA2 1
			(pin PIPETX3DATA2 input)
			(conn PIPETX3DATA2 PIPETX3DATA2 <== PCIE_3_0 PIPETX3DATA2)
		)
		(element PIPETX3DATA3 1
			(pin PIPETX3DATA3 input)
			(conn PIPETX3DATA3 PIPETX3DATA3 <== PCIE_3_0 PIPETX3DATA3)
		)
		(element PIPETX3DATA4 1
			(pin PIPETX3DATA4 input)
			(conn PIPETX3DATA4 PIPETX3DATA4 <== PCIE_3_0 PIPETX3DATA4)
		)
		(element PIPETX3DATA5 1
			(pin PIPETX3DATA5 input)
			(conn PIPETX3DATA5 PIPETX3DATA5 <== PCIE_3_0 PIPETX3DATA5)
		)
		(element PIPETX3DATA6 1
			(pin PIPETX3DATA6 input)
			(conn PIPETX3DATA6 PIPETX3DATA6 <== PCIE_3_0 PIPETX3DATA6)
		)
		(element PIPETX3DATA7 1
			(pin PIPETX3DATA7 input)
			(conn PIPETX3DATA7 PIPETX3DATA7 <== PCIE_3_0 PIPETX3DATA7)
		)
		(element PIPETX3DATA8 1
			(pin PIPETX3DATA8 input)
			(conn PIPETX3DATA8 PIPETX3DATA8 <== PCIE_3_0 PIPETX3DATA8)
		)
		(element PIPETX3DATA9 1
			(pin PIPETX3DATA9 input)
			(conn PIPETX3DATA9 PIPETX3DATA9 <== PCIE_3_0 PIPETX3DATA9)
		)
		(element PIPETX3DATA10 1
			(pin PIPETX3DATA10 input)
			(conn PIPETX3DATA10 PIPETX3DATA10 <== PCIE_3_0 PIPETX3DATA10)
		)
		(element PIPETX3DATA11 1
			(pin PIPETX3DATA11 input)
			(conn PIPETX3DATA11 PIPETX3DATA11 <== PCIE_3_0 PIPETX3DATA11)
		)
		(element PIPETX3DATA12 1
			(pin PIPETX3DATA12 input)
			(conn PIPETX3DATA12 PIPETX3DATA12 <== PCIE_3_0 PIPETX3DATA12)
		)
		(element PIPETX3DATA13 1
			(pin PIPETX3DATA13 input)
			(conn PIPETX3DATA13 PIPETX3DATA13 <== PCIE_3_0 PIPETX3DATA13)
		)
		(element PIPETX3DATA14 1
			(pin PIPETX3DATA14 input)
			(conn PIPETX3DATA14 PIPETX3DATA14 <== PCIE_3_0 PIPETX3DATA14)
		)
		(element PIPETX3DATA15 1
			(pin PIPETX3DATA15 input)
			(conn PIPETX3DATA15 PIPETX3DATA15 <== PCIE_3_0 PIPETX3DATA15)
		)
		(element PIPETX3DATA16 1
			(pin PIPETX3DATA16 input)
			(conn PIPETX3DATA16 PIPETX3DATA16 <== PCIE_3_0 PIPETX3DATA16)
		)
		(element PIPETX3DATA17 1
			(pin PIPETX3DATA17 input)
			(conn PIPETX3DATA17 PIPETX3DATA17 <== PCIE_3_0 PIPETX3DATA17)
		)
		(element PIPETX3DATA18 1
			(pin PIPETX3DATA18 input)
			(conn PIPETX3DATA18 PIPETX3DATA18 <== PCIE_3_0 PIPETX3DATA18)
		)
		(element PIPETX3DATA19 1
			(pin PIPETX3DATA19 input)
			(conn PIPETX3DATA19 PIPETX3DATA19 <== PCIE_3_0 PIPETX3DATA19)
		)
		(element PIPETX3DATA20 1
			(pin PIPETX3DATA20 input)
			(conn PIPETX3DATA20 PIPETX3DATA20 <== PCIE_3_0 PIPETX3DATA20)
		)
		(element PIPETX3DATA21 1
			(pin PIPETX3DATA21 input)
			(conn PIPETX3DATA21 PIPETX3DATA21 <== PCIE_3_0 PIPETX3DATA21)
		)
		(element PIPETX3DATA22 1
			(pin PIPETX3DATA22 input)
			(conn PIPETX3DATA22 PIPETX3DATA22 <== PCIE_3_0 PIPETX3DATA22)
		)
		(element PIPETX3DATA23 1
			(pin PIPETX3DATA23 input)
			(conn PIPETX3DATA23 PIPETX3DATA23 <== PCIE_3_0 PIPETX3DATA23)
		)
		(element PIPETX3DATA24 1
			(pin PIPETX3DATA24 input)
			(conn PIPETX3DATA24 PIPETX3DATA24 <== PCIE_3_0 PIPETX3DATA24)
		)
		(element PIPETX3DATA25 1
			(pin PIPETX3DATA25 input)
			(conn PIPETX3DATA25 PIPETX3DATA25 <== PCIE_3_0 PIPETX3DATA25)
		)
		(element PIPETX3DATA26 1
			(pin PIPETX3DATA26 input)
			(conn PIPETX3DATA26 PIPETX3DATA26 <== PCIE_3_0 PIPETX3DATA26)
		)
		(element PIPETX3DATA27 1
			(pin PIPETX3DATA27 input)
			(conn PIPETX3DATA27 PIPETX3DATA27 <== PCIE_3_0 PIPETX3DATA27)
		)
		(element PIPETX3DATA28 1
			(pin PIPETX3DATA28 input)
			(conn PIPETX3DATA28 PIPETX3DATA28 <== PCIE_3_0 PIPETX3DATA28)
		)
		(element PIPETX3DATA29 1
			(pin PIPETX3DATA29 input)
			(conn PIPETX3DATA29 PIPETX3DATA29 <== PCIE_3_0 PIPETX3DATA29)
		)
		(element PIPETX3DATA30 1
			(pin PIPETX3DATA30 input)
			(conn PIPETX3DATA30 PIPETX3DATA30 <== PCIE_3_0 PIPETX3DATA30)
		)
		(element PIPETX3DATA31 1
			(pin PIPETX3DATA31 input)
			(conn PIPETX3DATA31 PIPETX3DATA31 <== PCIE_3_0 PIPETX3DATA31)
		)
		(element PIPETX3ELECIDLE 1
			(pin PIPETX3ELECIDLE input)
			(conn PIPETX3ELECIDLE PIPETX3ELECIDLE <== PCIE_3_0 PIPETX3ELECIDLE)
		)
		(element PIPETX3EQCOEFF0 1
			(pin PIPETX3EQCOEFF0 output)
			(conn PIPETX3EQCOEFF0 PIPETX3EQCOEFF0 ==> PCIE_3_0 PIPETX3EQCOEFF0)
		)
		(element PIPETX3EQCOEFF1 1
			(pin PIPETX3EQCOEFF1 output)
			(conn PIPETX3EQCOEFF1 PIPETX3EQCOEFF1 ==> PCIE_3_0 PIPETX3EQCOEFF1)
		)
		(element PIPETX3EQCOEFF2 1
			(pin PIPETX3EQCOEFF2 output)
			(conn PIPETX3EQCOEFF2 PIPETX3EQCOEFF2 ==> PCIE_3_0 PIPETX3EQCOEFF2)
		)
		(element PIPETX3EQCOEFF3 1
			(pin PIPETX3EQCOEFF3 output)
			(conn PIPETX3EQCOEFF3 PIPETX3EQCOEFF3 ==> PCIE_3_0 PIPETX3EQCOEFF3)
		)
		(element PIPETX3EQCOEFF4 1
			(pin PIPETX3EQCOEFF4 output)
			(conn PIPETX3EQCOEFF4 PIPETX3EQCOEFF4 ==> PCIE_3_0 PIPETX3EQCOEFF4)
		)
		(element PIPETX3EQCOEFF5 1
			(pin PIPETX3EQCOEFF5 output)
			(conn PIPETX3EQCOEFF5 PIPETX3EQCOEFF5 ==> PCIE_3_0 PIPETX3EQCOEFF5)
		)
		(element PIPETX3EQCOEFF6 1
			(pin PIPETX3EQCOEFF6 output)
			(conn PIPETX3EQCOEFF6 PIPETX3EQCOEFF6 ==> PCIE_3_0 PIPETX3EQCOEFF6)
		)
		(element PIPETX3EQCOEFF7 1
			(pin PIPETX3EQCOEFF7 output)
			(conn PIPETX3EQCOEFF7 PIPETX3EQCOEFF7 ==> PCIE_3_0 PIPETX3EQCOEFF7)
		)
		(element PIPETX3EQCOEFF8 1
			(pin PIPETX3EQCOEFF8 output)
			(conn PIPETX3EQCOEFF8 PIPETX3EQCOEFF8 ==> PCIE_3_0 PIPETX3EQCOEFF8)
		)
		(element PIPETX3EQCOEFF9 1
			(pin PIPETX3EQCOEFF9 output)
			(conn PIPETX3EQCOEFF9 PIPETX3EQCOEFF9 ==> PCIE_3_0 PIPETX3EQCOEFF9)
		)
		(element PIPETX3EQCOEFF10 1
			(pin PIPETX3EQCOEFF10 output)
			(conn PIPETX3EQCOEFF10 PIPETX3EQCOEFF10 ==> PCIE_3_0 PIPETX3EQCOEFF10)
		)
		(element PIPETX3EQCOEFF11 1
			(pin PIPETX3EQCOEFF11 output)
			(conn PIPETX3EQCOEFF11 PIPETX3EQCOEFF11 ==> PCIE_3_0 PIPETX3EQCOEFF11)
		)
		(element PIPETX3EQCOEFF12 1
			(pin PIPETX3EQCOEFF12 output)
			(conn PIPETX3EQCOEFF12 PIPETX3EQCOEFF12 ==> PCIE_3_0 PIPETX3EQCOEFF12)
		)
		(element PIPETX3EQCOEFF13 1
			(pin PIPETX3EQCOEFF13 output)
			(conn PIPETX3EQCOEFF13 PIPETX3EQCOEFF13 ==> PCIE_3_0 PIPETX3EQCOEFF13)
		)
		(element PIPETX3EQCOEFF14 1
			(pin PIPETX3EQCOEFF14 output)
			(conn PIPETX3EQCOEFF14 PIPETX3EQCOEFF14 ==> PCIE_3_0 PIPETX3EQCOEFF14)
		)
		(element PIPETX3EQCOEFF15 1
			(pin PIPETX3EQCOEFF15 output)
			(conn PIPETX3EQCOEFF15 PIPETX3EQCOEFF15 ==> PCIE_3_0 PIPETX3EQCOEFF15)
		)
		(element PIPETX3EQCOEFF16 1
			(pin PIPETX3EQCOEFF16 output)
			(conn PIPETX3EQCOEFF16 PIPETX3EQCOEFF16 ==> PCIE_3_0 PIPETX3EQCOEFF16)
		)
		(element PIPETX3EQCOEFF17 1
			(pin PIPETX3EQCOEFF17 output)
			(conn PIPETX3EQCOEFF17 PIPETX3EQCOEFF17 ==> PCIE_3_0 PIPETX3EQCOEFF17)
		)
		(element PIPETX3EQCONTROL0 1
			(pin PIPETX3EQCONTROL0 input)
			(conn PIPETX3EQCONTROL0 PIPETX3EQCONTROL0 <== PCIE_3_0 PIPETX3EQCONTROL0)
		)
		(element PIPETX3EQCONTROL1 1
			(pin PIPETX3EQCONTROL1 input)
			(conn PIPETX3EQCONTROL1 PIPETX3EQCONTROL1 <== PCIE_3_0 PIPETX3EQCONTROL1)
		)
		(element PIPETX3EQDEEMPH0 1
			(pin PIPETX3EQDEEMPH0 input)
			(conn PIPETX3EQDEEMPH0 PIPETX3EQDEEMPH0 <== PCIE_3_0 PIPETX3EQDEEMPH0)
		)
		(element PIPETX3EQDEEMPH1 1
			(pin PIPETX3EQDEEMPH1 input)
			(conn PIPETX3EQDEEMPH1 PIPETX3EQDEEMPH1 <== PCIE_3_0 PIPETX3EQDEEMPH1)
		)
		(element PIPETX3EQDEEMPH2 1
			(pin PIPETX3EQDEEMPH2 input)
			(conn PIPETX3EQDEEMPH2 PIPETX3EQDEEMPH2 <== PCIE_3_0 PIPETX3EQDEEMPH2)
		)
		(element PIPETX3EQDEEMPH3 1
			(pin PIPETX3EQDEEMPH3 input)
			(conn PIPETX3EQDEEMPH3 PIPETX3EQDEEMPH3 <== PCIE_3_0 PIPETX3EQDEEMPH3)
		)
		(element PIPETX3EQDEEMPH4 1
			(pin PIPETX3EQDEEMPH4 input)
			(conn PIPETX3EQDEEMPH4 PIPETX3EQDEEMPH4 <== PCIE_3_0 PIPETX3EQDEEMPH4)
		)
		(element PIPETX3EQDEEMPH5 1
			(pin PIPETX3EQDEEMPH5 input)
			(conn PIPETX3EQDEEMPH5 PIPETX3EQDEEMPH5 <== PCIE_3_0 PIPETX3EQDEEMPH5)
		)
		(element PIPETX3EQDONE 1
			(pin PIPETX3EQDONE output)
			(conn PIPETX3EQDONE PIPETX3EQDONE ==> PCIE_3_0 PIPETX3EQDONE)
		)
		(element PIPETX3EQPRESET0 1
			(pin PIPETX3EQPRESET0 input)
			(conn PIPETX3EQPRESET0 PIPETX3EQPRESET0 <== PCIE_3_0 PIPETX3EQPRESET0)
		)
		(element PIPETX3EQPRESET1 1
			(pin PIPETX3EQPRESET1 input)
			(conn PIPETX3EQPRESET1 PIPETX3EQPRESET1 <== PCIE_3_0 PIPETX3EQPRESET1)
		)
		(element PIPETX3EQPRESET2 1
			(pin PIPETX3EQPRESET2 input)
			(conn PIPETX3EQPRESET2 PIPETX3EQPRESET2 <== PCIE_3_0 PIPETX3EQPRESET2)
		)
		(element PIPETX3EQPRESET3 1
			(pin PIPETX3EQPRESET3 input)
			(conn PIPETX3EQPRESET3 PIPETX3EQPRESET3 <== PCIE_3_0 PIPETX3EQPRESET3)
		)
		(element PIPETX3POWERDOWN0 1
			(pin PIPETX3POWERDOWN0 input)
			(conn PIPETX3POWERDOWN0 PIPETX3POWERDOWN0 <== PCIE_3_0 PIPETX3POWERDOWN0)
		)
		(element PIPETX3POWERDOWN1 1
			(pin PIPETX3POWERDOWN1 input)
			(conn PIPETX3POWERDOWN1 PIPETX3POWERDOWN1 <== PCIE_3_0 PIPETX3POWERDOWN1)
		)
		(element PIPETX3STARTBLOCK 1
			(pin PIPETX3STARTBLOCK input)
			(conn PIPETX3STARTBLOCK PIPETX3STARTBLOCK <== PCIE_3_0 PIPETX3STARTBLOCK)
		)
		(element PIPETX3SYNCHEADER0 1
			(pin PIPETX3SYNCHEADER0 input)
			(conn PIPETX3SYNCHEADER0 PIPETX3SYNCHEADER0 <== PCIE_3_0 PIPETX3SYNCHEADER0)
		)
		(element PIPETX3SYNCHEADER1 1
			(pin PIPETX3SYNCHEADER1 input)
			(conn PIPETX3SYNCHEADER1 PIPETX3SYNCHEADER1 <== PCIE_3_0 PIPETX3SYNCHEADER1)
		)
		(element PIPETX4CHARISK0 1
			(pin PIPETX4CHARISK0 input)
			(conn PIPETX4CHARISK0 PIPETX4CHARISK0 <== PCIE_3_0 PIPETX4CHARISK0)
		)
		(element PIPETX4CHARISK1 1
			(pin PIPETX4CHARISK1 input)
			(conn PIPETX4CHARISK1 PIPETX4CHARISK1 <== PCIE_3_0 PIPETX4CHARISK1)
		)
		(element PIPETX4COMPLIANCE 1
			(pin PIPETX4COMPLIANCE input)
			(conn PIPETX4COMPLIANCE PIPETX4COMPLIANCE <== PCIE_3_0 PIPETX4COMPLIANCE)
		)
		(element PIPETX4DATAVALID 1
			(pin PIPETX4DATAVALID input)
			(conn PIPETX4DATAVALID PIPETX4DATAVALID <== PCIE_3_0 PIPETX4DATAVALID)
		)
		(element PIPETX4DATA0 1
			(pin PIPETX4DATA0 input)
			(conn PIPETX4DATA0 PIPETX4DATA0 <== PCIE_3_0 PIPETX4DATA0)
		)
		(element PIPETX4DATA1 1
			(pin PIPETX4DATA1 input)
			(conn PIPETX4DATA1 PIPETX4DATA1 <== PCIE_3_0 PIPETX4DATA1)
		)
		(element PIPETX4DATA2 1
			(pin PIPETX4DATA2 input)
			(conn PIPETX4DATA2 PIPETX4DATA2 <== PCIE_3_0 PIPETX4DATA2)
		)
		(element PIPETX4DATA3 1
			(pin PIPETX4DATA3 input)
			(conn PIPETX4DATA3 PIPETX4DATA3 <== PCIE_3_0 PIPETX4DATA3)
		)
		(element PIPETX4DATA4 1
			(pin PIPETX4DATA4 input)
			(conn PIPETX4DATA4 PIPETX4DATA4 <== PCIE_3_0 PIPETX4DATA4)
		)
		(element PIPETX4DATA5 1
			(pin PIPETX4DATA5 input)
			(conn PIPETX4DATA5 PIPETX4DATA5 <== PCIE_3_0 PIPETX4DATA5)
		)
		(element PIPETX4DATA6 1
			(pin PIPETX4DATA6 input)
			(conn PIPETX4DATA6 PIPETX4DATA6 <== PCIE_3_0 PIPETX4DATA6)
		)
		(element PIPETX4DATA7 1
			(pin PIPETX4DATA7 input)
			(conn PIPETX4DATA7 PIPETX4DATA7 <== PCIE_3_0 PIPETX4DATA7)
		)
		(element PIPETX4DATA8 1
			(pin PIPETX4DATA8 input)
			(conn PIPETX4DATA8 PIPETX4DATA8 <== PCIE_3_0 PIPETX4DATA8)
		)
		(element PIPETX4DATA9 1
			(pin PIPETX4DATA9 input)
			(conn PIPETX4DATA9 PIPETX4DATA9 <== PCIE_3_0 PIPETX4DATA9)
		)
		(element PIPETX4DATA10 1
			(pin PIPETX4DATA10 input)
			(conn PIPETX4DATA10 PIPETX4DATA10 <== PCIE_3_0 PIPETX4DATA10)
		)
		(element PIPETX4DATA11 1
			(pin PIPETX4DATA11 input)
			(conn PIPETX4DATA11 PIPETX4DATA11 <== PCIE_3_0 PIPETX4DATA11)
		)
		(element PIPETX4DATA12 1
			(pin PIPETX4DATA12 input)
			(conn PIPETX4DATA12 PIPETX4DATA12 <== PCIE_3_0 PIPETX4DATA12)
		)
		(element PIPETX4DATA13 1
			(pin PIPETX4DATA13 input)
			(conn PIPETX4DATA13 PIPETX4DATA13 <== PCIE_3_0 PIPETX4DATA13)
		)
		(element PIPETX4DATA14 1
			(pin PIPETX4DATA14 input)
			(conn PIPETX4DATA14 PIPETX4DATA14 <== PCIE_3_0 PIPETX4DATA14)
		)
		(element PIPETX4DATA15 1
			(pin PIPETX4DATA15 input)
			(conn PIPETX4DATA15 PIPETX4DATA15 <== PCIE_3_0 PIPETX4DATA15)
		)
		(element PIPETX4DATA16 1
			(pin PIPETX4DATA16 input)
			(conn PIPETX4DATA16 PIPETX4DATA16 <== PCIE_3_0 PIPETX4DATA16)
		)
		(element PIPETX4DATA17 1
			(pin PIPETX4DATA17 input)
			(conn PIPETX4DATA17 PIPETX4DATA17 <== PCIE_3_0 PIPETX4DATA17)
		)
		(element PIPETX4DATA18 1
			(pin PIPETX4DATA18 input)
			(conn PIPETX4DATA18 PIPETX4DATA18 <== PCIE_3_0 PIPETX4DATA18)
		)
		(element PIPETX4DATA19 1
			(pin PIPETX4DATA19 input)
			(conn PIPETX4DATA19 PIPETX4DATA19 <== PCIE_3_0 PIPETX4DATA19)
		)
		(element PIPETX4DATA20 1
			(pin PIPETX4DATA20 input)
			(conn PIPETX4DATA20 PIPETX4DATA20 <== PCIE_3_0 PIPETX4DATA20)
		)
		(element PIPETX4DATA21 1
			(pin PIPETX4DATA21 input)
			(conn PIPETX4DATA21 PIPETX4DATA21 <== PCIE_3_0 PIPETX4DATA21)
		)
		(element PIPETX4DATA22 1
			(pin PIPETX4DATA22 input)
			(conn PIPETX4DATA22 PIPETX4DATA22 <== PCIE_3_0 PIPETX4DATA22)
		)
		(element PIPETX4DATA23 1
			(pin PIPETX4DATA23 input)
			(conn PIPETX4DATA23 PIPETX4DATA23 <== PCIE_3_0 PIPETX4DATA23)
		)
		(element PIPETX4DATA24 1
			(pin PIPETX4DATA24 input)
			(conn PIPETX4DATA24 PIPETX4DATA24 <== PCIE_3_0 PIPETX4DATA24)
		)
		(element PIPETX4DATA25 1
			(pin PIPETX4DATA25 input)
			(conn PIPETX4DATA25 PIPETX4DATA25 <== PCIE_3_0 PIPETX4DATA25)
		)
		(element PIPETX4DATA26 1
			(pin PIPETX4DATA26 input)
			(conn PIPETX4DATA26 PIPETX4DATA26 <== PCIE_3_0 PIPETX4DATA26)
		)
		(element PIPETX4DATA27 1
			(pin PIPETX4DATA27 input)
			(conn PIPETX4DATA27 PIPETX4DATA27 <== PCIE_3_0 PIPETX4DATA27)
		)
		(element PIPETX4DATA28 1
			(pin PIPETX4DATA28 input)
			(conn PIPETX4DATA28 PIPETX4DATA28 <== PCIE_3_0 PIPETX4DATA28)
		)
		(element PIPETX4DATA29 1
			(pin PIPETX4DATA29 input)
			(conn PIPETX4DATA29 PIPETX4DATA29 <== PCIE_3_0 PIPETX4DATA29)
		)
		(element PIPETX4DATA30 1
			(pin PIPETX4DATA30 input)
			(conn PIPETX4DATA30 PIPETX4DATA30 <== PCIE_3_0 PIPETX4DATA30)
		)
		(element PIPETX4DATA31 1
			(pin PIPETX4DATA31 input)
			(conn PIPETX4DATA31 PIPETX4DATA31 <== PCIE_3_0 PIPETX4DATA31)
		)
		(element PIPETX4ELECIDLE 1
			(pin PIPETX4ELECIDLE input)
			(conn PIPETX4ELECIDLE PIPETX4ELECIDLE <== PCIE_3_0 PIPETX4ELECIDLE)
		)
		(element PIPETX4EQCOEFF0 1
			(pin PIPETX4EQCOEFF0 output)
			(conn PIPETX4EQCOEFF0 PIPETX4EQCOEFF0 ==> PCIE_3_0 PIPETX4EQCOEFF0)
		)
		(element PIPETX4EQCOEFF1 1
			(pin PIPETX4EQCOEFF1 output)
			(conn PIPETX4EQCOEFF1 PIPETX4EQCOEFF1 ==> PCIE_3_0 PIPETX4EQCOEFF1)
		)
		(element PIPETX4EQCOEFF2 1
			(pin PIPETX4EQCOEFF2 output)
			(conn PIPETX4EQCOEFF2 PIPETX4EQCOEFF2 ==> PCIE_3_0 PIPETX4EQCOEFF2)
		)
		(element PIPETX4EQCOEFF3 1
			(pin PIPETX4EQCOEFF3 output)
			(conn PIPETX4EQCOEFF3 PIPETX4EQCOEFF3 ==> PCIE_3_0 PIPETX4EQCOEFF3)
		)
		(element PIPETX4EQCOEFF4 1
			(pin PIPETX4EQCOEFF4 output)
			(conn PIPETX4EQCOEFF4 PIPETX4EQCOEFF4 ==> PCIE_3_0 PIPETX4EQCOEFF4)
		)
		(element PIPETX4EQCOEFF5 1
			(pin PIPETX4EQCOEFF5 output)
			(conn PIPETX4EQCOEFF5 PIPETX4EQCOEFF5 ==> PCIE_3_0 PIPETX4EQCOEFF5)
		)
		(element PIPETX4EQCOEFF6 1
			(pin PIPETX4EQCOEFF6 output)
			(conn PIPETX4EQCOEFF6 PIPETX4EQCOEFF6 ==> PCIE_3_0 PIPETX4EQCOEFF6)
		)
		(element PIPETX4EQCOEFF7 1
			(pin PIPETX4EQCOEFF7 output)
			(conn PIPETX4EQCOEFF7 PIPETX4EQCOEFF7 ==> PCIE_3_0 PIPETX4EQCOEFF7)
		)
		(element PIPETX4EQCOEFF8 1
			(pin PIPETX4EQCOEFF8 output)
			(conn PIPETX4EQCOEFF8 PIPETX4EQCOEFF8 ==> PCIE_3_0 PIPETX4EQCOEFF8)
		)
		(element PIPETX4EQCOEFF9 1
			(pin PIPETX4EQCOEFF9 output)
			(conn PIPETX4EQCOEFF9 PIPETX4EQCOEFF9 ==> PCIE_3_0 PIPETX4EQCOEFF9)
		)
		(element PIPETX4EQCOEFF10 1
			(pin PIPETX4EQCOEFF10 output)
			(conn PIPETX4EQCOEFF10 PIPETX4EQCOEFF10 ==> PCIE_3_0 PIPETX4EQCOEFF10)
		)
		(element PIPETX4EQCOEFF11 1
			(pin PIPETX4EQCOEFF11 output)
			(conn PIPETX4EQCOEFF11 PIPETX4EQCOEFF11 ==> PCIE_3_0 PIPETX4EQCOEFF11)
		)
		(element PIPETX4EQCOEFF12 1
			(pin PIPETX4EQCOEFF12 output)
			(conn PIPETX4EQCOEFF12 PIPETX4EQCOEFF12 ==> PCIE_3_0 PIPETX4EQCOEFF12)
		)
		(element PIPETX4EQCOEFF13 1
			(pin PIPETX4EQCOEFF13 output)
			(conn PIPETX4EQCOEFF13 PIPETX4EQCOEFF13 ==> PCIE_3_0 PIPETX4EQCOEFF13)
		)
		(element PIPETX4EQCOEFF14 1
			(pin PIPETX4EQCOEFF14 output)
			(conn PIPETX4EQCOEFF14 PIPETX4EQCOEFF14 ==> PCIE_3_0 PIPETX4EQCOEFF14)
		)
		(element PIPETX4EQCOEFF15 1
			(pin PIPETX4EQCOEFF15 output)
			(conn PIPETX4EQCOEFF15 PIPETX4EQCOEFF15 ==> PCIE_3_0 PIPETX4EQCOEFF15)
		)
		(element PIPETX4EQCOEFF16 1
			(pin PIPETX4EQCOEFF16 output)
			(conn PIPETX4EQCOEFF16 PIPETX4EQCOEFF16 ==> PCIE_3_0 PIPETX4EQCOEFF16)
		)
		(element PIPETX4EQCOEFF17 1
			(pin PIPETX4EQCOEFF17 output)
			(conn PIPETX4EQCOEFF17 PIPETX4EQCOEFF17 ==> PCIE_3_0 PIPETX4EQCOEFF17)
		)
		(element PIPETX4EQCONTROL0 1
			(pin PIPETX4EQCONTROL0 input)
			(conn PIPETX4EQCONTROL0 PIPETX4EQCONTROL0 <== PCIE_3_0 PIPETX4EQCONTROL0)
		)
		(element PIPETX4EQCONTROL1 1
			(pin PIPETX4EQCONTROL1 input)
			(conn PIPETX4EQCONTROL1 PIPETX4EQCONTROL1 <== PCIE_3_0 PIPETX4EQCONTROL1)
		)
		(element PIPETX4EQDEEMPH0 1
			(pin PIPETX4EQDEEMPH0 input)
			(conn PIPETX4EQDEEMPH0 PIPETX4EQDEEMPH0 <== PCIE_3_0 PIPETX4EQDEEMPH0)
		)
		(element PIPETX4EQDEEMPH1 1
			(pin PIPETX4EQDEEMPH1 input)
			(conn PIPETX4EQDEEMPH1 PIPETX4EQDEEMPH1 <== PCIE_3_0 PIPETX4EQDEEMPH1)
		)
		(element PIPETX4EQDEEMPH2 1
			(pin PIPETX4EQDEEMPH2 input)
			(conn PIPETX4EQDEEMPH2 PIPETX4EQDEEMPH2 <== PCIE_3_0 PIPETX4EQDEEMPH2)
		)
		(element PIPETX4EQDEEMPH3 1
			(pin PIPETX4EQDEEMPH3 input)
			(conn PIPETX4EQDEEMPH3 PIPETX4EQDEEMPH3 <== PCIE_3_0 PIPETX4EQDEEMPH3)
		)
		(element PIPETX4EQDEEMPH4 1
			(pin PIPETX4EQDEEMPH4 input)
			(conn PIPETX4EQDEEMPH4 PIPETX4EQDEEMPH4 <== PCIE_3_0 PIPETX4EQDEEMPH4)
		)
		(element PIPETX4EQDEEMPH5 1
			(pin PIPETX4EQDEEMPH5 input)
			(conn PIPETX4EQDEEMPH5 PIPETX4EQDEEMPH5 <== PCIE_3_0 PIPETX4EQDEEMPH5)
		)
		(element PIPETX4EQDONE 1
			(pin PIPETX4EQDONE output)
			(conn PIPETX4EQDONE PIPETX4EQDONE ==> PCIE_3_0 PIPETX4EQDONE)
		)
		(element PIPETX4EQPRESET0 1
			(pin PIPETX4EQPRESET0 input)
			(conn PIPETX4EQPRESET0 PIPETX4EQPRESET0 <== PCIE_3_0 PIPETX4EQPRESET0)
		)
		(element PIPETX4EQPRESET1 1
			(pin PIPETX4EQPRESET1 input)
			(conn PIPETX4EQPRESET1 PIPETX4EQPRESET1 <== PCIE_3_0 PIPETX4EQPRESET1)
		)
		(element PIPETX4EQPRESET2 1
			(pin PIPETX4EQPRESET2 input)
			(conn PIPETX4EQPRESET2 PIPETX4EQPRESET2 <== PCIE_3_0 PIPETX4EQPRESET2)
		)
		(element PIPETX4EQPRESET3 1
			(pin PIPETX4EQPRESET3 input)
			(conn PIPETX4EQPRESET3 PIPETX4EQPRESET3 <== PCIE_3_0 PIPETX4EQPRESET3)
		)
		(element PIPETX4POWERDOWN0 1
			(pin PIPETX4POWERDOWN0 input)
			(conn PIPETX4POWERDOWN0 PIPETX4POWERDOWN0 <== PCIE_3_0 PIPETX4POWERDOWN0)
		)
		(element PIPETX4POWERDOWN1 1
			(pin PIPETX4POWERDOWN1 input)
			(conn PIPETX4POWERDOWN1 PIPETX4POWERDOWN1 <== PCIE_3_0 PIPETX4POWERDOWN1)
		)
		(element PIPETX4STARTBLOCK 1
			(pin PIPETX4STARTBLOCK input)
			(conn PIPETX4STARTBLOCK PIPETX4STARTBLOCK <== PCIE_3_0 PIPETX4STARTBLOCK)
		)
		(element PIPETX4SYNCHEADER0 1
			(pin PIPETX4SYNCHEADER0 input)
			(conn PIPETX4SYNCHEADER0 PIPETX4SYNCHEADER0 <== PCIE_3_0 PIPETX4SYNCHEADER0)
		)
		(element PIPETX4SYNCHEADER1 1
			(pin PIPETX4SYNCHEADER1 input)
			(conn PIPETX4SYNCHEADER1 PIPETX4SYNCHEADER1 <== PCIE_3_0 PIPETX4SYNCHEADER1)
		)
		(element PIPETX5CHARISK0 1
			(pin PIPETX5CHARISK0 input)
			(conn PIPETX5CHARISK0 PIPETX5CHARISK0 <== PCIE_3_0 PIPETX5CHARISK0)
		)
		(element PIPETX5CHARISK1 1
			(pin PIPETX5CHARISK1 input)
			(conn PIPETX5CHARISK1 PIPETX5CHARISK1 <== PCIE_3_0 PIPETX5CHARISK1)
		)
		(element PIPETX5COMPLIANCE 1
			(pin PIPETX5COMPLIANCE input)
			(conn PIPETX5COMPLIANCE PIPETX5COMPLIANCE <== PCIE_3_0 PIPETX5COMPLIANCE)
		)
		(element PIPETX5DATAVALID 1
			(pin PIPETX5DATAVALID input)
			(conn PIPETX5DATAVALID PIPETX5DATAVALID <== PCIE_3_0 PIPETX5DATAVALID)
		)
		(element PIPETX5DATA0 1
			(pin PIPETX5DATA0 input)
			(conn PIPETX5DATA0 PIPETX5DATA0 <== PCIE_3_0 PIPETX5DATA0)
		)
		(element PIPETX5DATA1 1
			(pin PIPETX5DATA1 input)
			(conn PIPETX5DATA1 PIPETX5DATA1 <== PCIE_3_0 PIPETX5DATA1)
		)
		(element PIPETX5DATA2 1
			(pin PIPETX5DATA2 input)
			(conn PIPETX5DATA2 PIPETX5DATA2 <== PCIE_3_0 PIPETX5DATA2)
		)
		(element PIPETX5DATA3 1
			(pin PIPETX5DATA3 input)
			(conn PIPETX5DATA3 PIPETX5DATA3 <== PCIE_3_0 PIPETX5DATA3)
		)
		(element PIPETX5DATA4 1
			(pin PIPETX5DATA4 input)
			(conn PIPETX5DATA4 PIPETX5DATA4 <== PCIE_3_0 PIPETX5DATA4)
		)
		(element PIPETX5DATA5 1
			(pin PIPETX5DATA5 input)
			(conn PIPETX5DATA5 PIPETX5DATA5 <== PCIE_3_0 PIPETX5DATA5)
		)
		(element PIPETX5DATA6 1
			(pin PIPETX5DATA6 input)
			(conn PIPETX5DATA6 PIPETX5DATA6 <== PCIE_3_0 PIPETX5DATA6)
		)
		(element PIPETX5DATA7 1
			(pin PIPETX5DATA7 input)
			(conn PIPETX5DATA7 PIPETX5DATA7 <== PCIE_3_0 PIPETX5DATA7)
		)
		(element PIPETX5DATA8 1
			(pin PIPETX5DATA8 input)
			(conn PIPETX5DATA8 PIPETX5DATA8 <== PCIE_3_0 PIPETX5DATA8)
		)
		(element PIPETX5DATA9 1
			(pin PIPETX5DATA9 input)
			(conn PIPETX5DATA9 PIPETX5DATA9 <== PCIE_3_0 PIPETX5DATA9)
		)
		(element PIPETX5DATA10 1
			(pin PIPETX5DATA10 input)
			(conn PIPETX5DATA10 PIPETX5DATA10 <== PCIE_3_0 PIPETX5DATA10)
		)
		(element PIPETX5DATA11 1
			(pin PIPETX5DATA11 input)
			(conn PIPETX5DATA11 PIPETX5DATA11 <== PCIE_3_0 PIPETX5DATA11)
		)
		(element PIPETX5DATA12 1
			(pin PIPETX5DATA12 input)
			(conn PIPETX5DATA12 PIPETX5DATA12 <== PCIE_3_0 PIPETX5DATA12)
		)
		(element PIPETX5DATA13 1
			(pin PIPETX5DATA13 input)
			(conn PIPETX5DATA13 PIPETX5DATA13 <== PCIE_3_0 PIPETX5DATA13)
		)
		(element PIPETX5DATA14 1
			(pin PIPETX5DATA14 input)
			(conn PIPETX5DATA14 PIPETX5DATA14 <== PCIE_3_0 PIPETX5DATA14)
		)
		(element PIPETX5DATA15 1
			(pin PIPETX5DATA15 input)
			(conn PIPETX5DATA15 PIPETX5DATA15 <== PCIE_3_0 PIPETX5DATA15)
		)
		(element PIPETX5DATA16 1
			(pin PIPETX5DATA16 input)
			(conn PIPETX5DATA16 PIPETX5DATA16 <== PCIE_3_0 PIPETX5DATA16)
		)
		(element PIPETX5DATA17 1
			(pin PIPETX5DATA17 input)
			(conn PIPETX5DATA17 PIPETX5DATA17 <== PCIE_3_0 PIPETX5DATA17)
		)
		(element PIPETX5DATA18 1
			(pin PIPETX5DATA18 input)
			(conn PIPETX5DATA18 PIPETX5DATA18 <== PCIE_3_0 PIPETX5DATA18)
		)
		(element PIPETX5DATA19 1
			(pin PIPETX5DATA19 input)
			(conn PIPETX5DATA19 PIPETX5DATA19 <== PCIE_3_0 PIPETX5DATA19)
		)
		(element PIPETX5DATA20 1
			(pin PIPETX5DATA20 input)
			(conn PIPETX5DATA20 PIPETX5DATA20 <== PCIE_3_0 PIPETX5DATA20)
		)
		(element PIPETX5DATA21 1
			(pin PIPETX5DATA21 input)
			(conn PIPETX5DATA21 PIPETX5DATA21 <== PCIE_3_0 PIPETX5DATA21)
		)
		(element PIPETX5DATA22 1
			(pin PIPETX5DATA22 input)
			(conn PIPETX5DATA22 PIPETX5DATA22 <== PCIE_3_0 PIPETX5DATA22)
		)
		(element PIPETX5DATA23 1
			(pin PIPETX5DATA23 input)
			(conn PIPETX5DATA23 PIPETX5DATA23 <== PCIE_3_0 PIPETX5DATA23)
		)
		(element PIPETX5DATA24 1
			(pin PIPETX5DATA24 input)
			(conn PIPETX5DATA24 PIPETX5DATA24 <== PCIE_3_0 PIPETX5DATA24)
		)
		(element PIPETX5DATA25 1
			(pin PIPETX5DATA25 input)
			(conn PIPETX5DATA25 PIPETX5DATA25 <== PCIE_3_0 PIPETX5DATA25)
		)
		(element PIPETX5DATA26 1
			(pin PIPETX5DATA26 input)
			(conn PIPETX5DATA26 PIPETX5DATA26 <== PCIE_3_0 PIPETX5DATA26)
		)
		(element PIPETX5DATA27 1
			(pin PIPETX5DATA27 input)
			(conn PIPETX5DATA27 PIPETX5DATA27 <== PCIE_3_0 PIPETX5DATA27)
		)
		(element PIPETX5DATA28 1
			(pin PIPETX5DATA28 input)
			(conn PIPETX5DATA28 PIPETX5DATA28 <== PCIE_3_0 PIPETX5DATA28)
		)
		(element PIPETX5DATA29 1
			(pin PIPETX5DATA29 input)
			(conn PIPETX5DATA29 PIPETX5DATA29 <== PCIE_3_0 PIPETX5DATA29)
		)
		(element PIPETX5DATA30 1
			(pin PIPETX5DATA30 input)
			(conn PIPETX5DATA30 PIPETX5DATA30 <== PCIE_3_0 PIPETX5DATA30)
		)
		(element PIPETX5DATA31 1
			(pin PIPETX5DATA31 input)
			(conn PIPETX5DATA31 PIPETX5DATA31 <== PCIE_3_0 PIPETX5DATA31)
		)
		(element PIPETX5ELECIDLE 1
			(pin PIPETX5ELECIDLE input)
			(conn PIPETX5ELECIDLE PIPETX5ELECIDLE <== PCIE_3_0 PIPETX5ELECIDLE)
		)
		(element PIPETX5EQCOEFF0 1
			(pin PIPETX5EQCOEFF0 output)
			(conn PIPETX5EQCOEFF0 PIPETX5EQCOEFF0 ==> PCIE_3_0 PIPETX5EQCOEFF0)
		)
		(element PIPETX5EQCOEFF1 1
			(pin PIPETX5EQCOEFF1 output)
			(conn PIPETX5EQCOEFF1 PIPETX5EQCOEFF1 ==> PCIE_3_0 PIPETX5EQCOEFF1)
		)
		(element PIPETX5EQCOEFF2 1
			(pin PIPETX5EQCOEFF2 output)
			(conn PIPETX5EQCOEFF2 PIPETX5EQCOEFF2 ==> PCIE_3_0 PIPETX5EQCOEFF2)
		)
		(element PIPETX5EQCOEFF3 1
			(pin PIPETX5EQCOEFF3 output)
			(conn PIPETX5EQCOEFF3 PIPETX5EQCOEFF3 ==> PCIE_3_0 PIPETX5EQCOEFF3)
		)
		(element PIPETX5EQCOEFF4 1
			(pin PIPETX5EQCOEFF4 output)
			(conn PIPETX5EQCOEFF4 PIPETX5EQCOEFF4 ==> PCIE_3_0 PIPETX5EQCOEFF4)
		)
		(element PIPETX5EQCOEFF5 1
			(pin PIPETX5EQCOEFF5 output)
			(conn PIPETX5EQCOEFF5 PIPETX5EQCOEFF5 ==> PCIE_3_0 PIPETX5EQCOEFF5)
		)
		(element PIPETX5EQCOEFF6 1
			(pin PIPETX5EQCOEFF6 output)
			(conn PIPETX5EQCOEFF6 PIPETX5EQCOEFF6 ==> PCIE_3_0 PIPETX5EQCOEFF6)
		)
		(element PIPETX5EQCOEFF7 1
			(pin PIPETX5EQCOEFF7 output)
			(conn PIPETX5EQCOEFF7 PIPETX5EQCOEFF7 ==> PCIE_3_0 PIPETX5EQCOEFF7)
		)
		(element PIPETX5EQCOEFF8 1
			(pin PIPETX5EQCOEFF8 output)
			(conn PIPETX5EQCOEFF8 PIPETX5EQCOEFF8 ==> PCIE_3_0 PIPETX5EQCOEFF8)
		)
		(element PIPETX5EQCOEFF9 1
			(pin PIPETX5EQCOEFF9 output)
			(conn PIPETX5EQCOEFF9 PIPETX5EQCOEFF9 ==> PCIE_3_0 PIPETX5EQCOEFF9)
		)
		(element PIPETX5EQCOEFF10 1
			(pin PIPETX5EQCOEFF10 output)
			(conn PIPETX5EQCOEFF10 PIPETX5EQCOEFF10 ==> PCIE_3_0 PIPETX5EQCOEFF10)
		)
		(element PIPETX5EQCOEFF11 1
			(pin PIPETX5EQCOEFF11 output)
			(conn PIPETX5EQCOEFF11 PIPETX5EQCOEFF11 ==> PCIE_3_0 PIPETX5EQCOEFF11)
		)
		(element PIPETX5EQCOEFF12 1
			(pin PIPETX5EQCOEFF12 output)
			(conn PIPETX5EQCOEFF12 PIPETX5EQCOEFF12 ==> PCIE_3_0 PIPETX5EQCOEFF12)
		)
		(element PIPETX5EQCOEFF13 1
			(pin PIPETX5EQCOEFF13 output)
			(conn PIPETX5EQCOEFF13 PIPETX5EQCOEFF13 ==> PCIE_3_0 PIPETX5EQCOEFF13)
		)
		(element PIPETX5EQCOEFF14 1
			(pin PIPETX5EQCOEFF14 output)
			(conn PIPETX5EQCOEFF14 PIPETX5EQCOEFF14 ==> PCIE_3_0 PIPETX5EQCOEFF14)
		)
		(element PIPETX5EQCOEFF15 1
			(pin PIPETX5EQCOEFF15 output)
			(conn PIPETX5EQCOEFF15 PIPETX5EQCOEFF15 ==> PCIE_3_0 PIPETX5EQCOEFF15)
		)
		(element PIPETX5EQCOEFF16 1
			(pin PIPETX5EQCOEFF16 output)
			(conn PIPETX5EQCOEFF16 PIPETX5EQCOEFF16 ==> PCIE_3_0 PIPETX5EQCOEFF16)
		)
		(element PIPETX5EQCOEFF17 1
			(pin PIPETX5EQCOEFF17 output)
			(conn PIPETX5EQCOEFF17 PIPETX5EQCOEFF17 ==> PCIE_3_0 PIPETX5EQCOEFF17)
		)
		(element PIPETX5EQCONTROL0 1
			(pin PIPETX5EQCONTROL0 input)
			(conn PIPETX5EQCONTROL0 PIPETX5EQCONTROL0 <== PCIE_3_0 PIPETX5EQCONTROL0)
		)
		(element PIPETX5EQCONTROL1 1
			(pin PIPETX5EQCONTROL1 input)
			(conn PIPETX5EQCONTROL1 PIPETX5EQCONTROL1 <== PCIE_3_0 PIPETX5EQCONTROL1)
		)
		(element PIPETX5EQDEEMPH0 1
			(pin PIPETX5EQDEEMPH0 input)
			(conn PIPETX5EQDEEMPH0 PIPETX5EQDEEMPH0 <== PCIE_3_0 PIPETX5EQDEEMPH0)
		)
		(element PIPETX5EQDEEMPH1 1
			(pin PIPETX5EQDEEMPH1 input)
			(conn PIPETX5EQDEEMPH1 PIPETX5EQDEEMPH1 <== PCIE_3_0 PIPETX5EQDEEMPH1)
		)
		(element PIPETX5EQDEEMPH2 1
			(pin PIPETX5EQDEEMPH2 input)
			(conn PIPETX5EQDEEMPH2 PIPETX5EQDEEMPH2 <== PCIE_3_0 PIPETX5EQDEEMPH2)
		)
		(element PIPETX5EQDEEMPH3 1
			(pin PIPETX5EQDEEMPH3 input)
			(conn PIPETX5EQDEEMPH3 PIPETX5EQDEEMPH3 <== PCIE_3_0 PIPETX5EQDEEMPH3)
		)
		(element PIPETX5EQDEEMPH4 1
			(pin PIPETX5EQDEEMPH4 input)
			(conn PIPETX5EQDEEMPH4 PIPETX5EQDEEMPH4 <== PCIE_3_0 PIPETX5EQDEEMPH4)
		)
		(element PIPETX5EQDEEMPH5 1
			(pin PIPETX5EQDEEMPH5 input)
			(conn PIPETX5EQDEEMPH5 PIPETX5EQDEEMPH5 <== PCIE_3_0 PIPETX5EQDEEMPH5)
		)
		(element PIPETX5EQDONE 1
			(pin PIPETX5EQDONE output)
			(conn PIPETX5EQDONE PIPETX5EQDONE ==> PCIE_3_0 PIPETX5EQDONE)
		)
		(element PIPETX5EQPRESET0 1
			(pin PIPETX5EQPRESET0 input)
			(conn PIPETX5EQPRESET0 PIPETX5EQPRESET0 <== PCIE_3_0 PIPETX5EQPRESET0)
		)
		(element PIPETX5EQPRESET1 1
			(pin PIPETX5EQPRESET1 input)
			(conn PIPETX5EQPRESET1 PIPETX5EQPRESET1 <== PCIE_3_0 PIPETX5EQPRESET1)
		)
		(element PIPETX5EQPRESET2 1
			(pin PIPETX5EQPRESET2 input)
			(conn PIPETX5EQPRESET2 PIPETX5EQPRESET2 <== PCIE_3_0 PIPETX5EQPRESET2)
		)
		(element PIPETX5EQPRESET3 1
			(pin PIPETX5EQPRESET3 input)
			(conn PIPETX5EQPRESET3 PIPETX5EQPRESET3 <== PCIE_3_0 PIPETX5EQPRESET3)
		)
		(element PIPETX5POWERDOWN0 1
			(pin PIPETX5POWERDOWN0 input)
			(conn PIPETX5POWERDOWN0 PIPETX5POWERDOWN0 <== PCIE_3_0 PIPETX5POWERDOWN0)
		)
		(element PIPETX5POWERDOWN1 1
			(pin PIPETX5POWERDOWN1 input)
			(conn PIPETX5POWERDOWN1 PIPETX5POWERDOWN1 <== PCIE_3_0 PIPETX5POWERDOWN1)
		)
		(element PIPETX5STARTBLOCK 1
			(pin PIPETX5STARTBLOCK input)
			(conn PIPETX5STARTBLOCK PIPETX5STARTBLOCK <== PCIE_3_0 PIPETX5STARTBLOCK)
		)
		(element PIPETX5SYNCHEADER0 1
			(pin PIPETX5SYNCHEADER0 input)
			(conn PIPETX5SYNCHEADER0 PIPETX5SYNCHEADER0 <== PCIE_3_0 PIPETX5SYNCHEADER0)
		)
		(element PIPETX5SYNCHEADER1 1
			(pin PIPETX5SYNCHEADER1 input)
			(conn PIPETX5SYNCHEADER1 PIPETX5SYNCHEADER1 <== PCIE_3_0 PIPETX5SYNCHEADER1)
		)
		(element PIPETX6CHARISK0 1
			(pin PIPETX6CHARISK0 input)
			(conn PIPETX6CHARISK0 PIPETX6CHARISK0 <== PCIE_3_0 PIPETX6CHARISK0)
		)
		(element PIPETX6CHARISK1 1
			(pin PIPETX6CHARISK1 input)
			(conn PIPETX6CHARISK1 PIPETX6CHARISK1 <== PCIE_3_0 PIPETX6CHARISK1)
		)
		(element PIPETX6COMPLIANCE 1
			(pin PIPETX6COMPLIANCE input)
			(conn PIPETX6COMPLIANCE PIPETX6COMPLIANCE <== PCIE_3_0 PIPETX6COMPLIANCE)
		)
		(element PIPETX6DATAVALID 1
			(pin PIPETX6DATAVALID input)
			(conn PIPETX6DATAVALID PIPETX6DATAVALID <== PCIE_3_0 PIPETX6DATAVALID)
		)
		(element PIPETX6DATA0 1
			(pin PIPETX6DATA0 input)
			(conn PIPETX6DATA0 PIPETX6DATA0 <== PCIE_3_0 PIPETX6DATA0)
		)
		(element PIPETX6DATA1 1
			(pin PIPETX6DATA1 input)
			(conn PIPETX6DATA1 PIPETX6DATA1 <== PCIE_3_0 PIPETX6DATA1)
		)
		(element PIPETX6DATA2 1
			(pin PIPETX6DATA2 input)
			(conn PIPETX6DATA2 PIPETX6DATA2 <== PCIE_3_0 PIPETX6DATA2)
		)
		(element PIPETX6DATA3 1
			(pin PIPETX6DATA3 input)
			(conn PIPETX6DATA3 PIPETX6DATA3 <== PCIE_3_0 PIPETX6DATA3)
		)
		(element PIPETX6DATA4 1
			(pin PIPETX6DATA4 input)
			(conn PIPETX6DATA4 PIPETX6DATA4 <== PCIE_3_0 PIPETX6DATA4)
		)
		(element PIPETX6DATA5 1
			(pin PIPETX6DATA5 input)
			(conn PIPETX6DATA5 PIPETX6DATA5 <== PCIE_3_0 PIPETX6DATA5)
		)
		(element PIPETX6DATA6 1
			(pin PIPETX6DATA6 input)
			(conn PIPETX6DATA6 PIPETX6DATA6 <== PCIE_3_0 PIPETX6DATA6)
		)
		(element PIPETX6DATA7 1
			(pin PIPETX6DATA7 input)
			(conn PIPETX6DATA7 PIPETX6DATA7 <== PCIE_3_0 PIPETX6DATA7)
		)
		(element PIPETX6DATA8 1
			(pin PIPETX6DATA8 input)
			(conn PIPETX6DATA8 PIPETX6DATA8 <== PCIE_3_0 PIPETX6DATA8)
		)
		(element PIPETX6DATA9 1
			(pin PIPETX6DATA9 input)
			(conn PIPETX6DATA9 PIPETX6DATA9 <== PCIE_3_0 PIPETX6DATA9)
		)
		(element PIPETX6DATA10 1
			(pin PIPETX6DATA10 input)
			(conn PIPETX6DATA10 PIPETX6DATA10 <== PCIE_3_0 PIPETX6DATA10)
		)
		(element PIPETX6DATA11 1
			(pin PIPETX6DATA11 input)
			(conn PIPETX6DATA11 PIPETX6DATA11 <== PCIE_3_0 PIPETX6DATA11)
		)
		(element PIPETX6DATA12 1
			(pin PIPETX6DATA12 input)
			(conn PIPETX6DATA12 PIPETX6DATA12 <== PCIE_3_0 PIPETX6DATA12)
		)
		(element PIPETX6DATA13 1
			(pin PIPETX6DATA13 input)
			(conn PIPETX6DATA13 PIPETX6DATA13 <== PCIE_3_0 PIPETX6DATA13)
		)
		(element PIPETX6DATA14 1
			(pin PIPETX6DATA14 input)
			(conn PIPETX6DATA14 PIPETX6DATA14 <== PCIE_3_0 PIPETX6DATA14)
		)
		(element PIPETX6DATA15 1
			(pin PIPETX6DATA15 input)
			(conn PIPETX6DATA15 PIPETX6DATA15 <== PCIE_3_0 PIPETX6DATA15)
		)
		(element PIPETX6DATA16 1
			(pin PIPETX6DATA16 input)
			(conn PIPETX6DATA16 PIPETX6DATA16 <== PCIE_3_0 PIPETX6DATA16)
		)
		(element PIPETX6DATA17 1
			(pin PIPETX6DATA17 input)
			(conn PIPETX6DATA17 PIPETX6DATA17 <== PCIE_3_0 PIPETX6DATA17)
		)
		(element PIPETX6DATA18 1
			(pin PIPETX6DATA18 input)
			(conn PIPETX6DATA18 PIPETX6DATA18 <== PCIE_3_0 PIPETX6DATA18)
		)
		(element PIPETX6DATA19 1
			(pin PIPETX6DATA19 input)
			(conn PIPETX6DATA19 PIPETX6DATA19 <== PCIE_3_0 PIPETX6DATA19)
		)
		(element PIPETX6DATA20 1
			(pin PIPETX6DATA20 input)
			(conn PIPETX6DATA20 PIPETX6DATA20 <== PCIE_3_0 PIPETX6DATA20)
		)
		(element PIPETX6DATA21 1
			(pin PIPETX6DATA21 input)
			(conn PIPETX6DATA21 PIPETX6DATA21 <== PCIE_3_0 PIPETX6DATA21)
		)
		(element PIPETX6DATA22 1
			(pin PIPETX6DATA22 input)
			(conn PIPETX6DATA22 PIPETX6DATA22 <== PCIE_3_0 PIPETX6DATA22)
		)
		(element PIPETX6DATA23 1
			(pin PIPETX6DATA23 input)
			(conn PIPETX6DATA23 PIPETX6DATA23 <== PCIE_3_0 PIPETX6DATA23)
		)
		(element PIPETX6DATA24 1
			(pin PIPETX6DATA24 input)
			(conn PIPETX6DATA24 PIPETX6DATA24 <== PCIE_3_0 PIPETX6DATA24)
		)
		(element PIPETX6DATA25 1
			(pin PIPETX6DATA25 input)
			(conn PIPETX6DATA25 PIPETX6DATA25 <== PCIE_3_0 PIPETX6DATA25)
		)
		(element PIPETX6DATA26 1
			(pin PIPETX6DATA26 input)
			(conn PIPETX6DATA26 PIPETX6DATA26 <== PCIE_3_0 PIPETX6DATA26)
		)
		(element PIPETX6DATA27 1
			(pin PIPETX6DATA27 input)
			(conn PIPETX6DATA27 PIPETX6DATA27 <== PCIE_3_0 PIPETX6DATA27)
		)
		(element PIPETX6DATA28 1
			(pin PIPETX6DATA28 input)
			(conn PIPETX6DATA28 PIPETX6DATA28 <== PCIE_3_0 PIPETX6DATA28)
		)
		(element PIPETX6DATA29 1
			(pin PIPETX6DATA29 input)
			(conn PIPETX6DATA29 PIPETX6DATA29 <== PCIE_3_0 PIPETX6DATA29)
		)
		(element PIPETX6DATA30 1
			(pin PIPETX6DATA30 input)
			(conn PIPETX6DATA30 PIPETX6DATA30 <== PCIE_3_0 PIPETX6DATA30)
		)
		(element PIPETX6DATA31 1
			(pin PIPETX6DATA31 input)
			(conn PIPETX6DATA31 PIPETX6DATA31 <== PCIE_3_0 PIPETX6DATA31)
		)
		(element PIPETX6ELECIDLE 1
			(pin PIPETX6ELECIDLE input)
			(conn PIPETX6ELECIDLE PIPETX6ELECIDLE <== PCIE_3_0 PIPETX6ELECIDLE)
		)
		(element PIPETX6EQCOEFF0 1
			(pin PIPETX6EQCOEFF0 output)
			(conn PIPETX6EQCOEFF0 PIPETX6EQCOEFF0 ==> PCIE_3_0 PIPETX6EQCOEFF0)
		)
		(element PIPETX6EQCOEFF1 1
			(pin PIPETX6EQCOEFF1 output)
			(conn PIPETX6EQCOEFF1 PIPETX6EQCOEFF1 ==> PCIE_3_0 PIPETX6EQCOEFF1)
		)
		(element PIPETX6EQCOEFF2 1
			(pin PIPETX6EQCOEFF2 output)
			(conn PIPETX6EQCOEFF2 PIPETX6EQCOEFF2 ==> PCIE_3_0 PIPETX6EQCOEFF2)
		)
		(element PIPETX6EQCOEFF3 1
			(pin PIPETX6EQCOEFF3 output)
			(conn PIPETX6EQCOEFF3 PIPETX6EQCOEFF3 ==> PCIE_3_0 PIPETX6EQCOEFF3)
		)
		(element PIPETX6EQCOEFF4 1
			(pin PIPETX6EQCOEFF4 output)
			(conn PIPETX6EQCOEFF4 PIPETX6EQCOEFF4 ==> PCIE_3_0 PIPETX6EQCOEFF4)
		)
		(element PIPETX6EQCOEFF5 1
			(pin PIPETX6EQCOEFF5 output)
			(conn PIPETX6EQCOEFF5 PIPETX6EQCOEFF5 ==> PCIE_3_0 PIPETX6EQCOEFF5)
		)
		(element PIPETX6EQCOEFF6 1
			(pin PIPETX6EQCOEFF6 output)
			(conn PIPETX6EQCOEFF6 PIPETX6EQCOEFF6 ==> PCIE_3_0 PIPETX6EQCOEFF6)
		)
		(element PIPETX6EQCOEFF7 1
			(pin PIPETX6EQCOEFF7 output)
			(conn PIPETX6EQCOEFF7 PIPETX6EQCOEFF7 ==> PCIE_3_0 PIPETX6EQCOEFF7)
		)
		(element PIPETX6EQCOEFF8 1
			(pin PIPETX6EQCOEFF8 output)
			(conn PIPETX6EQCOEFF8 PIPETX6EQCOEFF8 ==> PCIE_3_0 PIPETX6EQCOEFF8)
		)
		(element PIPETX6EQCOEFF9 1
			(pin PIPETX6EQCOEFF9 output)
			(conn PIPETX6EQCOEFF9 PIPETX6EQCOEFF9 ==> PCIE_3_0 PIPETX6EQCOEFF9)
		)
		(element PIPETX6EQCOEFF10 1
			(pin PIPETX6EQCOEFF10 output)
			(conn PIPETX6EQCOEFF10 PIPETX6EQCOEFF10 ==> PCIE_3_0 PIPETX6EQCOEFF10)
		)
		(element PIPETX6EQCOEFF11 1
			(pin PIPETX6EQCOEFF11 output)
			(conn PIPETX6EQCOEFF11 PIPETX6EQCOEFF11 ==> PCIE_3_0 PIPETX6EQCOEFF11)
		)
		(element PIPETX6EQCOEFF12 1
			(pin PIPETX6EQCOEFF12 output)
			(conn PIPETX6EQCOEFF12 PIPETX6EQCOEFF12 ==> PCIE_3_0 PIPETX6EQCOEFF12)
		)
		(element PIPETX6EQCOEFF13 1
			(pin PIPETX6EQCOEFF13 output)
			(conn PIPETX6EQCOEFF13 PIPETX6EQCOEFF13 ==> PCIE_3_0 PIPETX6EQCOEFF13)
		)
		(element PIPETX6EQCOEFF14 1
			(pin PIPETX6EQCOEFF14 output)
			(conn PIPETX6EQCOEFF14 PIPETX6EQCOEFF14 ==> PCIE_3_0 PIPETX6EQCOEFF14)
		)
		(element PIPETX6EQCOEFF15 1
			(pin PIPETX6EQCOEFF15 output)
			(conn PIPETX6EQCOEFF15 PIPETX6EQCOEFF15 ==> PCIE_3_0 PIPETX6EQCOEFF15)
		)
		(element PIPETX6EQCOEFF16 1
			(pin PIPETX6EQCOEFF16 output)
			(conn PIPETX6EQCOEFF16 PIPETX6EQCOEFF16 ==> PCIE_3_0 PIPETX6EQCOEFF16)
		)
		(element PIPETX6EQCOEFF17 1
			(pin PIPETX6EQCOEFF17 output)
			(conn PIPETX6EQCOEFF17 PIPETX6EQCOEFF17 ==> PCIE_3_0 PIPETX6EQCOEFF17)
		)
		(element PIPETX6EQCONTROL0 1
			(pin PIPETX6EQCONTROL0 input)
			(conn PIPETX6EQCONTROL0 PIPETX6EQCONTROL0 <== PCIE_3_0 PIPETX6EQCONTROL0)
		)
		(element PIPETX6EQCONTROL1 1
			(pin PIPETX6EQCONTROL1 input)
			(conn PIPETX6EQCONTROL1 PIPETX6EQCONTROL1 <== PCIE_3_0 PIPETX6EQCONTROL1)
		)
		(element PIPETX6EQDEEMPH0 1
			(pin PIPETX6EQDEEMPH0 input)
			(conn PIPETX6EQDEEMPH0 PIPETX6EQDEEMPH0 <== PCIE_3_0 PIPETX6EQDEEMPH0)
		)
		(element PIPETX6EQDEEMPH1 1
			(pin PIPETX6EQDEEMPH1 input)
			(conn PIPETX6EQDEEMPH1 PIPETX6EQDEEMPH1 <== PCIE_3_0 PIPETX6EQDEEMPH1)
		)
		(element PIPETX6EQDEEMPH2 1
			(pin PIPETX6EQDEEMPH2 input)
			(conn PIPETX6EQDEEMPH2 PIPETX6EQDEEMPH2 <== PCIE_3_0 PIPETX6EQDEEMPH2)
		)
		(element PIPETX6EQDEEMPH3 1
			(pin PIPETX6EQDEEMPH3 input)
			(conn PIPETX6EQDEEMPH3 PIPETX6EQDEEMPH3 <== PCIE_3_0 PIPETX6EQDEEMPH3)
		)
		(element PIPETX6EQDEEMPH4 1
			(pin PIPETX6EQDEEMPH4 input)
			(conn PIPETX6EQDEEMPH4 PIPETX6EQDEEMPH4 <== PCIE_3_0 PIPETX6EQDEEMPH4)
		)
		(element PIPETX6EQDEEMPH5 1
			(pin PIPETX6EQDEEMPH5 input)
			(conn PIPETX6EQDEEMPH5 PIPETX6EQDEEMPH5 <== PCIE_3_0 PIPETX6EQDEEMPH5)
		)
		(element PIPETX6EQDONE 1
			(pin PIPETX6EQDONE output)
			(conn PIPETX6EQDONE PIPETX6EQDONE ==> PCIE_3_0 PIPETX6EQDONE)
		)
		(element PIPETX6EQPRESET0 1
			(pin PIPETX6EQPRESET0 input)
			(conn PIPETX6EQPRESET0 PIPETX6EQPRESET0 <== PCIE_3_0 PIPETX6EQPRESET0)
		)
		(element PIPETX6EQPRESET1 1
			(pin PIPETX6EQPRESET1 input)
			(conn PIPETX6EQPRESET1 PIPETX6EQPRESET1 <== PCIE_3_0 PIPETX6EQPRESET1)
		)
		(element PIPETX6EQPRESET2 1
			(pin PIPETX6EQPRESET2 input)
			(conn PIPETX6EQPRESET2 PIPETX6EQPRESET2 <== PCIE_3_0 PIPETX6EQPRESET2)
		)
		(element PIPETX6EQPRESET3 1
			(pin PIPETX6EQPRESET3 input)
			(conn PIPETX6EQPRESET3 PIPETX6EQPRESET3 <== PCIE_3_0 PIPETX6EQPRESET3)
		)
		(element PIPETX6POWERDOWN0 1
			(pin PIPETX6POWERDOWN0 input)
			(conn PIPETX6POWERDOWN0 PIPETX6POWERDOWN0 <== PCIE_3_0 PIPETX6POWERDOWN0)
		)
		(element PIPETX6POWERDOWN1 1
			(pin PIPETX6POWERDOWN1 input)
			(conn PIPETX6POWERDOWN1 PIPETX6POWERDOWN1 <== PCIE_3_0 PIPETX6POWERDOWN1)
		)
		(element PIPETX6STARTBLOCK 1
			(pin PIPETX6STARTBLOCK input)
			(conn PIPETX6STARTBLOCK PIPETX6STARTBLOCK <== PCIE_3_0 PIPETX6STARTBLOCK)
		)
		(element PIPETX6SYNCHEADER0 1
			(pin PIPETX6SYNCHEADER0 input)
			(conn PIPETX6SYNCHEADER0 PIPETX6SYNCHEADER0 <== PCIE_3_0 PIPETX6SYNCHEADER0)
		)
		(element PIPETX6SYNCHEADER1 1
			(pin PIPETX6SYNCHEADER1 input)
			(conn PIPETX6SYNCHEADER1 PIPETX6SYNCHEADER1 <== PCIE_3_0 PIPETX6SYNCHEADER1)
		)
		(element PIPETX7CHARISK0 1
			(pin PIPETX7CHARISK0 input)
			(conn PIPETX7CHARISK0 PIPETX7CHARISK0 <== PCIE_3_0 PIPETX7CHARISK0)
		)
		(element PIPETX7CHARISK1 1
			(pin PIPETX7CHARISK1 input)
			(conn PIPETX7CHARISK1 PIPETX7CHARISK1 <== PCIE_3_0 PIPETX7CHARISK1)
		)
		(element PIPETX7COMPLIANCE 1
			(pin PIPETX7COMPLIANCE input)
			(conn PIPETX7COMPLIANCE PIPETX7COMPLIANCE <== PCIE_3_0 PIPETX7COMPLIANCE)
		)
		(element PIPETX7DATAVALID 1
			(pin PIPETX7DATAVALID input)
			(conn PIPETX7DATAVALID PIPETX7DATAVALID <== PCIE_3_0 PIPETX7DATAVALID)
		)
		(element PIPETX7DATA0 1
			(pin PIPETX7DATA0 input)
			(conn PIPETX7DATA0 PIPETX7DATA0 <== PCIE_3_0 PIPETX7DATA0)
		)
		(element PIPETX7DATA1 1
			(pin PIPETX7DATA1 input)
			(conn PIPETX7DATA1 PIPETX7DATA1 <== PCIE_3_0 PIPETX7DATA1)
		)
		(element PIPETX7DATA2 1
			(pin PIPETX7DATA2 input)
			(conn PIPETX7DATA2 PIPETX7DATA2 <== PCIE_3_0 PIPETX7DATA2)
		)
		(element PIPETX7DATA3 1
			(pin PIPETX7DATA3 input)
			(conn PIPETX7DATA3 PIPETX7DATA3 <== PCIE_3_0 PIPETX7DATA3)
		)
		(element PIPETX7DATA4 1
			(pin PIPETX7DATA4 input)
			(conn PIPETX7DATA4 PIPETX7DATA4 <== PCIE_3_0 PIPETX7DATA4)
		)
		(element PIPETX7DATA5 1
			(pin PIPETX7DATA5 input)
			(conn PIPETX7DATA5 PIPETX7DATA5 <== PCIE_3_0 PIPETX7DATA5)
		)
		(element PIPETX7DATA6 1
			(pin PIPETX7DATA6 input)
			(conn PIPETX7DATA6 PIPETX7DATA6 <== PCIE_3_0 PIPETX7DATA6)
		)
		(element PIPETX7DATA7 1
			(pin PIPETX7DATA7 input)
			(conn PIPETX7DATA7 PIPETX7DATA7 <== PCIE_3_0 PIPETX7DATA7)
		)
		(element PIPETX7DATA8 1
			(pin PIPETX7DATA8 input)
			(conn PIPETX7DATA8 PIPETX7DATA8 <== PCIE_3_0 PIPETX7DATA8)
		)
		(element PIPETX7DATA9 1
			(pin PIPETX7DATA9 input)
			(conn PIPETX7DATA9 PIPETX7DATA9 <== PCIE_3_0 PIPETX7DATA9)
		)
		(element PIPETX7DATA10 1
			(pin PIPETX7DATA10 input)
			(conn PIPETX7DATA10 PIPETX7DATA10 <== PCIE_3_0 PIPETX7DATA10)
		)
		(element PIPETX7DATA11 1
			(pin PIPETX7DATA11 input)
			(conn PIPETX7DATA11 PIPETX7DATA11 <== PCIE_3_0 PIPETX7DATA11)
		)
		(element PIPETX7DATA12 1
			(pin PIPETX7DATA12 input)
			(conn PIPETX7DATA12 PIPETX7DATA12 <== PCIE_3_0 PIPETX7DATA12)
		)
		(element PIPETX7DATA13 1
			(pin PIPETX7DATA13 input)
			(conn PIPETX7DATA13 PIPETX7DATA13 <== PCIE_3_0 PIPETX7DATA13)
		)
		(element PIPETX7DATA14 1
			(pin PIPETX7DATA14 input)
			(conn PIPETX7DATA14 PIPETX7DATA14 <== PCIE_3_0 PIPETX7DATA14)
		)
		(element PIPETX7DATA15 1
			(pin PIPETX7DATA15 input)
			(conn PIPETX7DATA15 PIPETX7DATA15 <== PCIE_3_0 PIPETX7DATA15)
		)
		(element PIPETX7DATA16 1
			(pin PIPETX7DATA16 input)
			(conn PIPETX7DATA16 PIPETX7DATA16 <== PCIE_3_0 PIPETX7DATA16)
		)
		(element PIPETX7DATA17 1
			(pin PIPETX7DATA17 input)
			(conn PIPETX7DATA17 PIPETX7DATA17 <== PCIE_3_0 PIPETX7DATA17)
		)
		(element PIPETX7DATA18 1
			(pin PIPETX7DATA18 input)
			(conn PIPETX7DATA18 PIPETX7DATA18 <== PCIE_3_0 PIPETX7DATA18)
		)
		(element PIPETX7DATA19 1
			(pin PIPETX7DATA19 input)
			(conn PIPETX7DATA19 PIPETX7DATA19 <== PCIE_3_0 PIPETX7DATA19)
		)
		(element PIPETX7DATA20 1
			(pin PIPETX7DATA20 input)
			(conn PIPETX7DATA20 PIPETX7DATA20 <== PCIE_3_0 PIPETX7DATA20)
		)
		(element PIPETX7DATA21 1
			(pin PIPETX7DATA21 input)
			(conn PIPETX7DATA21 PIPETX7DATA21 <== PCIE_3_0 PIPETX7DATA21)
		)
		(element PIPETX7DATA22 1
			(pin PIPETX7DATA22 input)
			(conn PIPETX7DATA22 PIPETX7DATA22 <== PCIE_3_0 PIPETX7DATA22)
		)
		(element PIPETX7DATA23 1
			(pin PIPETX7DATA23 input)
			(conn PIPETX7DATA23 PIPETX7DATA23 <== PCIE_3_0 PIPETX7DATA23)
		)
		(element PIPETX7DATA24 1
			(pin PIPETX7DATA24 input)
			(conn PIPETX7DATA24 PIPETX7DATA24 <== PCIE_3_0 PIPETX7DATA24)
		)
		(element PIPETX7DATA25 1
			(pin PIPETX7DATA25 input)
			(conn PIPETX7DATA25 PIPETX7DATA25 <== PCIE_3_0 PIPETX7DATA25)
		)
		(element PIPETX7DATA26 1
			(pin PIPETX7DATA26 input)
			(conn PIPETX7DATA26 PIPETX7DATA26 <== PCIE_3_0 PIPETX7DATA26)
		)
		(element PIPETX7DATA27 1
			(pin PIPETX7DATA27 input)
			(conn PIPETX7DATA27 PIPETX7DATA27 <== PCIE_3_0 PIPETX7DATA27)
		)
		(element PIPETX7DATA28 1
			(pin PIPETX7DATA28 input)
			(conn PIPETX7DATA28 PIPETX7DATA28 <== PCIE_3_0 PIPETX7DATA28)
		)
		(element PIPETX7DATA29 1
			(pin PIPETX7DATA29 input)
			(conn PIPETX7DATA29 PIPETX7DATA29 <== PCIE_3_0 PIPETX7DATA29)
		)
		(element PIPETX7DATA30 1
			(pin PIPETX7DATA30 input)
			(conn PIPETX7DATA30 PIPETX7DATA30 <== PCIE_3_0 PIPETX7DATA30)
		)
		(element PIPETX7DATA31 1
			(pin PIPETX7DATA31 input)
			(conn PIPETX7DATA31 PIPETX7DATA31 <== PCIE_3_0 PIPETX7DATA31)
		)
		(element PIPETX7ELECIDLE 1
			(pin PIPETX7ELECIDLE input)
			(conn PIPETX7ELECIDLE PIPETX7ELECIDLE <== PCIE_3_0 PIPETX7ELECIDLE)
		)
		(element PIPETX7EQCOEFF0 1
			(pin PIPETX7EQCOEFF0 output)
			(conn PIPETX7EQCOEFF0 PIPETX7EQCOEFF0 ==> PCIE_3_0 PIPETX7EQCOEFF0)
		)
		(element PIPETX7EQCOEFF1 1
			(pin PIPETX7EQCOEFF1 output)
			(conn PIPETX7EQCOEFF1 PIPETX7EQCOEFF1 ==> PCIE_3_0 PIPETX7EQCOEFF1)
		)
		(element PIPETX7EQCOEFF2 1
			(pin PIPETX7EQCOEFF2 output)
			(conn PIPETX7EQCOEFF2 PIPETX7EQCOEFF2 ==> PCIE_3_0 PIPETX7EQCOEFF2)
		)
		(element PIPETX7EQCOEFF3 1
			(pin PIPETX7EQCOEFF3 output)
			(conn PIPETX7EQCOEFF3 PIPETX7EQCOEFF3 ==> PCIE_3_0 PIPETX7EQCOEFF3)
		)
		(element PIPETX7EQCOEFF4 1
			(pin PIPETX7EQCOEFF4 output)
			(conn PIPETX7EQCOEFF4 PIPETX7EQCOEFF4 ==> PCIE_3_0 PIPETX7EQCOEFF4)
		)
		(element PIPETX7EQCOEFF5 1
			(pin PIPETX7EQCOEFF5 output)
			(conn PIPETX7EQCOEFF5 PIPETX7EQCOEFF5 ==> PCIE_3_0 PIPETX7EQCOEFF5)
		)
		(element PIPETX7EQCOEFF6 1
			(pin PIPETX7EQCOEFF6 output)
			(conn PIPETX7EQCOEFF6 PIPETX7EQCOEFF6 ==> PCIE_3_0 PIPETX7EQCOEFF6)
		)
		(element PIPETX7EQCOEFF7 1
			(pin PIPETX7EQCOEFF7 output)
			(conn PIPETX7EQCOEFF7 PIPETX7EQCOEFF7 ==> PCIE_3_0 PIPETX7EQCOEFF7)
		)
		(element PIPETX7EQCOEFF8 1
			(pin PIPETX7EQCOEFF8 output)
			(conn PIPETX7EQCOEFF8 PIPETX7EQCOEFF8 ==> PCIE_3_0 PIPETX7EQCOEFF8)
		)
		(element PIPETX7EQCOEFF9 1
			(pin PIPETX7EQCOEFF9 output)
			(conn PIPETX7EQCOEFF9 PIPETX7EQCOEFF9 ==> PCIE_3_0 PIPETX7EQCOEFF9)
		)
		(element PIPETX7EQCOEFF10 1
			(pin PIPETX7EQCOEFF10 output)
			(conn PIPETX7EQCOEFF10 PIPETX7EQCOEFF10 ==> PCIE_3_0 PIPETX7EQCOEFF10)
		)
		(element PIPETX7EQCOEFF11 1
			(pin PIPETX7EQCOEFF11 output)
			(conn PIPETX7EQCOEFF11 PIPETX7EQCOEFF11 ==> PCIE_3_0 PIPETX7EQCOEFF11)
		)
		(element PIPETX7EQCOEFF12 1
			(pin PIPETX7EQCOEFF12 output)
			(conn PIPETX7EQCOEFF12 PIPETX7EQCOEFF12 ==> PCIE_3_0 PIPETX7EQCOEFF12)
		)
		(element PIPETX7EQCOEFF13 1
			(pin PIPETX7EQCOEFF13 output)
			(conn PIPETX7EQCOEFF13 PIPETX7EQCOEFF13 ==> PCIE_3_0 PIPETX7EQCOEFF13)
		)
		(element PIPETX7EQCOEFF14 1
			(pin PIPETX7EQCOEFF14 output)
			(conn PIPETX7EQCOEFF14 PIPETX7EQCOEFF14 ==> PCIE_3_0 PIPETX7EQCOEFF14)
		)
		(element PIPETX7EQCOEFF15 1
			(pin PIPETX7EQCOEFF15 output)
			(conn PIPETX7EQCOEFF15 PIPETX7EQCOEFF15 ==> PCIE_3_0 PIPETX7EQCOEFF15)
		)
		(element PIPETX7EQCOEFF16 1
			(pin PIPETX7EQCOEFF16 output)
			(conn PIPETX7EQCOEFF16 PIPETX7EQCOEFF16 ==> PCIE_3_0 PIPETX7EQCOEFF16)
		)
		(element PIPETX7EQCOEFF17 1
			(pin PIPETX7EQCOEFF17 output)
			(conn PIPETX7EQCOEFF17 PIPETX7EQCOEFF17 ==> PCIE_3_0 PIPETX7EQCOEFF17)
		)
		(element PIPETX7EQCONTROL0 1
			(pin PIPETX7EQCONTROL0 input)
			(conn PIPETX7EQCONTROL0 PIPETX7EQCONTROL0 <== PCIE_3_0 PIPETX7EQCONTROL0)
		)
		(element PIPETX7EQCONTROL1 1
			(pin PIPETX7EQCONTROL1 input)
			(conn PIPETX7EQCONTROL1 PIPETX7EQCONTROL1 <== PCIE_3_0 PIPETX7EQCONTROL1)
		)
		(element PIPETX7EQDEEMPH0 1
			(pin PIPETX7EQDEEMPH0 input)
			(conn PIPETX7EQDEEMPH0 PIPETX7EQDEEMPH0 <== PCIE_3_0 PIPETX7EQDEEMPH0)
		)
		(element PIPETX7EQDEEMPH1 1
			(pin PIPETX7EQDEEMPH1 input)
			(conn PIPETX7EQDEEMPH1 PIPETX7EQDEEMPH1 <== PCIE_3_0 PIPETX7EQDEEMPH1)
		)
		(element PIPETX7EQDEEMPH2 1
			(pin PIPETX7EQDEEMPH2 input)
			(conn PIPETX7EQDEEMPH2 PIPETX7EQDEEMPH2 <== PCIE_3_0 PIPETX7EQDEEMPH2)
		)
		(element PIPETX7EQDEEMPH3 1
			(pin PIPETX7EQDEEMPH3 input)
			(conn PIPETX7EQDEEMPH3 PIPETX7EQDEEMPH3 <== PCIE_3_0 PIPETX7EQDEEMPH3)
		)
		(element PIPETX7EQDEEMPH4 1
			(pin PIPETX7EQDEEMPH4 input)
			(conn PIPETX7EQDEEMPH4 PIPETX7EQDEEMPH4 <== PCIE_3_0 PIPETX7EQDEEMPH4)
		)
		(element PIPETX7EQDEEMPH5 1
			(pin PIPETX7EQDEEMPH5 input)
			(conn PIPETX7EQDEEMPH5 PIPETX7EQDEEMPH5 <== PCIE_3_0 PIPETX7EQDEEMPH5)
		)
		(element PIPETX7EQDONE 1
			(pin PIPETX7EQDONE output)
			(conn PIPETX7EQDONE PIPETX7EQDONE ==> PCIE_3_0 PIPETX7EQDONE)
		)
		(element PIPETX7EQPRESET0 1
			(pin PIPETX7EQPRESET0 input)
			(conn PIPETX7EQPRESET0 PIPETX7EQPRESET0 <== PCIE_3_0 PIPETX7EQPRESET0)
		)
		(element PIPETX7EQPRESET1 1
			(pin PIPETX7EQPRESET1 input)
			(conn PIPETX7EQPRESET1 PIPETX7EQPRESET1 <== PCIE_3_0 PIPETX7EQPRESET1)
		)
		(element PIPETX7EQPRESET2 1
			(pin PIPETX7EQPRESET2 input)
			(conn PIPETX7EQPRESET2 PIPETX7EQPRESET2 <== PCIE_3_0 PIPETX7EQPRESET2)
		)
		(element PIPETX7EQPRESET3 1
			(pin PIPETX7EQPRESET3 input)
			(conn PIPETX7EQPRESET3 PIPETX7EQPRESET3 <== PCIE_3_0 PIPETX7EQPRESET3)
		)
		(element PIPETX7POWERDOWN0 1
			(pin PIPETX7POWERDOWN0 input)
			(conn PIPETX7POWERDOWN0 PIPETX7POWERDOWN0 <== PCIE_3_0 PIPETX7POWERDOWN0)
		)
		(element PIPETX7POWERDOWN1 1
			(pin PIPETX7POWERDOWN1 input)
			(conn PIPETX7POWERDOWN1 PIPETX7POWERDOWN1 <== PCIE_3_0 PIPETX7POWERDOWN1)
		)
		(element PIPETX7STARTBLOCK 1
			(pin PIPETX7STARTBLOCK input)
			(conn PIPETX7STARTBLOCK PIPETX7STARTBLOCK <== PCIE_3_0 PIPETX7STARTBLOCK)
		)
		(element PIPETX7SYNCHEADER0 1
			(pin PIPETX7SYNCHEADER0 input)
			(conn PIPETX7SYNCHEADER0 PIPETX7SYNCHEADER0 <== PCIE_3_0 PIPETX7SYNCHEADER0)
		)
		(element PIPETX7SYNCHEADER1 1
			(pin PIPETX7SYNCHEADER1 input)
			(conn PIPETX7SYNCHEADER1 PIPETX7SYNCHEADER1 <== PCIE_3_0 PIPETX7SYNCHEADER1)
		)
		(element PLDISABLESCRAMBLER 1
			(pin PLDISABLESCRAMBLER output)
			(conn PLDISABLESCRAMBLER PLDISABLESCRAMBLER ==> PCIE_3_0 PLDISABLESCRAMBLER)
		)
		(element PLEQINPROGRESS 1
			(pin PLEQINPROGRESS input)
			(conn PLEQINPROGRESS PLEQINPROGRESS <== PCIE_3_0 PLEQINPROGRESS)
		)
		(element PLEQPHASE0 1
			(pin PLEQPHASE0 input)
			(conn PLEQPHASE0 PLEQPHASE0 <== PCIE_3_0 PLEQPHASE0)
		)
		(element PLEQPHASE1 1
			(pin PLEQPHASE1 input)
			(conn PLEQPHASE1 PLEQPHASE1 <== PCIE_3_0 PLEQPHASE1)
		)
		(element PLEQRESETEIEOSCOUNT 1
			(pin PLEQRESETEIEOSCOUNT output)
			(conn PLEQRESETEIEOSCOUNT PLEQRESETEIEOSCOUNT ==> PCIE_3_0 PLEQRESETEIEOSCOUNT)
		)
		(element PLGEN3PCSDISABLE 1
			(pin PLGEN3PCSDISABLE output)
			(conn PLGEN3PCSDISABLE PLGEN3PCSDISABLE ==> PCIE_3_0 PLGEN3PCSDISABLE)
		)
		(element PLGEN3PCSRXSLIDE0 1
			(pin PLGEN3PCSRXSLIDE0 input)
			(conn PLGEN3PCSRXSLIDE0 PLGEN3PCSRXSLIDE0 <== PCIE_3_0 PLGEN3PCSRXSLIDE0)
		)
		(element PLGEN3PCSRXSLIDE1 1
			(pin PLGEN3PCSRXSLIDE1 input)
			(conn PLGEN3PCSRXSLIDE1 PLGEN3PCSRXSLIDE1 <== PCIE_3_0 PLGEN3PCSRXSLIDE1)
		)
		(element PLGEN3PCSRXSLIDE2 1
			(pin PLGEN3PCSRXSLIDE2 input)
			(conn PLGEN3PCSRXSLIDE2 PLGEN3PCSRXSLIDE2 <== PCIE_3_0 PLGEN3PCSRXSLIDE2)
		)
		(element PLGEN3PCSRXSLIDE3 1
			(pin PLGEN3PCSRXSLIDE3 input)
			(conn PLGEN3PCSRXSLIDE3 PLGEN3PCSRXSLIDE3 <== PCIE_3_0 PLGEN3PCSRXSLIDE3)
		)
		(element PLGEN3PCSRXSLIDE4 1
			(pin PLGEN3PCSRXSLIDE4 input)
			(conn PLGEN3PCSRXSLIDE4 PLGEN3PCSRXSLIDE4 <== PCIE_3_0 PLGEN3PCSRXSLIDE4)
		)
		(element PLGEN3PCSRXSLIDE5 1
			(pin PLGEN3PCSRXSLIDE5 input)
			(conn PLGEN3PCSRXSLIDE5 PLGEN3PCSRXSLIDE5 <== PCIE_3_0 PLGEN3PCSRXSLIDE5)
		)
		(element PLGEN3PCSRXSLIDE6 1
			(pin PLGEN3PCSRXSLIDE6 input)
			(conn PLGEN3PCSRXSLIDE6 PLGEN3PCSRXSLIDE6 <== PCIE_3_0 PLGEN3PCSRXSLIDE6)
		)
		(element PLGEN3PCSRXSLIDE7 1
			(pin PLGEN3PCSRXSLIDE7 input)
			(conn PLGEN3PCSRXSLIDE7 PLGEN3PCSRXSLIDE7 <== PCIE_3_0 PLGEN3PCSRXSLIDE7)
		)
		(element PLGEN3PCSRXSYNCDONE0 1
			(pin PLGEN3PCSRXSYNCDONE0 output)
			(conn PLGEN3PCSRXSYNCDONE0 PLGEN3PCSRXSYNCDONE0 ==> PCIE_3_0 PLGEN3PCSRXSYNCDONE0)
		)
		(element PLGEN3PCSRXSYNCDONE1 1
			(pin PLGEN3PCSRXSYNCDONE1 output)
			(conn PLGEN3PCSRXSYNCDONE1 PLGEN3PCSRXSYNCDONE1 ==> PCIE_3_0 PLGEN3PCSRXSYNCDONE1)
		)
		(element PLGEN3PCSRXSYNCDONE2 1
			(pin PLGEN3PCSRXSYNCDONE2 output)
			(conn PLGEN3PCSRXSYNCDONE2 PLGEN3PCSRXSYNCDONE2 ==> PCIE_3_0 PLGEN3PCSRXSYNCDONE2)
		)
		(element PLGEN3PCSRXSYNCDONE3 1
			(pin PLGEN3PCSRXSYNCDONE3 output)
			(conn PLGEN3PCSRXSYNCDONE3 PLGEN3PCSRXSYNCDONE3 ==> PCIE_3_0 PLGEN3PCSRXSYNCDONE3)
		)
		(element PLGEN3PCSRXSYNCDONE4 1
			(pin PLGEN3PCSRXSYNCDONE4 output)
			(conn PLGEN3PCSRXSYNCDONE4 PLGEN3PCSRXSYNCDONE4 ==> PCIE_3_0 PLGEN3PCSRXSYNCDONE4)
		)
		(element PLGEN3PCSRXSYNCDONE5 1
			(pin PLGEN3PCSRXSYNCDONE5 output)
			(conn PLGEN3PCSRXSYNCDONE5 PLGEN3PCSRXSYNCDONE5 ==> PCIE_3_0 PLGEN3PCSRXSYNCDONE5)
		)
		(element PLGEN3PCSRXSYNCDONE6 1
			(pin PLGEN3PCSRXSYNCDONE6 output)
			(conn PLGEN3PCSRXSYNCDONE6 PLGEN3PCSRXSYNCDONE6 ==> PCIE_3_0 PLGEN3PCSRXSYNCDONE6)
		)
		(element PLGEN3PCSRXSYNCDONE7 1
			(pin PLGEN3PCSRXSYNCDONE7 output)
			(conn PLGEN3PCSRXSYNCDONE7 PLGEN3PCSRXSYNCDONE7 ==> PCIE_3_0 PLGEN3PCSRXSYNCDONE7)
		)
		(element RECCLK 1
			(pin RECCLK output)
			(conn RECCLK RECCLK ==> PCIE_3_0 RECCLK)
		)
		(element RESETN 1
			(pin RESETN output)
			(conn RESETN RESETN ==> PCIE_3_0 RESETN)
		)
		(element SAXISCCTDATA0 1
			(pin SAXISCCTDATA0 output)
			(conn SAXISCCTDATA0 SAXISCCTDATA0 ==> PCIE_3_0 SAXISCCTDATA0)
		)
		(element SAXISCCTDATA1 1
			(pin SAXISCCTDATA1 output)
			(conn SAXISCCTDATA1 SAXISCCTDATA1 ==> PCIE_3_0 SAXISCCTDATA1)
		)
		(element SAXISCCTDATA2 1
			(pin SAXISCCTDATA2 output)
			(conn SAXISCCTDATA2 SAXISCCTDATA2 ==> PCIE_3_0 SAXISCCTDATA2)
		)
		(element SAXISCCTDATA3 1
			(pin SAXISCCTDATA3 output)
			(conn SAXISCCTDATA3 SAXISCCTDATA3 ==> PCIE_3_0 SAXISCCTDATA3)
		)
		(element SAXISCCTDATA4 1
			(pin SAXISCCTDATA4 output)
			(conn SAXISCCTDATA4 SAXISCCTDATA4 ==> PCIE_3_0 SAXISCCTDATA4)
		)
		(element SAXISCCTDATA5 1
			(pin SAXISCCTDATA5 output)
			(conn SAXISCCTDATA5 SAXISCCTDATA5 ==> PCIE_3_0 SAXISCCTDATA5)
		)
		(element SAXISCCTDATA6 1
			(pin SAXISCCTDATA6 output)
			(conn SAXISCCTDATA6 SAXISCCTDATA6 ==> PCIE_3_0 SAXISCCTDATA6)
		)
		(element SAXISCCTDATA7 1
			(pin SAXISCCTDATA7 output)
			(conn SAXISCCTDATA7 SAXISCCTDATA7 ==> PCIE_3_0 SAXISCCTDATA7)
		)
		(element SAXISCCTDATA8 1
			(pin SAXISCCTDATA8 output)
			(conn SAXISCCTDATA8 SAXISCCTDATA8 ==> PCIE_3_0 SAXISCCTDATA8)
		)
		(element SAXISCCTDATA9 1
			(pin SAXISCCTDATA9 output)
			(conn SAXISCCTDATA9 SAXISCCTDATA9 ==> PCIE_3_0 SAXISCCTDATA9)
		)
		(element SAXISCCTDATA10 1
			(pin SAXISCCTDATA10 output)
			(conn SAXISCCTDATA10 SAXISCCTDATA10 ==> PCIE_3_0 SAXISCCTDATA10)
		)
		(element SAXISCCTDATA11 1
			(pin SAXISCCTDATA11 output)
			(conn SAXISCCTDATA11 SAXISCCTDATA11 ==> PCIE_3_0 SAXISCCTDATA11)
		)
		(element SAXISCCTDATA12 1
			(pin SAXISCCTDATA12 output)
			(conn SAXISCCTDATA12 SAXISCCTDATA12 ==> PCIE_3_0 SAXISCCTDATA12)
		)
		(element SAXISCCTDATA13 1
			(pin SAXISCCTDATA13 output)
			(conn SAXISCCTDATA13 SAXISCCTDATA13 ==> PCIE_3_0 SAXISCCTDATA13)
		)
		(element SAXISCCTDATA14 1
			(pin SAXISCCTDATA14 output)
			(conn SAXISCCTDATA14 SAXISCCTDATA14 ==> PCIE_3_0 SAXISCCTDATA14)
		)
		(element SAXISCCTDATA15 1
			(pin SAXISCCTDATA15 output)
			(conn SAXISCCTDATA15 SAXISCCTDATA15 ==> PCIE_3_0 SAXISCCTDATA15)
		)
		(element SAXISCCTDATA16 1
			(pin SAXISCCTDATA16 output)
			(conn SAXISCCTDATA16 SAXISCCTDATA16 ==> PCIE_3_0 SAXISCCTDATA16)
		)
		(element SAXISCCTDATA17 1
			(pin SAXISCCTDATA17 output)
			(conn SAXISCCTDATA17 SAXISCCTDATA17 ==> PCIE_3_0 SAXISCCTDATA17)
		)
		(element SAXISCCTDATA18 1
			(pin SAXISCCTDATA18 output)
			(conn SAXISCCTDATA18 SAXISCCTDATA18 ==> PCIE_3_0 SAXISCCTDATA18)
		)
		(element SAXISCCTDATA19 1
			(pin SAXISCCTDATA19 output)
			(conn SAXISCCTDATA19 SAXISCCTDATA19 ==> PCIE_3_0 SAXISCCTDATA19)
		)
		(element SAXISCCTDATA20 1
			(pin SAXISCCTDATA20 output)
			(conn SAXISCCTDATA20 SAXISCCTDATA20 ==> PCIE_3_0 SAXISCCTDATA20)
		)
		(element SAXISCCTDATA21 1
			(pin SAXISCCTDATA21 output)
			(conn SAXISCCTDATA21 SAXISCCTDATA21 ==> PCIE_3_0 SAXISCCTDATA21)
		)
		(element SAXISCCTDATA22 1
			(pin SAXISCCTDATA22 output)
			(conn SAXISCCTDATA22 SAXISCCTDATA22 ==> PCIE_3_0 SAXISCCTDATA22)
		)
		(element SAXISCCTDATA23 1
			(pin SAXISCCTDATA23 output)
			(conn SAXISCCTDATA23 SAXISCCTDATA23 ==> PCIE_3_0 SAXISCCTDATA23)
		)
		(element SAXISCCTDATA24 1
			(pin SAXISCCTDATA24 output)
			(conn SAXISCCTDATA24 SAXISCCTDATA24 ==> PCIE_3_0 SAXISCCTDATA24)
		)
		(element SAXISCCTDATA25 1
			(pin SAXISCCTDATA25 output)
			(conn SAXISCCTDATA25 SAXISCCTDATA25 ==> PCIE_3_0 SAXISCCTDATA25)
		)
		(element SAXISCCTDATA26 1
			(pin SAXISCCTDATA26 output)
			(conn SAXISCCTDATA26 SAXISCCTDATA26 ==> PCIE_3_0 SAXISCCTDATA26)
		)
		(element SAXISCCTDATA27 1
			(pin SAXISCCTDATA27 output)
			(conn SAXISCCTDATA27 SAXISCCTDATA27 ==> PCIE_3_0 SAXISCCTDATA27)
		)
		(element SAXISCCTDATA28 1
			(pin SAXISCCTDATA28 output)
			(conn SAXISCCTDATA28 SAXISCCTDATA28 ==> PCIE_3_0 SAXISCCTDATA28)
		)
		(element SAXISCCTDATA29 1
			(pin SAXISCCTDATA29 output)
			(conn SAXISCCTDATA29 SAXISCCTDATA29 ==> PCIE_3_0 SAXISCCTDATA29)
		)
		(element SAXISCCTDATA30 1
			(pin SAXISCCTDATA30 output)
			(conn SAXISCCTDATA30 SAXISCCTDATA30 ==> PCIE_3_0 SAXISCCTDATA30)
		)
		(element SAXISCCTDATA31 1
			(pin SAXISCCTDATA31 output)
			(conn SAXISCCTDATA31 SAXISCCTDATA31 ==> PCIE_3_0 SAXISCCTDATA31)
		)
		(element SAXISCCTDATA32 1
			(pin SAXISCCTDATA32 output)
			(conn SAXISCCTDATA32 SAXISCCTDATA32 ==> PCIE_3_0 SAXISCCTDATA32)
		)
		(element SAXISCCTDATA33 1
			(pin SAXISCCTDATA33 output)
			(conn SAXISCCTDATA33 SAXISCCTDATA33 ==> PCIE_3_0 SAXISCCTDATA33)
		)
		(element SAXISCCTDATA34 1
			(pin SAXISCCTDATA34 output)
			(conn SAXISCCTDATA34 SAXISCCTDATA34 ==> PCIE_3_0 SAXISCCTDATA34)
		)
		(element SAXISCCTDATA35 1
			(pin SAXISCCTDATA35 output)
			(conn SAXISCCTDATA35 SAXISCCTDATA35 ==> PCIE_3_0 SAXISCCTDATA35)
		)
		(element SAXISCCTDATA36 1
			(pin SAXISCCTDATA36 output)
			(conn SAXISCCTDATA36 SAXISCCTDATA36 ==> PCIE_3_0 SAXISCCTDATA36)
		)
		(element SAXISCCTDATA37 1
			(pin SAXISCCTDATA37 output)
			(conn SAXISCCTDATA37 SAXISCCTDATA37 ==> PCIE_3_0 SAXISCCTDATA37)
		)
		(element SAXISCCTDATA38 1
			(pin SAXISCCTDATA38 output)
			(conn SAXISCCTDATA38 SAXISCCTDATA38 ==> PCIE_3_0 SAXISCCTDATA38)
		)
		(element SAXISCCTDATA39 1
			(pin SAXISCCTDATA39 output)
			(conn SAXISCCTDATA39 SAXISCCTDATA39 ==> PCIE_3_0 SAXISCCTDATA39)
		)
		(element SAXISCCTDATA40 1
			(pin SAXISCCTDATA40 output)
			(conn SAXISCCTDATA40 SAXISCCTDATA40 ==> PCIE_3_0 SAXISCCTDATA40)
		)
		(element SAXISCCTDATA41 1
			(pin SAXISCCTDATA41 output)
			(conn SAXISCCTDATA41 SAXISCCTDATA41 ==> PCIE_3_0 SAXISCCTDATA41)
		)
		(element SAXISCCTDATA42 1
			(pin SAXISCCTDATA42 output)
			(conn SAXISCCTDATA42 SAXISCCTDATA42 ==> PCIE_3_0 SAXISCCTDATA42)
		)
		(element SAXISCCTDATA43 1
			(pin SAXISCCTDATA43 output)
			(conn SAXISCCTDATA43 SAXISCCTDATA43 ==> PCIE_3_0 SAXISCCTDATA43)
		)
		(element SAXISCCTDATA44 1
			(pin SAXISCCTDATA44 output)
			(conn SAXISCCTDATA44 SAXISCCTDATA44 ==> PCIE_3_0 SAXISCCTDATA44)
		)
		(element SAXISCCTDATA45 1
			(pin SAXISCCTDATA45 output)
			(conn SAXISCCTDATA45 SAXISCCTDATA45 ==> PCIE_3_0 SAXISCCTDATA45)
		)
		(element SAXISCCTDATA46 1
			(pin SAXISCCTDATA46 output)
			(conn SAXISCCTDATA46 SAXISCCTDATA46 ==> PCIE_3_0 SAXISCCTDATA46)
		)
		(element SAXISCCTDATA47 1
			(pin SAXISCCTDATA47 output)
			(conn SAXISCCTDATA47 SAXISCCTDATA47 ==> PCIE_3_0 SAXISCCTDATA47)
		)
		(element SAXISCCTDATA48 1
			(pin SAXISCCTDATA48 output)
			(conn SAXISCCTDATA48 SAXISCCTDATA48 ==> PCIE_3_0 SAXISCCTDATA48)
		)
		(element SAXISCCTDATA49 1
			(pin SAXISCCTDATA49 output)
			(conn SAXISCCTDATA49 SAXISCCTDATA49 ==> PCIE_3_0 SAXISCCTDATA49)
		)
		(element SAXISCCTDATA50 1
			(pin SAXISCCTDATA50 output)
			(conn SAXISCCTDATA50 SAXISCCTDATA50 ==> PCIE_3_0 SAXISCCTDATA50)
		)
		(element SAXISCCTDATA51 1
			(pin SAXISCCTDATA51 output)
			(conn SAXISCCTDATA51 SAXISCCTDATA51 ==> PCIE_3_0 SAXISCCTDATA51)
		)
		(element SAXISCCTDATA52 1
			(pin SAXISCCTDATA52 output)
			(conn SAXISCCTDATA52 SAXISCCTDATA52 ==> PCIE_3_0 SAXISCCTDATA52)
		)
		(element SAXISCCTDATA53 1
			(pin SAXISCCTDATA53 output)
			(conn SAXISCCTDATA53 SAXISCCTDATA53 ==> PCIE_3_0 SAXISCCTDATA53)
		)
		(element SAXISCCTDATA54 1
			(pin SAXISCCTDATA54 output)
			(conn SAXISCCTDATA54 SAXISCCTDATA54 ==> PCIE_3_0 SAXISCCTDATA54)
		)
		(element SAXISCCTDATA55 1
			(pin SAXISCCTDATA55 output)
			(conn SAXISCCTDATA55 SAXISCCTDATA55 ==> PCIE_3_0 SAXISCCTDATA55)
		)
		(element SAXISCCTDATA56 1
			(pin SAXISCCTDATA56 output)
			(conn SAXISCCTDATA56 SAXISCCTDATA56 ==> PCIE_3_0 SAXISCCTDATA56)
		)
		(element SAXISCCTDATA57 1
			(pin SAXISCCTDATA57 output)
			(conn SAXISCCTDATA57 SAXISCCTDATA57 ==> PCIE_3_0 SAXISCCTDATA57)
		)
		(element SAXISCCTDATA58 1
			(pin SAXISCCTDATA58 output)
			(conn SAXISCCTDATA58 SAXISCCTDATA58 ==> PCIE_3_0 SAXISCCTDATA58)
		)
		(element SAXISCCTDATA59 1
			(pin SAXISCCTDATA59 output)
			(conn SAXISCCTDATA59 SAXISCCTDATA59 ==> PCIE_3_0 SAXISCCTDATA59)
		)
		(element SAXISCCTDATA60 1
			(pin SAXISCCTDATA60 output)
			(conn SAXISCCTDATA60 SAXISCCTDATA60 ==> PCIE_3_0 SAXISCCTDATA60)
		)
		(element SAXISCCTDATA61 1
			(pin SAXISCCTDATA61 output)
			(conn SAXISCCTDATA61 SAXISCCTDATA61 ==> PCIE_3_0 SAXISCCTDATA61)
		)
		(element SAXISCCTDATA62 1
			(pin SAXISCCTDATA62 output)
			(conn SAXISCCTDATA62 SAXISCCTDATA62 ==> PCIE_3_0 SAXISCCTDATA62)
		)
		(element SAXISCCTDATA63 1
			(pin SAXISCCTDATA63 output)
			(conn SAXISCCTDATA63 SAXISCCTDATA63 ==> PCIE_3_0 SAXISCCTDATA63)
		)
		(element SAXISCCTDATA64 1
			(pin SAXISCCTDATA64 output)
			(conn SAXISCCTDATA64 SAXISCCTDATA64 ==> PCIE_3_0 SAXISCCTDATA64)
		)
		(element SAXISCCTDATA65 1
			(pin SAXISCCTDATA65 output)
			(conn SAXISCCTDATA65 SAXISCCTDATA65 ==> PCIE_3_0 SAXISCCTDATA65)
		)
		(element SAXISCCTDATA66 1
			(pin SAXISCCTDATA66 output)
			(conn SAXISCCTDATA66 SAXISCCTDATA66 ==> PCIE_3_0 SAXISCCTDATA66)
		)
		(element SAXISCCTDATA67 1
			(pin SAXISCCTDATA67 output)
			(conn SAXISCCTDATA67 SAXISCCTDATA67 ==> PCIE_3_0 SAXISCCTDATA67)
		)
		(element SAXISCCTDATA68 1
			(pin SAXISCCTDATA68 output)
			(conn SAXISCCTDATA68 SAXISCCTDATA68 ==> PCIE_3_0 SAXISCCTDATA68)
		)
		(element SAXISCCTDATA69 1
			(pin SAXISCCTDATA69 output)
			(conn SAXISCCTDATA69 SAXISCCTDATA69 ==> PCIE_3_0 SAXISCCTDATA69)
		)
		(element SAXISCCTDATA70 1
			(pin SAXISCCTDATA70 output)
			(conn SAXISCCTDATA70 SAXISCCTDATA70 ==> PCIE_3_0 SAXISCCTDATA70)
		)
		(element SAXISCCTDATA71 1
			(pin SAXISCCTDATA71 output)
			(conn SAXISCCTDATA71 SAXISCCTDATA71 ==> PCIE_3_0 SAXISCCTDATA71)
		)
		(element SAXISCCTDATA72 1
			(pin SAXISCCTDATA72 output)
			(conn SAXISCCTDATA72 SAXISCCTDATA72 ==> PCIE_3_0 SAXISCCTDATA72)
		)
		(element SAXISCCTDATA73 1
			(pin SAXISCCTDATA73 output)
			(conn SAXISCCTDATA73 SAXISCCTDATA73 ==> PCIE_3_0 SAXISCCTDATA73)
		)
		(element SAXISCCTDATA74 1
			(pin SAXISCCTDATA74 output)
			(conn SAXISCCTDATA74 SAXISCCTDATA74 ==> PCIE_3_0 SAXISCCTDATA74)
		)
		(element SAXISCCTDATA75 1
			(pin SAXISCCTDATA75 output)
			(conn SAXISCCTDATA75 SAXISCCTDATA75 ==> PCIE_3_0 SAXISCCTDATA75)
		)
		(element SAXISCCTDATA76 1
			(pin SAXISCCTDATA76 output)
			(conn SAXISCCTDATA76 SAXISCCTDATA76 ==> PCIE_3_0 SAXISCCTDATA76)
		)
		(element SAXISCCTDATA77 1
			(pin SAXISCCTDATA77 output)
			(conn SAXISCCTDATA77 SAXISCCTDATA77 ==> PCIE_3_0 SAXISCCTDATA77)
		)
		(element SAXISCCTDATA78 1
			(pin SAXISCCTDATA78 output)
			(conn SAXISCCTDATA78 SAXISCCTDATA78 ==> PCIE_3_0 SAXISCCTDATA78)
		)
		(element SAXISCCTDATA79 1
			(pin SAXISCCTDATA79 output)
			(conn SAXISCCTDATA79 SAXISCCTDATA79 ==> PCIE_3_0 SAXISCCTDATA79)
		)
		(element SAXISCCTDATA80 1
			(pin SAXISCCTDATA80 output)
			(conn SAXISCCTDATA80 SAXISCCTDATA80 ==> PCIE_3_0 SAXISCCTDATA80)
		)
		(element SAXISCCTDATA81 1
			(pin SAXISCCTDATA81 output)
			(conn SAXISCCTDATA81 SAXISCCTDATA81 ==> PCIE_3_0 SAXISCCTDATA81)
		)
		(element SAXISCCTDATA82 1
			(pin SAXISCCTDATA82 output)
			(conn SAXISCCTDATA82 SAXISCCTDATA82 ==> PCIE_3_0 SAXISCCTDATA82)
		)
		(element SAXISCCTDATA83 1
			(pin SAXISCCTDATA83 output)
			(conn SAXISCCTDATA83 SAXISCCTDATA83 ==> PCIE_3_0 SAXISCCTDATA83)
		)
		(element SAXISCCTDATA84 1
			(pin SAXISCCTDATA84 output)
			(conn SAXISCCTDATA84 SAXISCCTDATA84 ==> PCIE_3_0 SAXISCCTDATA84)
		)
		(element SAXISCCTDATA85 1
			(pin SAXISCCTDATA85 output)
			(conn SAXISCCTDATA85 SAXISCCTDATA85 ==> PCIE_3_0 SAXISCCTDATA85)
		)
		(element SAXISCCTDATA86 1
			(pin SAXISCCTDATA86 output)
			(conn SAXISCCTDATA86 SAXISCCTDATA86 ==> PCIE_3_0 SAXISCCTDATA86)
		)
		(element SAXISCCTDATA87 1
			(pin SAXISCCTDATA87 output)
			(conn SAXISCCTDATA87 SAXISCCTDATA87 ==> PCIE_3_0 SAXISCCTDATA87)
		)
		(element SAXISCCTDATA88 1
			(pin SAXISCCTDATA88 output)
			(conn SAXISCCTDATA88 SAXISCCTDATA88 ==> PCIE_3_0 SAXISCCTDATA88)
		)
		(element SAXISCCTDATA89 1
			(pin SAXISCCTDATA89 output)
			(conn SAXISCCTDATA89 SAXISCCTDATA89 ==> PCIE_3_0 SAXISCCTDATA89)
		)
		(element SAXISCCTDATA90 1
			(pin SAXISCCTDATA90 output)
			(conn SAXISCCTDATA90 SAXISCCTDATA90 ==> PCIE_3_0 SAXISCCTDATA90)
		)
		(element SAXISCCTDATA91 1
			(pin SAXISCCTDATA91 output)
			(conn SAXISCCTDATA91 SAXISCCTDATA91 ==> PCIE_3_0 SAXISCCTDATA91)
		)
		(element SAXISCCTDATA92 1
			(pin SAXISCCTDATA92 output)
			(conn SAXISCCTDATA92 SAXISCCTDATA92 ==> PCIE_3_0 SAXISCCTDATA92)
		)
		(element SAXISCCTDATA93 1
			(pin SAXISCCTDATA93 output)
			(conn SAXISCCTDATA93 SAXISCCTDATA93 ==> PCIE_3_0 SAXISCCTDATA93)
		)
		(element SAXISCCTDATA94 1
			(pin SAXISCCTDATA94 output)
			(conn SAXISCCTDATA94 SAXISCCTDATA94 ==> PCIE_3_0 SAXISCCTDATA94)
		)
		(element SAXISCCTDATA95 1
			(pin SAXISCCTDATA95 output)
			(conn SAXISCCTDATA95 SAXISCCTDATA95 ==> PCIE_3_0 SAXISCCTDATA95)
		)
		(element SAXISCCTDATA96 1
			(pin SAXISCCTDATA96 output)
			(conn SAXISCCTDATA96 SAXISCCTDATA96 ==> PCIE_3_0 SAXISCCTDATA96)
		)
		(element SAXISCCTDATA97 1
			(pin SAXISCCTDATA97 output)
			(conn SAXISCCTDATA97 SAXISCCTDATA97 ==> PCIE_3_0 SAXISCCTDATA97)
		)
		(element SAXISCCTDATA98 1
			(pin SAXISCCTDATA98 output)
			(conn SAXISCCTDATA98 SAXISCCTDATA98 ==> PCIE_3_0 SAXISCCTDATA98)
		)
		(element SAXISCCTDATA99 1
			(pin SAXISCCTDATA99 output)
			(conn SAXISCCTDATA99 SAXISCCTDATA99 ==> PCIE_3_0 SAXISCCTDATA99)
		)
		(element SAXISCCTDATA100 1
			(pin SAXISCCTDATA100 output)
			(conn SAXISCCTDATA100 SAXISCCTDATA100 ==> PCIE_3_0 SAXISCCTDATA100)
		)
		(element SAXISCCTDATA101 1
			(pin SAXISCCTDATA101 output)
			(conn SAXISCCTDATA101 SAXISCCTDATA101 ==> PCIE_3_0 SAXISCCTDATA101)
		)
		(element SAXISCCTDATA102 1
			(pin SAXISCCTDATA102 output)
			(conn SAXISCCTDATA102 SAXISCCTDATA102 ==> PCIE_3_0 SAXISCCTDATA102)
		)
		(element SAXISCCTDATA103 1
			(pin SAXISCCTDATA103 output)
			(conn SAXISCCTDATA103 SAXISCCTDATA103 ==> PCIE_3_0 SAXISCCTDATA103)
		)
		(element SAXISCCTDATA104 1
			(pin SAXISCCTDATA104 output)
			(conn SAXISCCTDATA104 SAXISCCTDATA104 ==> PCIE_3_0 SAXISCCTDATA104)
		)
		(element SAXISCCTDATA105 1
			(pin SAXISCCTDATA105 output)
			(conn SAXISCCTDATA105 SAXISCCTDATA105 ==> PCIE_3_0 SAXISCCTDATA105)
		)
		(element SAXISCCTDATA106 1
			(pin SAXISCCTDATA106 output)
			(conn SAXISCCTDATA106 SAXISCCTDATA106 ==> PCIE_3_0 SAXISCCTDATA106)
		)
		(element SAXISCCTDATA107 1
			(pin SAXISCCTDATA107 output)
			(conn SAXISCCTDATA107 SAXISCCTDATA107 ==> PCIE_3_0 SAXISCCTDATA107)
		)
		(element SAXISCCTDATA108 1
			(pin SAXISCCTDATA108 output)
			(conn SAXISCCTDATA108 SAXISCCTDATA108 ==> PCIE_3_0 SAXISCCTDATA108)
		)
		(element SAXISCCTDATA109 1
			(pin SAXISCCTDATA109 output)
			(conn SAXISCCTDATA109 SAXISCCTDATA109 ==> PCIE_3_0 SAXISCCTDATA109)
		)
		(element SAXISCCTDATA110 1
			(pin SAXISCCTDATA110 output)
			(conn SAXISCCTDATA110 SAXISCCTDATA110 ==> PCIE_3_0 SAXISCCTDATA110)
		)
		(element SAXISCCTDATA111 1
			(pin SAXISCCTDATA111 output)
			(conn SAXISCCTDATA111 SAXISCCTDATA111 ==> PCIE_3_0 SAXISCCTDATA111)
		)
		(element SAXISCCTDATA112 1
			(pin SAXISCCTDATA112 output)
			(conn SAXISCCTDATA112 SAXISCCTDATA112 ==> PCIE_3_0 SAXISCCTDATA112)
		)
		(element SAXISCCTDATA113 1
			(pin SAXISCCTDATA113 output)
			(conn SAXISCCTDATA113 SAXISCCTDATA113 ==> PCIE_3_0 SAXISCCTDATA113)
		)
		(element SAXISCCTDATA114 1
			(pin SAXISCCTDATA114 output)
			(conn SAXISCCTDATA114 SAXISCCTDATA114 ==> PCIE_3_0 SAXISCCTDATA114)
		)
		(element SAXISCCTDATA115 1
			(pin SAXISCCTDATA115 output)
			(conn SAXISCCTDATA115 SAXISCCTDATA115 ==> PCIE_3_0 SAXISCCTDATA115)
		)
		(element SAXISCCTDATA116 1
			(pin SAXISCCTDATA116 output)
			(conn SAXISCCTDATA116 SAXISCCTDATA116 ==> PCIE_3_0 SAXISCCTDATA116)
		)
		(element SAXISCCTDATA117 1
			(pin SAXISCCTDATA117 output)
			(conn SAXISCCTDATA117 SAXISCCTDATA117 ==> PCIE_3_0 SAXISCCTDATA117)
		)
		(element SAXISCCTDATA118 1
			(pin SAXISCCTDATA118 output)
			(conn SAXISCCTDATA118 SAXISCCTDATA118 ==> PCIE_3_0 SAXISCCTDATA118)
		)
		(element SAXISCCTDATA119 1
			(pin SAXISCCTDATA119 output)
			(conn SAXISCCTDATA119 SAXISCCTDATA119 ==> PCIE_3_0 SAXISCCTDATA119)
		)
		(element SAXISCCTDATA120 1
			(pin SAXISCCTDATA120 output)
			(conn SAXISCCTDATA120 SAXISCCTDATA120 ==> PCIE_3_0 SAXISCCTDATA120)
		)
		(element SAXISCCTDATA121 1
			(pin SAXISCCTDATA121 output)
			(conn SAXISCCTDATA121 SAXISCCTDATA121 ==> PCIE_3_0 SAXISCCTDATA121)
		)
		(element SAXISCCTDATA122 1
			(pin SAXISCCTDATA122 output)
			(conn SAXISCCTDATA122 SAXISCCTDATA122 ==> PCIE_3_0 SAXISCCTDATA122)
		)
		(element SAXISCCTDATA123 1
			(pin SAXISCCTDATA123 output)
			(conn SAXISCCTDATA123 SAXISCCTDATA123 ==> PCIE_3_0 SAXISCCTDATA123)
		)
		(element SAXISCCTDATA124 1
			(pin SAXISCCTDATA124 output)
			(conn SAXISCCTDATA124 SAXISCCTDATA124 ==> PCIE_3_0 SAXISCCTDATA124)
		)
		(element SAXISCCTDATA125 1
			(pin SAXISCCTDATA125 output)
			(conn SAXISCCTDATA125 SAXISCCTDATA125 ==> PCIE_3_0 SAXISCCTDATA125)
		)
		(element SAXISCCTDATA126 1
			(pin SAXISCCTDATA126 output)
			(conn SAXISCCTDATA126 SAXISCCTDATA126 ==> PCIE_3_0 SAXISCCTDATA126)
		)
		(element SAXISCCTDATA127 1
			(pin SAXISCCTDATA127 output)
			(conn SAXISCCTDATA127 SAXISCCTDATA127 ==> PCIE_3_0 SAXISCCTDATA127)
		)
		(element SAXISCCTDATA128 1
			(pin SAXISCCTDATA128 output)
			(conn SAXISCCTDATA128 SAXISCCTDATA128 ==> PCIE_3_0 SAXISCCTDATA128)
		)
		(element SAXISCCTDATA129 1
			(pin SAXISCCTDATA129 output)
			(conn SAXISCCTDATA129 SAXISCCTDATA129 ==> PCIE_3_0 SAXISCCTDATA129)
		)
		(element SAXISCCTDATA130 1
			(pin SAXISCCTDATA130 output)
			(conn SAXISCCTDATA130 SAXISCCTDATA130 ==> PCIE_3_0 SAXISCCTDATA130)
		)
		(element SAXISCCTDATA131 1
			(pin SAXISCCTDATA131 output)
			(conn SAXISCCTDATA131 SAXISCCTDATA131 ==> PCIE_3_0 SAXISCCTDATA131)
		)
		(element SAXISCCTDATA132 1
			(pin SAXISCCTDATA132 output)
			(conn SAXISCCTDATA132 SAXISCCTDATA132 ==> PCIE_3_0 SAXISCCTDATA132)
		)
		(element SAXISCCTDATA133 1
			(pin SAXISCCTDATA133 output)
			(conn SAXISCCTDATA133 SAXISCCTDATA133 ==> PCIE_3_0 SAXISCCTDATA133)
		)
		(element SAXISCCTDATA134 1
			(pin SAXISCCTDATA134 output)
			(conn SAXISCCTDATA134 SAXISCCTDATA134 ==> PCIE_3_0 SAXISCCTDATA134)
		)
		(element SAXISCCTDATA135 1
			(pin SAXISCCTDATA135 output)
			(conn SAXISCCTDATA135 SAXISCCTDATA135 ==> PCIE_3_0 SAXISCCTDATA135)
		)
		(element SAXISCCTDATA136 1
			(pin SAXISCCTDATA136 output)
			(conn SAXISCCTDATA136 SAXISCCTDATA136 ==> PCIE_3_0 SAXISCCTDATA136)
		)
		(element SAXISCCTDATA137 1
			(pin SAXISCCTDATA137 output)
			(conn SAXISCCTDATA137 SAXISCCTDATA137 ==> PCIE_3_0 SAXISCCTDATA137)
		)
		(element SAXISCCTDATA138 1
			(pin SAXISCCTDATA138 output)
			(conn SAXISCCTDATA138 SAXISCCTDATA138 ==> PCIE_3_0 SAXISCCTDATA138)
		)
		(element SAXISCCTDATA139 1
			(pin SAXISCCTDATA139 output)
			(conn SAXISCCTDATA139 SAXISCCTDATA139 ==> PCIE_3_0 SAXISCCTDATA139)
		)
		(element SAXISCCTDATA140 1
			(pin SAXISCCTDATA140 output)
			(conn SAXISCCTDATA140 SAXISCCTDATA140 ==> PCIE_3_0 SAXISCCTDATA140)
		)
		(element SAXISCCTDATA141 1
			(pin SAXISCCTDATA141 output)
			(conn SAXISCCTDATA141 SAXISCCTDATA141 ==> PCIE_3_0 SAXISCCTDATA141)
		)
		(element SAXISCCTDATA142 1
			(pin SAXISCCTDATA142 output)
			(conn SAXISCCTDATA142 SAXISCCTDATA142 ==> PCIE_3_0 SAXISCCTDATA142)
		)
		(element SAXISCCTDATA143 1
			(pin SAXISCCTDATA143 output)
			(conn SAXISCCTDATA143 SAXISCCTDATA143 ==> PCIE_3_0 SAXISCCTDATA143)
		)
		(element SAXISCCTDATA144 1
			(pin SAXISCCTDATA144 output)
			(conn SAXISCCTDATA144 SAXISCCTDATA144 ==> PCIE_3_0 SAXISCCTDATA144)
		)
		(element SAXISCCTDATA145 1
			(pin SAXISCCTDATA145 output)
			(conn SAXISCCTDATA145 SAXISCCTDATA145 ==> PCIE_3_0 SAXISCCTDATA145)
		)
		(element SAXISCCTDATA146 1
			(pin SAXISCCTDATA146 output)
			(conn SAXISCCTDATA146 SAXISCCTDATA146 ==> PCIE_3_0 SAXISCCTDATA146)
		)
		(element SAXISCCTDATA147 1
			(pin SAXISCCTDATA147 output)
			(conn SAXISCCTDATA147 SAXISCCTDATA147 ==> PCIE_3_0 SAXISCCTDATA147)
		)
		(element SAXISCCTDATA148 1
			(pin SAXISCCTDATA148 output)
			(conn SAXISCCTDATA148 SAXISCCTDATA148 ==> PCIE_3_0 SAXISCCTDATA148)
		)
		(element SAXISCCTDATA149 1
			(pin SAXISCCTDATA149 output)
			(conn SAXISCCTDATA149 SAXISCCTDATA149 ==> PCIE_3_0 SAXISCCTDATA149)
		)
		(element SAXISCCTDATA150 1
			(pin SAXISCCTDATA150 output)
			(conn SAXISCCTDATA150 SAXISCCTDATA150 ==> PCIE_3_0 SAXISCCTDATA150)
		)
		(element SAXISCCTDATA151 1
			(pin SAXISCCTDATA151 output)
			(conn SAXISCCTDATA151 SAXISCCTDATA151 ==> PCIE_3_0 SAXISCCTDATA151)
		)
		(element SAXISCCTDATA152 1
			(pin SAXISCCTDATA152 output)
			(conn SAXISCCTDATA152 SAXISCCTDATA152 ==> PCIE_3_0 SAXISCCTDATA152)
		)
		(element SAXISCCTDATA153 1
			(pin SAXISCCTDATA153 output)
			(conn SAXISCCTDATA153 SAXISCCTDATA153 ==> PCIE_3_0 SAXISCCTDATA153)
		)
		(element SAXISCCTDATA154 1
			(pin SAXISCCTDATA154 output)
			(conn SAXISCCTDATA154 SAXISCCTDATA154 ==> PCIE_3_0 SAXISCCTDATA154)
		)
		(element SAXISCCTDATA155 1
			(pin SAXISCCTDATA155 output)
			(conn SAXISCCTDATA155 SAXISCCTDATA155 ==> PCIE_3_0 SAXISCCTDATA155)
		)
		(element SAXISCCTDATA156 1
			(pin SAXISCCTDATA156 output)
			(conn SAXISCCTDATA156 SAXISCCTDATA156 ==> PCIE_3_0 SAXISCCTDATA156)
		)
		(element SAXISCCTDATA157 1
			(pin SAXISCCTDATA157 output)
			(conn SAXISCCTDATA157 SAXISCCTDATA157 ==> PCIE_3_0 SAXISCCTDATA157)
		)
		(element SAXISCCTDATA158 1
			(pin SAXISCCTDATA158 output)
			(conn SAXISCCTDATA158 SAXISCCTDATA158 ==> PCIE_3_0 SAXISCCTDATA158)
		)
		(element SAXISCCTDATA159 1
			(pin SAXISCCTDATA159 output)
			(conn SAXISCCTDATA159 SAXISCCTDATA159 ==> PCIE_3_0 SAXISCCTDATA159)
		)
		(element SAXISCCTDATA160 1
			(pin SAXISCCTDATA160 output)
			(conn SAXISCCTDATA160 SAXISCCTDATA160 ==> PCIE_3_0 SAXISCCTDATA160)
		)
		(element SAXISCCTDATA161 1
			(pin SAXISCCTDATA161 output)
			(conn SAXISCCTDATA161 SAXISCCTDATA161 ==> PCIE_3_0 SAXISCCTDATA161)
		)
		(element SAXISCCTDATA162 1
			(pin SAXISCCTDATA162 output)
			(conn SAXISCCTDATA162 SAXISCCTDATA162 ==> PCIE_3_0 SAXISCCTDATA162)
		)
		(element SAXISCCTDATA163 1
			(pin SAXISCCTDATA163 output)
			(conn SAXISCCTDATA163 SAXISCCTDATA163 ==> PCIE_3_0 SAXISCCTDATA163)
		)
		(element SAXISCCTDATA164 1
			(pin SAXISCCTDATA164 output)
			(conn SAXISCCTDATA164 SAXISCCTDATA164 ==> PCIE_3_0 SAXISCCTDATA164)
		)
		(element SAXISCCTDATA165 1
			(pin SAXISCCTDATA165 output)
			(conn SAXISCCTDATA165 SAXISCCTDATA165 ==> PCIE_3_0 SAXISCCTDATA165)
		)
		(element SAXISCCTDATA166 1
			(pin SAXISCCTDATA166 output)
			(conn SAXISCCTDATA166 SAXISCCTDATA166 ==> PCIE_3_0 SAXISCCTDATA166)
		)
		(element SAXISCCTDATA167 1
			(pin SAXISCCTDATA167 output)
			(conn SAXISCCTDATA167 SAXISCCTDATA167 ==> PCIE_3_0 SAXISCCTDATA167)
		)
		(element SAXISCCTDATA168 1
			(pin SAXISCCTDATA168 output)
			(conn SAXISCCTDATA168 SAXISCCTDATA168 ==> PCIE_3_0 SAXISCCTDATA168)
		)
		(element SAXISCCTDATA169 1
			(pin SAXISCCTDATA169 output)
			(conn SAXISCCTDATA169 SAXISCCTDATA169 ==> PCIE_3_0 SAXISCCTDATA169)
		)
		(element SAXISCCTDATA170 1
			(pin SAXISCCTDATA170 output)
			(conn SAXISCCTDATA170 SAXISCCTDATA170 ==> PCIE_3_0 SAXISCCTDATA170)
		)
		(element SAXISCCTDATA171 1
			(pin SAXISCCTDATA171 output)
			(conn SAXISCCTDATA171 SAXISCCTDATA171 ==> PCIE_3_0 SAXISCCTDATA171)
		)
		(element SAXISCCTDATA172 1
			(pin SAXISCCTDATA172 output)
			(conn SAXISCCTDATA172 SAXISCCTDATA172 ==> PCIE_3_0 SAXISCCTDATA172)
		)
		(element SAXISCCTDATA173 1
			(pin SAXISCCTDATA173 output)
			(conn SAXISCCTDATA173 SAXISCCTDATA173 ==> PCIE_3_0 SAXISCCTDATA173)
		)
		(element SAXISCCTDATA174 1
			(pin SAXISCCTDATA174 output)
			(conn SAXISCCTDATA174 SAXISCCTDATA174 ==> PCIE_3_0 SAXISCCTDATA174)
		)
		(element SAXISCCTDATA175 1
			(pin SAXISCCTDATA175 output)
			(conn SAXISCCTDATA175 SAXISCCTDATA175 ==> PCIE_3_0 SAXISCCTDATA175)
		)
		(element SAXISCCTDATA176 1
			(pin SAXISCCTDATA176 output)
			(conn SAXISCCTDATA176 SAXISCCTDATA176 ==> PCIE_3_0 SAXISCCTDATA176)
		)
		(element SAXISCCTDATA177 1
			(pin SAXISCCTDATA177 output)
			(conn SAXISCCTDATA177 SAXISCCTDATA177 ==> PCIE_3_0 SAXISCCTDATA177)
		)
		(element SAXISCCTDATA178 1
			(pin SAXISCCTDATA178 output)
			(conn SAXISCCTDATA178 SAXISCCTDATA178 ==> PCIE_3_0 SAXISCCTDATA178)
		)
		(element SAXISCCTDATA179 1
			(pin SAXISCCTDATA179 output)
			(conn SAXISCCTDATA179 SAXISCCTDATA179 ==> PCIE_3_0 SAXISCCTDATA179)
		)
		(element SAXISCCTDATA180 1
			(pin SAXISCCTDATA180 output)
			(conn SAXISCCTDATA180 SAXISCCTDATA180 ==> PCIE_3_0 SAXISCCTDATA180)
		)
		(element SAXISCCTDATA181 1
			(pin SAXISCCTDATA181 output)
			(conn SAXISCCTDATA181 SAXISCCTDATA181 ==> PCIE_3_0 SAXISCCTDATA181)
		)
		(element SAXISCCTDATA182 1
			(pin SAXISCCTDATA182 output)
			(conn SAXISCCTDATA182 SAXISCCTDATA182 ==> PCIE_3_0 SAXISCCTDATA182)
		)
		(element SAXISCCTDATA183 1
			(pin SAXISCCTDATA183 output)
			(conn SAXISCCTDATA183 SAXISCCTDATA183 ==> PCIE_3_0 SAXISCCTDATA183)
		)
		(element SAXISCCTDATA184 1
			(pin SAXISCCTDATA184 output)
			(conn SAXISCCTDATA184 SAXISCCTDATA184 ==> PCIE_3_0 SAXISCCTDATA184)
		)
		(element SAXISCCTDATA185 1
			(pin SAXISCCTDATA185 output)
			(conn SAXISCCTDATA185 SAXISCCTDATA185 ==> PCIE_3_0 SAXISCCTDATA185)
		)
		(element SAXISCCTDATA186 1
			(pin SAXISCCTDATA186 output)
			(conn SAXISCCTDATA186 SAXISCCTDATA186 ==> PCIE_3_0 SAXISCCTDATA186)
		)
		(element SAXISCCTDATA187 1
			(pin SAXISCCTDATA187 output)
			(conn SAXISCCTDATA187 SAXISCCTDATA187 ==> PCIE_3_0 SAXISCCTDATA187)
		)
		(element SAXISCCTDATA188 1
			(pin SAXISCCTDATA188 output)
			(conn SAXISCCTDATA188 SAXISCCTDATA188 ==> PCIE_3_0 SAXISCCTDATA188)
		)
		(element SAXISCCTDATA189 1
			(pin SAXISCCTDATA189 output)
			(conn SAXISCCTDATA189 SAXISCCTDATA189 ==> PCIE_3_0 SAXISCCTDATA189)
		)
		(element SAXISCCTDATA190 1
			(pin SAXISCCTDATA190 output)
			(conn SAXISCCTDATA190 SAXISCCTDATA190 ==> PCIE_3_0 SAXISCCTDATA190)
		)
		(element SAXISCCTDATA191 1
			(pin SAXISCCTDATA191 output)
			(conn SAXISCCTDATA191 SAXISCCTDATA191 ==> PCIE_3_0 SAXISCCTDATA191)
		)
		(element SAXISCCTDATA192 1
			(pin SAXISCCTDATA192 output)
			(conn SAXISCCTDATA192 SAXISCCTDATA192 ==> PCIE_3_0 SAXISCCTDATA192)
		)
		(element SAXISCCTDATA193 1
			(pin SAXISCCTDATA193 output)
			(conn SAXISCCTDATA193 SAXISCCTDATA193 ==> PCIE_3_0 SAXISCCTDATA193)
		)
		(element SAXISCCTDATA194 1
			(pin SAXISCCTDATA194 output)
			(conn SAXISCCTDATA194 SAXISCCTDATA194 ==> PCIE_3_0 SAXISCCTDATA194)
		)
		(element SAXISCCTDATA195 1
			(pin SAXISCCTDATA195 output)
			(conn SAXISCCTDATA195 SAXISCCTDATA195 ==> PCIE_3_0 SAXISCCTDATA195)
		)
		(element SAXISCCTDATA196 1
			(pin SAXISCCTDATA196 output)
			(conn SAXISCCTDATA196 SAXISCCTDATA196 ==> PCIE_3_0 SAXISCCTDATA196)
		)
		(element SAXISCCTDATA197 1
			(pin SAXISCCTDATA197 output)
			(conn SAXISCCTDATA197 SAXISCCTDATA197 ==> PCIE_3_0 SAXISCCTDATA197)
		)
		(element SAXISCCTDATA198 1
			(pin SAXISCCTDATA198 output)
			(conn SAXISCCTDATA198 SAXISCCTDATA198 ==> PCIE_3_0 SAXISCCTDATA198)
		)
		(element SAXISCCTDATA199 1
			(pin SAXISCCTDATA199 output)
			(conn SAXISCCTDATA199 SAXISCCTDATA199 ==> PCIE_3_0 SAXISCCTDATA199)
		)
		(element SAXISCCTDATA200 1
			(pin SAXISCCTDATA200 output)
			(conn SAXISCCTDATA200 SAXISCCTDATA200 ==> PCIE_3_0 SAXISCCTDATA200)
		)
		(element SAXISCCTDATA201 1
			(pin SAXISCCTDATA201 output)
			(conn SAXISCCTDATA201 SAXISCCTDATA201 ==> PCIE_3_0 SAXISCCTDATA201)
		)
		(element SAXISCCTDATA202 1
			(pin SAXISCCTDATA202 output)
			(conn SAXISCCTDATA202 SAXISCCTDATA202 ==> PCIE_3_0 SAXISCCTDATA202)
		)
		(element SAXISCCTDATA203 1
			(pin SAXISCCTDATA203 output)
			(conn SAXISCCTDATA203 SAXISCCTDATA203 ==> PCIE_3_0 SAXISCCTDATA203)
		)
		(element SAXISCCTDATA204 1
			(pin SAXISCCTDATA204 output)
			(conn SAXISCCTDATA204 SAXISCCTDATA204 ==> PCIE_3_0 SAXISCCTDATA204)
		)
		(element SAXISCCTDATA205 1
			(pin SAXISCCTDATA205 output)
			(conn SAXISCCTDATA205 SAXISCCTDATA205 ==> PCIE_3_0 SAXISCCTDATA205)
		)
		(element SAXISCCTDATA206 1
			(pin SAXISCCTDATA206 output)
			(conn SAXISCCTDATA206 SAXISCCTDATA206 ==> PCIE_3_0 SAXISCCTDATA206)
		)
		(element SAXISCCTDATA207 1
			(pin SAXISCCTDATA207 output)
			(conn SAXISCCTDATA207 SAXISCCTDATA207 ==> PCIE_3_0 SAXISCCTDATA207)
		)
		(element SAXISCCTDATA208 1
			(pin SAXISCCTDATA208 output)
			(conn SAXISCCTDATA208 SAXISCCTDATA208 ==> PCIE_3_0 SAXISCCTDATA208)
		)
		(element SAXISCCTDATA209 1
			(pin SAXISCCTDATA209 output)
			(conn SAXISCCTDATA209 SAXISCCTDATA209 ==> PCIE_3_0 SAXISCCTDATA209)
		)
		(element SAXISCCTDATA210 1
			(pin SAXISCCTDATA210 output)
			(conn SAXISCCTDATA210 SAXISCCTDATA210 ==> PCIE_3_0 SAXISCCTDATA210)
		)
		(element SAXISCCTDATA211 1
			(pin SAXISCCTDATA211 output)
			(conn SAXISCCTDATA211 SAXISCCTDATA211 ==> PCIE_3_0 SAXISCCTDATA211)
		)
		(element SAXISCCTDATA212 1
			(pin SAXISCCTDATA212 output)
			(conn SAXISCCTDATA212 SAXISCCTDATA212 ==> PCIE_3_0 SAXISCCTDATA212)
		)
		(element SAXISCCTDATA213 1
			(pin SAXISCCTDATA213 output)
			(conn SAXISCCTDATA213 SAXISCCTDATA213 ==> PCIE_3_0 SAXISCCTDATA213)
		)
		(element SAXISCCTDATA214 1
			(pin SAXISCCTDATA214 output)
			(conn SAXISCCTDATA214 SAXISCCTDATA214 ==> PCIE_3_0 SAXISCCTDATA214)
		)
		(element SAXISCCTDATA215 1
			(pin SAXISCCTDATA215 output)
			(conn SAXISCCTDATA215 SAXISCCTDATA215 ==> PCIE_3_0 SAXISCCTDATA215)
		)
		(element SAXISCCTDATA216 1
			(pin SAXISCCTDATA216 output)
			(conn SAXISCCTDATA216 SAXISCCTDATA216 ==> PCIE_3_0 SAXISCCTDATA216)
		)
		(element SAXISCCTDATA217 1
			(pin SAXISCCTDATA217 output)
			(conn SAXISCCTDATA217 SAXISCCTDATA217 ==> PCIE_3_0 SAXISCCTDATA217)
		)
		(element SAXISCCTDATA218 1
			(pin SAXISCCTDATA218 output)
			(conn SAXISCCTDATA218 SAXISCCTDATA218 ==> PCIE_3_0 SAXISCCTDATA218)
		)
		(element SAXISCCTDATA219 1
			(pin SAXISCCTDATA219 output)
			(conn SAXISCCTDATA219 SAXISCCTDATA219 ==> PCIE_3_0 SAXISCCTDATA219)
		)
		(element SAXISCCTDATA220 1
			(pin SAXISCCTDATA220 output)
			(conn SAXISCCTDATA220 SAXISCCTDATA220 ==> PCIE_3_0 SAXISCCTDATA220)
		)
		(element SAXISCCTDATA221 1
			(pin SAXISCCTDATA221 output)
			(conn SAXISCCTDATA221 SAXISCCTDATA221 ==> PCIE_3_0 SAXISCCTDATA221)
		)
		(element SAXISCCTDATA222 1
			(pin SAXISCCTDATA222 output)
			(conn SAXISCCTDATA222 SAXISCCTDATA222 ==> PCIE_3_0 SAXISCCTDATA222)
		)
		(element SAXISCCTDATA223 1
			(pin SAXISCCTDATA223 output)
			(conn SAXISCCTDATA223 SAXISCCTDATA223 ==> PCIE_3_0 SAXISCCTDATA223)
		)
		(element SAXISCCTDATA224 1
			(pin SAXISCCTDATA224 output)
			(conn SAXISCCTDATA224 SAXISCCTDATA224 ==> PCIE_3_0 SAXISCCTDATA224)
		)
		(element SAXISCCTDATA225 1
			(pin SAXISCCTDATA225 output)
			(conn SAXISCCTDATA225 SAXISCCTDATA225 ==> PCIE_3_0 SAXISCCTDATA225)
		)
		(element SAXISCCTDATA226 1
			(pin SAXISCCTDATA226 output)
			(conn SAXISCCTDATA226 SAXISCCTDATA226 ==> PCIE_3_0 SAXISCCTDATA226)
		)
		(element SAXISCCTDATA227 1
			(pin SAXISCCTDATA227 output)
			(conn SAXISCCTDATA227 SAXISCCTDATA227 ==> PCIE_3_0 SAXISCCTDATA227)
		)
		(element SAXISCCTDATA228 1
			(pin SAXISCCTDATA228 output)
			(conn SAXISCCTDATA228 SAXISCCTDATA228 ==> PCIE_3_0 SAXISCCTDATA228)
		)
		(element SAXISCCTDATA229 1
			(pin SAXISCCTDATA229 output)
			(conn SAXISCCTDATA229 SAXISCCTDATA229 ==> PCIE_3_0 SAXISCCTDATA229)
		)
		(element SAXISCCTDATA230 1
			(pin SAXISCCTDATA230 output)
			(conn SAXISCCTDATA230 SAXISCCTDATA230 ==> PCIE_3_0 SAXISCCTDATA230)
		)
		(element SAXISCCTDATA231 1
			(pin SAXISCCTDATA231 output)
			(conn SAXISCCTDATA231 SAXISCCTDATA231 ==> PCIE_3_0 SAXISCCTDATA231)
		)
		(element SAXISCCTDATA232 1
			(pin SAXISCCTDATA232 output)
			(conn SAXISCCTDATA232 SAXISCCTDATA232 ==> PCIE_3_0 SAXISCCTDATA232)
		)
		(element SAXISCCTDATA233 1
			(pin SAXISCCTDATA233 output)
			(conn SAXISCCTDATA233 SAXISCCTDATA233 ==> PCIE_3_0 SAXISCCTDATA233)
		)
		(element SAXISCCTDATA234 1
			(pin SAXISCCTDATA234 output)
			(conn SAXISCCTDATA234 SAXISCCTDATA234 ==> PCIE_3_0 SAXISCCTDATA234)
		)
		(element SAXISCCTDATA235 1
			(pin SAXISCCTDATA235 output)
			(conn SAXISCCTDATA235 SAXISCCTDATA235 ==> PCIE_3_0 SAXISCCTDATA235)
		)
		(element SAXISCCTDATA236 1
			(pin SAXISCCTDATA236 output)
			(conn SAXISCCTDATA236 SAXISCCTDATA236 ==> PCIE_3_0 SAXISCCTDATA236)
		)
		(element SAXISCCTDATA237 1
			(pin SAXISCCTDATA237 output)
			(conn SAXISCCTDATA237 SAXISCCTDATA237 ==> PCIE_3_0 SAXISCCTDATA237)
		)
		(element SAXISCCTDATA238 1
			(pin SAXISCCTDATA238 output)
			(conn SAXISCCTDATA238 SAXISCCTDATA238 ==> PCIE_3_0 SAXISCCTDATA238)
		)
		(element SAXISCCTDATA239 1
			(pin SAXISCCTDATA239 output)
			(conn SAXISCCTDATA239 SAXISCCTDATA239 ==> PCIE_3_0 SAXISCCTDATA239)
		)
		(element SAXISCCTDATA240 1
			(pin SAXISCCTDATA240 output)
			(conn SAXISCCTDATA240 SAXISCCTDATA240 ==> PCIE_3_0 SAXISCCTDATA240)
		)
		(element SAXISCCTDATA241 1
			(pin SAXISCCTDATA241 output)
			(conn SAXISCCTDATA241 SAXISCCTDATA241 ==> PCIE_3_0 SAXISCCTDATA241)
		)
		(element SAXISCCTDATA242 1
			(pin SAXISCCTDATA242 output)
			(conn SAXISCCTDATA242 SAXISCCTDATA242 ==> PCIE_3_0 SAXISCCTDATA242)
		)
		(element SAXISCCTDATA243 1
			(pin SAXISCCTDATA243 output)
			(conn SAXISCCTDATA243 SAXISCCTDATA243 ==> PCIE_3_0 SAXISCCTDATA243)
		)
		(element SAXISCCTDATA244 1
			(pin SAXISCCTDATA244 output)
			(conn SAXISCCTDATA244 SAXISCCTDATA244 ==> PCIE_3_0 SAXISCCTDATA244)
		)
		(element SAXISCCTDATA245 1
			(pin SAXISCCTDATA245 output)
			(conn SAXISCCTDATA245 SAXISCCTDATA245 ==> PCIE_3_0 SAXISCCTDATA245)
		)
		(element SAXISCCTDATA246 1
			(pin SAXISCCTDATA246 output)
			(conn SAXISCCTDATA246 SAXISCCTDATA246 ==> PCIE_3_0 SAXISCCTDATA246)
		)
		(element SAXISCCTDATA247 1
			(pin SAXISCCTDATA247 output)
			(conn SAXISCCTDATA247 SAXISCCTDATA247 ==> PCIE_3_0 SAXISCCTDATA247)
		)
		(element SAXISCCTDATA248 1
			(pin SAXISCCTDATA248 output)
			(conn SAXISCCTDATA248 SAXISCCTDATA248 ==> PCIE_3_0 SAXISCCTDATA248)
		)
		(element SAXISCCTDATA249 1
			(pin SAXISCCTDATA249 output)
			(conn SAXISCCTDATA249 SAXISCCTDATA249 ==> PCIE_3_0 SAXISCCTDATA249)
		)
		(element SAXISCCTDATA250 1
			(pin SAXISCCTDATA250 output)
			(conn SAXISCCTDATA250 SAXISCCTDATA250 ==> PCIE_3_0 SAXISCCTDATA250)
		)
		(element SAXISCCTDATA251 1
			(pin SAXISCCTDATA251 output)
			(conn SAXISCCTDATA251 SAXISCCTDATA251 ==> PCIE_3_0 SAXISCCTDATA251)
		)
		(element SAXISCCTDATA252 1
			(pin SAXISCCTDATA252 output)
			(conn SAXISCCTDATA252 SAXISCCTDATA252 ==> PCIE_3_0 SAXISCCTDATA252)
		)
		(element SAXISCCTDATA253 1
			(pin SAXISCCTDATA253 output)
			(conn SAXISCCTDATA253 SAXISCCTDATA253 ==> PCIE_3_0 SAXISCCTDATA253)
		)
		(element SAXISCCTDATA254 1
			(pin SAXISCCTDATA254 output)
			(conn SAXISCCTDATA254 SAXISCCTDATA254 ==> PCIE_3_0 SAXISCCTDATA254)
		)
		(element SAXISCCTDATA255 1
			(pin SAXISCCTDATA255 output)
			(conn SAXISCCTDATA255 SAXISCCTDATA255 ==> PCIE_3_0 SAXISCCTDATA255)
		)
		(element SAXISCCTKEEP0 1
			(pin SAXISCCTKEEP0 output)
			(conn SAXISCCTKEEP0 SAXISCCTKEEP0 ==> PCIE_3_0 SAXISCCTKEEP0)
		)
		(element SAXISCCTKEEP1 1
			(pin SAXISCCTKEEP1 output)
			(conn SAXISCCTKEEP1 SAXISCCTKEEP1 ==> PCIE_3_0 SAXISCCTKEEP1)
		)
		(element SAXISCCTKEEP2 1
			(pin SAXISCCTKEEP2 output)
			(conn SAXISCCTKEEP2 SAXISCCTKEEP2 ==> PCIE_3_0 SAXISCCTKEEP2)
		)
		(element SAXISCCTKEEP3 1
			(pin SAXISCCTKEEP3 output)
			(conn SAXISCCTKEEP3 SAXISCCTKEEP3 ==> PCIE_3_0 SAXISCCTKEEP3)
		)
		(element SAXISCCTKEEP4 1
			(pin SAXISCCTKEEP4 output)
			(conn SAXISCCTKEEP4 SAXISCCTKEEP4 ==> PCIE_3_0 SAXISCCTKEEP4)
		)
		(element SAXISCCTKEEP5 1
			(pin SAXISCCTKEEP5 output)
			(conn SAXISCCTKEEP5 SAXISCCTKEEP5 ==> PCIE_3_0 SAXISCCTKEEP5)
		)
		(element SAXISCCTKEEP6 1
			(pin SAXISCCTKEEP6 output)
			(conn SAXISCCTKEEP6 SAXISCCTKEEP6 ==> PCIE_3_0 SAXISCCTKEEP6)
		)
		(element SAXISCCTKEEP7 1
			(pin SAXISCCTKEEP7 output)
			(conn SAXISCCTKEEP7 SAXISCCTKEEP7 ==> PCIE_3_0 SAXISCCTKEEP7)
		)
		(element SAXISCCTLAST 1
			(pin SAXISCCTLAST output)
			(conn SAXISCCTLAST SAXISCCTLAST ==> PCIE_3_0 SAXISCCTLAST)
		)
		(element SAXISCCTREADY0 1
			(pin SAXISCCTREADY0 input)
			(conn SAXISCCTREADY0 SAXISCCTREADY0 <== PCIE_3_0 SAXISCCTREADY0)
		)
		(element SAXISCCTREADY1 1
			(pin SAXISCCTREADY1 input)
			(conn SAXISCCTREADY1 SAXISCCTREADY1 <== PCIE_3_0 SAXISCCTREADY1)
		)
		(element SAXISCCTREADY2 1
			(pin SAXISCCTREADY2 input)
			(conn SAXISCCTREADY2 SAXISCCTREADY2 <== PCIE_3_0 SAXISCCTREADY2)
		)
		(element SAXISCCTREADY3 1
			(pin SAXISCCTREADY3 input)
			(conn SAXISCCTREADY3 SAXISCCTREADY3 <== PCIE_3_0 SAXISCCTREADY3)
		)
		(element SAXISCCTUSER0 1
			(pin SAXISCCTUSER0 output)
			(conn SAXISCCTUSER0 SAXISCCTUSER0 ==> PCIE_3_0 SAXISCCTUSER0)
		)
		(element SAXISCCTUSER1 1
			(pin SAXISCCTUSER1 output)
			(conn SAXISCCTUSER1 SAXISCCTUSER1 ==> PCIE_3_0 SAXISCCTUSER1)
		)
		(element SAXISCCTUSER2 1
			(pin SAXISCCTUSER2 output)
			(conn SAXISCCTUSER2 SAXISCCTUSER2 ==> PCIE_3_0 SAXISCCTUSER2)
		)
		(element SAXISCCTUSER3 1
			(pin SAXISCCTUSER3 output)
			(conn SAXISCCTUSER3 SAXISCCTUSER3 ==> PCIE_3_0 SAXISCCTUSER3)
		)
		(element SAXISCCTUSER4 1
			(pin SAXISCCTUSER4 output)
			(conn SAXISCCTUSER4 SAXISCCTUSER4 ==> PCIE_3_0 SAXISCCTUSER4)
		)
		(element SAXISCCTUSER5 1
			(pin SAXISCCTUSER5 output)
			(conn SAXISCCTUSER5 SAXISCCTUSER5 ==> PCIE_3_0 SAXISCCTUSER5)
		)
		(element SAXISCCTUSER6 1
			(pin SAXISCCTUSER6 output)
			(conn SAXISCCTUSER6 SAXISCCTUSER6 ==> PCIE_3_0 SAXISCCTUSER6)
		)
		(element SAXISCCTUSER7 1
			(pin SAXISCCTUSER7 output)
			(conn SAXISCCTUSER7 SAXISCCTUSER7 ==> PCIE_3_0 SAXISCCTUSER7)
		)
		(element SAXISCCTUSER8 1
			(pin SAXISCCTUSER8 output)
			(conn SAXISCCTUSER8 SAXISCCTUSER8 ==> PCIE_3_0 SAXISCCTUSER8)
		)
		(element SAXISCCTUSER9 1
			(pin SAXISCCTUSER9 output)
			(conn SAXISCCTUSER9 SAXISCCTUSER9 ==> PCIE_3_0 SAXISCCTUSER9)
		)
		(element SAXISCCTUSER10 1
			(pin SAXISCCTUSER10 output)
			(conn SAXISCCTUSER10 SAXISCCTUSER10 ==> PCIE_3_0 SAXISCCTUSER10)
		)
		(element SAXISCCTUSER11 1
			(pin SAXISCCTUSER11 output)
			(conn SAXISCCTUSER11 SAXISCCTUSER11 ==> PCIE_3_0 SAXISCCTUSER11)
		)
		(element SAXISCCTUSER12 1
			(pin SAXISCCTUSER12 output)
			(conn SAXISCCTUSER12 SAXISCCTUSER12 ==> PCIE_3_0 SAXISCCTUSER12)
		)
		(element SAXISCCTUSER13 1
			(pin SAXISCCTUSER13 output)
			(conn SAXISCCTUSER13 SAXISCCTUSER13 ==> PCIE_3_0 SAXISCCTUSER13)
		)
		(element SAXISCCTUSER14 1
			(pin SAXISCCTUSER14 output)
			(conn SAXISCCTUSER14 SAXISCCTUSER14 ==> PCIE_3_0 SAXISCCTUSER14)
		)
		(element SAXISCCTUSER15 1
			(pin SAXISCCTUSER15 output)
			(conn SAXISCCTUSER15 SAXISCCTUSER15 ==> PCIE_3_0 SAXISCCTUSER15)
		)
		(element SAXISCCTUSER16 1
			(pin SAXISCCTUSER16 output)
			(conn SAXISCCTUSER16 SAXISCCTUSER16 ==> PCIE_3_0 SAXISCCTUSER16)
		)
		(element SAXISCCTUSER17 1
			(pin SAXISCCTUSER17 output)
			(conn SAXISCCTUSER17 SAXISCCTUSER17 ==> PCIE_3_0 SAXISCCTUSER17)
		)
		(element SAXISCCTUSER18 1
			(pin SAXISCCTUSER18 output)
			(conn SAXISCCTUSER18 SAXISCCTUSER18 ==> PCIE_3_0 SAXISCCTUSER18)
		)
		(element SAXISCCTUSER19 1
			(pin SAXISCCTUSER19 output)
			(conn SAXISCCTUSER19 SAXISCCTUSER19 ==> PCIE_3_0 SAXISCCTUSER19)
		)
		(element SAXISCCTUSER20 1
			(pin SAXISCCTUSER20 output)
			(conn SAXISCCTUSER20 SAXISCCTUSER20 ==> PCIE_3_0 SAXISCCTUSER20)
		)
		(element SAXISCCTUSER21 1
			(pin SAXISCCTUSER21 output)
			(conn SAXISCCTUSER21 SAXISCCTUSER21 ==> PCIE_3_0 SAXISCCTUSER21)
		)
		(element SAXISCCTUSER22 1
			(pin SAXISCCTUSER22 output)
			(conn SAXISCCTUSER22 SAXISCCTUSER22 ==> PCIE_3_0 SAXISCCTUSER22)
		)
		(element SAXISCCTUSER23 1
			(pin SAXISCCTUSER23 output)
			(conn SAXISCCTUSER23 SAXISCCTUSER23 ==> PCIE_3_0 SAXISCCTUSER23)
		)
		(element SAXISCCTUSER24 1
			(pin SAXISCCTUSER24 output)
			(conn SAXISCCTUSER24 SAXISCCTUSER24 ==> PCIE_3_0 SAXISCCTUSER24)
		)
		(element SAXISCCTUSER25 1
			(pin SAXISCCTUSER25 output)
			(conn SAXISCCTUSER25 SAXISCCTUSER25 ==> PCIE_3_0 SAXISCCTUSER25)
		)
		(element SAXISCCTUSER26 1
			(pin SAXISCCTUSER26 output)
			(conn SAXISCCTUSER26 SAXISCCTUSER26 ==> PCIE_3_0 SAXISCCTUSER26)
		)
		(element SAXISCCTUSER27 1
			(pin SAXISCCTUSER27 output)
			(conn SAXISCCTUSER27 SAXISCCTUSER27 ==> PCIE_3_0 SAXISCCTUSER27)
		)
		(element SAXISCCTUSER28 1
			(pin SAXISCCTUSER28 output)
			(conn SAXISCCTUSER28 SAXISCCTUSER28 ==> PCIE_3_0 SAXISCCTUSER28)
		)
		(element SAXISCCTUSER29 1
			(pin SAXISCCTUSER29 output)
			(conn SAXISCCTUSER29 SAXISCCTUSER29 ==> PCIE_3_0 SAXISCCTUSER29)
		)
		(element SAXISCCTUSER30 1
			(pin SAXISCCTUSER30 output)
			(conn SAXISCCTUSER30 SAXISCCTUSER30 ==> PCIE_3_0 SAXISCCTUSER30)
		)
		(element SAXISCCTUSER31 1
			(pin SAXISCCTUSER31 output)
			(conn SAXISCCTUSER31 SAXISCCTUSER31 ==> PCIE_3_0 SAXISCCTUSER31)
		)
		(element SAXISCCTUSER32 1
			(pin SAXISCCTUSER32 output)
			(conn SAXISCCTUSER32 SAXISCCTUSER32 ==> PCIE_3_0 SAXISCCTUSER32)
		)
		(element SAXISCCTVALID 1
			(pin SAXISCCTVALID output)
			(conn SAXISCCTVALID SAXISCCTVALID ==> PCIE_3_0 SAXISCCTVALID)
		)
		(element SAXISRQTDATA0 1
			(pin SAXISRQTDATA0 output)
			(conn SAXISRQTDATA0 SAXISRQTDATA0 ==> PCIE_3_0 SAXISRQTDATA0)
		)
		(element SAXISRQTDATA1 1
			(pin SAXISRQTDATA1 output)
			(conn SAXISRQTDATA1 SAXISRQTDATA1 ==> PCIE_3_0 SAXISRQTDATA1)
		)
		(element SAXISRQTDATA2 1
			(pin SAXISRQTDATA2 output)
			(conn SAXISRQTDATA2 SAXISRQTDATA2 ==> PCIE_3_0 SAXISRQTDATA2)
		)
		(element SAXISRQTDATA3 1
			(pin SAXISRQTDATA3 output)
			(conn SAXISRQTDATA3 SAXISRQTDATA3 ==> PCIE_3_0 SAXISRQTDATA3)
		)
		(element SAXISRQTDATA4 1
			(pin SAXISRQTDATA4 output)
			(conn SAXISRQTDATA4 SAXISRQTDATA4 ==> PCIE_3_0 SAXISRQTDATA4)
		)
		(element SAXISRQTDATA5 1
			(pin SAXISRQTDATA5 output)
			(conn SAXISRQTDATA5 SAXISRQTDATA5 ==> PCIE_3_0 SAXISRQTDATA5)
		)
		(element SAXISRQTDATA6 1
			(pin SAXISRQTDATA6 output)
			(conn SAXISRQTDATA6 SAXISRQTDATA6 ==> PCIE_3_0 SAXISRQTDATA6)
		)
		(element SAXISRQTDATA7 1
			(pin SAXISRQTDATA7 output)
			(conn SAXISRQTDATA7 SAXISRQTDATA7 ==> PCIE_3_0 SAXISRQTDATA7)
		)
		(element SAXISRQTDATA8 1
			(pin SAXISRQTDATA8 output)
			(conn SAXISRQTDATA8 SAXISRQTDATA8 ==> PCIE_3_0 SAXISRQTDATA8)
		)
		(element SAXISRQTDATA9 1
			(pin SAXISRQTDATA9 output)
			(conn SAXISRQTDATA9 SAXISRQTDATA9 ==> PCIE_3_0 SAXISRQTDATA9)
		)
		(element SAXISRQTDATA10 1
			(pin SAXISRQTDATA10 output)
			(conn SAXISRQTDATA10 SAXISRQTDATA10 ==> PCIE_3_0 SAXISRQTDATA10)
		)
		(element SAXISRQTDATA11 1
			(pin SAXISRQTDATA11 output)
			(conn SAXISRQTDATA11 SAXISRQTDATA11 ==> PCIE_3_0 SAXISRQTDATA11)
		)
		(element SAXISRQTDATA12 1
			(pin SAXISRQTDATA12 output)
			(conn SAXISRQTDATA12 SAXISRQTDATA12 ==> PCIE_3_0 SAXISRQTDATA12)
		)
		(element SAXISRQTDATA13 1
			(pin SAXISRQTDATA13 output)
			(conn SAXISRQTDATA13 SAXISRQTDATA13 ==> PCIE_3_0 SAXISRQTDATA13)
		)
		(element SAXISRQTDATA14 1
			(pin SAXISRQTDATA14 output)
			(conn SAXISRQTDATA14 SAXISRQTDATA14 ==> PCIE_3_0 SAXISRQTDATA14)
		)
		(element SAXISRQTDATA15 1
			(pin SAXISRQTDATA15 output)
			(conn SAXISRQTDATA15 SAXISRQTDATA15 ==> PCIE_3_0 SAXISRQTDATA15)
		)
		(element SAXISRQTDATA16 1
			(pin SAXISRQTDATA16 output)
			(conn SAXISRQTDATA16 SAXISRQTDATA16 ==> PCIE_3_0 SAXISRQTDATA16)
		)
		(element SAXISRQTDATA17 1
			(pin SAXISRQTDATA17 output)
			(conn SAXISRQTDATA17 SAXISRQTDATA17 ==> PCIE_3_0 SAXISRQTDATA17)
		)
		(element SAXISRQTDATA18 1
			(pin SAXISRQTDATA18 output)
			(conn SAXISRQTDATA18 SAXISRQTDATA18 ==> PCIE_3_0 SAXISRQTDATA18)
		)
		(element SAXISRQTDATA19 1
			(pin SAXISRQTDATA19 output)
			(conn SAXISRQTDATA19 SAXISRQTDATA19 ==> PCIE_3_0 SAXISRQTDATA19)
		)
		(element SAXISRQTDATA20 1
			(pin SAXISRQTDATA20 output)
			(conn SAXISRQTDATA20 SAXISRQTDATA20 ==> PCIE_3_0 SAXISRQTDATA20)
		)
		(element SAXISRQTDATA21 1
			(pin SAXISRQTDATA21 output)
			(conn SAXISRQTDATA21 SAXISRQTDATA21 ==> PCIE_3_0 SAXISRQTDATA21)
		)
		(element SAXISRQTDATA22 1
			(pin SAXISRQTDATA22 output)
			(conn SAXISRQTDATA22 SAXISRQTDATA22 ==> PCIE_3_0 SAXISRQTDATA22)
		)
		(element SAXISRQTDATA23 1
			(pin SAXISRQTDATA23 output)
			(conn SAXISRQTDATA23 SAXISRQTDATA23 ==> PCIE_3_0 SAXISRQTDATA23)
		)
		(element SAXISRQTDATA24 1
			(pin SAXISRQTDATA24 output)
			(conn SAXISRQTDATA24 SAXISRQTDATA24 ==> PCIE_3_0 SAXISRQTDATA24)
		)
		(element SAXISRQTDATA25 1
			(pin SAXISRQTDATA25 output)
			(conn SAXISRQTDATA25 SAXISRQTDATA25 ==> PCIE_3_0 SAXISRQTDATA25)
		)
		(element SAXISRQTDATA26 1
			(pin SAXISRQTDATA26 output)
			(conn SAXISRQTDATA26 SAXISRQTDATA26 ==> PCIE_3_0 SAXISRQTDATA26)
		)
		(element SAXISRQTDATA27 1
			(pin SAXISRQTDATA27 output)
			(conn SAXISRQTDATA27 SAXISRQTDATA27 ==> PCIE_3_0 SAXISRQTDATA27)
		)
		(element SAXISRQTDATA28 1
			(pin SAXISRQTDATA28 output)
			(conn SAXISRQTDATA28 SAXISRQTDATA28 ==> PCIE_3_0 SAXISRQTDATA28)
		)
		(element SAXISRQTDATA29 1
			(pin SAXISRQTDATA29 output)
			(conn SAXISRQTDATA29 SAXISRQTDATA29 ==> PCIE_3_0 SAXISRQTDATA29)
		)
		(element SAXISRQTDATA30 1
			(pin SAXISRQTDATA30 output)
			(conn SAXISRQTDATA30 SAXISRQTDATA30 ==> PCIE_3_0 SAXISRQTDATA30)
		)
		(element SAXISRQTDATA31 1
			(pin SAXISRQTDATA31 output)
			(conn SAXISRQTDATA31 SAXISRQTDATA31 ==> PCIE_3_0 SAXISRQTDATA31)
		)
		(element SAXISRQTDATA32 1
			(pin SAXISRQTDATA32 output)
			(conn SAXISRQTDATA32 SAXISRQTDATA32 ==> PCIE_3_0 SAXISRQTDATA32)
		)
		(element SAXISRQTDATA33 1
			(pin SAXISRQTDATA33 output)
			(conn SAXISRQTDATA33 SAXISRQTDATA33 ==> PCIE_3_0 SAXISRQTDATA33)
		)
		(element SAXISRQTDATA34 1
			(pin SAXISRQTDATA34 output)
			(conn SAXISRQTDATA34 SAXISRQTDATA34 ==> PCIE_3_0 SAXISRQTDATA34)
		)
		(element SAXISRQTDATA35 1
			(pin SAXISRQTDATA35 output)
			(conn SAXISRQTDATA35 SAXISRQTDATA35 ==> PCIE_3_0 SAXISRQTDATA35)
		)
		(element SAXISRQTDATA36 1
			(pin SAXISRQTDATA36 output)
			(conn SAXISRQTDATA36 SAXISRQTDATA36 ==> PCIE_3_0 SAXISRQTDATA36)
		)
		(element SAXISRQTDATA37 1
			(pin SAXISRQTDATA37 output)
			(conn SAXISRQTDATA37 SAXISRQTDATA37 ==> PCIE_3_0 SAXISRQTDATA37)
		)
		(element SAXISRQTDATA38 1
			(pin SAXISRQTDATA38 output)
			(conn SAXISRQTDATA38 SAXISRQTDATA38 ==> PCIE_3_0 SAXISRQTDATA38)
		)
		(element SAXISRQTDATA39 1
			(pin SAXISRQTDATA39 output)
			(conn SAXISRQTDATA39 SAXISRQTDATA39 ==> PCIE_3_0 SAXISRQTDATA39)
		)
		(element SAXISRQTDATA40 1
			(pin SAXISRQTDATA40 output)
			(conn SAXISRQTDATA40 SAXISRQTDATA40 ==> PCIE_3_0 SAXISRQTDATA40)
		)
		(element SAXISRQTDATA41 1
			(pin SAXISRQTDATA41 output)
			(conn SAXISRQTDATA41 SAXISRQTDATA41 ==> PCIE_3_0 SAXISRQTDATA41)
		)
		(element SAXISRQTDATA42 1
			(pin SAXISRQTDATA42 output)
			(conn SAXISRQTDATA42 SAXISRQTDATA42 ==> PCIE_3_0 SAXISRQTDATA42)
		)
		(element SAXISRQTDATA43 1
			(pin SAXISRQTDATA43 output)
			(conn SAXISRQTDATA43 SAXISRQTDATA43 ==> PCIE_3_0 SAXISRQTDATA43)
		)
		(element SAXISRQTDATA44 1
			(pin SAXISRQTDATA44 output)
			(conn SAXISRQTDATA44 SAXISRQTDATA44 ==> PCIE_3_0 SAXISRQTDATA44)
		)
		(element SAXISRQTDATA45 1
			(pin SAXISRQTDATA45 output)
			(conn SAXISRQTDATA45 SAXISRQTDATA45 ==> PCIE_3_0 SAXISRQTDATA45)
		)
		(element SAXISRQTDATA46 1
			(pin SAXISRQTDATA46 output)
			(conn SAXISRQTDATA46 SAXISRQTDATA46 ==> PCIE_3_0 SAXISRQTDATA46)
		)
		(element SAXISRQTDATA47 1
			(pin SAXISRQTDATA47 output)
			(conn SAXISRQTDATA47 SAXISRQTDATA47 ==> PCIE_3_0 SAXISRQTDATA47)
		)
		(element SAXISRQTDATA48 1
			(pin SAXISRQTDATA48 output)
			(conn SAXISRQTDATA48 SAXISRQTDATA48 ==> PCIE_3_0 SAXISRQTDATA48)
		)
		(element SAXISRQTDATA49 1
			(pin SAXISRQTDATA49 output)
			(conn SAXISRQTDATA49 SAXISRQTDATA49 ==> PCIE_3_0 SAXISRQTDATA49)
		)
		(element SAXISRQTDATA50 1
			(pin SAXISRQTDATA50 output)
			(conn SAXISRQTDATA50 SAXISRQTDATA50 ==> PCIE_3_0 SAXISRQTDATA50)
		)
		(element SAXISRQTDATA51 1
			(pin SAXISRQTDATA51 output)
			(conn SAXISRQTDATA51 SAXISRQTDATA51 ==> PCIE_3_0 SAXISRQTDATA51)
		)
		(element SAXISRQTDATA52 1
			(pin SAXISRQTDATA52 output)
			(conn SAXISRQTDATA52 SAXISRQTDATA52 ==> PCIE_3_0 SAXISRQTDATA52)
		)
		(element SAXISRQTDATA53 1
			(pin SAXISRQTDATA53 output)
			(conn SAXISRQTDATA53 SAXISRQTDATA53 ==> PCIE_3_0 SAXISRQTDATA53)
		)
		(element SAXISRQTDATA54 1
			(pin SAXISRQTDATA54 output)
			(conn SAXISRQTDATA54 SAXISRQTDATA54 ==> PCIE_3_0 SAXISRQTDATA54)
		)
		(element SAXISRQTDATA55 1
			(pin SAXISRQTDATA55 output)
			(conn SAXISRQTDATA55 SAXISRQTDATA55 ==> PCIE_3_0 SAXISRQTDATA55)
		)
		(element SAXISRQTDATA56 1
			(pin SAXISRQTDATA56 output)
			(conn SAXISRQTDATA56 SAXISRQTDATA56 ==> PCIE_3_0 SAXISRQTDATA56)
		)
		(element SAXISRQTDATA57 1
			(pin SAXISRQTDATA57 output)
			(conn SAXISRQTDATA57 SAXISRQTDATA57 ==> PCIE_3_0 SAXISRQTDATA57)
		)
		(element SAXISRQTDATA58 1
			(pin SAXISRQTDATA58 output)
			(conn SAXISRQTDATA58 SAXISRQTDATA58 ==> PCIE_3_0 SAXISRQTDATA58)
		)
		(element SAXISRQTDATA59 1
			(pin SAXISRQTDATA59 output)
			(conn SAXISRQTDATA59 SAXISRQTDATA59 ==> PCIE_3_0 SAXISRQTDATA59)
		)
		(element SAXISRQTDATA60 1
			(pin SAXISRQTDATA60 output)
			(conn SAXISRQTDATA60 SAXISRQTDATA60 ==> PCIE_3_0 SAXISRQTDATA60)
		)
		(element SAXISRQTDATA61 1
			(pin SAXISRQTDATA61 output)
			(conn SAXISRQTDATA61 SAXISRQTDATA61 ==> PCIE_3_0 SAXISRQTDATA61)
		)
		(element SAXISRQTDATA62 1
			(pin SAXISRQTDATA62 output)
			(conn SAXISRQTDATA62 SAXISRQTDATA62 ==> PCIE_3_0 SAXISRQTDATA62)
		)
		(element SAXISRQTDATA63 1
			(pin SAXISRQTDATA63 output)
			(conn SAXISRQTDATA63 SAXISRQTDATA63 ==> PCIE_3_0 SAXISRQTDATA63)
		)
		(element SAXISRQTDATA64 1
			(pin SAXISRQTDATA64 output)
			(conn SAXISRQTDATA64 SAXISRQTDATA64 ==> PCIE_3_0 SAXISRQTDATA64)
		)
		(element SAXISRQTDATA65 1
			(pin SAXISRQTDATA65 output)
			(conn SAXISRQTDATA65 SAXISRQTDATA65 ==> PCIE_3_0 SAXISRQTDATA65)
		)
		(element SAXISRQTDATA66 1
			(pin SAXISRQTDATA66 output)
			(conn SAXISRQTDATA66 SAXISRQTDATA66 ==> PCIE_3_0 SAXISRQTDATA66)
		)
		(element SAXISRQTDATA67 1
			(pin SAXISRQTDATA67 output)
			(conn SAXISRQTDATA67 SAXISRQTDATA67 ==> PCIE_3_0 SAXISRQTDATA67)
		)
		(element SAXISRQTDATA68 1
			(pin SAXISRQTDATA68 output)
			(conn SAXISRQTDATA68 SAXISRQTDATA68 ==> PCIE_3_0 SAXISRQTDATA68)
		)
		(element SAXISRQTDATA69 1
			(pin SAXISRQTDATA69 output)
			(conn SAXISRQTDATA69 SAXISRQTDATA69 ==> PCIE_3_0 SAXISRQTDATA69)
		)
		(element SAXISRQTDATA70 1
			(pin SAXISRQTDATA70 output)
			(conn SAXISRQTDATA70 SAXISRQTDATA70 ==> PCIE_3_0 SAXISRQTDATA70)
		)
		(element SAXISRQTDATA71 1
			(pin SAXISRQTDATA71 output)
			(conn SAXISRQTDATA71 SAXISRQTDATA71 ==> PCIE_3_0 SAXISRQTDATA71)
		)
		(element SAXISRQTDATA72 1
			(pin SAXISRQTDATA72 output)
			(conn SAXISRQTDATA72 SAXISRQTDATA72 ==> PCIE_3_0 SAXISRQTDATA72)
		)
		(element SAXISRQTDATA73 1
			(pin SAXISRQTDATA73 output)
			(conn SAXISRQTDATA73 SAXISRQTDATA73 ==> PCIE_3_0 SAXISRQTDATA73)
		)
		(element SAXISRQTDATA74 1
			(pin SAXISRQTDATA74 output)
			(conn SAXISRQTDATA74 SAXISRQTDATA74 ==> PCIE_3_0 SAXISRQTDATA74)
		)
		(element SAXISRQTDATA75 1
			(pin SAXISRQTDATA75 output)
			(conn SAXISRQTDATA75 SAXISRQTDATA75 ==> PCIE_3_0 SAXISRQTDATA75)
		)
		(element SAXISRQTDATA76 1
			(pin SAXISRQTDATA76 output)
			(conn SAXISRQTDATA76 SAXISRQTDATA76 ==> PCIE_3_0 SAXISRQTDATA76)
		)
		(element SAXISRQTDATA77 1
			(pin SAXISRQTDATA77 output)
			(conn SAXISRQTDATA77 SAXISRQTDATA77 ==> PCIE_3_0 SAXISRQTDATA77)
		)
		(element SAXISRQTDATA78 1
			(pin SAXISRQTDATA78 output)
			(conn SAXISRQTDATA78 SAXISRQTDATA78 ==> PCIE_3_0 SAXISRQTDATA78)
		)
		(element SAXISRQTDATA79 1
			(pin SAXISRQTDATA79 output)
			(conn SAXISRQTDATA79 SAXISRQTDATA79 ==> PCIE_3_0 SAXISRQTDATA79)
		)
		(element SAXISRQTDATA80 1
			(pin SAXISRQTDATA80 output)
			(conn SAXISRQTDATA80 SAXISRQTDATA80 ==> PCIE_3_0 SAXISRQTDATA80)
		)
		(element SAXISRQTDATA81 1
			(pin SAXISRQTDATA81 output)
			(conn SAXISRQTDATA81 SAXISRQTDATA81 ==> PCIE_3_0 SAXISRQTDATA81)
		)
		(element SAXISRQTDATA82 1
			(pin SAXISRQTDATA82 output)
			(conn SAXISRQTDATA82 SAXISRQTDATA82 ==> PCIE_3_0 SAXISRQTDATA82)
		)
		(element SAXISRQTDATA83 1
			(pin SAXISRQTDATA83 output)
			(conn SAXISRQTDATA83 SAXISRQTDATA83 ==> PCIE_3_0 SAXISRQTDATA83)
		)
		(element SAXISRQTDATA84 1
			(pin SAXISRQTDATA84 output)
			(conn SAXISRQTDATA84 SAXISRQTDATA84 ==> PCIE_3_0 SAXISRQTDATA84)
		)
		(element SAXISRQTDATA85 1
			(pin SAXISRQTDATA85 output)
			(conn SAXISRQTDATA85 SAXISRQTDATA85 ==> PCIE_3_0 SAXISRQTDATA85)
		)
		(element SAXISRQTDATA86 1
			(pin SAXISRQTDATA86 output)
			(conn SAXISRQTDATA86 SAXISRQTDATA86 ==> PCIE_3_0 SAXISRQTDATA86)
		)
		(element SAXISRQTDATA87 1
			(pin SAXISRQTDATA87 output)
			(conn SAXISRQTDATA87 SAXISRQTDATA87 ==> PCIE_3_0 SAXISRQTDATA87)
		)
		(element SAXISRQTDATA88 1
			(pin SAXISRQTDATA88 output)
			(conn SAXISRQTDATA88 SAXISRQTDATA88 ==> PCIE_3_0 SAXISRQTDATA88)
		)
		(element SAXISRQTDATA89 1
			(pin SAXISRQTDATA89 output)
			(conn SAXISRQTDATA89 SAXISRQTDATA89 ==> PCIE_3_0 SAXISRQTDATA89)
		)
		(element SAXISRQTDATA90 1
			(pin SAXISRQTDATA90 output)
			(conn SAXISRQTDATA90 SAXISRQTDATA90 ==> PCIE_3_0 SAXISRQTDATA90)
		)
		(element SAXISRQTDATA91 1
			(pin SAXISRQTDATA91 output)
			(conn SAXISRQTDATA91 SAXISRQTDATA91 ==> PCIE_3_0 SAXISRQTDATA91)
		)
		(element SAXISRQTDATA92 1
			(pin SAXISRQTDATA92 output)
			(conn SAXISRQTDATA92 SAXISRQTDATA92 ==> PCIE_3_0 SAXISRQTDATA92)
		)
		(element SAXISRQTDATA93 1
			(pin SAXISRQTDATA93 output)
			(conn SAXISRQTDATA93 SAXISRQTDATA93 ==> PCIE_3_0 SAXISRQTDATA93)
		)
		(element SAXISRQTDATA94 1
			(pin SAXISRQTDATA94 output)
			(conn SAXISRQTDATA94 SAXISRQTDATA94 ==> PCIE_3_0 SAXISRQTDATA94)
		)
		(element SAXISRQTDATA95 1
			(pin SAXISRQTDATA95 output)
			(conn SAXISRQTDATA95 SAXISRQTDATA95 ==> PCIE_3_0 SAXISRQTDATA95)
		)
		(element SAXISRQTDATA96 1
			(pin SAXISRQTDATA96 output)
			(conn SAXISRQTDATA96 SAXISRQTDATA96 ==> PCIE_3_0 SAXISRQTDATA96)
		)
		(element SAXISRQTDATA97 1
			(pin SAXISRQTDATA97 output)
			(conn SAXISRQTDATA97 SAXISRQTDATA97 ==> PCIE_3_0 SAXISRQTDATA97)
		)
		(element SAXISRQTDATA98 1
			(pin SAXISRQTDATA98 output)
			(conn SAXISRQTDATA98 SAXISRQTDATA98 ==> PCIE_3_0 SAXISRQTDATA98)
		)
		(element SAXISRQTDATA99 1
			(pin SAXISRQTDATA99 output)
			(conn SAXISRQTDATA99 SAXISRQTDATA99 ==> PCIE_3_0 SAXISRQTDATA99)
		)
		(element SAXISRQTDATA100 1
			(pin SAXISRQTDATA100 output)
			(conn SAXISRQTDATA100 SAXISRQTDATA100 ==> PCIE_3_0 SAXISRQTDATA100)
		)
		(element SAXISRQTDATA101 1
			(pin SAXISRQTDATA101 output)
			(conn SAXISRQTDATA101 SAXISRQTDATA101 ==> PCIE_3_0 SAXISRQTDATA101)
		)
		(element SAXISRQTDATA102 1
			(pin SAXISRQTDATA102 output)
			(conn SAXISRQTDATA102 SAXISRQTDATA102 ==> PCIE_3_0 SAXISRQTDATA102)
		)
		(element SAXISRQTDATA103 1
			(pin SAXISRQTDATA103 output)
			(conn SAXISRQTDATA103 SAXISRQTDATA103 ==> PCIE_3_0 SAXISRQTDATA103)
		)
		(element SAXISRQTDATA104 1
			(pin SAXISRQTDATA104 output)
			(conn SAXISRQTDATA104 SAXISRQTDATA104 ==> PCIE_3_0 SAXISRQTDATA104)
		)
		(element SAXISRQTDATA105 1
			(pin SAXISRQTDATA105 output)
			(conn SAXISRQTDATA105 SAXISRQTDATA105 ==> PCIE_3_0 SAXISRQTDATA105)
		)
		(element SAXISRQTDATA106 1
			(pin SAXISRQTDATA106 output)
			(conn SAXISRQTDATA106 SAXISRQTDATA106 ==> PCIE_3_0 SAXISRQTDATA106)
		)
		(element SAXISRQTDATA107 1
			(pin SAXISRQTDATA107 output)
			(conn SAXISRQTDATA107 SAXISRQTDATA107 ==> PCIE_3_0 SAXISRQTDATA107)
		)
		(element SAXISRQTDATA108 1
			(pin SAXISRQTDATA108 output)
			(conn SAXISRQTDATA108 SAXISRQTDATA108 ==> PCIE_3_0 SAXISRQTDATA108)
		)
		(element SAXISRQTDATA109 1
			(pin SAXISRQTDATA109 output)
			(conn SAXISRQTDATA109 SAXISRQTDATA109 ==> PCIE_3_0 SAXISRQTDATA109)
		)
		(element SAXISRQTDATA110 1
			(pin SAXISRQTDATA110 output)
			(conn SAXISRQTDATA110 SAXISRQTDATA110 ==> PCIE_3_0 SAXISRQTDATA110)
		)
		(element SAXISRQTDATA111 1
			(pin SAXISRQTDATA111 output)
			(conn SAXISRQTDATA111 SAXISRQTDATA111 ==> PCIE_3_0 SAXISRQTDATA111)
		)
		(element SAXISRQTDATA112 1
			(pin SAXISRQTDATA112 output)
			(conn SAXISRQTDATA112 SAXISRQTDATA112 ==> PCIE_3_0 SAXISRQTDATA112)
		)
		(element SAXISRQTDATA113 1
			(pin SAXISRQTDATA113 output)
			(conn SAXISRQTDATA113 SAXISRQTDATA113 ==> PCIE_3_0 SAXISRQTDATA113)
		)
		(element SAXISRQTDATA114 1
			(pin SAXISRQTDATA114 output)
			(conn SAXISRQTDATA114 SAXISRQTDATA114 ==> PCIE_3_0 SAXISRQTDATA114)
		)
		(element SAXISRQTDATA115 1
			(pin SAXISRQTDATA115 output)
			(conn SAXISRQTDATA115 SAXISRQTDATA115 ==> PCIE_3_0 SAXISRQTDATA115)
		)
		(element SAXISRQTDATA116 1
			(pin SAXISRQTDATA116 output)
			(conn SAXISRQTDATA116 SAXISRQTDATA116 ==> PCIE_3_0 SAXISRQTDATA116)
		)
		(element SAXISRQTDATA117 1
			(pin SAXISRQTDATA117 output)
			(conn SAXISRQTDATA117 SAXISRQTDATA117 ==> PCIE_3_0 SAXISRQTDATA117)
		)
		(element SAXISRQTDATA118 1
			(pin SAXISRQTDATA118 output)
			(conn SAXISRQTDATA118 SAXISRQTDATA118 ==> PCIE_3_0 SAXISRQTDATA118)
		)
		(element SAXISRQTDATA119 1
			(pin SAXISRQTDATA119 output)
			(conn SAXISRQTDATA119 SAXISRQTDATA119 ==> PCIE_3_0 SAXISRQTDATA119)
		)
		(element SAXISRQTDATA120 1
			(pin SAXISRQTDATA120 output)
			(conn SAXISRQTDATA120 SAXISRQTDATA120 ==> PCIE_3_0 SAXISRQTDATA120)
		)
		(element SAXISRQTDATA121 1
			(pin SAXISRQTDATA121 output)
			(conn SAXISRQTDATA121 SAXISRQTDATA121 ==> PCIE_3_0 SAXISRQTDATA121)
		)
		(element SAXISRQTDATA122 1
			(pin SAXISRQTDATA122 output)
			(conn SAXISRQTDATA122 SAXISRQTDATA122 ==> PCIE_3_0 SAXISRQTDATA122)
		)
		(element SAXISRQTDATA123 1
			(pin SAXISRQTDATA123 output)
			(conn SAXISRQTDATA123 SAXISRQTDATA123 ==> PCIE_3_0 SAXISRQTDATA123)
		)
		(element SAXISRQTDATA124 1
			(pin SAXISRQTDATA124 output)
			(conn SAXISRQTDATA124 SAXISRQTDATA124 ==> PCIE_3_0 SAXISRQTDATA124)
		)
		(element SAXISRQTDATA125 1
			(pin SAXISRQTDATA125 output)
			(conn SAXISRQTDATA125 SAXISRQTDATA125 ==> PCIE_3_0 SAXISRQTDATA125)
		)
		(element SAXISRQTDATA126 1
			(pin SAXISRQTDATA126 output)
			(conn SAXISRQTDATA126 SAXISRQTDATA126 ==> PCIE_3_0 SAXISRQTDATA126)
		)
		(element SAXISRQTDATA127 1
			(pin SAXISRQTDATA127 output)
			(conn SAXISRQTDATA127 SAXISRQTDATA127 ==> PCIE_3_0 SAXISRQTDATA127)
		)
		(element SAXISRQTDATA128 1
			(pin SAXISRQTDATA128 output)
			(conn SAXISRQTDATA128 SAXISRQTDATA128 ==> PCIE_3_0 SAXISRQTDATA128)
		)
		(element SAXISRQTDATA129 1
			(pin SAXISRQTDATA129 output)
			(conn SAXISRQTDATA129 SAXISRQTDATA129 ==> PCIE_3_0 SAXISRQTDATA129)
		)
		(element SAXISRQTDATA130 1
			(pin SAXISRQTDATA130 output)
			(conn SAXISRQTDATA130 SAXISRQTDATA130 ==> PCIE_3_0 SAXISRQTDATA130)
		)
		(element SAXISRQTDATA131 1
			(pin SAXISRQTDATA131 output)
			(conn SAXISRQTDATA131 SAXISRQTDATA131 ==> PCIE_3_0 SAXISRQTDATA131)
		)
		(element SAXISRQTDATA132 1
			(pin SAXISRQTDATA132 output)
			(conn SAXISRQTDATA132 SAXISRQTDATA132 ==> PCIE_3_0 SAXISRQTDATA132)
		)
		(element SAXISRQTDATA133 1
			(pin SAXISRQTDATA133 output)
			(conn SAXISRQTDATA133 SAXISRQTDATA133 ==> PCIE_3_0 SAXISRQTDATA133)
		)
		(element SAXISRQTDATA134 1
			(pin SAXISRQTDATA134 output)
			(conn SAXISRQTDATA134 SAXISRQTDATA134 ==> PCIE_3_0 SAXISRQTDATA134)
		)
		(element SAXISRQTDATA135 1
			(pin SAXISRQTDATA135 output)
			(conn SAXISRQTDATA135 SAXISRQTDATA135 ==> PCIE_3_0 SAXISRQTDATA135)
		)
		(element SAXISRQTDATA136 1
			(pin SAXISRQTDATA136 output)
			(conn SAXISRQTDATA136 SAXISRQTDATA136 ==> PCIE_3_0 SAXISRQTDATA136)
		)
		(element SAXISRQTDATA137 1
			(pin SAXISRQTDATA137 output)
			(conn SAXISRQTDATA137 SAXISRQTDATA137 ==> PCIE_3_0 SAXISRQTDATA137)
		)
		(element SAXISRQTDATA138 1
			(pin SAXISRQTDATA138 output)
			(conn SAXISRQTDATA138 SAXISRQTDATA138 ==> PCIE_3_0 SAXISRQTDATA138)
		)
		(element SAXISRQTDATA139 1
			(pin SAXISRQTDATA139 output)
			(conn SAXISRQTDATA139 SAXISRQTDATA139 ==> PCIE_3_0 SAXISRQTDATA139)
		)
		(element SAXISRQTDATA140 1
			(pin SAXISRQTDATA140 output)
			(conn SAXISRQTDATA140 SAXISRQTDATA140 ==> PCIE_3_0 SAXISRQTDATA140)
		)
		(element SAXISRQTDATA141 1
			(pin SAXISRQTDATA141 output)
			(conn SAXISRQTDATA141 SAXISRQTDATA141 ==> PCIE_3_0 SAXISRQTDATA141)
		)
		(element SAXISRQTDATA142 1
			(pin SAXISRQTDATA142 output)
			(conn SAXISRQTDATA142 SAXISRQTDATA142 ==> PCIE_3_0 SAXISRQTDATA142)
		)
		(element SAXISRQTDATA143 1
			(pin SAXISRQTDATA143 output)
			(conn SAXISRQTDATA143 SAXISRQTDATA143 ==> PCIE_3_0 SAXISRQTDATA143)
		)
		(element SAXISRQTDATA144 1
			(pin SAXISRQTDATA144 output)
			(conn SAXISRQTDATA144 SAXISRQTDATA144 ==> PCIE_3_0 SAXISRQTDATA144)
		)
		(element SAXISRQTDATA145 1
			(pin SAXISRQTDATA145 output)
			(conn SAXISRQTDATA145 SAXISRQTDATA145 ==> PCIE_3_0 SAXISRQTDATA145)
		)
		(element SAXISRQTDATA146 1
			(pin SAXISRQTDATA146 output)
			(conn SAXISRQTDATA146 SAXISRQTDATA146 ==> PCIE_3_0 SAXISRQTDATA146)
		)
		(element SAXISRQTDATA147 1
			(pin SAXISRQTDATA147 output)
			(conn SAXISRQTDATA147 SAXISRQTDATA147 ==> PCIE_3_0 SAXISRQTDATA147)
		)
		(element SAXISRQTDATA148 1
			(pin SAXISRQTDATA148 output)
			(conn SAXISRQTDATA148 SAXISRQTDATA148 ==> PCIE_3_0 SAXISRQTDATA148)
		)
		(element SAXISRQTDATA149 1
			(pin SAXISRQTDATA149 output)
			(conn SAXISRQTDATA149 SAXISRQTDATA149 ==> PCIE_3_0 SAXISRQTDATA149)
		)
		(element SAXISRQTDATA150 1
			(pin SAXISRQTDATA150 output)
			(conn SAXISRQTDATA150 SAXISRQTDATA150 ==> PCIE_3_0 SAXISRQTDATA150)
		)
		(element SAXISRQTDATA151 1
			(pin SAXISRQTDATA151 output)
			(conn SAXISRQTDATA151 SAXISRQTDATA151 ==> PCIE_3_0 SAXISRQTDATA151)
		)
		(element SAXISRQTDATA152 1
			(pin SAXISRQTDATA152 output)
			(conn SAXISRQTDATA152 SAXISRQTDATA152 ==> PCIE_3_0 SAXISRQTDATA152)
		)
		(element SAXISRQTDATA153 1
			(pin SAXISRQTDATA153 output)
			(conn SAXISRQTDATA153 SAXISRQTDATA153 ==> PCIE_3_0 SAXISRQTDATA153)
		)
		(element SAXISRQTDATA154 1
			(pin SAXISRQTDATA154 output)
			(conn SAXISRQTDATA154 SAXISRQTDATA154 ==> PCIE_3_0 SAXISRQTDATA154)
		)
		(element SAXISRQTDATA155 1
			(pin SAXISRQTDATA155 output)
			(conn SAXISRQTDATA155 SAXISRQTDATA155 ==> PCIE_3_0 SAXISRQTDATA155)
		)
		(element SAXISRQTDATA156 1
			(pin SAXISRQTDATA156 output)
			(conn SAXISRQTDATA156 SAXISRQTDATA156 ==> PCIE_3_0 SAXISRQTDATA156)
		)
		(element SAXISRQTDATA157 1
			(pin SAXISRQTDATA157 output)
			(conn SAXISRQTDATA157 SAXISRQTDATA157 ==> PCIE_3_0 SAXISRQTDATA157)
		)
		(element SAXISRQTDATA158 1
			(pin SAXISRQTDATA158 output)
			(conn SAXISRQTDATA158 SAXISRQTDATA158 ==> PCIE_3_0 SAXISRQTDATA158)
		)
		(element SAXISRQTDATA159 1
			(pin SAXISRQTDATA159 output)
			(conn SAXISRQTDATA159 SAXISRQTDATA159 ==> PCIE_3_0 SAXISRQTDATA159)
		)
		(element SAXISRQTDATA160 1
			(pin SAXISRQTDATA160 output)
			(conn SAXISRQTDATA160 SAXISRQTDATA160 ==> PCIE_3_0 SAXISRQTDATA160)
		)
		(element SAXISRQTDATA161 1
			(pin SAXISRQTDATA161 output)
			(conn SAXISRQTDATA161 SAXISRQTDATA161 ==> PCIE_3_0 SAXISRQTDATA161)
		)
		(element SAXISRQTDATA162 1
			(pin SAXISRQTDATA162 output)
			(conn SAXISRQTDATA162 SAXISRQTDATA162 ==> PCIE_3_0 SAXISRQTDATA162)
		)
		(element SAXISRQTDATA163 1
			(pin SAXISRQTDATA163 output)
			(conn SAXISRQTDATA163 SAXISRQTDATA163 ==> PCIE_3_0 SAXISRQTDATA163)
		)
		(element SAXISRQTDATA164 1
			(pin SAXISRQTDATA164 output)
			(conn SAXISRQTDATA164 SAXISRQTDATA164 ==> PCIE_3_0 SAXISRQTDATA164)
		)
		(element SAXISRQTDATA165 1
			(pin SAXISRQTDATA165 output)
			(conn SAXISRQTDATA165 SAXISRQTDATA165 ==> PCIE_3_0 SAXISRQTDATA165)
		)
		(element SAXISRQTDATA166 1
			(pin SAXISRQTDATA166 output)
			(conn SAXISRQTDATA166 SAXISRQTDATA166 ==> PCIE_3_0 SAXISRQTDATA166)
		)
		(element SAXISRQTDATA167 1
			(pin SAXISRQTDATA167 output)
			(conn SAXISRQTDATA167 SAXISRQTDATA167 ==> PCIE_3_0 SAXISRQTDATA167)
		)
		(element SAXISRQTDATA168 1
			(pin SAXISRQTDATA168 output)
			(conn SAXISRQTDATA168 SAXISRQTDATA168 ==> PCIE_3_0 SAXISRQTDATA168)
		)
		(element SAXISRQTDATA169 1
			(pin SAXISRQTDATA169 output)
			(conn SAXISRQTDATA169 SAXISRQTDATA169 ==> PCIE_3_0 SAXISRQTDATA169)
		)
		(element SAXISRQTDATA170 1
			(pin SAXISRQTDATA170 output)
			(conn SAXISRQTDATA170 SAXISRQTDATA170 ==> PCIE_3_0 SAXISRQTDATA170)
		)
		(element SAXISRQTDATA171 1
			(pin SAXISRQTDATA171 output)
			(conn SAXISRQTDATA171 SAXISRQTDATA171 ==> PCIE_3_0 SAXISRQTDATA171)
		)
		(element SAXISRQTDATA172 1
			(pin SAXISRQTDATA172 output)
			(conn SAXISRQTDATA172 SAXISRQTDATA172 ==> PCIE_3_0 SAXISRQTDATA172)
		)
		(element SAXISRQTDATA173 1
			(pin SAXISRQTDATA173 output)
			(conn SAXISRQTDATA173 SAXISRQTDATA173 ==> PCIE_3_0 SAXISRQTDATA173)
		)
		(element SAXISRQTDATA174 1
			(pin SAXISRQTDATA174 output)
			(conn SAXISRQTDATA174 SAXISRQTDATA174 ==> PCIE_3_0 SAXISRQTDATA174)
		)
		(element SAXISRQTDATA175 1
			(pin SAXISRQTDATA175 output)
			(conn SAXISRQTDATA175 SAXISRQTDATA175 ==> PCIE_3_0 SAXISRQTDATA175)
		)
		(element SAXISRQTDATA176 1
			(pin SAXISRQTDATA176 output)
			(conn SAXISRQTDATA176 SAXISRQTDATA176 ==> PCIE_3_0 SAXISRQTDATA176)
		)
		(element SAXISRQTDATA177 1
			(pin SAXISRQTDATA177 output)
			(conn SAXISRQTDATA177 SAXISRQTDATA177 ==> PCIE_3_0 SAXISRQTDATA177)
		)
		(element SAXISRQTDATA178 1
			(pin SAXISRQTDATA178 output)
			(conn SAXISRQTDATA178 SAXISRQTDATA178 ==> PCIE_3_0 SAXISRQTDATA178)
		)
		(element SAXISRQTDATA179 1
			(pin SAXISRQTDATA179 output)
			(conn SAXISRQTDATA179 SAXISRQTDATA179 ==> PCIE_3_0 SAXISRQTDATA179)
		)
		(element SAXISRQTDATA180 1
			(pin SAXISRQTDATA180 output)
			(conn SAXISRQTDATA180 SAXISRQTDATA180 ==> PCIE_3_0 SAXISRQTDATA180)
		)
		(element SAXISRQTDATA181 1
			(pin SAXISRQTDATA181 output)
			(conn SAXISRQTDATA181 SAXISRQTDATA181 ==> PCIE_3_0 SAXISRQTDATA181)
		)
		(element SAXISRQTDATA182 1
			(pin SAXISRQTDATA182 output)
			(conn SAXISRQTDATA182 SAXISRQTDATA182 ==> PCIE_3_0 SAXISRQTDATA182)
		)
		(element SAXISRQTDATA183 1
			(pin SAXISRQTDATA183 output)
			(conn SAXISRQTDATA183 SAXISRQTDATA183 ==> PCIE_3_0 SAXISRQTDATA183)
		)
		(element SAXISRQTDATA184 1
			(pin SAXISRQTDATA184 output)
			(conn SAXISRQTDATA184 SAXISRQTDATA184 ==> PCIE_3_0 SAXISRQTDATA184)
		)
		(element SAXISRQTDATA185 1
			(pin SAXISRQTDATA185 output)
			(conn SAXISRQTDATA185 SAXISRQTDATA185 ==> PCIE_3_0 SAXISRQTDATA185)
		)
		(element SAXISRQTDATA186 1
			(pin SAXISRQTDATA186 output)
			(conn SAXISRQTDATA186 SAXISRQTDATA186 ==> PCIE_3_0 SAXISRQTDATA186)
		)
		(element SAXISRQTDATA187 1
			(pin SAXISRQTDATA187 output)
			(conn SAXISRQTDATA187 SAXISRQTDATA187 ==> PCIE_3_0 SAXISRQTDATA187)
		)
		(element SAXISRQTDATA188 1
			(pin SAXISRQTDATA188 output)
			(conn SAXISRQTDATA188 SAXISRQTDATA188 ==> PCIE_3_0 SAXISRQTDATA188)
		)
		(element SAXISRQTDATA189 1
			(pin SAXISRQTDATA189 output)
			(conn SAXISRQTDATA189 SAXISRQTDATA189 ==> PCIE_3_0 SAXISRQTDATA189)
		)
		(element SAXISRQTDATA190 1
			(pin SAXISRQTDATA190 output)
			(conn SAXISRQTDATA190 SAXISRQTDATA190 ==> PCIE_3_0 SAXISRQTDATA190)
		)
		(element SAXISRQTDATA191 1
			(pin SAXISRQTDATA191 output)
			(conn SAXISRQTDATA191 SAXISRQTDATA191 ==> PCIE_3_0 SAXISRQTDATA191)
		)
		(element SAXISRQTDATA192 1
			(pin SAXISRQTDATA192 output)
			(conn SAXISRQTDATA192 SAXISRQTDATA192 ==> PCIE_3_0 SAXISRQTDATA192)
		)
		(element SAXISRQTDATA193 1
			(pin SAXISRQTDATA193 output)
			(conn SAXISRQTDATA193 SAXISRQTDATA193 ==> PCIE_3_0 SAXISRQTDATA193)
		)
		(element SAXISRQTDATA194 1
			(pin SAXISRQTDATA194 output)
			(conn SAXISRQTDATA194 SAXISRQTDATA194 ==> PCIE_3_0 SAXISRQTDATA194)
		)
		(element SAXISRQTDATA195 1
			(pin SAXISRQTDATA195 output)
			(conn SAXISRQTDATA195 SAXISRQTDATA195 ==> PCIE_3_0 SAXISRQTDATA195)
		)
		(element SAXISRQTDATA196 1
			(pin SAXISRQTDATA196 output)
			(conn SAXISRQTDATA196 SAXISRQTDATA196 ==> PCIE_3_0 SAXISRQTDATA196)
		)
		(element SAXISRQTDATA197 1
			(pin SAXISRQTDATA197 output)
			(conn SAXISRQTDATA197 SAXISRQTDATA197 ==> PCIE_3_0 SAXISRQTDATA197)
		)
		(element SAXISRQTDATA198 1
			(pin SAXISRQTDATA198 output)
			(conn SAXISRQTDATA198 SAXISRQTDATA198 ==> PCIE_3_0 SAXISRQTDATA198)
		)
		(element SAXISRQTDATA199 1
			(pin SAXISRQTDATA199 output)
			(conn SAXISRQTDATA199 SAXISRQTDATA199 ==> PCIE_3_0 SAXISRQTDATA199)
		)
		(element SAXISRQTDATA200 1
			(pin SAXISRQTDATA200 output)
			(conn SAXISRQTDATA200 SAXISRQTDATA200 ==> PCIE_3_0 SAXISRQTDATA200)
		)
		(element SAXISRQTDATA201 1
			(pin SAXISRQTDATA201 output)
			(conn SAXISRQTDATA201 SAXISRQTDATA201 ==> PCIE_3_0 SAXISRQTDATA201)
		)
		(element SAXISRQTDATA202 1
			(pin SAXISRQTDATA202 output)
			(conn SAXISRQTDATA202 SAXISRQTDATA202 ==> PCIE_3_0 SAXISRQTDATA202)
		)
		(element SAXISRQTDATA203 1
			(pin SAXISRQTDATA203 output)
			(conn SAXISRQTDATA203 SAXISRQTDATA203 ==> PCIE_3_0 SAXISRQTDATA203)
		)
		(element SAXISRQTDATA204 1
			(pin SAXISRQTDATA204 output)
			(conn SAXISRQTDATA204 SAXISRQTDATA204 ==> PCIE_3_0 SAXISRQTDATA204)
		)
		(element SAXISRQTDATA205 1
			(pin SAXISRQTDATA205 output)
			(conn SAXISRQTDATA205 SAXISRQTDATA205 ==> PCIE_3_0 SAXISRQTDATA205)
		)
		(element SAXISRQTDATA206 1
			(pin SAXISRQTDATA206 output)
			(conn SAXISRQTDATA206 SAXISRQTDATA206 ==> PCIE_3_0 SAXISRQTDATA206)
		)
		(element SAXISRQTDATA207 1
			(pin SAXISRQTDATA207 output)
			(conn SAXISRQTDATA207 SAXISRQTDATA207 ==> PCIE_3_0 SAXISRQTDATA207)
		)
		(element SAXISRQTDATA208 1
			(pin SAXISRQTDATA208 output)
			(conn SAXISRQTDATA208 SAXISRQTDATA208 ==> PCIE_3_0 SAXISRQTDATA208)
		)
		(element SAXISRQTDATA209 1
			(pin SAXISRQTDATA209 output)
			(conn SAXISRQTDATA209 SAXISRQTDATA209 ==> PCIE_3_0 SAXISRQTDATA209)
		)
		(element SAXISRQTDATA210 1
			(pin SAXISRQTDATA210 output)
			(conn SAXISRQTDATA210 SAXISRQTDATA210 ==> PCIE_3_0 SAXISRQTDATA210)
		)
		(element SAXISRQTDATA211 1
			(pin SAXISRQTDATA211 output)
			(conn SAXISRQTDATA211 SAXISRQTDATA211 ==> PCIE_3_0 SAXISRQTDATA211)
		)
		(element SAXISRQTDATA212 1
			(pin SAXISRQTDATA212 output)
			(conn SAXISRQTDATA212 SAXISRQTDATA212 ==> PCIE_3_0 SAXISRQTDATA212)
		)
		(element SAXISRQTDATA213 1
			(pin SAXISRQTDATA213 output)
			(conn SAXISRQTDATA213 SAXISRQTDATA213 ==> PCIE_3_0 SAXISRQTDATA213)
		)
		(element SAXISRQTDATA214 1
			(pin SAXISRQTDATA214 output)
			(conn SAXISRQTDATA214 SAXISRQTDATA214 ==> PCIE_3_0 SAXISRQTDATA214)
		)
		(element SAXISRQTDATA215 1
			(pin SAXISRQTDATA215 output)
			(conn SAXISRQTDATA215 SAXISRQTDATA215 ==> PCIE_3_0 SAXISRQTDATA215)
		)
		(element SAXISRQTDATA216 1
			(pin SAXISRQTDATA216 output)
			(conn SAXISRQTDATA216 SAXISRQTDATA216 ==> PCIE_3_0 SAXISRQTDATA216)
		)
		(element SAXISRQTDATA217 1
			(pin SAXISRQTDATA217 output)
			(conn SAXISRQTDATA217 SAXISRQTDATA217 ==> PCIE_3_0 SAXISRQTDATA217)
		)
		(element SAXISRQTDATA218 1
			(pin SAXISRQTDATA218 output)
			(conn SAXISRQTDATA218 SAXISRQTDATA218 ==> PCIE_3_0 SAXISRQTDATA218)
		)
		(element SAXISRQTDATA219 1
			(pin SAXISRQTDATA219 output)
			(conn SAXISRQTDATA219 SAXISRQTDATA219 ==> PCIE_3_0 SAXISRQTDATA219)
		)
		(element SAXISRQTDATA220 1
			(pin SAXISRQTDATA220 output)
			(conn SAXISRQTDATA220 SAXISRQTDATA220 ==> PCIE_3_0 SAXISRQTDATA220)
		)
		(element SAXISRQTDATA221 1
			(pin SAXISRQTDATA221 output)
			(conn SAXISRQTDATA221 SAXISRQTDATA221 ==> PCIE_3_0 SAXISRQTDATA221)
		)
		(element SAXISRQTDATA222 1
			(pin SAXISRQTDATA222 output)
			(conn SAXISRQTDATA222 SAXISRQTDATA222 ==> PCIE_3_0 SAXISRQTDATA222)
		)
		(element SAXISRQTDATA223 1
			(pin SAXISRQTDATA223 output)
			(conn SAXISRQTDATA223 SAXISRQTDATA223 ==> PCIE_3_0 SAXISRQTDATA223)
		)
		(element SAXISRQTDATA224 1
			(pin SAXISRQTDATA224 output)
			(conn SAXISRQTDATA224 SAXISRQTDATA224 ==> PCIE_3_0 SAXISRQTDATA224)
		)
		(element SAXISRQTDATA225 1
			(pin SAXISRQTDATA225 output)
			(conn SAXISRQTDATA225 SAXISRQTDATA225 ==> PCIE_3_0 SAXISRQTDATA225)
		)
		(element SAXISRQTDATA226 1
			(pin SAXISRQTDATA226 output)
			(conn SAXISRQTDATA226 SAXISRQTDATA226 ==> PCIE_3_0 SAXISRQTDATA226)
		)
		(element SAXISRQTDATA227 1
			(pin SAXISRQTDATA227 output)
			(conn SAXISRQTDATA227 SAXISRQTDATA227 ==> PCIE_3_0 SAXISRQTDATA227)
		)
		(element SAXISRQTDATA228 1
			(pin SAXISRQTDATA228 output)
			(conn SAXISRQTDATA228 SAXISRQTDATA228 ==> PCIE_3_0 SAXISRQTDATA228)
		)
		(element SAXISRQTDATA229 1
			(pin SAXISRQTDATA229 output)
			(conn SAXISRQTDATA229 SAXISRQTDATA229 ==> PCIE_3_0 SAXISRQTDATA229)
		)
		(element SAXISRQTDATA230 1
			(pin SAXISRQTDATA230 output)
			(conn SAXISRQTDATA230 SAXISRQTDATA230 ==> PCIE_3_0 SAXISRQTDATA230)
		)
		(element SAXISRQTDATA231 1
			(pin SAXISRQTDATA231 output)
			(conn SAXISRQTDATA231 SAXISRQTDATA231 ==> PCIE_3_0 SAXISRQTDATA231)
		)
		(element SAXISRQTDATA232 1
			(pin SAXISRQTDATA232 output)
			(conn SAXISRQTDATA232 SAXISRQTDATA232 ==> PCIE_3_0 SAXISRQTDATA232)
		)
		(element SAXISRQTDATA233 1
			(pin SAXISRQTDATA233 output)
			(conn SAXISRQTDATA233 SAXISRQTDATA233 ==> PCIE_3_0 SAXISRQTDATA233)
		)
		(element SAXISRQTDATA234 1
			(pin SAXISRQTDATA234 output)
			(conn SAXISRQTDATA234 SAXISRQTDATA234 ==> PCIE_3_0 SAXISRQTDATA234)
		)
		(element SAXISRQTDATA235 1
			(pin SAXISRQTDATA235 output)
			(conn SAXISRQTDATA235 SAXISRQTDATA235 ==> PCIE_3_0 SAXISRQTDATA235)
		)
		(element SAXISRQTDATA236 1
			(pin SAXISRQTDATA236 output)
			(conn SAXISRQTDATA236 SAXISRQTDATA236 ==> PCIE_3_0 SAXISRQTDATA236)
		)
		(element SAXISRQTDATA237 1
			(pin SAXISRQTDATA237 output)
			(conn SAXISRQTDATA237 SAXISRQTDATA237 ==> PCIE_3_0 SAXISRQTDATA237)
		)
		(element SAXISRQTDATA238 1
			(pin SAXISRQTDATA238 output)
			(conn SAXISRQTDATA238 SAXISRQTDATA238 ==> PCIE_3_0 SAXISRQTDATA238)
		)
		(element SAXISRQTDATA239 1
			(pin SAXISRQTDATA239 output)
			(conn SAXISRQTDATA239 SAXISRQTDATA239 ==> PCIE_3_0 SAXISRQTDATA239)
		)
		(element SAXISRQTDATA240 1
			(pin SAXISRQTDATA240 output)
			(conn SAXISRQTDATA240 SAXISRQTDATA240 ==> PCIE_3_0 SAXISRQTDATA240)
		)
		(element SAXISRQTDATA241 1
			(pin SAXISRQTDATA241 output)
			(conn SAXISRQTDATA241 SAXISRQTDATA241 ==> PCIE_3_0 SAXISRQTDATA241)
		)
		(element SAXISRQTDATA242 1
			(pin SAXISRQTDATA242 output)
			(conn SAXISRQTDATA242 SAXISRQTDATA242 ==> PCIE_3_0 SAXISRQTDATA242)
		)
		(element SAXISRQTDATA243 1
			(pin SAXISRQTDATA243 output)
			(conn SAXISRQTDATA243 SAXISRQTDATA243 ==> PCIE_3_0 SAXISRQTDATA243)
		)
		(element SAXISRQTDATA244 1
			(pin SAXISRQTDATA244 output)
			(conn SAXISRQTDATA244 SAXISRQTDATA244 ==> PCIE_3_0 SAXISRQTDATA244)
		)
		(element SAXISRQTDATA245 1
			(pin SAXISRQTDATA245 output)
			(conn SAXISRQTDATA245 SAXISRQTDATA245 ==> PCIE_3_0 SAXISRQTDATA245)
		)
		(element SAXISRQTDATA246 1
			(pin SAXISRQTDATA246 output)
			(conn SAXISRQTDATA246 SAXISRQTDATA246 ==> PCIE_3_0 SAXISRQTDATA246)
		)
		(element SAXISRQTDATA247 1
			(pin SAXISRQTDATA247 output)
			(conn SAXISRQTDATA247 SAXISRQTDATA247 ==> PCIE_3_0 SAXISRQTDATA247)
		)
		(element SAXISRQTDATA248 1
			(pin SAXISRQTDATA248 output)
			(conn SAXISRQTDATA248 SAXISRQTDATA248 ==> PCIE_3_0 SAXISRQTDATA248)
		)
		(element SAXISRQTDATA249 1
			(pin SAXISRQTDATA249 output)
			(conn SAXISRQTDATA249 SAXISRQTDATA249 ==> PCIE_3_0 SAXISRQTDATA249)
		)
		(element SAXISRQTDATA250 1
			(pin SAXISRQTDATA250 output)
			(conn SAXISRQTDATA250 SAXISRQTDATA250 ==> PCIE_3_0 SAXISRQTDATA250)
		)
		(element SAXISRQTDATA251 1
			(pin SAXISRQTDATA251 output)
			(conn SAXISRQTDATA251 SAXISRQTDATA251 ==> PCIE_3_0 SAXISRQTDATA251)
		)
		(element SAXISRQTDATA252 1
			(pin SAXISRQTDATA252 output)
			(conn SAXISRQTDATA252 SAXISRQTDATA252 ==> PCIE_3_0 SAXISRQTDATA252)
		)
		(element SAXISRQTDATA253 1
			(pin SAXISRQTDATA253 output)
			(conn SAXISRQTDATA253 SAXISRQTDATA253 ==> PCIE_3_0 SAXISRQTDATA253)
		)
		(element SAXISRQTDATA254 1
			(pin SAXISRQTDATA254 output)
			(conn SAXISRQTDATA254 SAXISRQTDATA254 ==> PCIE_3_0 SAXISRQTDATA254)
		)
		(element SAXISRQTDATA255 1
			(pin SAXISRQTDATA255 output)
			(conn SAXISRQTDATA255 SAXISRQTDATA255 ==> PCIE_3_0 SAXISRQTDATA255)
		)
		(element SAXISRQTKEEP0 1
			(pin SAXISRQTKEEP0 output)
			(conn SAXISRQTKEEP0 SAXISRQTKEEP0 ==> PCIE_3_0 SAXISRQTKEEP0)
		)
		(element SAXISRQTKEEP1 1
			(pin SAXISRQTKEEP1 output)
			(conn SAXISRQTKEEP1 SAXISRQTKEEP1 ==> PCIE_3_0 SAXISRQTKEEP1)
		)
		(element SAXISRQTKEEP2 1
			(pin SAXISRQTKEEP2 output)
			(conn SAXISRQTKEEP2 SAXISRQTKEEP2 ==> PCIE_3_0 SAXISRQTKEEP2)
		)
		(element SAXISRQTKEEP3 1
			(pin SAXISRQTKEEP3 output)
			(conn SAXISRQTKEEP3 SAXISRQTKEEP3 ==> PCIE_3_0 SAXISRQTKEEP3)
		)
		(element SAXISRQTKEEP4 1
			(pin SAXISRQTKEEP4 output)
			(conn SAXISRQTKEEP4 SAXISRQTKEEP4 ==> PCIE_3_0 SAXISRQTKEEP4)
		)
		(element SAXISRQTKEEP5 1
			(pin SAXISRQTKEEP5 output)
			(conn SAXISRQTKEEP5 SAXISRQTKEEP5 ==> PCIE_3_0 SAXISRQTKEEP5)
		)
		(element SAXISRQTKEEP6 1
			(pin SAXISRQTKEEP6 output)
			(conn SAXISRQTKEEP6 SAXISRQTKEEP6 ==> PCIE_3_0 SAXISRQTKEEP6)
		)
		(element SAXISRQTKEEP7 1
			(pin SAXISRQTKEEP7 output)
			(conn SAXISRQTKEEP7 SAXISRQTKEEP7 ==> PCIE_3_0 SAXISRQTKEEP7)
		)
		(element SAXISRQTLAST 1
			(pin SAXISRQTLAST output)
			(conn SAXISRQTLAST SAXISRQTLAST ==> PCIE_3_0 SAXISRQTLAST)
		)
		(element SAXISRQTREADY0 1
			(pin SAXISRQTREADY0 input)
			(conn SAXISRQTREADY0 SAXISRQTREADY0 <== PCIE_3_0 SAXISRQTREADY0)
		)
		(element SAXISRQTREADY1 1
			(pin SAXISRQTREADY1 input)
			(conn SAXISRQTREADY1 SAXISRQTREADY1 <== PCIE_3_0 SAXISRQTREADY1)
		)
		(element SAXISRQTREADY2 1
			(pin SAXISRQTREADY2 input)
			(conn SAXISRQTREADY2 SAXISRQTREADY2 <== PCIE_3_0 SAXISRQTREADY2)
		)
		(element SAXISRQTREADY3 1
			(pin SAXISRQTREADY3 input)
			(conn SAXISRQTREADY3 SAXISRQTREADY3 <== PCIE_3_0 SAXISRQTREADY3)
		)
		(element SAXISRQTUSER0 1
			(pin SAXISRQTUSER0 output)
			(conn SAXISRQTUSER0 SAXISRQTUSER0 ==> PCIE_3_0 SAXISRQTUSER0)
		)
		(element SAXISRQTUSER1 1
			(pin SAXISRQTUSER1 output)
			(conn SAXISRQTUSER1 SAXISRQTUSER1 ==> PCIE_3_0 SAXISRQTUSER1)
		)
		(element SAXISRQTUSER2 1
			(pin SAXISRQTUSER2 output)
			(conn SAXISRQTUSER2 SAXISRQTUSER2 ==> PCIE_3_0 SAXISRQTUSER2)
		)
		(element SAXISRQTUSER3 1
			(pin SAXISRQTUSER3 output)
			(conn SAXISRQTUSER3 SAXISRQTUSER3 ==> PCIE_3_0 SAXISRQTUSER3)
		)
		(element SAXISRQTUSER4 1
			(pin SAXISRQTUSER4 output)
			(conn SAXISRQTUSER4 SAXISRQTUSER4 ==> PCIE_3_0 SAXISRQTUSER4)
		)
		(element SAXISRQTUSER5 1
			(pin SAXISRQTUSER5 output)
			(conn SAXISRQTUSER5 SAXISRQTUSER5 ==> PCIE_3_0 SAXISRQTUSER5)
		)
		(element SAXISRQTUSER6 1
			(pin SAXISRQTUSER6 output)
			(conn SAXISRQTUSER6 SAXISRQTUSER6 ==> PCIE_3_0 SAXISRQTUSER6)
		)
		(element SAXISRQTUSER7 1
			(pin SAXISRQTUSER7 output)
			(conn SAXISRQTUSER7 SAXISRQTUSER7 ==> PCIE_3_0 SAXISRQTUSER7)
		)
		(element SAXISRQTUSER8 1
			(pin SAXISRQTUSER8 output)
			(conn SAXISRQTUSER8 SAXISRQTUSER8 ==> PCIE_3_0 SAXISRQTUSER8)
		)
		(element SAXISRQTUSER9 1
			(pin SAXISRQTUSER9 output)
			(conn SAXISRQTUSER9 SAXISRQTUSER9 ==> PCIE_3_0 SAXISRQTUSER9)
		)
		(element SAXISRQTUSER10 1
			(pin SAXISRQTUSER10 output)
			(conn SAXISRQTUSER10 SAXISRQTUSER10 ==> PCIE_3_0 SAXISRQTUSER10)
		)
		(element SAXISRQTUSER11 1
			(pin SAXISRQTUSER11 output)
			(conn SAXISRQTUSER11 SAXISRQTUSER11 ==> PCIE_3_0 SAXISRQTUSER11)
		)
		(element SAXISRQTUSER12 1
			(pin SAXISRQTUSER12 output)
			(conn SAXISRQTUSER12 SAXISRQTUSER12 ==> PCIE_3_0 SAXISRQTUSER12)
		)
		(element SAXISRQTUSER13 1
			(pin SAXISRQTUSER13 output)
			(conn SAXISRQTUSER13 SAXISRQTUSER13 ==> PCIE_3_0 SAXISRQTUSER13)
		)
		(element SAXISRQTUSER14 1
			(pin SAXISRQTUSER14 output)
			(conn SAXISRQTUSER14 SAXISRQTUSER14 ==> PCIE_3_0 SAXISRQTUSER14)
		)
		(element SAXISRQTUSER15 1
			(pin SAXISRQTUSER15 output)
			(conn SAXISRQTUSER15 SAXISRQTUSER15 ==> PCIE_3_0 SAXISRQTUSER15)
		)
		(element SAXISRQTUSER16 1
			(pin SAXISRQTUSER16 output)
			(conn SAXISRQTUSER16 SAXISRQTUSER16 ==> PCIE_3_0 SAXISRQTUSER16)
		)
		(element SAXISRQTUSER17 1
			(pin SAXISRQTUSER17 output)
			(conn SAXISRQTUSER17 SAXISRQTUSER17 ==> PCIE_3_0 SAXISRQTUSER17)
		)
		(element SAXISRQTUSER18 1
			(pin SAXISRQTUSER18 output)
			(conn SAXISRQTUSER18 SAXISRQTUSER18 ==> PCIE_3_0 SAXISRQTUSER18)
		)
		(element SAXISRQTUSER19 1
			(pin SAXISRQTUSER19 output)
			(conn SAXISRQTUSER19 SAXISRQTUSER19 ==> PCIE_3_0 SAXISRQTUSER19)
		)
		(element SAXISRQTUSER20 1
			(pin SAXISRQTUSER20 output)
			(conn SAXISRQTUSER20 SAXISRQTUSER20 ==> PCIE_3_0 SAXISRQTUSER20)
		)
		(element SAXISRQTUSER21 1
			(pin SAXISRQTUSER21 output)
			(conn SAXISRQTUSER21 SAXISRQTUSER21 ==> PCIE_3_0 SAXISRQTUSER21)
		)
		(element SAXISRQTUSER22 1
			(pin SAXISRQTUSER22 output)
			(conn SAXISRQTUSER22 SAXISRQTUSER22 ==> PCIE_3_0 SAXISRQTUSER22)
		)
		(element SAXISRQTUSER23 1
			(pin SAXISRQTUSER23 output)
			(conn SAXISRQTUSER23 SAXISRQTUSER23 ==> PCIE_3_0 SAXISRQTUSER23)
		)
		(element SAXISRQTUSER24 1
			(pin SAXISRQTUSER24 output)
			(conn SAXISRQTUSER24 SAXISRQTUSER24 ==> PCIE_3_0 SAXISRQTUSER24)
		)
		(element SAXISRQTUSER25 1
			(pin SAXISRQTUSER25 output)
			(conn SAXISRQTUSER25 SAXISRQTUSER25 ==> PCIE_3_0 SAXISRQTUSER25)
		)
		(element SAXISRQTUSER26 1
			(pin SAXISRQTUSER26 output)
			(conn SAXISRQTUSER26 SAXISRQTUSER26 ==> PCIE_3_0 SAXISRQTUSER26)
		)
		(element SAXISRQTUSER27 1
			(pin SAXISRQTUSER27 output)
			(conn SAXISRQTUSER27 SAXISRQTUSER27 ==> PCIE_3_0 SAXISRQTUSER27)
		)
		(element SAXISRQTUSER28 1
			(pin SAXISRQTUSER28 output)
			(conn SAXISRQTUSER28 SAXISRQTUSER28 ==> PCIE_3_0 SAXISRQTUSER28)
		)
		(element SAXISRQTUSER29 1
			(pin SAXISRQTUSER29 output)
			(conn SAXISRQTUSER29 SAXISRQTUSER29 ==> PCIE_3_0 SAXISRQTUSER29)
		)
		(element SAXISRQTUSER30 1
			(pin SAXISRQTUSER30 output)
			(conn SAXISRQTUSER30 SAXISRQTUSER30 ==> PCIE_3_0 SAXISRQTUSER30)
		)
		(element SAXISRQTUSER31 1
			(pin SAXISRQTUSER31 output)
			(conn SAXISRQTUSER31 SAXISRQTUSER31 ==> PCIE_3_0 SAXISRQTUSER31)
		)
		(element SAXISRQTUSER32 1
			(pin SAXISRQTUSER32 output)
			(conn SAXISRQTUSER32 SAXISRQTUSER32 ==> PCIE_3_0 SAXISRQTUSER32)
		)
		(element SAXISRQTUSER33 1
			(pin SAXISRQTUSER33 output)
			(conn SAXISRQTUSER33 SAXISRQTUSER33 ==> PCIE_3_0 SAXISRQTUSER33)
		)
		(element SAXISRQTUSER34 1
			(pin SAXISRQTUSER34 output)
			(conn SAXISRQTUSER34 SAXISRQTUSER34 ==> PCIE_3_0 SAXISRQTUSER34)
		)
		(element SAXISRQTUSER35 1
			(pin SAXISRQTUSER35 output)
			(conn SAXISRQTUSER35 SAXISRQTUSER35 ==> PCIE_3_0 SAXISRQTUSER35)
		)
		(element SAXISRQTUSER36 1
			(pin SAXISRQTUSER36 output)
			(conn SAXISRQTUSER36 SAXISRQTUSER36 ==> PCIE_3_0 SAXISRQTUSER36)
		)
		(element SAXISRQTUSER37 1
			(pin SAXISRQTUSER37 output)
			(conn SAXISRQTUSER37 SAXISRQTUSER37 ==> PCIE_3_0 SAXISRQTUSER37)
		)
		(element SAXISRQTUSER38 1
			(pin SAXISRQTUSER38 output)
			(conn SAXISRQTUSER38 SAXISRQTUSER38 ==> PCIE_3_0 SAXISRQTUSER38)
		)
		(element SAXISRQTUSER39 1
			(pin SAXISRQTUSER39 output)
			(conn SAXISRQTUSER39 SAXISRQTUSER39 ==> PCIE_3_0 SAXISRQTUSER39)
		)
		(element SAXISRQTUSER40 1
			(pin SAXISRQTUSER40 output)
			(conn SAXISRQTUSER40 SAXISRQTUSER40 ==> PCIE_3_0 SAXISRQTUSER40)
		)
		(element SAXISRQTUSER41 1
			(pin SAXISRQTUSER41 output)
			(conn SAXISRQTUSER41 SAXISRQTUSER41 ==> PCIE_3_0 SAXISRQTUSER41)
		)
		(element SAXISRQTUSER42 1
			(pin SAXISRQTUSER42 output)
			(conn SAXISRQTUSER42 SAXISRQTUSER42 ==> PCIE_3_0 SAXISRQTUSER42)
		)
		(element SAXISRQTUSER43 1
			(pin SAXISRQTUSER43 output)
			(conn SAXISRQTUSER43 SAXISRQTUSER43 ==> PCIE_3_0 SAXISRQTUSER43)
		)
		(element SAXISRQTUSER44 1
			(pin SAXISRQTUSER44 output)
			(conn SAXISRQTUSER44 SAXISRQTUSER44 ==> PCIE_3_0 SAXISRQTUSER44)
		)
		(element SAXISRQTUSER45 1
			(pin SAXISRQTUSER45 output)
			(conn SAXISRQTUSER45 SAXISRQTUSER45 ==> PCIE_3_0 SAXISRQTUSER45)
		)
		(element SAXISRQTUSER46 1
			(pin SAXISRQTUSER46 output)
			(conn SAXISRQTUSER46 SAXISRQTUSER46 ==> PCIE_3_0 SAXISRQTUSER46)
		)
		(element SAXISRQTUSER47 1
			(pin SAXISRQTUSER47 output)
			(conn SAXISRQTUSER47 SAXISRQTUSER47 ==> PCIE_3_0 SAXISRQTUSER47)
		)
		(element SAXISRQTUSER48 1
			(pin SAXISRQTUSER48 output)
			(conn SAXISRQTUSER48 SAXISRQTUSER48 ==> PCIE_3_0 SAXISRQTUSER48)
		)
		(element SAXISRQTUSER49 1
			(pin SAXISRQTUSER49 output)
			(conn SAXISRQTUSER49 SAXISRQTUSER49 ==> PCIE_3_0 SAXISRQTUSER49)
		)
		(element SAXISRQTUSER50 1
			(pin SAXISRQTUSER50 output)
			(conn SAXISRQTUSER50 SAXISRQTUSER50 ==> PCIE_3_0 SAXISRQTUSER50)
		)
		(element SAXISRQTUSER51 1
			(pin SAXISRQTUSER51 output)
			(conn SAXISRQTUSER51 SAXISRQTUSER51 ==> PCIE_3_0 SAXISRQTUSER51)
		)
		(element SAXISRQTUSER52 1
			(pin SAXISRQTUSER52 output)
			(conn SAXISRQTUSER52 SAXISRQTUSER52 ==> PCIE_3_0 SAXISRQTUSER52)
		)
		(element SAXISRQTUSER53 1
			(pin SAXISRQTUSER53 output)
			(conn SAXISRQTUSER53 SAXISRQTUSER53 ==> PCIE_3_0 SAXISRQTUSER53)
		)
		(element SAXISRQTUSER54 1
			(pin SAXISRQTUSER54 output)
			(conn SAXISRQTUSER54 SAXISRQTUSER54 ==> PCIE_3_0 SAXISRQTUSER54)
		)
		(element SAXISRQTUSER55 1
			(pin SAXISRQTUSER55 output)
			(conn SAXISRQTUSER55 SAXISRQTUSER55 ==> PCIE_3_0 SAXISRQTUSER55)
		)
		(element SAXISRQTUSER56 1
			(pin SAXISRQTUSER56 output)
			(conn SAXISRQTUSER56 SAXISRQTUSER56 ==> PCIE_3_0 SAXISRQTUSER56)
		)
		(element SAXISRQTUSER57 1
			(pin SAXISRQTUSER57 output)
			(conn SAXISRQTUSER57 SAXISRQTUSER57 ==> PCIE_3_0 SAXISRQTUSER57)
		)
		(element SAXISRQTUSER58 1
			(pin SAXISRQTUSER58 output)
			(conn SAXISRQTUSER58 SAXISRQTUSER58 ==> PCIE_3_0 SAXISRQTUSER58)
		)
		(element SAXISRQTUSER59 1
			(pin SAXISRQTUSER59 output)
			(conn SAXISRQTUSER59 SAXISRQTUSER59 ==> PCIE_3_0 SAXISRQTUSER59)
		)
		(element SAXISRQTVALID 1
			(pin SAXISRQTVALID output)
			(conn SAXISRQTVALID SAXISRQTVALID ==> PCIE_3_0 SAXISRQTVALID)
		)
		(element SCANENABLEN 1
			(pin SCANENABLEN output)
			(conn SCANENABLEN SCANENABLEN ==> PCIE_3_0 SCANENABLEN)
		)
		(element SCANIN0 1
			(pin SCANIN0 output)
			(conn SCANIN0 SCANIN0 ==> PCIE_3_0 SCANIN0)
		)
		(element SCANIN1 1
			(pin SCANIN1 output)
			(conn SCANIN1 SCANIN1 ==> PCIE_3_0 SCANIN1)
		)
		(element SCANIN2 1
			(pin SCANIN2 output)
			(conn SCANIN2 SCANIN2 ==> PCIE_3_0 SCANIN2)
		)
		(element SCANIN3 1
			(pin SCANIN3 output)
			(conn SCANIN3 SCANIN3 ==> PCIE_3_0 SCANIN3)
		)
		(element SCANIN4 1
			(pin SCANIN4 output)
			(conn SCANIN4 SCANIN4 ==> PCIE_3_0 SCANIN4)
		)
		(element SCANIN5 1
			(pin SCANIN5 output)
			(conn SCANIN5 SCANIN5 ==> PCIE_3_0 SCANIN5)
		)
		(element SCANIN6 1
			(pin SCANIN6 output)
			(conn SCANIN6 SCANIN6 ==> PCIE_3_0 SCANIN6)
		)
		(element SCANIN7 1
			(pin SCANIN7 output)
			(conn SCANIN7 SCANIN7 ==> PCIE_3_0 SCANIN7)
		)
		(element SCANIN8 1
			(pin SCANIN8 output)
			(conn SCANIN8 SCANIN8 ==> PCIE_3_0 SCANIN8)
		)
		(element SCANIN9 1
			(pin SCANIN9 output)
			(conn SCANIN9 SCANIN9 ==> PCIE_3_0 SCANIN9)
		)
		(element SCANIN10 1
			(pin SCANIN10 output)
			(conn SCANIN10 SCANIN10 ==> PCIE_3_0 SCANIN10)
		)
		(element SCANIN11 1
			(pin SCANIN11 output)
			(conn SCANIN11 SCANIN11 ==> PCIE_3_0 SCANIN11)
		)
		(element SCANIN12 1
			(pin SCANIN12 output)
			(conn SCANIN12 SCANIN12 ==> PCIE_3_0 SCANIN12)
		)
		(element SCANIN13 1
			(pin SCANIN13 output)
			(conn SCANIN13 SCANIN13 ==> PCIE_3_0 SCANIN13)
		)
		(element SCANIN14 1
			(pin SCANIN14 output)
			(conn SCANIN14 SCANIN14 ==> PCIE_3_0 SCANIN14)
		)
		(element SCANIN15 1
			(pin SCANIN15 output)
			(conn SCANIN15 SCANIN15 ==> PCIE_3_0 SCANIN15)
		)
		(element SCANIN16 1
			(pin SCANIN16 output)
			(conn SCANIN16 SCANIN16 ==> PCIE_3_0 SCANIN16)
		)
		(element SCANIN17 1
			(pin SCANIN17 output)
			(conn SCANIN17 SCANIN17 ==> PCIE_3_0 SCANIN17)
		)
		(element SCANIN18 1
			(pin SCANIN18 output)
			(conn SCANIN18 SCANIN18 ==> PCIE_3_0 SCANIN18)
		)
		(element SCANIN19 1
			(pin SCANIN19 output)
			(conn SCANIN19 SCANIN19 ==> PCIE_3_0 SCANIN19)
		)
		(element SCANIN20 1
			(pin SCANIN20 output)
			(conn SCANIN20 SCANIN20 ==> PCIE_3_0 SCANIN20)
		)
		(element SCANIN21 1
			(pin SCANIN21 output)
			(conn SCANIN21 SCANIN21 ==> PCIE_3_0 SCANIN21)
		)
		(element SCANIN22 1
			(pin SCANIN22 output)
			(conn SCANIN22 SCANIN22 ==> PCIE_3_0 SCANIN22)
		)
		(element SCANIN23 1
			(pin SCANIN23 output)
			(conn SCANIN23 SCANIN23 ==> PCIE_3_0 SCANIN23)
		)
		(element SCANIN24 1
			(pin SCANIN24 output)
			(conn SCANIN24 SCANIN24 ==> PCIE_3_0 SCANIN24)
		)
		(element SCANMODEN 1
			(pin SCANMODEN output)
			(conn SCANMODEN SCANMODEN ==> PCIE_3_0 SCANMODEN)
		)
		(element SCANOUT0 1
			(pin SCANOUT0 input)
			(conn SCANOUT0 SCANOUT0 <== PCIE_3_0 SCANOUT0)
		)
		(element SCANOUT1 1
			(pin SCANOUT1 input)
			(conn SCANOUT1 SCANOUT1 <== PCIE_3_0 SCANOUT1)
		)
		(element SCANOUT2 1
			(pin SCANOUT2 input)
			(conn SCANOUT2 SCANOUT2 <== PCIE_3_0 SCANOUT2)
		)
		(element SCANOUT3 1
			(pin SCANOUT3 input)
			(conn SCANOUT3 SCANOUT3 <== PCIE_3_0 SCANOUT3)
		)
		(element SCANOUT4 1
			(pin SCANOUT4 input)
			(conn SCANOUT4 SCANOUT4 <== PCIE_3_0 SCANOUT4)
		)
		(element SCANOUT5 1
			(pin SCANOUT5 input)
			(conn SCANOUT5 SCANOUT5 <== PCIE_3_0 SCANOUT5)
		)
		(element SCANOUT6 1
			(pin SCANOUT6 input)
			(conn SCANOUT6 SCANOUT6 <== PCIE_3_0 SCANOUT6)
		)
		(element SCANOUT7 1
			(pin SCANOUT7 input)
			(conn SCANOUT7 SCANOUT7 <== PCIE_3_0 SCANOUT7)
		)
		(element SCANOUT8 1
			(pin SCANOUT8 input)
			(conn SCANOUT8 SCANOUT8 <== PCIE_3_0 SCANOUT8)
		)
		(element SCANOUT9 1
			(pin SCANOUT9 input)
			(conn SCANOUT9 SCANOUT9 <== PCIE_3_0 SCANOUT9)
		)
		(element SCANOUT10 1
			(pin SCANOUT10 input)
			(conn SCANOUT10 SCANOUT10 <== PCIE_3_0 SCANOUT10)
		)
		(element SCANOUT11 1
			(pin SCANOUT11 input)
			(conn SCANOUT11 SCANOUT11 <== PCIE_3_0 SCANOUT11)
		)
		(element SCANOUT12 1
			(pin SCANOUT12 input)
			(conn SCANOUT12 SCANOUT12 <== PCIE_3_0 SCANOUT12)
		)
		(element SCANOUT13 1
			(pin SCANOUT13 input)
			(conn SCANOUT13 SCANOUT13 <== PCIE_3_0 SCANOUT13)
		)
		(element SCANOUT14 1
			(pin SCANOUT14 input)
			(conn SCANOUT14 SCANOUT14 <== PCIE_3_0 SCANOUT14)
		)
		(element SCANOUT15 1
			(pin SCANOUT15 input)
			(conn SCANOUT15 SCANOUT15 <== PCIE_3_0 SCANOUT15)
		)
		(element SCANOUT16 1
			(pin SCANOUT16 input)
			(conn SCANOUT16 SCANOUT16 <== PCIE_3_0 SCANOUT16)
		)
		(element SCANOUT17 1
			(pin SCANOUT17 input)
			(conn SCANOUT17 SCANOUT17 <== PCIE_3_0 SCANOUT17)
		)
		(element SCANOUT18 1
			(pin SCANOUT18 input)
			(conn SCANOUT18 SCANOUT18 <== PCIE_3_0 SCANOUT18)
		)
		(element SCANOUT19 1
			(pin SCANOUT19 input)
			(conn SCANOUT19 SCANOUT19 <== PCIE_3_0 SCANOUT19)
		)
		(element SCANOUT20 1
			(pin SCANOUT20 input)
			(conn SCANOUT20 SCANOUT20 <== PCIE_3_0 SCANOUT20)
		)
		(element SCANOUT21 1
			(pin SCANOUT21 input)
			(conn SCANOUT21 SCANOUT21 <== PCIE_3_0 SCANOUT21)
		)
		(element SCANOUT22 1
			(pin SCANOUT22 input)
			(conn SCANOUT22 SCANOUT22 <== PCIE_3_0 SCANOUT22)
		)
		(element SCANOUT23 1
			(pin SCANOUT23 input)
			(conn SCANOUT23 SCANOUT23 <== PCIE_3_0 SCANOUT23)
		)
		(element SCANOUT24 1
			(pin SCANOUT24 input)
			(conn SCANOUT24 SCANOUT24 <== PCIE_3_0 SCANOUT24)
		)
		(element USERCLK 1
			(pin USERCLK output)
			(conn USERCLK USERCLK ==> PCIE_3_0 USERCLK)
		)
		(element XILUNCONNOUT0 1
			(pin XILUNCONNOUT0 input)
			(conn XILUNCONNOUT0 XILUNCONNOUT0 <== PCIE_3_0 XILUNCONNOUT0)
		)
		(element XILUNCONNOUT1 1
			(pin XILUNCONNOUT1 input)
			(conn XILUNCONNOUT1 XILUNCONNOUT1 <== PCIE_3_0 XILUNCONNOUT1)
		)
		(element XILUNCONNOUT2 1
			(pin XILUNCONNOUT2 input)
			(conn XILUNCONNOUT2 XILUNCONNOUT2 <== PCIE_3_0 XILUNCONNOUT2)
		)
		(element XILUNCONNOUT3 1
			(pin XILUNCONNOUT3 input)
			(conn XILUNCONNOUT3 XILUNCONNOUT3 <== PCIE_3_0 XILUNCONNOUT3)
		)
		(element XILUNCONNOUT4 1
			(pin XILUNCONNOUT4 input)
			(conn XILUNCONNOUT4 XILUNCONNOUT4 <== PCIE_3_0 XILUNCONNOUT4)
		)
		(element XILUNCONNOUT5 1
			(pin XILUNCONNOUT5 input)
			(conn XILUNCONNOUT5 XILUNCONNOUT5 <== PCIE_3_0 XILUNCONNOUT5)
		)
		(element XILUNCONNOUT6 1
			(pin XILUNCONNOUT6 input)
			(conn XILUNCONNOUT6 XILUNCONNOUT6 <== PCIE_3_0 XILUNCONNOUT6)
		)
		(element XILUNCONNOUT7 1
			(pin XILUNCONNOUT7 input)
			(conn XILUNCONNOUT7 XILUNCONNOUT7 <== PCIE_3_0 XILUNCONNOUT7)
		)
		(element XILUNCONNOUT8 1
			(pin XILUNCONNOUT8 input)
			(conn XILUNCONNOUT8 XILUNCONNOUT8 <== PCIE_3_0 XILUNCONNOUT8)
		)
		(element XILUNCONNOUT9 1
			(pin XILUNCONNOUT9 input)
			(conn XILUNCONNOUT9 XILUNCONNOUT9 <== PCIE_3_0 XILUNCONNOUT9)
		)
		(element XILUNCONNOUT10 1
			(pin XILUNCONNOUT10 input)
			(conn XILUNCONNOUT10 XILUNCONNOUT10 <== PCIE_3_0 XILUNCONNOUT10)
		)
		(element XILUNCONNOUT11 1
			(pin XILUNCONNOUT11 input)
			(conn XILUNCONNOUT11 XILUNCONNOUT11 <== PCIE_3_0 XILUNCONNOUT11)
		)
		(element XILUNCONNOUT12 1
			(pin XILUNCONNOUT12 input)
			(conn XILUNCONNOUT12 XILUNCONNOUT12 <== PCIE_3_0 XILUNCONNOUT12)
		)
		(element XILUNCONNOUT13 1
			(pin XILUNCONNOUT13 input)
			(conn XILUNCONNOUT13 XILUNCONNOUT13 <== PCIE_3_0 XILUNCONNOUT13)
		)
		(element XILUNCONNOUT14 1
			(pin XILUNCONNOUT14 input)
			(conn XILUNCONNOUT14 XILUNCONNOUT14 <== PCIE_3_0 XILUNCONNOUT14)
		)
		(element XILUNCONNOUT15 1
			(pin XILUNCONNOUT15 input)
			(conn XILUNCONNOUT15 XILUNCONNOUT15 <== PCIE_3_0 XILUNCONNOUT15)
		)
		(element XILUNCONNOUT16 1
			(pin XILUNCONNOUT16 input)
			(conn XILUNCONNOUT16 XILUNCONNOUT16 <== PCIE_3_0 XILUNCONNOUT16)
		)
		(element XILUNCONNOUT17 1
			(pin XILUNCONNOUT17 input)
			(conn XILUNCONNOUT17 XILUNCONNOUT17 <== PCIE_3_0 XILUNCONNOUT17)
		)
		(element XILUNCONNOUT18 1
			(pin XILUNCONNOUT18 input)
			(conn XILUNCONNOUT18 XILUNCONNOUT18 <== PCIE_3_0 XILUNCONNOUT18)
		)
		(element XILUNCONNOUT19 1
			(pin XILUNCONNOUT19 input)
			(conn XILUNCONNOUT19 XILUNCONNOUT19 <== PCIE_3_0 XILUNCONNOUT19)
		)
		(element XILUNCONNOUT20 1
			(pin XILUNCONNOUT20 input)
			(conn XILUNCONNOUT20 XILUNCONNOUT20 <== PCIE_3_0 XILUNCONNOUT20)
		)
		(element XILUNCONNOUT21 1
			(pin XILUNCONNOUT21 input)
			(conn XILUNCONNOUT21 XILUNCONNOUT21 <== PCIE_3_0 XILUNCONNOUT21)
		)
		(element XILUNCONNOUT22 1
			(pin XILUNCONNOUT22 input)
			(conn XILUNCONNOUT22 XILUNCONNOUT22 <== PCIE_3_0 XILUNCONNOUT22)
		)
		(element XILUNCONNOUT23 1
			(pin XILUNCONNOUT23 input)
			(conn XILUNCONNOUT23 XILUNCONNOUT23 <== PCIE_3_0 XILUNCONNOUT23)
		)
		(element XILUNCONNOUT24 1
			(pin XILUNCONNOUT24 input)
			(conn XILUNCONNOUT24 XILUNCONNOUT24 <== PCIE_3_0 XILUNCONNOUT24)
		)
		(element XILUNCONNOUT25 1
			(pin XILUNCONNOUT25 input)
			(conn XILUNCONNOUT25 XILUNCONNOUT25 <== PCIE_3_0 XILUNCONNOUT25)
		)
		(element XILUNCONNOUT26 1
			(pin XILUNCONNOUT26 input)
			(conn XILUNCONNOUT26 XILUNCONNOUT26 <== PCIE_3_0 XILUNCONNOUT26)
		)
		(element XILUNCONNOUT27 1
			(pin XILUNCONNOUT27 input)
			(conn XILUNCONNOUT27 XILUNCONNOUT27 <== PCIE_3_0 XILUNCONNOUT27)
		)
		(element XILUNCONNOUT28 1
			(pin XILUNCONNOUT28 input)
			(conn XILUNCONNOUT28 XILUNCONNOUT28 <== PCIE_3_0 XILUNCONNOUT28)
		)
		(element XILUNCONNOUT29 1
			(pin XILUNCONNOUT29 input)
			(conn XILUNCONNOUT29 XILUNCONNOUT29 <== PCIE_3_0 XILUNCONNOUT29)
		)
		(element PCIE_3_0 4834 # BEL
			(pin CFGCONFIGSPACEENABLE input)
			(pin CFGCURRENTSPEED0 output)
			(pin CFGCURRENTSPEED1 output)
			(pin CFGCURRENTSPEED2 output)
			(pin CFGDEVID0 input)
			(pin CFGDEVID1 input)
			(pin CFGDEVID2 input)
			(pin CFGDEVID3 input)
			(pin CFGDEVID4 input)
			(pin CFGDEVID5 input)
			(pin CFGDEVID6 input)
			(pin CFGDEVID7 input)
			(pin CFGDEVID8 input)
			(pin CFGDEVID9 input)
			(pin CFGDEVID10 input)
			(pin CFGDEVID11 input)
			(pin CFGDEVID12 input)
			(pin CFGDEVID13 input)
			(pin CFGDEVID14 input)
			(pin CFGDEVID15 input)
			(pin CFGDPASUBSTATECHANGE0 output)
			(pin CFGDPASUBSTATECHANGE1 output)
			(pin CFGDSBUSNUMBER0 input)
			(pin CFGDSBUSNUMBER1 input)
			(pin CFGDSBUSNUMBER2 input)
			(pin CFGDSBUSNUMBER3 input)
			(pin CFGDSBUSNUMBER4 input)
			(pin CFGDSBUSNUMBER5 input)
			(pin CFGDSBUSNUMBER6 input)
			(pin CFGDSBUSNUMBER7 input)
			(pin CFGDSDEVICENUMBER0 input)
			(pin CFGDSDEVICENUMBER1 input)
			(pin CFGDSDEVICENUMBER2 input)
			(pin CFGDSDEVICENUMBER3 input)
			(pin CFGDSDEVICENUMBER4 input)
			(pin CFGDSFUNCTIONNUMBER0 input)
			(pin CFGDSFUNCTIONNUMBER1 input)
			(pin CFGDSFUNCTIONNUMBER2 input)
			(pin CFGDSN0 input)
			(pin CFGDSN1 input)
			(pin CFGDSN2 input)
			(pin CFGDSN3 input)
			(pin CFGDSN4 input)
			(pin CFGDSN5 input)
			(pin CFGDSN6 input)
			(pin CFGDSN7 input)
			(pin CFGDSN8 input)
			(pin CFGDSN9 input)
			(pin CFGDSN10 input)
			(pin CFGDSN11 input)
			(pin CFGDSN12 input)
			(pin CFGDSN13 input)
			(pin CFGDSN14 input)
			(pin CFGDSN15 input)
			(pin CFGDSN16 input)
			(pin CFGDSN17 input)
			(pin CFGDSN18 input)
			(pin CFGDSN19 input)
			(pin CFGDSN20 input)
			(pin CFGDSN21 input)
			(pin CFGDSN22 input)
			(pin CFGDSN23 input)
			(pin CFGDSN24 input)
			(pin CFGDSN25 input)
			(pin CFGDSN26 input)
			(pin CFGDSN27 input)
			(pin CFGDSN28 input)
			(pin CFGDSN29 input)
			(pin CFGDSN30 input)
			(pin CFGDSN31 input)
			(pin CFGDSN32 input)
			(pin CFGDSN33 input)
			(pin CFGDSN34 input)
			(pin CFGDSN35 input)
			(pin CFGDSN36 input)
			(pin CFGDSN37 input)
			(pin CFGDSN38 input)
			(pin CFGDSN39 input)
			(pin CFGDSN40 input)
			(pin CFGDSN41 input)
			(pin CFGDSN42 input)
			(pin CFGDSN43 input)
			(pin CFGDSN44 input)
			(pin CFGDSN45 input)
			(pin CFGDSN46 input)
			(pin CFGDSN47 input)
			(pin CFGDSN48 input)
			(pin CFGDSN49 input)
			(pin CFGDSN50 input)
			(pin CFGDSN51 input)
			(pin CFGDSN52 input)
			(pin CFGDSN53 input)
			(pin CFGDSN54 input)
			(pin CFGDSN55 input)
			(pin CFGDSN56 input)
			(pin CFGDSN57 input)
			(pin CFGDSN58 input)
			(pin CFGDSN59 input)
			(pin CFGDSN60 input)
			(pin CFGDSN61 input)
			(pin CFGDSN62 input)
			(pin CFGDSN63 input)
			(pin CFGDSPORTNUMBER0 input)
			(pin CFGDSPORTNUMBER1 input)
			(pin CFGDSPORTNUMBER2 input)
			(pin CFGDSPORTNUMBER3 input)
			(pin CFGDSPORTNUMBER4 input)
			(pin CFGDSPORTNUMBER5 input)
			(pin CFGDSPORTNUMBER6 input)
			(pin CFGDSPORTNUMBER7 input)
			(pin CFGERRCORIN input)
			(pin CFGERRCOROUT output)
			(pin CFGERRFATALOUT output)
			(pin CFGERRNONFATALOUT output)
			(pin CFGERRUNCORIN input)
			(pin CFGEXTFUNCTIONNUMBER0 output)
			(pin CFGEXTFUNCTIONNUMBER1 output)
			(pin CFGEXTFUNCTIONNUMBER2 output)
			(pin CFGEXTFUNCTIONNUMBER3 output)
			(pin CFGEXTFUNCTIONNUMBER4 output)
			(pin CFGEXTFUNCTIONNUMBER5 output)
			(pin CFGEXTFUNCTIONNUMBER6 output)
			(pin CFGEXTFUNCTIONNUMBER7 output)
			(pin CFGEXTREADDATAVALID input)
			(pin CFGEXTREADDATA0 input)
			(pin CFGEXTREADDATA1 input)
			(pin CFGEXTREADDATA2 input)
			(pin CFGEXTREADDATA3 input)
			(pin CFGEXTREADDATA4 input)
			(pin CFGEXTREADDATA5 input)
			(pin CFGEXTREADDATA6 input)
			(pin CFGEXTREADDATA7 input)
			(pin CFGEXTREADDATA8 input)
			(pin CFGEXTREADDATA9 input)
			(pin CFGEXTREADDATA10 input)
			(pin CFGEXTREADDATA11 input)
			(pin CFGEXTREADDATA12 input)
			(pin CFGEXTREADDATA13 input)
			(pin CFGEXTREADDATA14 input)
			(pin CFGEXTREADDATA15 input)
			(pin CFGEXTREADDATA16 input)
			(pin CFGEXTREADDATA17 input)
			(pin CFGEXTREADDATA18 input)
			(pin CFGEXTREADDATA19 input)
			(pin CFGEXTREADDATA20 input)
			(pin CFGEXTREADDATA21 input)
			(pin CFGEXTREADDATA22 input)
			(pin CFGEXTREADDATA23 input)
			(pin CFGEXTREADDATA24 input)
			(pin CFGEXTREADDATA25 input)
			(pin CFGEXTREADDATA26 input)
			(pin CFGEXTREADDATA27 input)
			(pin CFGEXTREADDATA28 input)
			(pin CFGEXTREADDATA29 input)
			(pin CFGEXTREADDATA30 input)
			(pin CFGEXTREADDATA31 input)
			(pin CFGEXTREADRECEIVED output)
			(pin CFGEXTREGISTERNUMBER0 output)
			(pin CFGEXTREGISTERNUMBER1 output)
			(pin CFGEXTREGISTERNUMBER2 output)
			(pin CFGEXTREGISTERNUMBER3 output)
			(pin CFGEXTREGISTERNUMBER4 output)
			(pin CFGEXTREGISTERNUMBER5 output)
			(pin CFGEXTREGISTERNUMBER6 output)
			(pin CFGEXTREGISTERNUMBER7 output)
			(pin CFGEXTREGISTERNUMBER8 output)
			(pin CFGEXTREGISTERNUMBER9 output)
			(pin CFGEXTWRITEBYTEENABLE0 output)
			(pin CFGEXTWRITEBYTEENABLE1 output)
			(pin CFGEXTWRITEBYTEENABLE2 output)
			(pin CFGEXTWRITEBYTEENABLE3 output)
			(pin CFGEXTWRITEDATA0 output)
			(pin CFGEXTWRITEDATA1 output)
			(pin CFGEXTWRITEDATA2 output)
			(pin CFGEXTWRITEDATA3 output)
			(pin CFGEXTWRITEDATA4 output)
			(pin CFGEXTWRITEDATA5 output)
			(pin CFGEXTWRITEDATA6 output)
			(pin CFGEXTWRITEDATA7 output)
			(pin CFGEXTWRITEDATA8 output)
			(pin CFGEXTWRITEDATA9 output)
			(pin CFGEXTWRITEDATA10 output)
			(pin CFGEXTWRITEDATA11 output)
			(pin CFGEXTWRITEDATA12 output)
			(pin CFGEXTWRITEDATA13 output)
			(pin CFGEXTWRITEDATA14 output)
			(pin CFGEXTWRITEDATA15 output)
			(pin CFGEXTWRITEDATA16 output)
			(pin CFGEXTWRITEDATA17 output)
			(pin CFGEXTWRITEDATA18 output)
			(pin CFGEXTWRITEDATA19 output)
			(pin CFGEXTWRITEDATA20 output)
			(pin CFGEXTWRITEDATA21 output)
			(pin CFGEXTWRITEDATA22 output)
			(pin CFGEXTWRITEDATA23 output)
			(pin CFGEXTWRITEDATA24 output)
			(pin CFGEXTWRITEDATA25 output)
			(pin CFGEXTWRITEDATA26 output)
			(pin CFGEXTWRITEDATA27 output)
			(pin CFGEXTWRITEDATA28 output)
			(pin CFGEXTWRITEDATA29 output)
			(pin CFGEXTWRITEDATA30 output)
			(pin CFGEXTWRITEDATA31 output)
			(pin CFGEXTWRITERECEIVED output)
			(pin CFGFCCPLD0 output)
			(pin CFGFCCPLD1 output)
			(pin CFGFCCPLD2 output)
			(pin CFGFCCPLD3 output)
			(pin CFGFCCPLD4 output)
			(pin CFGFCCPLD5 output)
			(pin CFGFCCPLD6 output)
			(pin CFGFCCPLD7 output)
			(pin CFGFCCPLD8 output)
			(pin CFGFCCPLD9 output)
			(pin CFGFCCPLD10 output)
			(pin CFGFCCPLD11 output)
			(pin CFGFCCPLH0 output)
			(pin CFGFCCPLH1 output)
			(pin CFGFCCPLH2 output)
			(pin CFGFCCPLH3 output)
			(pin CFGFCCPLH4 output)
			(pin CFGFCCPLH5 output)
			(pin CFGFCCPLH6 output)
			(pin CFGFCCPLH7 output)
			(pin CFGFCNPD0 output)
			(pin CFGFCNPD1 output)
			(pin CFGFCNPD2 output)
			(pin CFGFCNPD3 output)
			(pin CFGFCNPD4 output)
			(pin CFGFCNPD5 output)
			(pin CFGFCNPD6 output)
			(pin CFGFCNPD7 output)
			(pin CFGFCNPD8 output)
			(pin CFGFCNPD9 output)
			(pin CFGFCNPD10 output)
			(pin CFGFCNPD11 output)
			(pin CFGFCNPH0 output)
			(pin CFGFCNPH1 output)
			(pin CFGFCNPH2 output)
			(pin CFGFCNPH3 output)
			(pin CFGFCNPH4 output)
			(pin CFGFCNPH5 output)
			(pin CFGFCNPH6 output)
			(pin CFGFCNPH7 output)
			(pin CFGFCPD0 output)
			(pin CFGFCPD1 output)
			(pin CFGFCPD2 output)
			(pin CFGFCPD3 output)
			(pin CFGFCPD4 output)
			(pin CFGFCPD5 output)
			(pin CFGFCPD6 output)
			(pin CFGFCPD7 output)
			(pin CFGFCPD8 output)
			(pin CFGFCPD9 output)
			(pin CFGFCPD10 output)
			(pin CFGFCPD11 output)
			(pin CFGFCPH0 output)
			(pin CFGFCPH1 output)
			(pin CFGFCPH2 output)
			(pin CFGFCPH3 output)
			(pin CFGFCPH4 output)
			(pin CFGFCPH5 output)
			(pin CFGFCPH6 output)
			(pin CFGFCPH7 output)
			(pin CFGFCSEL0 input)
			(pin CFGFCSEL1 input)
			(pin CFGFCSEL2 input)
			(pin CFGFLRDONE0 input)
			(pin CFGFLRDONE1 input)
			(pin CFGFLRINPROCESS0 output)
			(pin CFGFLRINPROCESS1 output)
			(pin CFGFUNCTIONPOWERSTATE0 output)
			(pin CFGFUNCTIONPOWERSTATE1 output)
			(pin CFGFUNCTIONPOWERSTATE2 output)
			(pin CFGFUNCTIONPOWERSTATE3 output)
			(pin CFGFUNCTIONPOWERSTATE4 output)
			(pin CFGFUNCTIONPOWERSTATE5 output)
			(pin CFGFUNCTIONSTATUS0 output)
			(pin CFGFUNCTIONSTATUS1 output)
			(pin CFGFUNCTIONSTATUS2 output)
			(pin CFGFUNCTIONSTATUS3 output)
			(pin CFGFUNCTIONSTATUS4 output)
			(pin CFGFUNCTIONSTATUS5 output)
			(pin CFGFUNCTIONSTATUS6 output)
			(pin CFGFUNCTIONSTATUS7 output)
			(pin CFGHOTRESETIN input)
			(pin CFGHOTRESETOUT output)
			(pin CFGINPUTUPDATEDONE output)
			(pin CFGINPUTUPDATEREQUEST input)
			(pin CFGINTERRUPTAOUTPUT output)
			(pin CFGINTERRUPTBOUTPUT output)
			(pin CFGINTERRUPTCOUTPUT output)
			(pin CFGINTERRUPTDOUTPUT output)
			(pin CFGINTERRUPTINT0 input)
			(pin CFGINTERRUPTINT1 input)
			(pin CFGINTERRUPTINT2 input)
			(pin CFGINTERRUPTINT3 input)
			(pin CFGINTERRUPTMSIATTR0 input)
			(pin CFGINTERRUPTMSIATTR1 input)
			(pin CFGINTERRUPTMSIATTR2 input)
			(pin CFGINTERRUPTMSIDATA0 output)
			(pin CFGINTERRUPTMSIDATA1 output)
			(pin CFGINTERRUPTMSIDATA2 output)
			(pin CFGINTERRUPTMSIDATA3 output)
			(pin CFGINTERRUPTMSIDATA4 output)
			(pin CFGINTERRUPTMSIDATA5 output)
			(pin CFGINTERRUPTMSIDATA6 output)
			(pin CFGINTERRUPTMSIDATA7 output)
			(pin CFGINTERRUPTMSIDATA8 output)
			(pin CFGINTERRUPTMSIDATA9 output)
			(pin CFGINTERRUPTMSIDATA10 output)
			(pin CFGINTERRUPTMSIDATA11 output)
			(pin CFGINTERRUPTMSIDATA12 output)
			(pin CFGINTERRUPTMSIDATA13 output)
			(pin CFGINTERRUPTMSIDATA14 output)
			(pin CFGINTERRUPTMSIDATA15 output)
			(pin CFGINTERRUPTMSIDATA16 output)
			(pin CFGINTERRUPTMSIDATA17 output)
			(pin CFGINTERRUPTMSIDATA18 output)
			(pin CFGINTERRUPTMSIDATA19 output)
			(pin CFGINTERRUPTMSIDATA20 output)
			(pin CFGINTERRUPTMSIDATA21 output)
			(pin CFGINTERRUPTMSIDATA22 output)
			(pin CFGINTERRUPTMSIDATA23 output)
			(pin CFGINTERRUPTMSIDATA24 output)
			(pin CFGINTERRUPTMSIDATA25 output)
			(pin CFGINTERRUPTMSIDATA26 output)
			(pin CFGINTERRUPTMSIDATA27 output)
			(pin CFGINTERRUPTMSIDATA28 output)
			(pin CFGINTERRUPTMSIDATA29 output)
			(pin CFGINTERRUPTMSIDATA30 output)
			(pin CFGINTERRUPTMSIDATA31 output)
			(pin CFGINTERRUPTMSIENABLE0 output)
			(pin CFGINTERRUPTMSIENABLE1 output)
			(pin CFGINTERRUPTMSIFAIL output)
			(pin CFGINTERRUPTMSIFUNCTIONNUMBER0 input)
			(pin CFGINTERRUPTMSIFUNCTIONNUMBER1 input)
			(pin CFGINTERRUPTMSIFUNCTIONNUMBER2 input)
			(pin CFGINTERRUPTMSIINT0 input)
			(pin CFGINTERRUPTMSIINT1 input)
			(pin CFGINTERRUPTMSIINT2 input)
			(pin CFGINTERRUPTMSIINT3 input)
			(pin CFGINTERRUPTMSIINT4 input)
			(pin CFGINTERRUPTMSIINT5 input)
			(pin CFGINTERRUPTMSIINT6 input)
			(pin CFGINTERRUPTMSIINT7 input)
			(pin CFGINTERRUPTMSIINT8 input)
			(pin CFGINTERRUPTMSIINT9 input)
			(pin CFGINTERRUPTMSIINT10 input)
			(pin CFGINTERRUPTMSIINT11 input)
			(pin CFGINTERRUPTMSIINT12 input)
			(pin CFGINTERRUPTMSIINT13 input)
			(pin CFGINTERRUPTMSIINT14 input)
			(pin CFGINTERRUPTMSIINT15 input)
			(pin CFGINTERRUPTMSIINT16 input)
			(pin CFGINTERRUPTMSIINT17 input)
			(pin CFGINTERRUPTMSIINT18 input)
			(pin CFGINTERRUPTMSIINT19 input)
			(pin CFGINTERRUPTMSIINT20 input)
			(pin CFGINTERRUPTMSIINT21 input)
			(pin CFGINTERRUPTMSIINT22 input)
			(pin CFGINTERRUPTMSIINT23 input)
			(pin CFGINTERRUPTMSIINT24 input)
			(pin CFGINTERRUPTMSIINT25 input)
			(pin CFGINTERRUPTMSIINT26 input)
			(pin CFGINTERRUPTMSIINT27 input)
			(pin CFGINTERRUPTMSIINT28 input)
			(pin CFGINTERRUPTMSIINT29 input)
			(pin CFGINTERRUPTMSIINT30 input)
			(pin CFGINTERRUPTMSIINT31 input)
			(pin CFGINTERRUPTMSIMASKUPDATE output)
			(pin CFGINTERRUPTMSIMMENABLE0 output)
			(pin CFGINTERRUPTMSIMMENABLE1 output)
			(pin CFGINTERRUPTMSIMMENABLE2 output)
			(pin CFGINTERRUPTMSIMMENABLE3 output)
			(pin CFGINTERRUPTMSIMMENABLE4 output)
			(pin CFGINTERRUPTMSIMMENABLE5 output)
			(pin CFGINTERRUPTMSIPENDINGSTATUS0 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS1 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS2 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS3 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS4 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS5 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS6 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS7 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS8 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS9 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS10 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS11 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS12 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS13 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS14 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS15 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS16 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS17 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS18 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS19 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS20 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS21 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS22 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS23 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS24 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS25 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS26 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS27 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS28 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS29 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS30 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS31 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS32 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS33 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS34 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS35 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS36 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS37 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS38 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS39 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS40 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS41 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS42 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS43 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS44 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS45 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS46 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS47 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS48 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS49 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS50 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS51 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS52 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS53 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS54 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS55 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS56 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS57 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS58 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS59 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS60 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS61 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS62 input)
			(pin CFGINTERRUPTMSIPENDINGSTATUS63 input)
			(pin CFGINTERRUPTMSISELECT0 input)
			(pin CFGINTERRUPTMSISELECT1 input)
			(pin CFGINTERRUPTMSISELECT2 input)
			(pin CFGINTERRUPTMSISELECT3 input)
			(pin CFGINTERRUPTMSISENT output)
			(pin CFGINTERRUPTMSITPHPRESENT input)
			(pin CFGINTERRUPTMSITPHSTTAG0 input)
			(pin CFGINTERRUPTMSITPHSTTAG1 input)
			(pin CFGINTERRUPTMSITPHSTTAG2 input)
			(pin CFGINTERRUPTMSITPHSTTAG3 input)
			(pin CFGINTERRUPTMSITPHSTTAG4 input)
			(pin CFGINTERRUPTMSITPHSTTAG5 input)
			(pin CFGINTERRUPTMSITPHSTTAG6 input)
			(pin CFGINTERRUPTMSITPHSTTAG7 input)
			(pin CFGINTERRUPTMSITPHSTTAG8 input)
			(pin CFGINTERRUPTMSITPHTYPE0 input)
			(pin CFGINTERRUPTMSITPHTYPE1 input)
			(pin CFGINTERRUPTMSIVFENABLE0 output)
			(pin CFGINTERRUPTMSIVFENABLE1 output)
			(pin CFGINTERRUPTMSIVFENABLE2 output)
			(pin CFGINTERRUPTMSIVFENABLE3 output)
			(pin CFGINTERRUPTMSIVFENABLE4 output)
			(pin CFGINTERRUPTMSIVFENABLE5 output)
			(pin CFGINTERRUPTMSIXADDRESS0 input)
			(pin CFGINTERRUPTMSIXADDRESS1 input)
			(pin CFGINTERRUPTMSIXADDRESS2 input)
			(pin CFGINTERRUPTMSIXADDRESS3 input)
			(pin CFGINTERRUPTMSIXADDRESS4 input)
			(pin CFGINTERRUPTMSIXADDRESS5 input)
			(pin CFGINTERRUPTMSIXADDRESS6 input)
			(pin CFGINTERRUPTMSIXADDRESS7 input)
			(pin CFGINTERRUPTMSIXADDRESS8 input)
			(pin CFGINTERRUPTMSIXADDRESS9 input)
			(pin CFGINTERRUPTMSIXADDRESS10 input)
			(pin CFGINTERRUPTMSIXADDRESS11 input)
			(pin CFGINTERRUPTMSIXADDRESS12 input)
			(pin CFGINTERRUPTMSIXADDRESS13 input)
			(pin CFGINTERRUPTMSIXADDRESS14 input)
			(pin CFGINTERRUPTMSIXADDRESS15 input)
			(pin CFGINTERRUPTMSIXADDRESS16 input)
			(pin CFGINTERRUPTMSIXADDRESS17 input)
			(pin CFGINTERRUPTMSIXADDRESS18 input)
			(pin CFGINTERRUPTMSIXADDRESS19 input)
			(pin CFGINTERRUPTMSIXADDRESS20 input)
			(pin CFGINTERRUPTMSIXADDRESS21 input)
			(pin CFGINTERRUPTMSIXADDRESS22 input)
			(pin CFGINTERRUPTMSIXADDRESS23 input)
			(pin CFGINTERRUPTMSIXADDRESS24 input)
			(pin CFGINTERRUPTMSIXADDRESS25 input)
			(pin CFGINTERRUPTMSIXADDRESS26 input)
			(pin CFGINTERRUPTMSIXADDRESS27 input)
			(pin CFGINTERRUPTMSIXADDRESS28 input)
			(pin CFGINTERRUPTMSIXADDRESS29 input)
			(pin CFGINTERRUPTMSIXADDRESS30 input)
			(pin CFGINTERRUPTMSIXADDRESS31 input)
			(pin CFGINTERRUPTMSIXADDRESS32 input)
			(pin CFGINTERRUPTMSIXADDRESS33 input)
			(pin CFGINTERRUPTMSIXADDRESS34 input)
			(pin CFGINTERRUPTMSIXADDRESS35 input)
			(pin CFGINTERRUPTMSIXADDRESS36 input)
			(pin CFGINTERRUPTMSIXADDRESS37 input)
			(pin CFGINTERRUPTMSIXADDRESS38 input)
			(pin CFGINTERRUPTMSIXADDRESS39 input)
			(pin CFGINTERRUPTMSIXADDRESS40 input)
			(pin CFGINTERRUPTMSIXADDRESS41 input)
			(pin CFGINTERRUPTMSIXADDRESS42 input)
			(pin CFGINTERRUPTMSIXADDRESS43 input)
			(pin CFGINTERRUPTMSIXADDRESS44 input)
			(pin CFGINTERRUPTMSIXADDRESS45 input)
			(pin CFGINTERRUPTMSIXADDRESS46 input)
			(pin CFGINTERRUPTMSIXADDRESS47 input)
			(pin CFGINTERRUPTMSIXADDRESS48 input)
			(pin CFGINTERRUPTMSIXADDRESS49 input)
			(pin CFGINTERRUPTMSIXADDRESS50 input)
			(pin CFGINTERRUPTMSIXADDRESS51 input)
			(pin CFGINTERRUPTMSIXADDRESS52 input)
			(pin CFGINTERRUPTMSIXADDRESS53 input)
			(pin CFGINTERRUPTMSIXADDRESS54 input)
			(pin CFGINTERRUPTMSIXADDRESS55 input)
			(pin CFGINTERRUPTMSIXADDRESS56 input)
			(pin CFGINTERRUPTMSIXADDRESS57 input)
			(pin CFGINTERRUPTMSIXADDRESS58 input)
			(pin CFGINTERRUPTMSIXADDRESS59 input)
			(pin CFGINTERRUPTMSIXADDRESS60 input)
			(pin CFGINTERRUPTMSIXADDRESS61 input)
			(pin CFGINTERRUPTMSIXADDRESS62 input)
			(pin CFGINTERRUPTMSIXADDRESS63 input)
			(pin CFGINTERRUPTMSIXDATA0 input)
			(pin CFGINTERRUPTMSIXDATA1 input)
			(pin CFGINTERRUPTMSIXDATA2 input)
			(pin CFGINTERRUPTMSIXDATA3 input)
			(pin CFGINTERRUPTMSIXDATA4 input)
			(pin CFGINTERRUPTMSIXDATA5 input)
			(pin CFGINTERRUPTMSIXDATA6 input)
			(pin CFGINTERRUPTMSIXDATA7 input)
			(pin CFGINTERRUPTMSIXDATA8 input)
			(pin CFGINTERRUPTMSIXDATA9 input)
			(pin CFGINTERRUPTMSIXDATA10 input)
			(pin CFGINTERRUPTMSIXDATA11 input)
			(pin CFGINTERRUPTMSIXDATA12 input)
			(pin CFGINTERRUPTMSIXDATA13 input)
			(pin CFGINTERRUPTMSIXDATA14 input)
			(pin CFGINTERRUPTMSIXDATA15 input)
			(pin CFGINTERRUPTMSIXDATA16 input)
			(pin CFGINTERRUPTMSIXDATA17 input)
			(pin CFGINTERRUPTMSIXDATA18 input)
			(pin CFGINTERRUPTMSIXDATA19 input)
			(pin CFGINTERRUPTMSIXDATA20 input)
			(pin CFGINTERRUPTMSIXDATA21 input)
			(pin CFGINTERRUPTMSIXDATA22 input)
			(pin CFGINTERRUPTMSIXDATA23 input)
			(pin CFGINTERRUPTMSIXDATA24 input)
			(pin CFGINTERRUPTMSIXDATA25 input)
			(pin CFGINTERRUPTMSIXDATA26 input)
			(pin CFGINTERRUPTMSIXDATA27 input)
			(pin CFGINTERRUPTMSIXDATA28 input)
			(pin CFGINTERRUPTMSIXDATA29 input)
			(pin CFGINTERRUPTMSIXDATA30 input)
			(pin CFGINTERRUPTMSIXDATA31 input)
			(pin CFGINTERRUPTMSIXENABLE0 output)
			(pin CFGINTERRUPTMSIXENABLE1 output)
			(pin CFGINTERRUPTMSIXFAIL output)
			(pin CFGINTERRUPTMSIXINT input)
			(pin CFGINTERRUPTMSIXMASK0 output)
			(pin CFGINTERRUPTMSIXMASK1 output)
			(pin CFGINTERRUPTMSIXSENT output)
			(pin CFGINTERRUPTMSIXVFENABLE0 output)
			(pin CFGINTERRUPTMSIXVFENABLE1 output)
			(pin CFGINTERRUPTMSIXVFENABLE2 output)
			(pin CFGINTERRUPTMSIXVFENABLE3 output)
			(pin CFGINTERRUPTMSIXVFENABLE4 output)
			(pin CFGINTERRUPTMSIXVFENABLE5 output)
			(pin CFGINTERRUPTMSIXVFMASK0 output)
			(pin CFGINTERRUPTMSIXVFMASK1 output)
			(pin CFGINTERRUPTMSIXVFMASK2 output)
			(pin CFGINTERRUPTMSIXVFMASK3 output)
			(pin CFGINTERRUPTMSIXVFMASK4 output)
			(pin CFGINTERRUPTMSIXVFMASK5 output)
			(pin CFGINTERRUPTPENDING0 input)
			(pin CFGINTERRUPTPENDING1 input)
			(pin CFGINTERRUPTSENT output)
			(pin CFGLINKPOWERSTATE0 output)
			(pin CFGLINKPOWERSTATE1 output)
			(pin CFGLINKTRAININGENABLE input)
			(pin CFGLOCALERROR output)
			(pin CFGLTRENABLE output)
			(pin CFGLTSSMSTATE0 output)
			(pin CFGLTSSMSTATE1 output)
			(pin CFGLTSSMSTATE2 output)
			(pin CFGLTSSMSTATE3 output)
			(pin CFGLTSSMSTATE4 output)
			(pin CFGLTSSMSTATE5 output)
			(pin CFGMAXPAYLOAD0 output)
			(pin CFGMAXPAYLOAD1 output)
			(pin CFGMAXPAYLOAD2 output)
			(pin CFGMAXREADREQ0 output)
			(pin CFGMAXREADREQ1 output)
			(pin CFGMAXREADREQ2 output)
			(pin CFGMCUPDATEDONE output)
			(pin CFGMCUPDATEREQUEST input)
			(pin CFGMGMTADDR0 input)
			(pin CFGMGMTADDR1 input)
			(pin CFGMGMTADDR2 input)
			(pin CFGMGMTADDR3 input)
			(pin CFGMGMTADDR4 input)
			(pin CFGMGMTADDR5 input)
			(pin CFGMGMTADDR6 input)
			(pin CFGMGMTADDR7 input)
			(pin CFGMGMTADDR8 input)
			(pin CFGMGMTADDR9 input)
			(pin CFGMGMTADDR10 input)
			(pin CFGMGMTADDR11 input)
			(pin CFGMGMTADDR12 input)
			(pin CFGMGMTADDR13 input)
			(pin CFGMGMTADDR14 input)
			(pin CFGMGMTADDR15 input)
			(pin CFGMGMTADDR16 input)
			(pin CFGMGMTADDR17 input)
			(pin CFGMGMTADDR18 input)
			(pin CFGMGMTBYTEENABLE0 input)
			(pin CFGMGMTBYTEENABLE1 input)
			(pin CFGMGMTBYTEENABLE2 input)
			(pin CFGMGMTBYTEENABLE3 input)
			(pin CFGMGMTREAD input)
			(pin CFGMGMTREADDATA0 output)
			(pin CFGMGMTREADDATA1 output)
			(pin CFGMGMTREADDATA2 output)
			(pin CFGMGMTREADDATA3 output)
			(pin CFGMGMTREADDATA4 output)
			(pin CFGMGMTREADDATA5 output)
			(pin CFGMGMTREADDATA6 output)
			(pin CFGMGMTREADDATA7 output)
			(pin CFGMGMTREADDATA8 output)
			(pin CFGMGMTREADDATA9 output)
			(pin CFGMGMTREADDATA10 output)
			(pin CFGMGMTREADDATA11 output)
			(pin CFGMGMTREADDATA12 output)
			(pin CFGMGMTREADDATA13 output)
			(pin CFGMGMTREADDATA14 output)
			(pin CFGMGMTREADDATA15 output)
			(pin CFGMGMTREADDATA16 output)
			(pin CFGMGMTREADDATA17 output)
			(pin CFGMGMTREADDATA18 output)
			(pin CFGMGMTREADDATA19 output)
			(pin CFGMGMTREADDATA20 output)
			(pin CFGMGMTREADDATA21 output)
			(pin CFGMGMTREADDATA22 output)
			(pin CFGMGMTREADDATA23 output)
			(pin CFGMGMTREADDATA24 output)
			(pin CFGMGMTREADDATA25 output)
			(pin CFGMGMTREADDATA26 output)
			(pin CFGMGMTREADDATA27 output)
			(pin CFGMGMTREADDATA28 output)
			(pin CFGMGMTREADDATA29 output)
			(pin CFGMGMTREADDATA30 output)
			(pin CFGMGMTREADDATA31 output)
			(pin CFGMGMTREADWRITEDONE output)
			(pin CFGMGMTTYPE1CFGREGACCESS input)
			(pin CFGMGMTWRITE input)
			(pin CFGMGMTWRITEDATA0 input)
			(pin CFGMGMTWRITEDATA1 input)
			(pin CFGMGMTWRITEDATA2 input)
			(pin CFGMGMTWRITEDATA3 input)
			(pin CFGMGMTWRITEDATA4 input)
			(pin CFGMGMTWRITEDATA5 input)
			(pin CFGMGMTWRITEDATA6 input)
			(pin CFGMGMTWRITEDATA7 input)
			(pin CFGMGMTWRITEDATA8 input)
			(pin CFGMGMTWRITEDATA9 input)
			(pin CFGMGMTWRITEDATA10 input)
			(pin CFGMGMTWRITEDATA11 input)
			(pin CFGMGMTWRITEDATA12 input)
			(pin CFGMGMTWRITEDATA13 input)
			(pin CFGMGMTWRITEDATA14 input)
			(pin CFGMGMTWRITEDATA15 input)
			(pin CFGMGMTWRITEDATA16 input)
			(pin CFGMGMTWRITEDATA17 input)
			(pin CFGMGMTWRITEDATA18 input)
			(pin CFGMGMTWRITEDATA19 input)
			(pin CFGMGMTWRITEDATA20 input)
			(pin CFGMGMTWRITEDATA21 input)
			(pin CFGMGMTWRITEDATA22 input)
			(pin CFGMGMTWRITEDATA23 input)
			(pin CFGMGMTWRITEDATA24 input)
			(pin CFGMGMTWRITEDATA25 input)
			(pin CFGMGMTWRITEDATA26 input)
			(pin CFGMGMTWRITEDATA27 input)
			(pin CFGMGMTWRITEDATA28 input)
			(pin CFGMGMTWRITEDATA29 input)
			(pin CFGMGMTWRITEDATA30 input)
			(pin CFGMGMTWRITEDATA31 input)
			(pin CFGMSGRECEIVED output)
			(pin CFGMSGRECEIVEDDATA0 output)
			(pin CFGMSGRECEIVEDDATA1 output)
			(pin CFGMSGRECEIVEDDATA2 output)
			(pin CFGMSGRECEIVEDDATA3 output)
			(pin CFGMSGRECEIVEDDATA4 output)
			(pin CFGMSGRECEIVEDDATA5 output)
			(pin CFGMSGRECEIVEDDATA6 output)
			(pin CFGMSGRECEIVEDDATA7 output)
			(pin CFGMSGRECEIVEDTYPE0 output)
			(pin CFGMSGRECEIVEDTYPE1 output)
			(pin CFGMSGRECEIVEDTYPE2 output)
			(pin CFGMSGRECEIVEDTYPE3 output)
			(pin CFGMSGRECEIVEDTYPE4 output)
			(pin CFGMSGTRANSMIT input)
			(pin CFGMSGTRANSMITDATA0 input)
			(pin CFGMSGTRANSMITDATA1 input)
			(pin CFGMSGTRANSMITDATA2 input)
			(pin CFGMSGTRANSMITDATA3 input)
			(pin CFGMSGTRANSMITDATA4 input)
			(pin CFGMSGTRANSMITDATA5 input)
			(pin CFGMSGTRANSMITDATA6 input)
			(pin CFGMSGTRANSMITDATA7 input)
			(pin CFGMSGTRANSMITDATA8 input)
			(pin CFGMSGTRANSMITDATA9 input)
			(pin CFGMSGTRANSMITDATA10 input)
			(pin CFGMSGTRANSMITDATA11 input)
			(pin CFGMSGTRANSMITDATA12 input)
			(pin CFGMSGTRANSMITDATA13 input)
			(pin CFGMSGTRANSMITDATA14 input)
			(pin CFGMSGTRANSMITDATA15 input)
			(pin CFGMSGTRANSMITDATA16 input)
			(pin CFGMSGTRANSMITDATA17 input)
			(pin CFGMSGTRANSMITDATA18 input)
			(pin CFGMSGTRANSMITDATA19 input)
			(pin CFGMSGTRANSMITDATA20 input)
			(pin CFGMSGTRANSMITDATA21 input)
			(pin CFGMSGTRANSMITDATA22 input)
			(pin CFGMSGTRANSMITDATA23 input)
			(pin CFGMSGTRANSMITDATA24 input)
			(pin CFGMSGTRANSMITDATA25 input)
			(pin CFGMSGTRANSMITDATA26 input)
			(pin CFGMSGTRANSMITDATA27 input)
			(pin CFGMSGTRANSMITDATA28 input)
			(pin CFGMSGTRANSMITDATA29 input)
			(pin CFGMSGTRANSMITDATA30 input)
			(pin CFGMSGTRANSMITDATA31 input)
			(pin CFGMSGTRANSMITDONE output)
			(pin CFGMSGTRANSMITTYPE0 input)
			(pin CFGMSGTRANSMITTYPE1 input)
			(pin CFGMSGTRANSMITTYPE2 input)
			(pin CFGNEGOTIATEDWIDTH0 output)
			(pin CFGNEGOTIATEDWIDTH1 output)
			(pin CFGNEGOTIATEDWIDTH2 output)
			(pin CFGNEGOTIATEDWIDTH3 output)
			(pin CFGOBFFENABLE0 output)
			(pin CFGOBFFENABLE1 output)
			(pin CFGPERFUNCSTATUSCONTROL0 input)
			(pin CFGPERFUNCSTATUSCONTROL1 input)
			(pin CFGPERFUNCSTATUSCONTROL2 input)
			(pin CFGPERFUNCSTATUSDATA0 output)
			(pin CFGPERFUNCSTATUSDATA1 output)
			(pin CFGPERFUNCSTATUSDATA2 output)
			(pin CFGPERFUNCSTATUSDATA3 output)
			(pin CFGPERFUNCSTATUSDATA4 output)
			(pin CFGPERFUNCSTATUSDATA5 output)
			(pin CFGPERFUNCSTATUSDATA6 output)
			(pin CFGPERFUNCSTATUSDATA7 output)
			(pin CFGPERFUNCSTATUSDATA8 output)
			(pin CFGPERFUNCSTATUSDATA9 output)
			(pin CFGPERFUNCSTATUSDATA10 output)
			(pin CFGPERFUNCSTATUSDATA11 output)
			(pin CFGPERFUNCSTATUSDATA12 output)
			(pin CFGPERFUNCSTATUSDATA13 output)
			(pin CFGPERFUNCSTATUSDATA14 output)
			(pin CFGPERFUNCSTATUSDATA15 output)
			(pin CFGPERFUNCTIONNUMBER0 input)
			(pin CFGPERFUNCTIONNUMBER1 input)
			(pin CFGPERFUNCTIONNUMBER2 input)
			(pin CFGPERFUNCTIONOUTPUTREQUEST input)
			(pin CFGPERFUNCTIONUPDATEDONE output)
			(pin CFGPHYLINKDOWN output)
			(pin CFGPHYLINKSTATUS0 output)
			(pin CFGPHYLINKSTATUS1 output)
			(pin CFGPLSTATUSCHANGE output)
			(pin CFGPOWERSTATECHANGEACK input)
			(pin CFGPOWERSTATECHANGEINTERRUPT output)
			(pin CFGRCBSTATUS0 output)
			(pin CFGRCBSTATUS1 output)
			(pin CFGREQPMTRANSITIONL23READY input)
			(pin CFGREVID0 input)
			(pin CFGREVID1 input)
			(pin CFGREVID2 input)
			(pin CFGREVID3 input)
			(pin CFGREVID4 input)
			(pin CFGREVID5 input)
			(pin CFGREVID6 input)
			(pin CFGREVID7 input)
			(pin CFGSUBSYSID0 input)
			(pin CFGSUBSYSID1 input)
			(pin CFGSUBSYSID2 input)
			(pin CFGSUBSYSID3 input)
			(pin CFGSUBSYSID4 input)
			(pin CFGSUBSYSID5 input)
			(pin CFGSUBSYSID6 input)
			(pin CFGSUBSYSID7 input)
			(pin CFGSUBSYSID8 input)
			(pin CFGSUBSYSID9 input)
			(pin CFGSUBSYSID10 input)
			(pin CFGSUBSYSID11 input)
			(pin CFGSUBSYSID12 input)
			(pin CFGSUBSYSID13 input)
			(pin CFGSUBSYSID14 input)
			(pin CFGSUBSYSID15 input)
			(pin CFGSUBSYSVENDID0 input)
			(pin CFGSUBSYSVENDID1 input)
			(pin CFGSUBSYSVENDID2 input)
			(pin CFGSUBSYSVENDID3 input)
			(pin CFGSUBSYSVENDID4 input)
			(pin CFGSUBSYSVENDID5 input)
			(pin CFGSUBSYSVENDID6 input)
			(pin CFGSUBSYSVENDID7 input)
			(pin CFGSUBSYSVENDID8 input)
			(pin CFGSUBSYSVENDID9 input)
			(pin CFGSUBSYSVENDID10 input)
			(pin CFGSUBSYSVENDID11 input)
			(pin CFGSUBSYSVENDID12 input)
			(pin CFGSUBSYSVENDID13 input)
			(pin CFGSUBSYSVENDID14 input)
			(pin CFGSUBSYSVENDID15 input)
			(pin CFGTPHFUNCTIONNUM0 output)
			(pin CFGTPHFUNCTIONNUM1 output)
			(pin CFGTPHFUNCTIONNUM2 output)
			(pin CFGTPHREQUESTERENABLE0 output)
			(pin CFGTPHREQUESTERENABLE1 output)
			(pin CFGTPHSTMODE0 output)
			(pin CFGTPHSTMODE1 output)
			(pin CFGTPHSTMODE2 output)
			(pin CFGTPHSTMODE3 output)
			(pin CFGTPHSTMODE4 output)
			(pin CFGTPHSTMODE5 output)
			(pin CFGTPHSTTADDRESS0 output)
			(pin CFGTPHSTTADDRESS1 output)
			(pin CFGTPHSTTADDRESS2 output)
			(pin CFGTPHSTTADDRESS3 output)
			(pin CFGTPHSTTADDRESS4 output)
			(pin CFGTPHSTTREADDATAVALID input)
			(pin CFGTPHSTTREADDATA0 input)
			(pin CFGTPHSTTREADDATA1 input)
			(pin CFGTPHSTTREADDATA2 input)
			(pin CFGTPHSTTREADDATA3 input)
			(pin CFGTPHSTTREADDATA4 input)
			(pin CFGTPHSTTREADDATA5 input)
			(pin CFGTPHSTTREADDATA6 input)
			(pin CFGTPHSTTREADDATA7 input)
			(pin CFGTPHSTTREADDATA8 input)
			(pin CFGTPHSTTREADDATA9 input)
			(pin CFGTPHSTTREADDATA10 input)
			(pin CFGTPHSTTREADDATA11 input)
			(pin CFGTPHSTTREADDATA12 input)
			(pin CFGTPHSTTREADDATA13 input)
			(pin CFGTPHSTTREADDATA14 input)
			(pin CFGTPHSTTREADDATA15 input)
			(pin CFGTPHSTTREADDATA16 input)
			(pin CFGTPHSTTREADDATA17 input)
			(pin CFGTPHSTTREADDATA18 input)
			(pin CFGTPHSTTREADDATA19 input)
			(pin CFGTPHSTTREADDATA20 input)
			(pin CFGTPHSTTREADDATA21 input)
			(pin CFGTPHSTTREADDATA22 input)
			(pin CFGTPHSTTREADDATA23 input)
			(pin CFGTPHSTTREADDATA24 input)
			(pin CFGTPHSTTREADDATA25 input)
			(pin CFGTPHSTTREADDATA26 input)
			(pin CFGTPHSTTREADDATA27 input)
			(pin CFGTPHSTTREADDATA28 input)
			(pin CFGTPHSTTREADDATA29 input)
			(pin CFGTPHSTTREADDATA30 input)
			(pin CFGTPHSTTREADDATA31 input)
			(pin CFGTPHSTTREADENABLE output)
			(pin CFGTPHSTTWRITEBYTEVALID0 output)
			(pin CFGTPHSTTWRITEBYTEVALID1 output)
			(pin CFGTPHSTTWRITEBYTEVALID2 output)
			(pin CFGTPHSTTWRITEBYTEVALID3 output)
			(pin CFGTPHSTTWRITEDATA0 output)
			(pin CFGTPHSTTWRITEDATA1 output)
			(pin CFGTPHSTTWRITEDATA2 output)
			(pin CFGTPHSTTWRITEDATA3 output)
			(pin CFGTPHSTTWRITEDATA4 output)
			(pin CFGTPHSTTWRITEDATA5 output)
			(pin CFGTPHSTTWRITEDATA6 output)
			(pin CFGTPHSTTWRITEDATA7 output)
			(pin CFGTPHSTTWRITEDATA8 output)
			(pin CFGTPHSTTWRITEDATA9 output)
			(pin CFGTPHSTTWRITEDATA10 output)
			(pin CFGTPHSTTWRITEDATA11 output)
			(pin CFGTPHSTTWRITEDATA12 output)
			(pin CFGTPHSTTWRITEDATA13 output)
			(pin CFGTPHSTTWRITEDATA14 output)
			(pin CFGTPHSTTWRITEDATA15 output)
			(pin CFGTPHSTTWRITEDATA16 output)
			(pin CFGTPHSTTWRITEDATA17 output)
			(pin CFGTPHSTTWRITEDATA18 output)
			(pin CFGTPHSTTWRITEDATA19 output)
			(pin CFGTPHSTTWRITEDATA20 output)
			(pin CFGTPHSTTWRITEDATA21 output)
			(pin CFGTPHSTTWRITEDATA22 output)
			(pin CFGTPHSTTWRITEDATA23 output)
			(pin CFGTPHSTTWRITEDATA24 output)
			(pin CFGTPHSTTWRITEDATA25 output)
			(pin CFGTPHSTTWRITEDATA26 output)
			(pin CFGTPHSTTWRITEDATA27 output)
			(pin CFGTPHSTTWRITEDATA28 output)
			(pin CFGTPHSTTWRITEDATA29 output)
			(pin CFGTPHSTTWRITEDATA30 output)
			(pin CFGTPHSTTWRITEDATA31 output)
			(pin CFGTPHSTTWRITEENABLE output)
			(pin CFGVENDID0 input)
			(pin CFGVENDID1 input)
			(pin CFGVENDID2 input)
			(pin CFGVENDID3 input)
			(pin CFGVENDID4 input)
			(pin CFGVENDID5 input)
			(pin CFGVENDID6 input)
			(pin CFGVENDID7 input)
			(pin CFGVENDID8 input)
			(pin CFGVENDID9 input)
			(pin CFGVENDID10 input)
			(pin CFGVENDID11 input)
			(pin CFGVENDID12 input)
			(pin CFGVENDID13 input)
			(pin CFGVENDID14 input)
			(pin CFGVENDID15 input)
			(pin CFGVFFLRDONE0 input)
			(pin CFGVFFLRDONE1 input)
			(pin CFGVFFLRDONE2 input)
			(pin CFGVFFLRDONE3 input)
			(pin CFGVFFLRDONE4 input)
			(pin CFGVFFLRDONE5 input)
			(pin CFGVFFLRINPROCESS0 output)
			(pin CFGVFFLRINPROCESS1 output)
			(pin CFGVFFLRINPROCESS2 output)
			(pin CFGVFFLRINPROCESS3 output)
			(pin CFGVFFLRINPROCESS4 output)
			(pin CFGVFFLRINPROCESS5 output)
			(pin CFGVFPOWERSTATE0 output)
			(pin CFGVFPOWERSTATE1 output)
			(pin CFGVFPOWERSTATE2 output)
			(pin CFGVFPOWERSTATE3 output)
			(pin CFGVFPOWERSTATE4 output)
			(pin CFGVFPOWERSTATE5 output)
			(pin CFGVFPOWERSTATE6 output)
			(pin CFGVFPOWERSTATE7 output)
			(pin CFGVFPOWERSTATE8 output)
			(pin CFGVFPOWERSTATE9 output)
			(pin CFGVFPOWERSTATE10 output)
			(pin CFGVFPOWERSTATE11 output)
			(pin CFGVFPOWERSTATE12 output)
			(pin CFGVFPOWERSTATE13 output)
			(pin CFGVFPOWERSTATE14 output)
			(pin CFGVFPOWERSTATE15 output)
			(pin CFGVFPOWERSTATE16 output)
			(pin CFGVFPOWERSTATE17 output)
			(pin CFGVFSTATUS0 output)
			(pin CFGVFSTATUS1 output)
			(pin CFGVFSTATUS2 output)
			(pin CFGVFSTATUS3 output)
			(pin CFGVFSTATUS4 output)
			(pin CFGVFSTATUS5 output)
			(pin CFGVFSTATUS6 output)
			(pin CFGVFSTATUS7 output)
			(pin CFGVFSTATUS8 output)
			(pin CFGVFSTATUS9 output)
			(pin CFGVFSTATUS10 output)
			(pin CFGVFSTATUS11 output)
			(pin CFGVFTPHREQUESTERENABLE0 output)
			(pin CFGVFTPHREQUESTERENABLE1 output)
			(pin CFGVFTPHREQUESTERENABLE2 output)
			(pin CFGVFTPHREQUESTERENABLE3 output)
			(pin CFGVFTPHREQUESTERENABLE4 output)
			(pin CFGVFTPHREQUESTERENABLE5 output)
			(pin CFGVFTPHSTMODE0 output)
			(pin CFGVFTPHSTMODE1 output)
			(pin CFGVFTPHSTMODE2 output)
			(pin CFGVFTPHSTMODE3 output)
			(pin CFGVFTPHSTMODE4 output)
			(pin CFGVFTPHSTMODE5 output)
			(pin CFGVFTPHSTMODE6 output)
			(pin CFGVFTPHSTMODE7 output)
			(pin CFGVFTPHSTMODE8 output)
			(pin CFGVFTPHSTMODE9 output)
			(pin CFGVFTPHSTMODE10 output)
			(pin CFGVFTPHSTMODE11 output)
			(pin CFGVFTPHSTMODE12 output)
			(pin CFGVFTPHSTMODE13 output)
			(pin CFGVFTPHSTMODE14 output)
			(pin CFGVFTPHSTMODE15 output)
			(pin CFGVFTPHSTMODE16 output)
			(pin CFGVFTPHSTMODE17 output)
			(pin CORECLK input)
			(pin CORECLKMICOMPLETIONRAML input)
			(pin CORECLKMICOMPLETIONRAMU input)
			(pin CORECLKMIREPLAYRAM input)
			(pin CORECLKMIREQUESTRAM input)
			(pin DBGDATAOUT0 output)
			(pin DBGDATAOUT1 output)
			(pin DBGDATAOUT2 output)
			(pin DBGDATAOUT3 output)
			(pin DBGDATAOUT4 output)
			(pin DBGDATAOUT5 output)
			(pin DBGDATAOUT6 output)
			(pin DBGDATAOUT7 output)
			(pin DBGDATAOUT8 output)
			(pin DBGDATAOUT9 output)
			(pin DBGDATAOUT10 output)
			(pin DBGDATAOUT11 output)
			(pin DBGDATAOUT12 output)
			(pin DBGDATAOUT13 output)
			(pin DBGDATAOUT14 output)
			(pin DBGDATAOUT15 output)
			(pin DRPADDR0 input)
			(pin DRPADDR1 input)
			(pin DRPADDR2 input)
			(pin DRPADDR3 input)
			(pin DRPADDR4 input)
			(pin DRPADDR5 input)
			(pin DRPADDR6 input)
			(pin DRPADDR7 input)
			(pin DRPADDR8 input)
			(pin DRPADDR9 input)
			(pin DRPADDR10 input)
			(pin DRPCLK input)
			(pin DRPDI0 input)
			(pin DRPDI1 input)
			(pin DRPDI2 input)
			(pin DRPDI3 input)
			(pin DRPDI4 input)
			(pin DRPDI5 input)
			(pin DRPDI6 input)
			(pin DRPDI7 input)
			(pin DRPDI8 input)
			(pin DRPDI9 input)
			(pin DRPDI10 input)
			(pin DRPDI11 input)
			(pin DRPDI12 input)
			(pin DRPDI13 input)
			(pin DRPDI14 input)
			(pin DRPDI15 input)
			(pin DRPDO0 output)
			(pin DRPDO1 output)
			(pin DRPDO2 output)
			(pin DRPDO3 output)
			(pin DRPDO4 output)
			(pin DRPDO5 output)
			(pin DRPDO6 output)
			(pin DRPDO7 output)
			(pin DRPDO8 output)
			(pin DRPDO9 output)
			(pin DRPDO10 output)
			(pin DRPDO11 output)
			(pin DRPDO12 output)
			(pin DRPDO13 output)
			(pin DRPDO14 output)
			(pin DRPDO15 output)
			(pin DRPEN input)
			(pin DRPRDY output)
			(pin DRPWE input)
			(pin MAXISCQTDATA0 output)
			(pin MAXISCQTDATA1 output)
			(pin MAXISCQTDATA2 output)
			(pin MAXISCQTDATA3 output)
			(pin MAXISCQTDATA4 output)
			(pin MAXISCQTDATA5 output)
			(pin MAXISCQTDATA6 output)
			(pin MAXISCQTDATA7 output)
			(pin MAXISCQTDATA8 output)
			(pin MAXISCQTDATA9 output)
			(pin MAXISCQTDATA10 output)
			(pin MAXISCQTDATA11 output)
			(pin MAXISCQTDATA12 output)
			(pin MAXISCQTDATA13 output)
			(pin MAXISCQTDATA14 output)
			(pin MAXISCQTDATA15 output)
			(pin MAXISCQTDATA16 output)
			(pin MAXISCQTDATA17 output)
			(pin MAXISCQTDATA18 output)
			(pin MAXISCQTDATA19 output)
			(pin MAXISCQTDATA20 output)
			(pin MAXISCQTDATA21 output)
			(pin MAXISCQTDATA22 output)
			(pin MAXISCQTDATA23 output)
			(pin MAXISCQTDATA24 output)
			(pin MAXISCQTDATA25 output)
			(pin MAXISCQTDATA26 output)
			(pin MAXISCQTDATA27 output)
			(pin MAXISCQTDATA28 output)
			(pin MAXISCQTDATA29 output)
			(pin MAXISCQTDATA30 output)
			(pin MAXISCQTDATA31 output)
			(pin MAXISCQTDATA32 output)
			(pin MAXISCQTDATA33 output)
			(pin MAXISCQTDATA34 output)
			(pin MAXISCQTDATA35 output)
			(pin MAXISCQTDATA36 output)
			(pin MAXISCQTDATA37 output)
			(pin MAXISCQTDATA38 output)
			(pin MAXISCQTDATA39 output)
			(pin MAXISCQTDATA40 output)
			(pin MAXISCQTDATA41 output)
			(pin MAXISCQTDATA42 output)
			(pin MAXISCQTDATA43 output)
			(pin MAXISCQTDATA44 output)
			(pin MAXISCQTDATA45 output)
			(pin MAXISCQTDATA46 output)
			(pin MAXISCQTDATA47 output)
			(pin MAXISCQTDATA48 output)
			(pin MAXISCQTDATA49 output)
			(pin MAXISCQTDATA50 output)
			(pin MAXISCQTDATA51 output)
			(pin MAXISCQTDATA52 output)
			(pin MAXISCQTDATA53 output)
			(pin MAXISCQTDATA54 output)
			(pin MAXISCQTDATA55 output)
			(pin MAXISCQTDATA56 output)
			(pin MAXISCQTDATA57 output)
			(pin MAXISCQTDATA58 output)
			(pin MAXISCQTDATA59 output)
			(pin MAXISCQTDATA60 output)
			(pin MAXISCQTDATA61 output)
			(pin MAXISCQTDATA62 output)
			(pin MAXISCQTDATA63 output)
			(pin MAXISCQTDATA64 output)
			(pin MAXISCQTDATA65 output)
			(pin MAXISCQTDATA66 output)
			(pin MAXISCQTDATA67 output)
			(pin MAXISCQTDATA68 output)
			(pin MAXISCQTDATA69 output)
			(pin MAXISCQTDATA70 output)
			(pin MAXISCQTDATA71 output)
			(pin MAXISCQTDATA72 output)
			(pin MAXISCQTDATA73 output)
			(pin MAXISCQTDATA74 output)
			(pin MAXISCQTDATA75 output)
			(pin MAXISCQTDATA76 output)
			(pin MAXISCQTDATA77 output)
			(pin MAXISCQTDATA78 output)
			(pin MAXISCQTDATA79 output)
			(pin MAXISCQTDATA80 output)
			(pin MAXISCQTDATA81 output)
			(pin MAXISCQTDATA82 output)
			(pin MAXISCQTDATA83 output)
			(pin MAXISCQTDATA84 output)
			(pin MAXISCQTDATA85 output)
			(pin MAXISCQTDATA86 output)
			(pin MAXISCQTDATA87 output)
			(pin MAXISCQTDATA88 output)
			(pin MAXISCQTDATA89 output)
			(pin MAXISCQTDATA90 output)
			(pin MAXISCQTDATA91 output)
			(pin MAXISCQTDATA92 output)
			(pin MAXISCQTDATA93 output)
			(pin MAXISCQTDATA94 output)
			(pin MAXISCQTDATA95 output)
			(pin MAXISCQTDATA96 output)
			(pin MAXISCQTDATA97 output)
			(pin MAXISCQTDATA98 output)
			(pin MAXISCQTDATA99 output)
			(pin MAXISCQTDATA100 output)
			(pin MAXISCQTDATA101 output)
			(pin MAXISCQTDATA102 output)
			(pin MAXISCQTDATA103 output)
			(pin MAXISCQTDATA104 output)
			(pin MAXISCQTDATA105 output)
			(pin MAXISCQTDATA106 output)
			(pin MAXISCQTDATA107 output)
			(pin MAXISCQTDATA108 output)
			(pin MAXISCQTDATA109 output)
			(pin MAXISCQTDATA110 output)
			(pin MAXISCQTDATA111 output)
			(pin MAXISCQTDATA112 output)
			(pin MAXISCQTDATA113 output)
			(pin MAXISCQTDATA114 output)
			(pin MAXISCQTDATA115 output)
			(pin MAXISCQTDATA116 output)
			(pin MAXISCQTDATA117 output)
			(pin MAXISCQTDATA118 output)
			(pin MAXISCQTDATA119 output)
			(pin MAXISCQTDATA120 output)
			(pin MAXISCQTDATA121 output)
			(pin MAXISCQTDATA122 output)
			(pin MAXISCQTDATA123 output)
			(pin MAXISCQTDATA124 output)
			(pin MAXISCQTDATA125 output)
			(pin MAXISCQTDATA126 output)
			(pin MAXISCQTDATA127 output)
			(pin MAXISCQTDATA128 output)
			(pin MAXISCQTDATA129 output)
			(pin MAXISCQTDATA130 output)
			(pin MAXISCQTDATA131 output)
			(pin MAXISCQTDATA132 output)
			(pin MAXISCQTDATA133 output)
			(pin MAXISCQTDATA134 output)
			(pin MAXISCQTDATA135 output)
			(pin MAXISCQTDATA136 output)
			(pin MAXISCQTDATA137 output)
			(pin MAXISCQTDATA138 output)
			(pin MAXISCQTDATA139 output)
			(pin MAXISCQTDATA140 output)
			(pin MAXISCQTDATA141 output)
			(pin MAXISCQTDATA142 output)
			(pin MAXISCQTDATA143 output)
			(pin MAXISCQTDATA144 output)
			(pin MAXISCQTDATA145 output)
			(pin MAXISCQTDATA146 output)
			(pin MAXISCQTDATA147 output)
			(pin MAXISCQTDATA148 output)
			(pin MAXISCQTDATA149 output)
			(pin MAXISCQTDATA150 output)
			(pin MAXISCQTDATA151 output)
			(pin MAXISCQTDATA152 output)
			(pin MAXISCQTDATA153 output)
			(pin MAXISCQTDATA154 output)
			(pin MAXISCQTDATA155 output)
			(pin MAXISCQTDATA156 output)
			(pin MAXISCQTDATA157 output)
			(pin MAXISCQTDATA158 output)
			(pin MAXISCQTDATA159 output)
			(pin MAXISCQTDATA160 output)
			(pin MAXISCQTDATA161 output)
			(pin MAXISCQTDATA162 output)
			(pin MAXISCQTDATA163 output)
			(pin MAXISCQTDATA164 output)
			(pin MAXISCQTDATA165 output)
			(pin MAXISCQTDATA166 output)
			(pin MAXISCQTDATA167 output)
			(pin MAXISCQTDATA168 output)
			(pin MAXISCQTDATA169 output)
			(pin MAXISCQTDATA170 output)
			(pin MAXISCQTDATA171 output)
			(pin MAXISCQTDATA172 output)
			(pin MAXISCQTDATA173 output)
			(pin MAXISCQTDATA174 output)
			(pin MAXISCQTDATA175 output)
			(pin MAXISCQTDATA176 output)
			(pin MAXISCQTDATA177 output)
			(pin MAXISCQTDATA178 output)
			(pin MAXISCQTDATA179 output)
			(pin MAXISCQTDATA180 output)
			(pin MAXISCQTDATA181 output)
			(pin MAXISCQTDATA182 output)
			(pin MAXISCQTDATA183 output)
			(pin MAXISCQTDATA184 output)
			(pin MAXISCQTDATA185 output)
			(pin MAXISCQTDATA186 output)
			(pin MAXISCQTDATA187 output)
			(pin MAXISCQTDATA188 output)
			(pin MAXISCQTDATA189 output)
			(pin MAXISCQTDATA190 output)
			(pin MAXISCQTDATA191 output)
			(pin MAXISCQTDATA192 output)
			(pin MAXISCQTDATA193 output)
			(pin MAXISCQTDATA194 output)
			(pin MAXISCQTDATA195 output)
			(pin MAXISCQTDATA196 output)
			(pin MAXISCQTDATA197 output)
			(pin MAXISCQTDATA198 output)
			(pin MAXISCQTDATA199 output)
			(pin MAXISCQTDATA200 output)
			(pin MAXISCQTDATA201 output)
			(pin MAXISCQTDATA202 output)
			(pin MAXISCQTDATA203 output)
			(pin MAXISCQTDATA204 output)
			(pin MAXISCQTDATA205 output)
			(pin MAXISCQTDATA206 output)
			(pin MAXISCQTDATA207 output)
			(pin MAXISCQTDATA208 output)
			(pin MAXISCQTDATA209 output)
			(pin MAXISCQTDATA210 output)
			(pin MAXISCQTDATA211 output)
			(pin MAXISCQTDATA212 output)
			(pin MAXISCQTDATA213 output)
			(pin MAXISCQTDATA214 output)
			(pin MAXISCQTDATA215 output)
			(pin MAXISCQTDATA216 output)
			(pin MAXISCQTDATA217 output)
			(pin MAXISCQTDATA218 output)
			(pin MAXISCQTDATA219 output)
			(pin MAXISCQTDATA220 output)
			(pin MAXISCQTDATA221 output)
			(pin MAXISCQTDATA222 output)
			(pin MAXISCQTDATA223 output)
			(pin MAXISCQTDATA224 output)
			(pin MAXISCQTDATA225 output)
			(pin MAXISCQTDATA226 output)
			(pin MAXISCQTDATA227 output)
			(pin MAXISCQTDATA228 output)
			(pin MAXISCQTDATA229 output)
			(pin MAXISCQTDATA230 output)
			(pin MAXISCQTDATA231 output)
			(pin MAXISCQTDATA232 output)
			(pin MAXISCQTDATA233 output)
			(pin MAXISCQTDATA234 output)
			(pin MAXISCQTDATA235 output)
			(pin MAXISCQTDATA236 output)
			(pin MAXISCQTDATA237 output)
			(pin MAXISCQTDATA238 output)
			(pin MAXISCQTDATA239 output)
			(pin MAXISCQTDATA240 output)
			(pin MAXISCQTDATA241 output)
			(pin MAXISCQTDATA242 output)
			(pin MAXISCQTDATA243 output)
			(pin MAXISCQTDATA244 output)
			(pin MAXISCQTDATA245 output)
			(pin MAXISCQTDATA246 output)
			(pin MAXISCQTDATA247 output)
			(pin MAXISCQTDATA248 output)
			(pin MAXISCQTDATA249 output)
			(pin MAXISCQTDATA250 output)
			(pin MAXISCQTDATA251 output)
			(pin MAXISCQTDATA252 output)
			(pin MAXISCQTDATA253 output)
			(pin MAXISCQTDATA254 output)
			(pin MAXISCQTDATA255 output)
			(pin MAXISCQTKEEP0 output)
			(pin MAXISCQTKEEP1 output)
			(pin MAXISCQTKEEP2 output)
			(pin MAXISCQTKEEP3 output)
			(pin MAXISCQTKEEP4 output)
			(pin MAXISCQTKEEP5 output)
			(pin MAXISCQTKEEP6 output)
			(pin MAXISCQTKEEP7 output)
			(pin MAXISCQTLAST output)
			(pin MAXISCQTREADY0 input)
			(pin MAXISCQTREADY1 input)
			(pin MAXISCQTREADY2 input)
			(pin MAXISCQTREADY3 input)
			(pin MAXISCQTREADY4 input)
			(pin MAXISCQTREADY5 input)
			(pin MAXISCQTREADY6 input)
			(pin MAXISCQTREADY7 input)
			(pin MAXISCQTREADY8 input)
			(pin MAXISCQTREADY9 input)
			(pin MAXISCQTREADY10 input)
			(pin MAXISCQTREADY11 input)
			(pin MAXISCQTREADY12 input)
			(pin MAXISCQTREADY13 input)
			(pin MAXISCQTREADY14 input)
			(pin MAXISCQTREADY15 input)
			(pin MAXISCQTREADY16 input)
			(pin MAXISCQTREADY17 input)
			(pin MAXISCQTREADY18 input)
			(pin MAXISCQTREADY19 input)
			(pin MAXISCQTREADY20 input)
			(pin MAXISCQTREADY21 input)
			(pin MAXISCQTUSER0 output)
			(pin MAXISCQTUSER1 output)
			(pin MAXISCQTUSER2 output)
			(pin MAXISCQTUSER3 output)
			(pin MAXISCQTUSER4 output)
			(pin MAXISCQTUSER5 output)
			(pin MAXISCQTUSER6 output)
			(pin MAXISCQTUSER7 output)
			(pin MAXISCQTUSER8 output)
			(pin MAXISCQTUSER9 output)
			(pin MAXISCQTUSER10 output)
			(pin MAXISCQTUSER11 output)
			(pin MAXISCQTUSER12 output)
			(pin MAXISCQTUSER13 output)
			(pin MAXISCQTUSER14 output)
			(pin MAXISCQTUSER15 output)
			(pin MAXISCQTUSER16 output)
			(pin MAXISCQTUSER17 output)
			(pin MAXISCQTUSER18 output)
			(pin MAXISCQTUSER19 output)
			(pin MAXISCQTUSER20 output)
			(pin MAXISCQTUSER21 output)
			(pin MAXISCQTUSER22 output)
			(pin MAXISCQTUSER23 output)
			(pin MAXISCQTUSER24 output)
			(pin MAXISCQTUSER25 output)
			(pin MAXISCQTUSER26 output)
			(pin MAXISCQTUSER27 output)
			(pin MAXISCQTUSER28 output)
			(pin MAXISCQTUSER29 output)
			(pin MAXISCQTUSER30 output)
			(pin MAXISCQTUSER31 output)
			(pin MAXISCQTUSER32 output)
			(pin MAXISCQTUSER33 output)
			(pin MAXISCQTUSER34 output)
			(pin MAXISCQTUSER35 output)
			(pin MAXISCQTUSER36 output)
			(pin MAXISCQTUSER37 output)
			(pin MAXISCQTUSER38 output)
			(pin MAXISCQTUSER39 output)
			(pin MAXISCQTUSER40 output)
			(pin MAXISCQTUSER41 output)
			(pin MAXISCQTUSER42 output)
			(pin MAXISCQTUSER43 output)
			(pin MAXISCQTUSER44 output)
			(pin MAXISCQTUSER45 output)
			(pin MAXISCQTUSER46 output)
			(pin MAXISCQTUSER47 output)
			(pin MAXISCQTUSER48 output)
			(pin MAXISCQTUSER49 output)
			(pin MAXISCQTUSER50 output)
			(pin MAXISCQTUSER51 output)
			(pin MAXISCQTUSER52 output)
			(pin MAXISCQTUSER53 output)
			(pin MAXISCQTUSER54 output)
			(pin MAXISCQTUSER55 output)
			(pin MAXISCQTUSER56 output)
			(pin MAXISCQTUSER57 output)
			(pin MAXISCQTUSER58 output)
			(pin MAXISCQTUSER59 output)
			(pin MAXISCQTUSER60 output)
			(pin MAXISCQTUSER61 output)
			(pin MAXISCQTUSER62 output)
			(pin MAXISCQTUSER63 output)
			(pin MAXISCQTUSER64 output)
			(pin MAXISCQTUSER65 output)
			(pin MAXISCQTUSER66 output)
			(pin MAXISCQTUSER67 output)
			(pin MAXISCQTUSER68 output)
			(pin MAXISCQTUSER69 output)
			(pin MAXISCQTUSER70 output)
			(pin MAXISCQTUSER71 output)
			(pin MAXISCQTUSER72 output)
			(pin MAXISCQTUSER73 output)
			(pin MAXISCQTUSER74 output)
			(pin MAXISCQTUSER75 output)
			(pin MAXISCQTUSER76 output)
			(pin MAXISCQTUSER77 output)
			(pin MAXISCQTUSER78 output)
			(pin MAXISCQTUSER79 output)
			(pin MAXISCQTUSER80 output)
			(pin MAXISCQTUSER81 output)
			(pin MAXISCQTUSER82 output)
			(pin MAXISCQTUSER83 output)
			(pin MAXISCQTUSER84 output)
			(pin MAXISCQTVALID output)
			(pin MAXISRCTDATA0 output)
			(pin MAXISRCTDATA1 output)
			(pin MAXISRCTDATA2 output)
			(pin MAXISRCTDATA3 output)
			(pin MAXISRCTDATA4 output)
			(pin MAXISRCTDATA5 output)
			(pin MAXISRCTDATA6 output)
			(pin MAXISRCTDATA7 output)
			(pin MAXISRCTDATA8 output)
			(pin MAXISRCTDATA9 output)
			(pin MAXISRCTDATA10 output)
			(pin MAXISRCTDATA11 output)
			(pin MAXISRCTDATA12 output)
			(pin MAXISRCTDATA13 output)
			(pin MAXISRCTDATA14 output)
			(pin MAXISRCTDATA15 output)
			(pin MAXISRCTDATA16 output)
			(pin MAXISRCTDATA17 output)
			(pin MAXISRCTDATA18 output)
			(pin MAXISRCTDATA19 output)
			(pin MAXISRCTDATA20 output)
			(pin MAXISRCTDATA21 output)
			(pin MAXISRCTDATA22 output)
			(pin MAXISRCTDATA23 output)
			(pin MAXISRCTDATA24 output)
			(pin MAXISRCTDATA25 output)
			(pin MAXISRCTDATA26 output)
			(pin MAXISRCTDATA27 output)
			(pin MAXISRCTDATA28 output)
			(pin MAXISRCTDATA29 output)
			(pin MAXISRCTDATA30 output)
			(pin MAXISRCTDATA31 output)
			(pin MAXISRCTDATA32 output)
			(pin MAXISRCTDATA33 output)
			(pin MAXISRCTDATA34 output)
			(pin MAXISRCTDATA35 output)
			(pin MAXISRCTDATA36 output)
			(pin MAXISRCTDATA37 output)
			(pin MAXISRCTDATA38 output)
			(pin MAXISRCTDATA39 output)
			(pin MAXISRCTDATA40 output)
			(pin MAXISRCTDATA41 output)
			(pin MAXISRCTDATA42 output)
			(pin MAXISRCTDATA43 output)
			(pin MAXISRCTDATA44 output)
			(pin MAXISRCTDATA45 output)
			(pin MAXISRCTDATA46 output)
			(pin MAXISRCTDATA47 output)
			(pin MAXISRCTDATA48 output)
			(pin MAXISRCTDATA49 output)
			(pin MAXISRCTDATA50 output)
			(pin MAXISRCTDATA51 output)
			(pin MAXISRCTDATA52 output)
			(pin MAXISRCTDATA53 output)
			(pin MAXISRCTDATA54 output)
			(pin MAXISRCTDATA55 output)
			(pin MAXISRCTDATA56 output)
			(pin MAXISRCTDATA57 output)
			(pin MAXISRCTDATA58 output)
			(pin MAXISRCTDATA59 output)
			(pin MAXISRCTDATA60 output)
			(pin MAXISRCTDATA61 output)
			(pin MAXISRCTDATA62 output)
			(pin MAXISRCTDATA63 output)
			(pin MAXISRCTDATA64 output)
			(pin MAXISRCTDATA65 output)
			(pin MAXISRCTDATA66 output)
			(pin MAXISRCTDATA67 output)
			(pin MAXISRCTDATA68 output)
			(pin MAXISRCTDATA69 output)
			(pin MAXISRCTDATA70 output)
			(pin MAXISRCTDATA71 output)
			(pin MAXISRCTDATA72 output)
			(pin MAXISRCTDATA73 output)
			(pin MAXISRCTDATA74 output)
			(pin MAXISRCTDATA75 output)
			(pin MAXISRCTDATA76 output)
			(pin MAXISRCTDATA77 output)
			(pin MAXISRCTDATA78 output)
			(pin MAXISRCTDATA79 output)
			(pin MAXISRCTDATA80 output)
			(pin MAXISRCTDATA81 output)
			(pin MAXISRCTDATA82 output)
			(pin MAXISRCTDATA83 output)
			(pin MAXISRCTDATA84 output)
			(pin MAXISRCTDATA85 output)
			(pin MAXISRCTDATA86 output)
			(pin MAXISRCTDATA87 output)
			(pin MAXISRCTDATA88 output)
			(pin MAXISRCTDATA89 output)
			(pin MAXISRCTDATA90 output)
			(pin MAXISRCTDATA91 output)
			(pin MAXISRCTDATA92 output)
			(pin MAXISRCTDATA93 output)
			(pin MAXISRCTDATA94 output)
			(pin MAXISRCTDATA95 output)
			(pin MAXISRCTDATA96 output)
			(pin MAXISRCTDATA97 output)
			(pin MAXISRCTDATA98 output)
			(pin MAXISRCTDATA99 output)
			(pin MAXISRCTDATA100 output)
			(pin MAXISRCTDATA101 output)
			(pin MAXISRCTDATA102 output)
			(pin MAXISRCTDATA103 output)
			(pin MAXISRCTDATA104 output)
			(pin MAXISRCTDATA105 output)
			(pin MAXISRCTDATA106 output)
			(pin MAXISRCTDATA107 output)
			(pin MAXISRCTDATA108 output)
			(pin MAXISRCTDATA109 output)
			(pin MAXISRCTDATA110 output)
			(pin MAXISRCTDATA111 output)
			(pin MAXISRCTDATA112 output)
			(pin MAXISRCTDATA113 output)
			(pin MAXISRCTDATA114 output)
			(pin MAXISRCTDATA115 output)
			(pin MAXISRCTDATA116 output)
			(pin MAXISRCTDATA117 output)
			(pin MAXISRCTDATA118 output)
			(pin MAXISRCTDATA119 output)
			(pin MAXISRCTDATA120 output)
			(pin MAXISRCTDATA121 output)
			(pin MAXISRCTDATA122 output)
			(pin MAXISRCTDATA123 output)
			(pin MAXISRCTDATA124 output)
			(pin MAXISRCTDATA125 output)
			(pin MAXISRCTDATA126 output)
			(pin MAXISRCTDATA127 output)
			(pin MAXISRCTDATA128 output)
			(pin MAXISRCTDATA129 output)
			(pin MAXISRCTDATA130 output)
			(pin MAXISRCTDATA131 output)
			(pin MAXISRCTDATA132 output)
			(pin MAXISRCTDATA133 output)
			(pin MAXISRCTDATA134 output)
			(pin MAXISRCTDATA135 output)
			(pin MAXISRCTDATA136 output)
			(pin MAXISRCTDATA137 output)
			(pin MAXISRCTDATA138 output)
			(pin MAXISRCTDATA139 output)
			(pin MAXISRCTDATA140 output)
			(pin MAXISRCTDATA141 output)
			(pin MAXISRCTDATA142 output)
			(pin MAXISRCTDATA143 output)
			(pin MAXISRCTDATA144 output)
			(pin MAXISRCTDATA145 output)
			(pin MAXISRCTDATA146 output)
			(pin MAXISRCTDATA147 output)
			(pin MAXISRCTDATA148 output)
			(pin MAXISRCTDATA149 output)
			(pin MAXISRCTDATA150 output)
			(pin MAXISRCTDATA151 output)
			(pin MAXISRCTDATA152 output)
			(pin MAXISRCTDATA153 output)
			(pin MAXISRCTDATA154 output)
			(pin MAXISRCTDATA155 output)
			(pin MAXISRCTDATA156 output)
			(pin MAXISRCTDATA157 output)
			(pin MAXISRCTDATA158 output)
			(pin MAXISRCTDATA159 output)
			(pin MAXISRCTDATA160 output)
			(pin MAXISRCTDATA161 output)
			(pin MAXISRCTDATA162 output)
			(pin MAXISRCTDATA163 output)
			(pin MAXISRCTDATA164 output)
			(pin MAXISRCTDATA165 output)
			(pin MAXISRCTDATA166 output)
			(pin MAXISRCTDATA167 output)
			(pin MAXISRCTDATA168 output)
			(pin MAXISRCTDATA169 output)
			(pin MAXISRCTDATA170 output)
			(pin MAXISRCTDATA171 output)
			(pin MAXISRCTDATA172 output)
			(pin MAXISRCTDATA173 output)
			(pin MAXISRCTDATA174 output)
			(pin MAXISRCTDATA175 output)
			(pin MAXISRCTDATA176 output)
			(pin MAXISRCTDATA177 output)
			(pin MAXISRCTDATA178 output)
			(pin MAXISRCTDATA179 output)
			(pin MAXISRCTDATA180 output)
			(pin MAXISRCTDATA181 output)
			(pin MAXISRCTDATA182 output)
			(pin MAXISRCTDATA183 output)
			(pin MAXISRCTDATA184 output)
			(pin MAXISRCTDATA185 output)
			(pin MAXISRCTDATA186 output)
			(pin MAXISRCTDATA187 output)
			(pin MAXISRCTDATA188 output)
			(pin MAXISRCTDATA189 output)
			(pin MAXISRCTDATA190 output)
			(pin MAXISRCTDATA191 output)
			(pin MAXISRCTDATA192 output)
			(pin MAXISRCTDATA193 output)
			(pin MAXISRCTDATA194 output)
			(pin MAXISRCTDATA195 output)
			(pin MAXISRCTDATA196 output)
			(pin MAXISRCTDATA197 output)
			(pin MAXISRCTDATA198 output)
			(pin MAXISRCTDATA199 output)
			(pin MAXISRCTDATA200 output)
			(pin MAXISRCTDATA201 output)
			(pin MAXISRCTDATA202 output)
			(pin MAXISRCTDATA203 output)
			(pin MAXISRCTDATA204 output)
			(pin MAXISRCTDATA205 output)
			(pin MAXISRCTDATA206 output)
			(pin MAXISRCTDATA207 output)
			(pin MAXISRCTDATA208 output)
			(pin MAXISRCTDATA209 output)
			(pin MAXISRCTDATA210 output)
			(pin MAXISRCTDATA211 output)
			(pin MAXISRCTDATA212 output)
			(pin MAXISRCTDATA213 output)
			(pin MAXISRCTDATA214 output)
			(pin MAXISRCTDATA215 output)
			(pin MAXISRCTDATA216 output)
			(pin MAXISRCTDATA217 output)
			(pin MAXISRCTDATA218 output)
			(pin MAXISRCTDATA219 output)
			(pin MAXISRCTDATA220 output)
			(pin MAXISRCTDATA221 output)
			(pin MAXISRCTDATA222 output)
			(pin MAXISRCTDATA223 output)
			(pin MAXISRCTDATA224 output)
			(pin MAXISRCTDATA225 output)
			(pin MAXISRCTDATA226 output)
			(pin MAXISRCTDATA227 output)
			(pin MAXISRCTDATA228 output)
			(pin MAXISRCTDATA229 output)
			(pin MAXISRCTDATA230 output)
			(pin MAXISRCTDATA231 output)
			(pin MAXISRCTDATA232 output)
			(pin MAXISRCTDATA233 output)
			(pin MAXISRCTDATA234 output)
			(pin MAXISRCTDATA235 output)
			(pin MAXISRCTDATA236 output)
			(pin MAXISRCTDATA237 output)
			(pin MAXISRCTDATA238 output)
			(pin MAXISRCTDATA239 output)
			(pin MAXISRCTDATA240 output)
			(pin MAXISRCTDATA241 output)
			(pin MAXISRCTDATA242 output)
			(pin MAXISRCTDATA243 output)
			(pin MAXISRCTDATA244 output)
			(pin MAXISRCTDATA245 output)
			(pin MAXISRCTDATA246 output)
			(pin MAXISRCTDATA247 output)
			(pin MAXISRCTDATA248 output)
			(pin MAXISRCTDATA249 output)
			(pin MAXISRCTDATA250 output)
			(pin MAXISRCTDATA251 output)
			(pin MAXISRCTDATA252 output)
			(pin MAXISRCTDATA253 output)
			(pin MAXISRCTDATA254 output)
			(pin MAXISRCTDATA255 output)
			(pin MAXISRCTKEEP0 output)
			(pin MAXISRCTKEEP1 output)
			(pin MAXISRCTKEEP2 output)
			(pin MAXISRCTKEEP3 output)
			(pin MAXISRCTKEEP4 output)
			(pin MAXISRCTKEEP5 output)
			(pin MAXISRCTKEEP6 output)
			(pin MAXISRCTKEEP7 output)
			(pin MAXISRCTLAST output)
			(pin MAXISRCTREADY0 input)
			(pin MAXISRCTREADY1 input)
			(pin MAXISRCTREADY2 input)
			(pin MAXISRCTREADY3 input)
			(pin MAXISRCTREADY4 input)
			(pin MAXISRCTREADY5 input)
			(pin MAXISRCTREADY6 input)
			(pin MAXISRCTREADY7 input)
			(pin MAXISRCTREADY8 input)
			(pin MAXISRCTREADY9 input)
			(pin MAXISRCTREADY10 input)
			(pin MAXISRCTREADY11 input)
			(pin MAXISRCTREADY12 input)
			(pin MAXISRCTREADY13 input)
			(pin MAXISRCTREADY14 input)
			(pin MAXISRCTREADY15 input)
			(pin MAXISRCTREADY16 input)
			(pin MAXISRCTREADY17 input)
			(pin MAXISRCTREADY18 input)
			(pin MAXISRCTREADY19 input)
			(pin MAXISRCTREADY20 input)
			(pin MAXISRCTREADY21 input)
			(pin MAXISRCTUSER0 output)
			(pin MAXISRCTUSER1 output)
			(pin MAXISRCTUSER2 output)
			(pin MAXISRCTUSER3 output)
			(pin MAXISRCTUSER4 output)
			(pin MAXISRCTUSER5 output)
			(pin MAXISRCTUSER6 output)
			(pin MAXISRCTUSER7 output)
			(pin MAXISRCTUSER8 output)
			(pin MAXISRCTUSER9 output)
			(pin MAXISRCTUSER10 output)
			(pin MAXISRCTUSER11 output)
			(pin MAXISRCTUSER12 output)
			(pin MAXISRCTUSER13 output)
			(pin MAXISRCTUSER14 output)
			(pin MAXISRCTUSER15 output)
			(pin MAXISRCTUSER16 output)
			(pin MAXISRCTUSER17 output)
			(pin MAXISRCTUSER18 output)
			(pin MAXISRCTUSER19 output)
			(pin MAXISRCTUSER20 output)
			(pin MAXISRCTUSER21 output)
			(pin MAXISRCTUSER22 output)
			(pin MAXISRCTUSER23 output)
			(pin MAXISRCTUSER24 output)
			(pin MAXISRCTUSER25 output)
			(pin MAXISRCTUSER26 output)
			(pin MAXISRCTUSER27 output)
			(pin MAXISRCTUSER28 output)
			(pin MAXISRCTUSER29 output)
			(pin MAXISRCTUSER30 output)
			(pin MAXISRCTUSER31 output)
			(pin MAXISRCTUSER32 output)
			(pin MAXISRCTUSER33 output)
			(pin MAXISRCTUSER34 output)
			(pin MAXISRCTUSER35 output)
			(pin MAXISRCTUSER36 output)
			(pin MAXISRCTUSER37 output)
			(pin MAXISRCTUSER38 output)
			(pin MAXISRCTUSER39 output)
			(pin MAXISRCTUSER40 output)
			(pin MAXISRCTUSER41 output)
			(pin MAXISRCTUSER42 output)
			(pin MAXISRCTUSER43 output)
			(pin MAXISRCTUSER44 output)
			(pin MAXISRCTUSER45 output)
			(pin MAXISRCTUSER46 output)
			(pin MAXISRCTUSER47 output)
			(pin MAXISRCTUSER48 output)
			(pin MAXISRCTUSER49 output)
			(pin MAXISRCTUSER50 output)
			(pin MAXISRCTUSER51 output)
			(pin MAXISRCTUSER52 output)
			(pin MAXISRCTUSER53 output)
			(pin MAXISRCTUSER54 output)
			(pin MAXISRCTUSER55 output)
			(pin MAXISRCTUSER56 output)
			(pin MAXISRCTUSER57 output)
			(pin MAXISRCTUSER58 output)
			(pin MAXISRCTUSER59 output)
			(pin MAXISRCTUSER60 output)
			(pin MAXISRCTUSER61 output)
			(pin MAXISRCTUSER62 output)
			(pin MAXISRCTUSER63 output)
			(pin MAXISRCTUSER64 output)
			(pin MAXISRCTUSER65 output)
			(pin MAXISRCTUSER66 output)
			(pin MAXISRCTUSER67 output)
			(pin MAXISRCTUSER68 output)
			(pin MAXISRCTUSER69 output)
			(pin MAXISRCTUSER70 output)
			(pin MAXISRCTUSER71 output)
			(pin MAXISRCTUSER72 output)
			(pin MAXISRCTUSER73 output)
			(pin MAXISRCTUSER74 output)
			(pin MAXISRCTVALID output)
			(pin MGMTRESETN input)
			(pin MGMTSTICKYRESETN input)
			(pin MICOMPLETIONRAMREADADDRESSAL0 output)
			(pin MICOMPLETIONRAMREADADDRESSAL1 output)
			(pin MICOMPLETIONRAMREADADDRESSAL2 output)
			(pin MICOMPLETIONRAMREADADDRESSAL3 output)
			(pin MICOMPLETIONRAMREADADDRESSAL4 output)
			(pin MICOMPLETIONRAMREADADDRESSAL5 output)
			(pin MICOMPLETIONRAMREADADDRESSAL6 output)
			(pin MICOMPLETIONRAMREADADDRESSAL7 output)
			(pin MICOMPLETIONRAMREADADDRESSAL8 output)
			(pin MICOMPLETIONRAMREADADDRESSAL9 output)
			(pin MICOMPLETIONRAMREADADDRESSAU0 output)
			(pin MICOMPLETIONRAMREADADDRESSAU1 output)
			(pin MICOMPLETIONRAMREADADDRESSAU2 output)
			(pin MICOMPLETIONRAMREADADDRESSAU3 output)
			(pin MICOMPLETIONRAMREADADDRESSAU4 output)
			(pin MICOMPLETIONRAMREADADDRESSAU5 output)
			(pin MICOMPLETIONRAMREADADDRESSAU6 output)
			(pin MICOMPLETIONRAMREADADDRESSAU7 output)
			(pin MICOMPLETIONRAMREADADDRESSAU8 output)
			(pin MICOMPLETIONRAMREADADDRESSAU9 output)
			(pin MICOMPLETIONRAMREADADDRESSBL0 output)
			(pin MICOMPLETIONRAMREADADDRESSBL1 output)
			(pin MICOMPLETIONRAMREADADDRESSBL2 output)
			(pin MICOMPLETIONRAMREADADDRESSBL3 output)
			(pin MICOMPLETIONRAMREADADDRESSBL4 output)
			(pin MICOMPLETIONRAMREADADDRESSBL5 output)
			(pin MICOMPLETIONRAMREADADDRESSBL6 output)
			(pin MICOMPLETIONRAMREADADDRESSBL7 output)
			(pin MICOMPLETIONRAMREADADDRESSBL8 output)
			(pin MICOMPLETIONRAMREADADDRESSBL9 output)
			(pin MICOMPLETIONRAMREADADDRESSBU0 output)
			(pin MICOMPLETIONRAMREADADDRESSBU1 output)
			(pin MICOMPLETIONRAMREADADDRESSBU2 output)
			(pin MICOMPLETIONRAMREADADDRESSBU3 output)
			(pin MICOMPLETIONRAMREADADDRESSBU4 output)
			(pin MICOMPLETIONRAMREADADDRESSBU5 output)
			(pin MICOMPLETIONRAMREADADDRESSBU6 output)
			(pin MICOMPLETIONRAMREADADDRESSBU7 output)
			(pin MICOMPLETIONRAMREADADDRESSBU8 output)
			(pin MICOMPLETIONRAMREADADDRESSBU9 output)
			(pin MICOMPLETIONRAMREADDATA0 input)
			(pin MICOMPLETIONRAMREADDATA1 input)
			(pin MICOMPLETIONRAMREADDATA2 input)
			(pin MICOMPLETIONRAMREADDATA3 input)
			(pin MICOMPLETIONRAMREADDATA4 input)
			(pin MICOMPLETIONRAMREADDATA5 input)
			(pin MICOMPLETIONRAMREADDATA6 input)
			(pin MICOMPLETIONRAMREADDATA7 input)
			(pin MICOMPLETIONRAMREADDATA8 input)
			(pin MICOMPLETIONRAMREADDATA9 input)
			(pin MICOMPLETIONRAMREADDATA10 input)
			(pin MICOMPLETIONRAMREADDATA11 input)
			(pin MICOMPLETIONRAMREADDATA12 input)
			(pin MICOMPLETIONRAMREADDATA13 input)
			(pin MICOMPLETIONRAMREADDATA14 input)
			(pin MICOMPLETIONRAMREADDATA15 input)
			(pin MICOMPLETIONRAMREADDATA16 input)
			(pin MICOMPLETIONRAMREADDATA17 input)
			(pin MICOMPLETIONRAMREADDATA18 input)
			(pin MICOMPLETIONRAMREADDATA19 input)
			(pin MICOMPLETIONRAMREADDATA20 input)
			(pin MICOMPLETIONRAMREADDATA21 input)
			(pin MICOMPLETIONRAMREADDATA22 input)
			(pin MICOMPLETIONRAMREADDATA23 input)
			(pin MICOMPLETIONRAMREADDATA24 input)
			(pin MICOMPLETIONRAMREADDATA25 input)
			(pin MICOMPLETIONRAMREADDATA26 input)
			(pin MICOMPLETIONRAMREADDATA27 input)
			(pin MICOMPLETIONRAMREADDATA28 input)
			(pin MICOMPLETIONRAMREADDATA29 input)
			(pin MICOMPLETIONRAMREADDATA30 input)
			(pin MICOMPLETIONRAMREADDATA31 input)
			(pin MICOMPLETIONRAMREADDATA32 input)
			(pin MICOMPLETIONRAMREADDATA33 input)
			(pin MICOMPLETIONRAMREADDATA34 input)
			(pin MICOMPLETIONRAMREADDATA35 input)
			(pin MICOMPLETIONRAMREADDATA36 input)
			(pin MICOMPLETIONRAMREADDATA37 input)
			(pin MICOMPLETIONRAMREADDATA38 input)
			(pin MICOMPLETIONRAMREADDATA39 input)
			(pin MICOMPLETIONRAMREADDATA40 input)
			(pin MICOMPLETIONRAMREADDATA41 input)
			(pin MICOMPLETIONRAMREADDATA42 input)
			(pin MICOMPLETIONRAMREADDATA43 input)
			(pin MICOMPLETIONRAMREADDATA44 input)
			(pin MICOMPLETIONRAMREADDATA45 input)
			(pin MICOMPLETIONRAMREADDATA46 input)
			(pin MICOMPLETIONRAMREADDATA47 input)
			(pin MICOMPLETIONRAMREADDATA48 input)
			(pin MICOMPLETIONRAMREADDATA49 input)
			(pin MICOMPLETIONRAMREADDATA50 input)
			(pin MICOMPLETIONRAMREADDATA51 input)
			(pin MICOMPLETIONRAMREADDATA52 input)
			(pin MICOMPLETIONRAMREADDATA53 input)
			(pin MICOMPLETIONRAMREADDATA54 input)
			(pin MICOMPLETIONRAMREADDATA55 input)
			(pin MICOMPLETIONRAMREADDATA56 input)
			(pin MICOMPLETIONRAMREADDATA57 input)
			(pin MICOMPLETIONRAMREADDATA58 input)
			(pin MICOMPLETIONRAMREADDATA59 input)
			(pin MICOMPLETIONRAMREADDATA60 input)
			(pin MICOMPLETIONRAMREADDATA61 input)
			(pin MICOMPLETIONRAMREADDATA62 input)
			(pin MICOMPLETIONRAMREADDATA63 input)
			(pin MICOMPLETIONRAMREADDATA64 input)
			(pin MICOMPLETIONRAMREADDATA65 input)
			(pin MICOMPLETIONRAMREADDATA66 input)
			(pin MICOMPLETIONRAMREADDATA67 input)
			(pin MICOMPLETIONRAMREADDATA68 input)
			(pin MICOMPLETIONRAMREADDATA69 input)
			(pin MICOMPLETIONRAMREADDATA70 input)
			(pin MICOMPLETIONRAMREADDATA71 input)
			(pin MICOMPLETIONRAMREADDATA72 input)
			(pin MICOMPLETIONRAMREADDATA73 input)
			(pin MICOMPLETIONRAMREADDATA74 input)
			(pin MICOMPLETIONRAMREADDATA75 input)
			(pin MICOMPLETIONRAMREADDATA76 input)
			(pin MICOMPLETIONRAMREADDATA77 input)
			(pin MICOMPLETIONRAMREADDATA78 input)
			(pin MICOMPLETIONRAMREADDATA79 input)
			(pin MICOMPLETIONRAMREADDATA80 input)
			(pin MICOMPLETIONRAMREADDATA81 input)
			(pin MICOMPLETIONRAMREADDATA82 input)
			(pin MICOMPLETIONRAMREADDATA83 input)
			(pin MICOMPLETIONRAMREADDATA84 input)
			(pin MICOMPLETIONRAMREADDATA85 input)
			(pin MICOMPLETIONRAMREADDATA86 input)
			(pin MICOMPLETIONRAMREADDATA87 input)
			(pin MICOMPLETIONRAMREADDATA88 input)
			(pin MICOMPLETIONRAMREADDATA89 input)
			(pin MICOMPLETIONRAMREADDATA90 input)
			(pin MICOMPLETIONRAMREADDATA91 input)
			(pin MICOMPLETIONRAMREADDATA92 input)
			(pin MICOMPLETIONRAMREADDATA93 input)
			(pin MICOMPLETIONRAMREADDATA94 input)
			(pin MICOMPLETIONRAMREADDATA95 input)
			(pin MICOMPLETIONRAMREADDATA96 input)
			(pin MICOMPLETIONRAMREADDATA97 input)
			(pin MICOMPLETIONRAMREADDATA98 input)
			(pin MICOMPLETIONRAMREADDATA99 input)
			(pin MICOMPLETIONRAMREADDATA100 input)
			(pin MICOMPLETIONRAMREADDATA101 input)
			(pin MICOMPLETIONRAMREADDATA102 input)
			(pin MICOMPLETIONRAMREADDATA103 input)
			(pin MICOMPLETIONRAMREADDATA104 input)
			(pin MICOMPLETIONRAMREADDATA105 input)
			(pin MICOMPLETIONRAMREADDATA106 input)
			(pin MICOMPLETIONRAMREADDATA107 input)
			(pin MICOMPLETIONRAMREADDATA108 input)
			(pin MICOMPLETIONRAMREADDATA109 input)
			(pin MICOMPLETIONRAMREADDATA110 input)
			(pin MICOMPLETIONRAMREADDATA111 input)
			(pin MICOMPLETIONRAMREADDATA112 input)
			(pin MICOMPLETIONRAMREADDATA113 input)
			(pin MICOMPLETIONRAMREADDATA114 input)
			(pin MICOMPLETIONRAMREADDATA115 input)
			(pin MICOMPLETIONRAMREADDATA116 input)
			(pin MICOMPLETIONRAMREADDATA117 input)
			(pin MICOMPLETIONRAMREADDATA118 input)
			(pin MICOMPLETIONRAMREADDATA119 input)
			(pin MICOMPLETIONRAMREADDATA120 input)
			(pin MICOMPLETIONRAMREADDATA121 input)
			(pin MICOMPLETIONRAMREADDATA122 input)
			(pin MICOMPLETIONRAMREADDATA123 input)
			(pin MICOMPLETIONRAMREADDATA124 input)
			(pin MICOMPLETIONRAMREADDATA125 input)
			(pin MICOMPLETIONRAMREADDATA126 input)
			(pin MICOMPLETIONRAMREADDATA127 input)
			(pin MICOMPLETIONRAMREADDATA128 input)
			(pin MICOMPLETIONRAMREADDATA129 input)
			(pin MICOMPLETIONRAMREADDATA130 input)
			(pin MICOMPLETIONRAMREADDATA131 input)
			(pin MICOMPLETIONRAMREADDATA132 input)
			(pin MICOMPLETIONRAMREADDATA133 input)
			(pin MICOMPLETIONRAMREADDATA134 input)
			(pin MICOMPLETIONRAMREADDATA135 input)
			(pin MICOMPLETIONRAMREADDATA136 input)
			(pin MICOMPLETIONRAMREADDATA137 input)
			(pin MICOMPLETIONRAMREADDATA138 input)
			(pin MICOMPLETIONRAMREADDATA139 input)
			(pin MICOMPLETIONRAMREADDATA140 input)
			(pin MICOMPLETIONRAMREADDATA141 input)
			(pin MICOMPLETIONRAMREADDATA142 input)
			(pin MICOMPLETIONRAMREADDATA143 input)
			(pin MICOMPLETIONRAMREADENABLEL0 output)
			(pin MICOMPLETIONRAMREADENABLEL1 output)
			(pin MICOMPLETIONRAMREADENABLEL2 output)
			(pin MICOMPLETIONRAMREADENABLEL3 output)
			(pin MICOMPLETIONRAMREADENABLEU0 output)
			(pin MICOMPLETIONRAMREADENABLEU1 output)
			(pin MICOMPLETIONRAMREADENABLEU2 output)
			(pin MICOMPLETIONRAMREADENABLEU3 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAL0 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAL1 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAL2 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAL3 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAL4 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAL5 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAL6 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAL7 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAL8 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAL9 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAU0 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAU1 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAU2 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAU3 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAU4 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAU5 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAU6 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAU7 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAU8 output)
			(pin MICOMPLETIONRAMWRITEADDRESSAU9 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBL0 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBL1 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBL2 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBL3 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBL4 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBL5 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBL6 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBL7 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBL8 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBL9 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBU0 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBU1 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBU2 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBU3 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBU4 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBU5 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBU6 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBU7 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBU8 output)
			(pin MICOMPLETIONRAMWRITEADDRESSBU9 output)
			(pin MICOMPLETIONRAMWRITEDATAL0 output)
			(pin MICOMPLETIONRAMWRITEDATAL1 output)
			(pin MICOMPLETIONRAMWRITEDATAL2 output)
			(pin MICOMPLETIONRAMWRITEDATAL3 output)
			(pin MICOMPLETIONRAMWRITEDATAL4 output)
			(pin MICOMPLETIONRAMWRITEDATAL5 output)
			(pin MICOMPLETIONRAMWRITEDATAL6 output)
			(pin MICOMPLETIONRAMWRITEDATAL7 output)
			(pin MICOMPLETIONRAMWRITEDATAL8 output)
			(pin MICOMPLETIONRAMWRITEDATAL9 output)
			(pin MICOMPLETIONRAMWRITEDATAL10 output)
			(pin MICOMPLETIONRAMWRITEDATAL11 output)
			(pin MICOMPLETIONRAMWRITEDATAL12 output)
			(pin MICOMPLETIONRAMWRITEDATAL13 output)
			(pin MICOMPLETIONRAMWRITEDATAL14 output)
			(pin MICOMPLETIONRAMWRITEDATAL15 output)
			(pin MICOMPLETIONRAMWRITEDATAL16 output)
			(pin MICOMPLETIONRAMWRITEDATAL17 output)
			(pin MICOMPLETIONRAMWRITEDATAL18 output)
			(pin MICOMPLETIONRAMWRITEDATAL19 output)
			(pin MICOMPLETIONRAMWRITEDATAL20 output)
			(pin MICOMPLETIONRAMWRITEDATAL21 output)
			(pin MICOMPLETIONRAMWRITEDATAL22 output)
			(pin MICOMPLETIONRAMWRITEDATAL23 output)
			(pin MICOMPLETIONRAMWRITEDATAL24 output)
			(pin MICOMPLETIONRAMWRITEDATAL25 output)
			(pin MICOMPLETIONRAMWRITEDATAL26 output)
			(pin MICOMPLETIONRAMWRITEDATAL27 output)
			(pin MICOMPLETIONRAMWRITEDATAL28 output)
			(pin MICOMPLETIONRAMWRITEDATAL29 output)
			(pin MICOMPLETIONRAMWRITEDATAL30 output)
			(pin MICOMPLETIONRAMWRITEDATAL31 output)
			(pin MICOMPLETIONRAMWRITEDATAL32 output)
			(pin MICOMPLETIONRAMWRITEDATAL33 output)
			(pin MICOMPLETIONRAMWRITEDATAL34 output)
			(pin MICOMPLETIONRAMWRITEDATAL35 output)
			(pin MICOMPLETIONRAMWRITEDATAL36 output)
			(pin MICOMPLETIONRAMWRITEDATAL37 output)
			(pin MICOMPLETIONRAMWRITEDATAL38 output)
			(pin MICOMPLETIONRAMWRITEDATAL39 output)
			(pin MICOMPLETIONRAMWRITEDATAL40 output)
			(pin MICOMPLETIONRAMWRITEDATAL41 output)
			(pin MICOMPLETIONRAMWRITEDATAL42 output)
			(pin MICOMPLETIONRAMWRITEDATAL43 output)
			(pin MICOMPLETIONRAMWRITEDATAL44 output)
			(pin MICOMPLETIONRAMWRITEDATAL45 output)
			(pin MICOMPLETIONRAMWRITEDATAL46 output)
			(pin MICOMPLETIONRAMWRITEDATAL47 output)
			(pin MICOMPLETIONRAMWRITEDATAL48 output)
			(pin MICOMPLETIONRAMWRITEDATAL49 output)
			(pin MICOMPLETIONRAMWRITEDATAL50 output)
			(pin MICOMPLETIONRAMWRITEDATAL51 output)
			(pin MICOMPLETIONRAMWRITEDATAL52 output)
			(pin MICOMPLETIONRAMWRITEDATAL53 output)
			(pin MICOMPLETIONRAMWRITEDATAL54 output)
			(pin MICOMPLETIONRAMWRITEDATAL55 output)
			(pin MICOMPLETIONRAMWRITEDATAL56 output)
			(pin MICOMPLETIONRAMWRITEDATAL57 output)
			(pin MICOMPLETIONRAMWRITEDATAL58 output)
			(pin MICOMPLETIONRAMWRITEDATAL59 output)
			(pin MICOMPLETIONRAMWRITEDATAL60 output)
			(pin MICOMPLETIONRAMWRITEDATAL61 output)
			(pin MICOMPLETIONRAMWRITEDATAL62 output)
			(pin MICOMPLETIONRAMWRITEDATAL63 output)
			(pin MICOMPLETIONRAMWRITEDATAL64 output)
			(pin MICOMPLETIONRAMWRITEDATAL65 output)
			(pin MICOMPLETIONRAMWRITEDATAL66 output)
			(pin MICOMPLETIONRAMWRITEDATAL67 output)
			(pin MICOMPLETIONRAMWRITEDATAL68 output)
			(pin MICOMPLETIONRAMWRITEDATAL69 output)
			(pin MICOMPLETIONRAMWRITEDATAL70 output)
			(pin MICOMPLETIONRAMWRITEDATAL71 output)
			(pin MICOMPLETIONRAMWRITEDATAU0 output)
			(pin MICOMPLETIONRAMWRITEDATAU1 output)
			(pin MICOMPLETIONRAMWRITEDATAU2 output)
			(pin MICOMPLETIONRAMWRITEDATAU3 output)
			(pin MICOMPLETIONRAMWRITEDATAU4 output)
			(pin MICOMPLETIONRAMWRITEDATAU5 output)
			(pin MICOMPLETIONRAMWRITEDATAU6 output)
			(pin MICOMPLETIONRAMWRITEDATAU7 output)
			(pin MICOMPLETIONRAMWRITEDATAU8 output)
			(pin MICOMPLETIONRAMWRITEDATAU9 output)
			(pin MICOMPLETIONRAMWRITEDATAU10 output)
			(pin MICOMPLETIONRAMWRITEDATAU11 output)
			(pin MICOMPLETIONRAMWRITEDATAU12 output)
			(pin MICOMPLETIONRAMWRITEDATAU13 output)
			(pin MICOMPLETIONRAMWRITEDATAU14 output)
			(pin MICOMPLETIONRAMWRITEDATAU15 output)
			(pin MICOMPLETIONRAMWRITEDATAU16 output)
			(pin MICOMPLETIONRAMWRITEDATAU17 output)
			(pin MICOMPLETIONRAMWRITEDATAU18 output)
			(pin MICOMPLETIONRAMWRITEDATAU19 output)
			(pin MICOMPLETIONRAMWRITEDATAU20 output)
			(pin MICOMPLETIONRAMWRITEDATAU21 output)
			(pin MICOMPLETIONRAMWRITEDATAU22 output)
			(pin MICOMPLETIONRAMWRITEDATAU23 output)
			(pin MICOMPLETIONRAMWRITEDATAU24 output)
			(pin MICOMPLETIONRAMWRITEDATAU25 output)
			(pin MICOMPLETIONRAMWRITEDATAU26 output)
			(pin MICOMPLETIONRAMWRITEDATAU27 output)
			(pin MICOMPLETIONRAMWRITEDATAU28 output)
			(pin MICOMPLETIONRAMWRITEDATAU29 output)
			(pin MICOMPLETIONRAMWRITEDATAU30 output)
			(pin MICOMPLETIONRAMWRITEDATAU31 output)
			(pin MICOMPLETIONRAMWRITEDATAU32 output)
			(pin MICOMPLETIONRAMWRITEDATAU33 output)
			(pin MICOMPLETIONRAMWRITEDATAU34 output)
			(pin MICOMPLETIONRAMWRITEDATAU35 output)
			(pin MICOMPLETIONRAMWRITEDATAU36 output)
			(pin MICOMPLETIONRAMWRITEDATAU37 output)
			(pin MICOMPLETIONRAMWRITEDATAU38 output)
			(pin MICOMPLETIONRAMWRITEDATAU39 output)
			(pin MICOMPLETIONRAMWRITEDATAU40 output)
			(pin MICOMPLETIONRAMWRITEDATAU41 output)
			(pin MICOMPLETIONRAMWRITEDATAU42 output)
			(pin MICOMPLETIONRAMWRITEDATAU43 output)
			(pin MICOMPLETIONRAMWRITEDATAU44 output)
			(pin MICOMPLETIONRAMWRITEDATAU45 output)
			(pin MICOMPLETIONRAMWRITEDATAU46 output)
			(pin MICOMPLETIONRAMWRITEDATAU47 output)
			(pin MICOMPLETIONRAMWRITEDATAU48 output)
			(pin MICOMPLETIONRAMWRITEDATAU49 output)
			(pin MICOMPLETIONRAMWRITEDATAU50 output)
			(pin MICOMPLETIONRAMWRITEDATAU51 output)
			(pin MICOMPLETIONRAMWRITEDATAU52 output)
			(pin MICOMPLETIONRAMWRITEDATAU53 output)
			(pin MICOMPLETIONRAMWRITEDATAU54 output)
			(pin MICOMPLETIONRAMWRITEDATAU55 output)
			(pin MICOMPLETIONRAMWRITEDATAU56 output)
			(pin MICOMPLETIONRAMWRITEDATAU57 output)
			(pin MICOMPLETIONRAMWRITEDATAU58 output)
			(pin MICOMPLETIONRAMWRITEDATAU59 output)
			(pin MICOMPLETIONRAMWRITEDATAU60 output)
			(pin MICOMPLETIONRAMWRITEDATAU61 output)
			(pin MICOMPLETIONRAMWRITEDATAU62 output)
			(pin MICOMPLETIONRAMWRITEDATAU63 output)
			(pin MICOMPLETIONRAMWRITEDATAU64 output)
			(pin MICOMPLETIONRAMWRITEDATAU65 output)
			(pin MICOMPLETIONRAMWRITEDATAU66 output)
			(pin MICOMPLETIONRAMWRITEDATAU67 output)
			(pin MICOMPLETIONRAMWRITEDATAU68 output)
			(pin MICOMPLETIONRAMWRITEDATAU69 output)
			(pin MICOMPLETIONRAMWRITEDATAU70 output)
			(pin MICOMPLETIONRAMWRITEDATAU71 output)
			(pin MICOMPLETIONRAMWRITEENABLEL0 output)
			(pin MICOMPLETIONRAMWRITEENABLEL1 output)
			(pin MICOMPLETIONRAMWRITEENABLEL2 output)
			(pin MICOMPLETIONRAMWRITEENABLEL3 output)
			(pin MICOMPLETIONRAMWRITEENABLEU0 output)
			(pin MICOMPLETIONRAMWRITEENABLEU1 output)
			(pin MICOMPLETIONRAMWRITEENABLEU2 output)
			(pin MICOMPLETIONRAMWRITEENABLEU3 output)
			(pin MIREPLAYRAMADDRESS0 output)
			(pin MIREPLAYRAMADDRESS1 output)
			(pin MIREPLAYRAMADDRESS2 output)
			(pin MIREPLAYRAMADDRESS3 output)
			(pin MIREPLAYRAMADDRESS4 output)
			(pin MIREPLAYRAMADDRESS5 output)
			(pin MIREPLAYRAMADDRESS6 output)
			(pin MIREPLAYRAMADDRESS7 output)
			(pin MIREPLAYRAMADDRESS8 output)
			(pin MIREPLAYRAMREADDATA0 input)
			(pin MIREPLAYRAMREADDATA1 input)
			(pin MIREPLAYRAMREADDATA2 input)
			(pin MIREPLAYRAMREADDATA3 input)
			(pin MIREPLAYRAMREADDATA4 input)
			(pin MIREPLAYRAMREADDATA5 input)
			(pin MIREPLAYRAMREADDATA6 input)
			(pin MIREPLAYRAMREADDATA7 input)
			(pin MIREPLAYRAMREADDATA8 input)
			(pin MIREPLAYRAMREADDATA9 input)
			(pin MIREPLAYRAMREADDATA10 input)
			(pin MIREPLAYRAMREADDATA11 input)
			(pin MIREPLAYRAMREADDATA12 input)
			(pin MIREPLAYRAMREADDATA13 input)
			(pin MIREPLAYRAMREADDATA14 input)
			(pin MIREPLAYRAMREADDATA15 input)
			(pin MIREPLAYRAMREADDATA16 input)
			(pin MIREPLAYRAMREADDATA17 input)
			(pin MIREPLAYRAMREADDATA18 input)
			(pin MIREPLAYRAMREADDATA19 input)
			(pin MIREPLAYRAMREADDATA20 input)
			(pin MIREPLAYRAMREADDATA21 input)
			(pin MIREPLAYRAMREADDATA22 input)
			(pin MIREPLAYRAMREADDATA23 input)
			(pin MIREPLAYRAMREADDATA24 input)
			(pin MIREPLAYRAMREADDATA25 input)
			(pin MIREPLAYRAMREADDATA26 input)
			(pin MIREPLAYRAMREADDATA27 input)
			(pin MIREPLAYRAMREADDATA28 input)
			(pin MIREPLAYRAMREADDATA29 input)
			(pin MIREPLAYRAMREADDATA30 input)
			(pin MIREPLAYRAMREADDATA31 input)
			(pin MIREPLAYRAMREADDATA32 input)
			(pin MIREPLAYRAMREADDATA33 input)
			(pin MIREPLAYRAMREADDATA34 input)
			(pin MIREPLAYRAMREADDATA35 input)
			(pin MIREPLAYRAMREADDATA36 input)
			(pin MIREPLAYRAMREADDATA37 input)
			(pin MIREPLAYRAMREADDATA38 input)
			(pin MIREPLAYRAMREADDATA39 input)
			(pin MIREPLAYRAMREADDATA40 input)
			(pin MIREPLAYRAMREADDATA41 input)
			(pin MIREPLAYRAMREADDATA42 input)
			(pin MIREPLAYRAMREADDATA43 input)
			(pin MIREPLAYRAMREADDATA44 input)
			(pin MIREPLAYRAMREADDATA45 input)
			(pin MIREPLAYRAMREADDATA46 input)
			(pin MIREPLAYRAMREADDATA47 input)
			(pin MIREPLAYRAMREADDATA48 input)
			(pin MIREPLAYRAMREADDATA49 input)
			(pin MIREPLAYRAMREADDATA50 input)
			(pin MIREPLAYRAMREADDATA51 input)
			(pin MIREPLAYRAMREADDATA52 input)
			(pin MIREPLAYRAMREADDATA53 input)
			(pin MIREPLAYRAMREADDATA54 input)
			(pin MIREPLAYRAMREADDATA55 input)
			(pin MIREPLAYRAMREADDATA56 input)
			(pin MIREPLAYRAMREADDATA57 input)
			(pin MIREPLAYRAMREADDATA58 input)
			(pin MIREPLAYRAMREADDATA59 input)
			(pin MIREPLAYRAMREADDATA60 input)
			(pin MIREPLAYRAMREADDATA61 input)
			(pin MIREPLAYRAMREADDATA62 input)
			(pin MIREPLAYRAMREADDATA63 input)
			(pin MIREPLAYRAMREADDATA64 input)
			(pin MIREPLAYRAMREADDATA65 input)
			(pin MIREPLAYRAMREADDATA66 input)
			(pin MIREPLAYRAMREADDATA67 input)
			(pin MIREPLAYRAMREADDATA68 input)
			(pin MIREPLAYRAMREADDATA69 input)
			(pin MIREPLAYRAMREADDATA70 input)
			(pin MIREPLAYRAMREADDATA71 input)
			(pin MIREPLAYRAMREADDATA72 input)
			(pin MIREPLAYRAMREADDATA73 input)
			(pin MIREPLAYRAMREADDATA74 input)
			(pin MIREPLAYRAMREADDATA75 input)
			(pin MIREPLAYRAMREADDATA76 input)
			(pin MIREPLAYRAMREADDATA77 input)
			(pin MIREPLAYRAMREADDATA78 input)
			(pin MIREPLAYRAMREADDATA79 input)
			(pin MIREPLAYRAMREADDATA80 input)
			(pin MIREPLAYRAMREADDATA81 input)
			(pin MIREPLAYRAMREADDATA82 input)
			(pin MIREPLAYRAMREADDATA83 input)
			(pin MIREPLAYRAMREADDATA84 input)
			(pin MIREPLAYRAMREADDATA85 input)
			(pin MIREPLAYRAMREADDATA86 input)
			(pin MIREPLAYRAMREADDATA87 input)
			(pin MIREPLAYRAMREADDATA88 input)
			(pin MIREPLAYRAMREADDATA89 input)
			(pin MIREPLAYRAMREADDATA90 input)
			(pin MIREPLAYRAMREADDATA91 input)
			(pin MIREPLAYRAMREADDATA92 input)
			(pin MIREPLAYRAMREADDATA93 input)
			(pin MIREPLAYRAMREADDATA94 input)
			(pin MIREPLAYRAMREADDATA95 input)
			(pin MIREPLAYRAMREADDATA96 input)
			(pin MIREPLAYRAMREADDATA97 input)
			(pin MIREPLAYRAMREADDATA98 input)
			(pin MIREPLAYRAMREADDATA99 input)
			(pin MIREPLAYRAMREADDATA100 input)
			(pin MIREPLAYRAMREADDATA101 input)
			(pin MIREPLAYRAMREADDATA102 input)
			(pin MIREPLAYRAMREADDATA103 input)
			(pin MIREPLAYRAMREADDATA104 input)
			(pin MIREPLAYRAMREADDATA105 input)
			(pin MIREPLAYRAMREADDATA106 input)
			(pin MIREPLAYRAMREADDATA107 input)
			(pin MIREPLAYRAMREADDATA108 input)
			(pin MIREPLAYRAMREADDATA109 input)
			(pin MIREPLAYRAMREADDATA110 input)
			(pin MIREPLAYRAMREADDATA111 input)
			(pin MIREPLAYRAMREADDATA112 input)
			(pin MIREPLAYRAMREADDATA113 input)
			(pin MIREPLAYRAMREADDATA114 input)
			(pin MIREPLAYRAMREADDATA115 input)
			(pin MIREPLAYRAMREADDATA116 input)
			(pin MIREPLAYRAMREADDATA117 input)
			(pin MIREPLAYRAMREADDATA118 input)
			(pin MIREPLAYRAMREADDATA119 input)
			(pin MIREPLAYRAMREADDATA120 input)
			(pin MIREPLAYRAMREADDATA121 input)
			(pin MIREPLAYRAMREADDATA122 input)
			(pin MIREPLAYRAMREADDATA123 input)
			(pin MIREPLAYRAMREADDATA124 input)
			(pin MIREPLAYRAMREADDATA125 input)
			(pin MIREPLAYRAMREADDATA126 input)
			(pin MIREPLAYRAMREADDATA127 input)
			(pin MIREPLAYRAMREADDATA128 input)
			(pin MIREPLAYRAMREADDATA129 input)
			(pin MIREPLAYRAMREADDATA130 input)
			(pin MIREPLAYRAMREADDATA131 input)
			(pin MIREPLAYRAMREADDATA132 input)
			(pin MIREPLAYRAMREADDATA133 input)
			(pin MIREPLAYRAMREADDATA134 input)
			(pin MIREPLAYRAMREADDATA135 input)
			(pin MIREPLAYRAMREADDATA136 input)
			(pin MIREPLAYRAMREADDATA137 input)
			(pin MIREPLAYRAMREADDATA138 input)
			(pin MIREPLAYRAMREADDATA139 input)
			(pin MIREPLAYRAMREADDATA140 input)
			(pin MIREPLAYRAMREADDATA141 input)
			(pin MIREPLAYRAMREADDATA142 input)
			(pin MIREPLAYRAMREADDATA143 input)
			(pin MIREPLAYRAMREADENABLE0 output)
			(pin MIREPLAYRAMREADENABLE1 output)
			(pin MIREPLAYRAMWRITEDATA0 output)
			(pin MIREPLAYRAMWRITEDATA1 output)
			(pin MIREPLAYRAMWRITEDATA2 output)
			(pin MIREPLAYRAMWRITEDATA3 output)
			(pin MIREPLAYRAMWRITEDATA4 output)
			(pin MIREPLAYRAMWRITEDATA5 output)
			(pin MIREPLAYRAMWRITEDATA6 output)
			(pin MIREPLAYRAMWRITEDATA7 output)
			(pin MIREPLAYRAMWRITEDATA8 output)
			(pin MIREPLAYRAMWRITEDATA9 output)
			(pin MIREPLAYRAMWRITEDATA10 output)
			(pin MIREPLAYRAMWRITEDATA11 output)
			(pin MIREPLAYRAMWRITEDATA12 output)
			(pin MIREPLAYRAMWRITEDATA13 output)
			(pin MIREPLAYRAMWRITEDATA14 output)
			(pin MIREPLAYRAMWRITEDATA15 output)
			(pin MIREPLAYRAMWRITEDATA16 output)
			(pin MIREPLAYRAMWRITEDATA17 output)
			(pin MIREPLAYRAMWRITEDATA18 output)
			(pin MIREPLAYRAMWRITEDATA19 output)
			(pin MIREPLAYRAMWRITEDATA20 output)
			(pin MIREPLAYRAMWRITEDATA21 output)
			(pin MIREPLAYRAMWRITEDATA22 output)
			(pin MIREPLAYRAMWRITEDATA23 output)
			(pin MIREPLAYRAMWRITEDATA24 output)
			(pin MIREPLAYRAMWRITEDATA25 output)
			(pin MIREPLAYRAMWRITEDATA26 output)
			(pin MIREPLAYRAMWRITEDATA27 output)
			(pin MIREPLAYRAMWRITEDATA28 output)
			(pin MIREPLAYRAMWRITEDATA29 output)
			(pin MIREPLAYRAMWRITEDATA30 output)
			(pin MIREPLAYRAMWRITEDATA31 output)
			(pin MIREPLAYRAMWRITEDATA32 output)
			(pin MIREPLAYRAMWRITEDATA33 output)
			(pin MIREPLAYRAMWRITEDATA34 output)
			(pin MIREPLAYRAMWRITEDATA35 output)
			(pin MIREPLAYRAMWRITEDATA36 output)
			(pin MIREPLAYRAMWRITEDATA37 output)
			(pin MIREPLAYRAMWRITEDATA38 output)
			(pin MIREPLAYRAMWRITEDATA39 output)
			(pin MIREPLAYRAMWRITEDATA40 output)
			(pin MIREPLAYRAMWRITEDATA41 output)
			(pin MIREPLAYRAMWRITEDATA42 output)
			(pin MIREPLAYRAMWRITEDATA43 output)
			(pin MIREPLAYRAMWRITEDATA44 output)
			(pin MIREPLAYRAMWRITEDATA45 output)
			(pin MIREPLAYRAMWRITEDATA46 output)
			(pin MIREPLAYRAMWRITEDATA47 output)
			(pin MIREPLAYRAMWRITEDATA48 output)
			(pin MIREPLAYRAMWRITEDATA49 output)
			(pin MIREPLAYRAMWRITEDATA50 output)
			(pin MIREPLAYRAMWRITEDATA51 output)
			(pin MIREPLAYRAMWRITEDATA52 output)
			(pin MIREPLAYRAMWRITEDATA53 output)
			(pin MIREPLAYRAMWRITEDATA54 output)
			(pin MIREPLAYRAMWRITEDATA55 output)
			(pin MIREPLAYRAMWRITEDATA56 output)
			(pin MIREPLAYRAMWRITEDATA57 output)
			(pin MIREPLAYRAMWRITEDATA58 output)
			(pin MIREPLAYRAMWRITEDATA59 output)
			(pin MIREPLAYRAMWRITEDATA60 output)
			(pin MIREPLAYRAMWRITEDATA61 output)
			(pin MIREPLAYRAMWRITEDATA62 output)
			(pin MIREPLAYRAMWRITEDATA63 output)
			(pin MIREPLAYRAMWRITEDATA64 output)
			(pin MIREPLAYRAMWRITEDATA65 output)
			(pin MIREPLAYRAMWRITEDATA66 output)
			(pin MIREPLAYRAMWRITEDATA67 output)
			(pin MIREPLAYRAMWRITEDATA68 output)
			(pin MIREPLAYRAMWRITEDATA69 output)
			(pin MIREPLAYRAMWRITEDATA70 output)
			(pin MIREPLAYRAMWRITEDATA71 output)
			(pin MIREPLAYRAMWRITEDATA72 output)
			(pin MIREPLAYRAMWRITEDATA73 output)
			(pin MIREPLAYRAMWRITEDATA74 output)
			(pin MIREPLAYRAMWRITEDATA75 output)
			(pin MIREPLAYRAMWRITEDATA76 output)
			(pin MIREPLAYRAMWRITEDATA77 output)
			(pin MIREPLAYRAMWRITEDATA78 output)
			(pin MIREPLAYRAMWRITEDATA79 output)
			(pin MIREPLAYRAMWRITEDATA80 output)
			(pin MIREPLAYRAMWRITEDATA81 output)
			(pin MIREPLAYRAMWRITEDATA82 output)
			(pin MIREPLAYRAMWRITEDATA83 output)
			(pin MIREPLAYRAMWRITEDATA84 output)
			(pin MIREPLAYRAMWRITEDATA85 output)
			(pin MIREPLAYRAMWRITEDATA86 output)
			(pin MIREPLAYRAMWRITEDATA87 output)
			(pin MIREPLAYRAMWRITEDATA88 output)
			(pin MIREPLAYRAMWRITEDATA89 output)
			(pin MIREPLAYRAMWRITEDATA90 output)
			(pin MIREPLAYRAMWRITEDATA91 output)
			(pin MIREPLAYRAMWRITEDATA92 output)
			(pin MIREPLAYRAMWRITEDATA93 output)
			(pin MIREPLAYRAMWRITEDATA94 output)
			(pin MIREPLAYRAMWRITEDATA95 output)
			(pin MIREPLAYRAMWRITEDATA96 output)
			(pin MIREPLAYRAMWRITEDATA97 output)
			(pin MIREPLAYRAMWRITEDATA98 output)
			(pin MIREPLAYRAMWRITEDATA99 output)
			(pin MIREPLAYRAMWRITEDATA100 output)
			(pin MIREPLAYRAMWRITEDATA101 output)
			(pin MIREPLAYRAMWRITEDATA102 output)
			(pin MIREPLAYRAMWRITEDATA103 output)
			(pin MIREPLAYRAMWRITEDATA104 output)
			(pin MIREPLAYRAMWRITEDATA105 output)
			(pin MIREPLAYRAMWRITEDATA106 output)
			(pin MIREPLAYRAMWRITEDATA107 output)
			(pin MIREPLAYRAMWRITEDATA108 output)
			(pin MIREPLAYRAMWRITEDATA109 output)
			(pin MIREPLAYRAMWRITEDATA110 output)
			(pin MIREPLAYRAMWRITEDATA111 output)
			(pin MIREPLAYRAMWRITEDATA112 output)
			(pin MIREPLAYRAMWRITEDATA113 output)
			(pin MIREPLAYRAMWRITEDATA114 output)
			(pin MIREPLAYRAMWRITEDATA115 output)
			(pin MIREPLAYRAMWRITEDATA116 output)
			(pin MIREPLAYRAMWRITEDATA117 output)
			(pin MIREPLAYRAMWRITEDATA118 output)
			(pin MIREPLAYRAMWRITEDATA119 output)
			(pin MIREPLAYRAMWRITEDATA120 output)
			(pin MIREPLAYRAMWRITEDATA121 output)
			(pin MIREPLAYRAMWRITEDATA122 output)
			(pin MIREPLAYRAMWRITEDATA123 output)
			(pin MIREPLAYRAMWRITEDATA124 output)
			(pin MIREPLAYRAMWRITEDATA125 output)
			(pin MIREPLAYRAMWRITEDATA126 output)
			(pin MIREPLAYRAMWRITEDATA127 output)
			(pin MIREPLAYRAMWRITEDATA128 output)
			(pin MIREPLAYRAMWRITEDATA129 output)
			(pin MIREPLAYRAMWRITEDATA130 output)
			(pin MIREPLAYRAMWRITEDATA131 output)
			(pin MIREPLAYRAMWRITEDATA132 output)
			(pin MIREPLAYRAMWRITEDATA133 output)
			(pin MIREPLAYRAMWRITEDATA134 output)
			(pin MIREPLAYRAMWRITEDATA135 output)
			(pin MIREPLAYRAMWRITEDATA136 output)
			(pin MIREPLAYRAMWRITEDATA137 output)
			(pin MIREPLAYRAMWRITEDATA138 output)
			(pin MIREPLAYRAMWRITEDATA139 output)
			(pin MIREPLAYRAMWRITEDATA140 output)
			(pin MIREPLAYRAMWRITEDATA141 output)
			(pin MIREPLAYRAMWRITEDATA142 output)
			(pin MIREPLAYRAMWRITEDATA143 output)
			(pin MIREPLAYRAMWRITEENABLE0 output)
			(pin MIREPLAYRAMWRITEENABLE1 output)
			(pin MIREQUESTRAMREADADDRESSA0 output)
			(pin MIREQUESTRAMREADADDRESSA1 output)
			(pin MIREQUESTRAMREADADDRESSA2 output)
			(pin MIREQUESTRAMREADADDRESSA3 output)
			(pin MIREQUESTRAMREADADDRESSA4 output)
			(pin MIREQUESTRAMREADADDRESSA5 output)
			(pin MIREQUESTRAMREADADDRESSA6 output)
			(pin MIREQUESTRAMREADADDRESSA7 output)
			(pin MIREQUESTRAMREADADDRESSA8 output)
			(pin MIREQUESTRAMREADADDRESSB0 output)
			(pin MIREQUESTRAMREADADDRESSB1 output)
			(pin MIREQUESTRAMREADADDRESSB2 output)
			(pin MIREQUESTRAMREADADDRESSB3 output)
			(pin MIREQUESTRAMREADADDRESSB4 output)
			(pin MIREQUESTRAMREADADDRESSB5 output)
			(pin MIREQUESTRAMREADADDRESSB6 output)
			(pin MIREQUESTRAMREADADDRESSB7 output)
			(pin MIREQUESTRAMREADADDRESSB8 output)
			(pin MIREQUESTRAMREADDATA0 input)
			(pin MIREQUESTRAMREADDATA1 input)
			(pin MIREQUESTRAMREADDATA2 input)
			(pin MIREQUESTRAMREADDATA3 input)
			(pin MIREQUESTRAMREADDATA4 input)
			(pin MIREQUESTRAMREADDATA5 input)
			(pin MIREQUESTRAMREADDATA6 input)
			(pin MIREQUESTRAMREADDATA7 input)
			(pin MIREQUESTRAMREADDATA8 input)
			(pin MIREQUESTRAMREADDATA9 input)
			(pin MIREQUESTRAMREADDATA10 input)
			(pin MIREQUESTRAMREADDATA11 input)
			(pin MIREQUESTRAMREADDATA12 input)
			(pin MIREQUESTRAMREADDATA13 input)
			(pin MIREQUESTRAMREADDATA14 input)
			(pin MIREQUESTRAMREADDATA15 input)
			(pin MIREQUESTRAMREADDATA16 input)
			(pin MIREQUESTRAMREADDATA17 input)
			(pin MIREQUESTRAMREADDATA18 input)
			(pin MIREQUESTRAMREADDATA19 input)
			(pin MIREQUESTRAMREADDATA20 input)
			(pin MIREQUESTRAMREADDATA21 input)
			(pin MIREQUESTRAMREADDATA22 input)
			(pin MIREQUESTRAMREADDATA23 input)
			(pin MIREQUESTRAMREADDATA24 input)
			(pin MIREQUESTRAMREADDATA25 input)
			(pin MIREQUESTRAMREADDATA26 input)
			(pin MIREQUESTRAMREADDATA27 input)
			(pin MIREQUESTRAMREADDATA28 input)
			(pin MIREQUESTRAMREADDATA29 input)
			(pin MIREQUESTRAMREADDATA30 input)
			(pin MIREQUESTRAMREADDATA31 input)
			(pin MIREQUESTRAMREADDATA32 input)
			(pin MIREQUESTRAMREADDATA33 input)
			(pin MIREQUESTRAMREADDATA34 input)
			(pin MIREQUESTRAMREADDATA35 input)
			(pin MIREQUESTRAMREADDATA36 input)
			(pin MIREQUESTRAMREADDATA37 input)
			(pin MIREQUESTRAMREADDATA38 input)
			(pin MIREQUESTRAMREADDATA39 input)
			(pin MIREQUESTRAMREADDATA40 input)
			(pin MIREQUESTRAMREADDATA41 input)
			(pin MIREQUESTRAMREADDATA42 input)
			(pin MIREQUESTRAMREADDATA43 input)
			(pin MIREQUESTRAMREADDATA44 input)
			(pin MIREQUESTRAMREADDATA45 input)
			(pin MIREQUESTRAMREADDATA46 input)
			(pin MIREQUESTRAMREADDATA47 input)
			(pin MIREQUESTRAMREADDATA48 input)
			(pin MIREQUESTRAMREADDATA49 input)
			(pin MIREQUESTRAMREADDATA50 input)
			(pin MIREQUESTRAMREADDATA51 input)
			(pin MIREQUESTRAMREADDATA52 input)
			(pin MIREQUESTRAMREADDATA53 input)
			(pin MIREQUESTRAMREADDATA54 input)
			(pin MIREQUESTRAMREADDATA55 input)
			(pin MIREQUESTRAMREADDATA56 input)
			(pin MIREQUESTRAMREADDATA57 input)
			(pin MIREQUESTRAMREADDATA58 input)
			(pin MIREQUESTRAMREADDATA59 input)
			(pin MIREQUESTRAMREADDATA60 input)
			(pin MIREQUESTRAMREADDATA61 input)
			(pin MIREQUESTRAMREADDATA62 input)
			(pin MIREQUESTRAMREADDATA63 input)
			(pin MIREQUESTRAMREADDATA64 input)
			(pin MIREQUESTRAMREADDATA65 input)
			(pin MIREQUESTRAMREADDATA66 input)
			(pin MIREQUESTRAMREADDATA67 input)
			(pin MIREQUESTRAMREADDATA68 input)
			(pin MIREQUESTRAMREADDATA69 input)
			(pin MIREQUESTRAMREADDATA70 input)
			(pin MIREQUESTRAMREADDATA71 input)
			(pin MIREQUESTRAMREADDATA72 input)
			(pin MIREQUESTRAMREADDATA73 input)
			(pin MIREQUESTRAMREADDATA74 input)
			(pin MIREQUESTRAMREADDATA75 input)
			(pin MIREQUESTRAMREADDATA76 input)
			(pin MIREQUESTRAMREADDATA77 input)
			(pin MIREQUESTRAMREADDATA78 input)
			(pin MIREQUESTRAMREADDATA79 input)
			(pin MIREQUESTRAMREADDATA80 input)
			(pin MIREQUESTRAMREADDATA81 input)
			(pin MIREQUESTRAMREADDATA82 input)
			(pin MIREQUESTRAMREADDATA83 input)
			(pin MIREQUESTRAMREADDATA84 input)
			(pin MIREQUESTRAMREADDATA85 input)
			(pin MIREQUESTRAMREADDATA86 input)
			(pin MIREQUESTRAMREADDATA87 input)
			(pin MIREQUESTRAMREADDATA88 input)
			(pin MIREQUESTRAMREADDATA89 input)
			(pin MIREQUESTRAMREADDATA90 input)
			(pin MIREQUESTRAMREADDATA91 input)
			(pin MIREQUESTRAMREADDATA92 input)
			(pin MIREQUESTRAMREADDATA93 input)
			(pin MIREQUESTRAMREADDATA94 input)
			(pin MIREQUESTRAMREADDATA95 input)
			(pin MIREQUESTRAMREADDATA96 input)
			(pin MIREQUESTRAMREADDATA97 input)
			(pin MIREQUESTRAMREADDATA98 input)
			(pin MIREQUESTRAMREADDATA99 input)
			(pin MIREQUESTRAMREADDATA100 input)
			(pin MIREQUESTRAMREADDATA101 input)
			(pin MIREQUESTRAMREADDATA102 input)
			(pin MIREQUESTRAMREADDATA103 input)
			(pin MIREQUESTRAMREADDATA104 input)
			(pin MIREQUESTRAMREADDATA105 input)
			(pin MIREQUESTRAMREADDATA106 input)
			(pin MIREQUESTRAMREADDATA107 input)
			(pin MIREQUESTRAMREADDATA108 input)
			(pin MIREQUESTRAMREADDATA109 input)
			(pin MIREQUESTRAMREADDATA110 input)
			(pin MIREQUESTRAMREADDATA111 input)
			(pin MIREQUESTRAMREADDATA112 input)
			(pin MIREQUESTRAMREADDATA113 input)
			(pin MIREQUESTRAMREADDATA114 input)
			(pin MIREQUESTRAMREADDATA115 input)
			(pin MIREQUESTRAMREADDATA116 input)
			(pin MIREQUESTRAMREADDATA117 input)
			(pin MIREQUESTRAMREADDATA118 input)
			(pin MIREQUESTRAMREADDATA119 input)
			(pin MIREQUESTRAMREADDATA120 input)
			(pin MIREQUESTRAMREADDATA121 input)
			(pin MIREQUESTRAMREADDATA122 input)
			(pin MIREQUESTRAMREADDATA123 input)
			(pin MIREQUESTRAMREADDATA124 input)
			(pin MIREQUESTRAMREADDATA125 input)
			(pin MIREQUESTRAMREADDATA126 input)
			(pin MIREQUESTRAMREADDATA127 input)
			(pin MIREQUESTRAMREADDATA128 input)
			(pin MIREQUESTRAMREADDATA129 input)
			(pin MIREQUESTRAMREADDATA130 input)
			(pin MIREQUESTRAMREADDATA131 input)
			(pin MIREQUESTRAMREADDATA132 input)
			(pin MIREQUESTRAMREADDATA133 input)
			(pin MIREQUESTRAMREADDATA134 input)
			(pin MIREQUESTRAMREADDATA135 input)
			(pin MIREQUESTRAMREADDATA136 input)
			(pin MIREQUESTRAMREADDATA137 input)
			(pin MIREQUESTRAMREADDATA138 input)
			(pin MIREQUESTRAMREADDATA139 input)
			(pin MIREQUESTRAMREADDATA140 input)
			(pin MIREQUESTRAMREADDATA141 input)
			(pin MIREQUESTRAMREADDATA142 input)
			(pin MIREQUESTRAMREADDATA143 input)
			(pin MIREQUESTRAMREADENABLE0 output)
			(pin MIREQUESTRAMREADENABLE1 output)
			(pin MIREQUESTRAMREADENABLE2 output)
			(pin MIREQUESTRAMREADENABLE3 output)
			(pin MIREQUESTRAMWRITEADDRESSA0 output)
			(pin MIREQUESTRAMWRITEADDRESSA1 output)
			(pin MIREQUESTRAMWRITEADDRESSA2 output)
			(pin MIREQUESTRAMWRITEADDRESSA3 output)
			(pin MIREQUESTRAMWRITEADDRESSA4 output)
			(pin MIREQUESTRAMWRITEADDRESSA5 output)
			(pin MIREQUESTRAMWRITEADDRESSA6 output)
			(pin MIREQUESTRAMWRITEADDRESSA7 output)
			(pin MIREQUESTRAMWRITEADDRESSA8 output)
			(pin MIREQUESTRAMWRITEADDRESSB0 output)
			(pin MIREQUESTRAMWRITEADDRESSB1 output)
			(pin MIREQUESTRAMWRITEADDRESSB2 output)
			(pin MIREQUESTRAMWRITEADDRESSB3 output)
			(pin MIREQUESTRAMWRITEADDRESSB4 output)
			(pin MIREQUESTRAMWRITEADDRESSB5 output)
			(pin MIREQUESTRAMWRITEADDRESSB6 output)
			(pin MIREQUESTRAMWRITEADDRESSB7 output)
			(pin MIREQUESTRAMWRITEADDRESSB8 output)
			(pin MIREQUESTRAMWRITEDATA0 output)
			(pin MIREQUESTRAMWRITEDATA1 output)
			(pin MIREQUESTRAMWRITEDATA2 output)
			(pin MIREQUESTRAMWRITEDATA3 output)
			(pin MIREQUESTRAMWRITEDATA4 output)
			(pin MIREQUESTRAMWRITEDATA5 output)
			(pin MIREQUESTRAMWRITEDATA6 output)
			(pin MIREQUESTRAMWRITEDATA7 output)
			(pin MIREQUESTRAMWRITEDATA8 output)
			(pin MIREQUESTRAMWRITEDATA9 output)
			(pin MIREQUESTRAMWRITEDATA10 output)
			(pin MIREQUESTRAMWRITEDATA11 output)
			(pin MIREQUESTRAMWRITEDATA12 output)
			(pin MIREQUESTRAMWRITEDATA13 output)
			(pin MIREQUESTRAMWRITEDATA14 output)
			(pin MIREQUESTRAMWRITEDATA15 output)
			(pin MIREQUESTRAMWRITEDATA16 output)
			(pin MIREQUESTRAMWRITEDATA17 output)
			(pin MIREQUESTRAMWRITEDATA18 output)
			(pin MIREQUESTRAMWRITEDATA19 output)
			(pin MIREQUESTRAMWRITEDATA20 output)
			(pin MIREQUESTRAMWRITEDATA21 output)
			(pin MIREQUESTRAMWRITEDATA22 output)
			(pin MIREQUESTRAMWRITEDATA23 output)
			(pin MIREQUESTRAMWRITEDATA24 output)
			(pin MIREQUESTRAMWRITEDATA25 output)
			(pin MIREQUESTRAMWRITEDATA26 output)
			(pin MIREQUESTRAMWRITEDATA27 output)
			(pin MIREQUESTRAMWRITEDATA28 output)
			(pin MIREQUESTRAMWRITEDATA29 output)
			(pin MIREQUESTRAMWRITEDATA30 output)
			(pin MIREQUESTRAMWRITEDATA31 output)
			(pin MIREQUESTRAMWRITEDATA32 output)
			(pin MIREQUESTRAMWRITEDATA33 output)
			(pin MIREQUESTRAMWRITEDATA34 output)
			(pin MIREQUESTRAMWRITEDATA35 output)
			(pin MIREQUESTRAMWRITEDATA36 output)
			(pin MIREQUESTRAMWRITEDATA37 output)
			(pin MIREQUESTRAMWRITEDATA38 output)
			(pin MIREQUESTRAMWRITEDATA39 output)
			(pin MIREQUESTRAMWRITEDATA40 output)
			(pin MIREQUESTRAMWRITEDATA41 output)
			(pin MIREQUESTRAMWRITEDATA42 output)
			(pin MIREQUESTRAMWRITEDATA43 output)
			(pin MIREQUESTRAMWRITEDATA44 output)
			(pin MIREQUESTRAMWRITEDATA45 output)
			(pin MIREQUESTRAMWRITEDATA46 output)
			(pin MIREQUESTRAMWRITEDATA47 output)
			(pin MIREQUESTRAMWRITEDATA48 output)
			(pin MIREQUESTRAMWRITEDATA49 output)
			(pin MIREQUESTRAMWRITEDATA50 output)
			(pin MIREQUESTRAMWRITEDATA51 output)
			(pin MIREQUESTRAMWRITEDATA52 output)
			(pin MIREQUESTRAMWRITEDATA53 output)
			(pin MIREQUESTRAMWRITEDATA54 output)
			(pin MIREQUESTRAMWRITEDATA55 output)
			(pin MIREQUESTRAMWRITEDATA56 output)
			(pin MIREQUESTRAMWRITEDATA57 output)
			(pin MIREQUESTRAMWRITEDATA58 output)
			(pin MIREQUESTRAMWRITEDATA59 output)
			(pin MIREQUESTRAMWRITEDATA60 output)
			(pin MIREQUESTRAMWRITEDATA61 output)
			(pin MIREQUESTRAMWRITEDATA62 output)
			(pin MIREQUESTRAMWRITEDATA63 output)
			(pin MIREQUESTRAMWRITEDATA64 output)
			(pin MIREQUESTRAMWRITEDATA65 output)
			(pin MIREQUESTRAMWRITEDATA66 output)
			(pin MIREQUESTRAMWRITEDATA67 output)
			(pin MIREQUESTRAMWRITEDATA68 output)
			(pin MIREQUESTRAMWRITEDATA69 output)
			(pin MIREQUESTRAMWRITEDATA70 output)
			(pin MIREQUESTRAMWRITEDATA71 output)
			(pin MIREQUESTRAMWRITEDATA72 output)
			(pin MIREQUESTRAMWRITEDATA73 output)
			(pin MIREQUESTRAMWRITEDATA74 output)
			(pin MIREQUESTRAMWRITEDATA75 output)
			(pin MIREQUESTRAMWRITEDATA76 output)
			(pin MIREQUESTRAMWRITEDATA77 output)
			(pin MIREQUESTRAMWRITEDATA78 output)
			(pin MIREQUESTRAMWRITEDATA79 output)
			(pin MIREQUESTRAMWRITEDATA80 output)
			(pin MIREQUESTRAMWRITEDATA81 output)
			(pin MIREQUESTRAMWRITEDATA82 output)
			(pin MIREQUESTRAMWRITEDATA83 output)
			(pin MIREQUESTRAMWRITEDATA84 output)
			(pin MIREQUESTRAMWRITEDATA85 output)
			(pin MIREQUESTRAMWRITEDATA86 output)
			(pin MIREQUESTRAMWRITEDATA87 output)
			(pin MIREQUESTRAMWRITEDATA88 output)
			(pin MIREQUESTRAMWRITEDATA89 output)
			(pin MIREQUESTRAMWRITEDATA90 output)
			(pin MIREQUESTRAMWRITEDATA91 output)
			(pin MIREQUESTRAMWRITEDATA92 output)
			(pin MIREQUESTRAMWRITEDATA93 output)
			(pin MIREQUESTRAMWRITEDATA94 output)
			(pin MIREQUESTRAMWRITEDATA95 output)
			(pin MIREQUESTRAMWRITEDATA96 output)
			(pin MIREQUESTRAMWRITEDATA97 output)
			(pin MIREQUESTRAMWRITEDATA98 output)
			(pin MIREQUESTRAMWRITEDATA99 output)
			(pin MIREQUESTRAMWRITEDATA100 output)
			(pin MIREQUESTRAMWRITEDATA101 output)
			(pin MIREQUESTRAMWRITEDATA102 output)
			(pin MIREQUESTRAMWRITEDATA103 output)
			(pin MIREQUESTRAMWRITEDATA104 output)
			(pin MIREQUESTRAMWRITEDATA105 output)
			(pin MIREQUESTRAMWRITEDATA106 output)
			(pin MIREQUESTRAMWRITEDATA107 output)
			(pin MIREQUESTRAMWRITEDATA108 output)
			(pin MIREQUESTRAMWRITEDATA109 output)
			(pin MIREQUESTRAMWRITEDATA110 output)
			(pin MIREQUESTRAMWRITEDATA111 output)
			(pin MIREQUESTRAMWRITEDATA112 output)
			(pin MIREQUESTRAMWRITEDATA113 output)
			(pin MIREQUESTRAMWRITEDATA114 output)
			(pin MIREQUESTRAMWRITEDATA115 output)
			(pin MIREQUESTRAMWRITEDATA116 output)
			(pin MIREQUESTRAMWRITEDATA117 output)
			(pin MIREQUESTRAMWRITEDATA118 output)
			(pin MIREQUESTRAMWRITEDATA119 output)
			(pin MIREQUESTRAMWRITEDATA120 output)
			(pin MIREQUESTRAMWRITEDATA121 output)
			(pin MIREQUESTRAMWRITEDATA122 output)
			(pin MIREQUESTRAMWRITEDATA123 output)
			(pin MIREQUESTRAMWRITEDATA124 output)
			(pin MIREQUESTRAMWRITEDATA125 output)
			(pin MIREQUESTRAMWRITEDATA126 output)
			(pin MIREQUESTRAMWRITEDATA127 output)
			(pin MIREQUESTRAMWRITEDATA128 output)
			(pin MIREQUESTRAMWRITEDATA129 output)
			(pin MIREQUESTRAMWRITEDATA130 output)
			(pin MIREQUESTRAMWRITEDATA131 output)
			(pin MIREQUESTRAMWRITEDATA132 output)
			(pin MIREQUESTRAMWRITEDATA133 output)
			(pin MIREQUESTRAMWRITEDATA134 output)
			(pin MIREQUESTRAMWRITEDATA135 output)
			(pin MIREQUESTRAMWRITEDATA136 output)
			(pin MIREQUESTRAMWRITEDATA137 output)
			(pin MIREQUESTRAMWRITEDATA138 output)
			(pin MIREQUESTRAMWRITEDATA139 output)
			(pin MIREQUESTRAMWRITEDATA140 output)
			(pin MIREQUESTRAMWRITEDATA141 output)
			(pin MIREQUESTRAMWRITEDATA142 output)
			(pin MIREQUESTRAMWRITEDATA143 output)
			(pin MIREQUESTRAMWRITEENABLE0 output)
			(pin MIREQUESTRAMWRITEENABLE1 output)
			(pin MIREQUESTRAMWRITEENABLE2 output)
			(pin MIREQUESTRAMWRITEENABLE3 output)
			(pin PCIECQNPREQ input)
			(pin PCIECQNPREQCOUNT0 output)
			(pin PCIECQNPREQCOUNT1 output)
			(pin PCIECQNPREQCOUNT2 output)
			(pin PCIECQNPREQCOUNT3 output)
			(pin PCIECQNPREQCOUNT4 output)
			(pin PCIECQNPREQCOUNT5 output)
			(pin PCIERQSEQNUMVLD output)
			(pin PCIERQSEQNUM0 output)
			(pin PCIERQSEQNUM1 output)
			(pin PCIERQSEQNUM2 output)
			(pin PCIERQSEQNUM3 output)
			(pin PCIERQTAGAV0 output)
			(pin PCIERQTAGAV1 output)
			(pin PCIERQTAGVLD output)
			(pin PCIERQTAG0 output)
			(pin PCIERQTAG1 output)
			(pin PCIERQTAG2 output)
			(pin PCIERQTAG3 output)
			(pin PCIERQTAG4 output)
			(pin PCIERQTAG5 output)
			(pin PCIETFCNPDAV0 output)
			(pin PCIETFCNPDAV1 output)
			(pin PCIETFCNPHAV0 output)
			(pin PCIETFCNPHAV1 output)
			(pin PIPECLK input)
			(pin PIPEEQFS0 input)
			(pin PIPEEQFS1 input)
			(pin PIPEEQFS2 input)
			(pin PIPEEQFS3 input)
			(pin PIPEEQFS4 input)
			(pin PIPEEQFS5 input)
			(pin PIPEEQLF0 input)
			(pin PIPEEQLF1 input)
			(pin PIPEEQLF2 input)
			(pin PIPEEQLF3 input)
			(pin PIPEEQLF4 input)
			(pin PIPEEQLF5 input)
			(pin PIPERESETN input)
			(pin PIPERX0CHARISK0 input)
			(pin PIPERX0CHARISK1 input)
			(pin PIPERX0DATAVALID input)
			(pin PIPERX0DATA0 input)
			(pin PIPERX0DATA1 input)
			(pin PIPERX0DATA2 input)
			(pin PIPERX0DATA3 input)
			(pin PIPERX0DATA4 input)
			(pin PIPERX0DATA5 input)
			(pin PIPERX0DATA6 input)
			(pin PIPERX0DATA7 input)
			(pin PIPERX0DATA8 input)
			(pin PIPERX0DATA9 input)
			(pin PIPERX0DATA10 input)
			(pin PIPERX0DATA11 input)
			(pin PIPERX0DATA12 input)
			(pin PIPERX0DATA13 input)
			(pin PIPERX0DATA14 input)
			(pin PIPERX0DATA15 input)
			(pin PIPERX0DATA16 input)
			(pin PIPERX0DATA17 input)
			(pin PIPERX0DATA18 input)
			(pin PIPERX0DATA19 input)
			(pin PIPERX0DATA20 input)
			(pin PIPERX0DATA21 input)
			(pin PIPERX0DATA22 input)
			(pin PIPERX0DATA23 input)
			(pin PIPERX0DATA24 input)
			(pin PIPERX0DATA25 input)
			(pin PIPERX0DATA26 input)
			(pin PIPERX0DATA27 input)
			(pin PIPERX0DATA28 input)
			(pin PIPERX0DATA29 input)
			(pin PIPERX0DATA30 input)
			(pin PIPERX0DATA31 input)
			(pin PIPERX0ELECIDLE input)
			(pin PIPERX0EQCONTROL0 output)
			(pin PIPERX0EQCONTROL1 output)
			(pin PIPERX0EQDONE input)
			(pin PIPERX0EQLPADAPTDONE input)
			(pin PIPERX0EQLPLFFSSEL input)
			(pin PIPERX0EQLPLFFS0 output)
			(pin PIPERX0EQLPLFFS1 output)
			(pin PIPERX0EQLPLFFS2 output)
			(pin PIPERX0EQLPLFFS3 output)
			(pin PIPERX0EQLPLFFS4 output)
			(pin PIPERX0EQLPLFFS5 output)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET0 input)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET1 input)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET2 input)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET3 input)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET4 input)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET5 input)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET6 input)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET7 input)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET8 input)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET9 input)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET10 input)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET11 input)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET12 input)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET13 input)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET14 input)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET15 input)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET16 input)
			(pin PIPERX0EQLPNEWTXCOEFFORPRESET17 input)
			(pin PIPERX0EQLPTXPRESET0 output)
			(pin PIPERX0EQLPTXPRESET1 output)
			(pin PIPERX0EQLPTXPRESET2 output)
			(pin PIPERX0EQLPTXPRESET3 output)
			(pin PIPERX0EQPRESET0 output)
			(pin PIPERX0EQPRESET1 output)
			(pin PIPERX0EQPRESET2 output)
			(pin PIPERX0PHYSTATUS input)
			(pin PIPERX0POLARITY output)
			(pin PIPERX0STARTBLOCK input)
			(pin PIPERX0STATUS0 input)
			(pin PIPERX0STATUS1 input)
			(pin PIPERX0STATUS2 input)
			(pin PIPERX0SYNCHEADER0 input)
			(pin PIPERX0SYNCHEADER1 input)
			(pin PIPERX0VALID input)
			(pin PIPERX1CHARISK0 input)
			(pin PIPERX1CHARISK1 input)
			(pin PIPERX1DATAVALID input)
			(pin PIPERX1DATA0 input)
			(pin PIPERX1DATA1 input)
			(pin PIPERX1DATA2 input)
			(pin PIPERX1DATA3 input)
			(pin PIPERX1DATA4 input)
			(pin PIPERX1DATA5 input)
			(pin PIPERX1DATA6 input)
			(pin PIPERX1DATA7 input)
			(pin PIPERX1DATA8 input)
			(pin PIPERX1DATA9 input)
			(pin PIPERX1DATA10 input)
			(pin PIPERX1DATA11 input)
			(pin PIPERX1DATA12 input)
			(pin PIPERX1DATA13 input)
			(pin PIPERX1DATA14 input)
			(pin PIPERX1DATA15 input)
			(pin PIPERX1DATA16 input)
			(pin PIPERX1DATA17 input)
			(pin PIPERX1DATA18 input)
			(pin PIPERX1DATA19 input)
			(pin PIPERX1DATA20 input)
			(pin PIPERX1DATA21 input)
			(pin PIPERX1DATA22 input)
			(pin PIPERX1DATA23 input)
			(pin PIPERX1DATA24 input)
			(pin PIPERX1DATA25 input)
			(pin PIPERX1DATA26 input)
			(pin PIPERX1DATA27 input)
			(pin PIPERX1DATA28 input)
			(pin PIPERX1DATA29 input)
			(pin PIPERX1DATA30 input)
			(pin PIPERX1DATA31 input)
			(pin PIPERX1ELECIDLE input)
			(pin PIPERX1EQCONTROL0 output)
			(pin PIPERX1EQCONTROL1 output)
			(pin PIPERX1EQDONE input)
			(pin PIPERX1EQLPADAPTDONE input)
			(pin PIPERX1EQLPLFFSSEL input)
			(pin PIPERX1EQLPLFFS0 output)
			(pin PIPERX1EQLPLFFS1 output)
			(pin PIPERX1EQLPLFFS2 output)
			(pin PIPERX1EQLPLFFS3 output)
			(pin PIPERX1EQLPLFFS4 output)
			(pin PIPERX1EQLPLFFS5 output)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET0 input)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET1 input)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET2 input)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET3 input)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET4 input)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET5 input)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET6 input)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET7 input)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET8 input)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET9 input)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET10 input)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET11 input)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET12 input)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET13 input)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET14 input)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET15 input)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET16 input)
			(pin PIPERX1EQLPNEWTXCOEFFORPRESET17 input)
			(pin PIPERX1EQLPTXPRESET0 output)
			(pin PIPERX1EQLPTXPRESET1 output)
			(pin PIPERX1EQLPTXPRESET2 output)
			(pin PIPERX1EQLPTXPRESET3 output)
			(pin PIPERX1EQPRESET0 output)
			(pin PIPERX1EQPRESET1 output)
			(pin PIPERX1EQPRESET2 output)
			(pin PIPERX1PHYSTATUS input)
			(pin PIPERX1POLARITY output)
			(pin PIPERX1STARTBLOCK input)
			(pin PIPERX1STATUS0 input)
			(pin PIPERX1STATUS1 input)
			(pin PIPERX1STATUS2 input)
			(pin PIPERX1SYNCHEADER0 input)
			(pin PIPERX1SYNCHEADER1 input)
			(pin PIPERX1VALID input)
			(pin PIPERX2CHARISK0 input)
			(pin PIPERX2CHARISK1 input)
			(pin PIPERX2DATAVALID input)
			(pin PIPERX2DATA0 input)
			(pin PIPERX2DATA1 input)
			(pin PIPERX2DATA2 input)
			(pin PIPERX2DATA3 input)
			(pin PIPERX2DATA4 input)
			(pin PIPERX2DATA5 input)
			(pin PIPERX2DATA6 input)
			(pin PIPERX2DATA7 input)
			(pin PIPERX2DATA8 input)
			(pin PIPERX2DATA9 input)
			(pin PIPERX2DATA10 input)
			(pin PIPERX2DATA11 input)
			(pin PIPERX2DATA12 input)
			(pin PIPERX2DATA13 input)
			(pin PIPERX2DATA14 input)
			(pin PIPERX2DATA15 input)
			(pin PIPERX2DATA16 input)
			(pin PIPERX2DATA17 input)
			(pin PIPERX2DATA18 input)
			(pin PIPERX2DATA19 input)
			(pin PIPERX2DATA20 input)
			(pin PIPERX2DATA21 input)
			(pin PIPERX2DATA22 input)
			(pin PIPERX2DATA23 input)
			(pin PIPERX2DATA24 input)
			(pin PIPERX2DATA25 input)
			(pin PIPERX2DATA26 input)
			(pin PIPERX2DATA27 input)
			(pin PIPERX2DATA28 input)
			(pin PIPERX2DATA29 input)
			(pin PIPERX2DATA30 input)
			(pin PIPERX2DATA31 input)
			(pin PIPERX2ELECIDLE input)
			(pin PIPERX2EQCONTROL0 output)
			(pin PIPERX2EQCONTROL1 output)
			(pin PIPERX2EQDONE input)
			(pin PIPERX2EQLPADAPTDONE input)
			(pin PIPERX2EQLPLFFSSEL input)
			(pin PIPERX2EQLPLFFS0 output)
			(pin PIPERX2EQLPLFFS1 output)
			(pin PIPERX2EQLPLFFS2 output)
			(pin PIPERX2EQLPLFFS3 output)
			(pin PIPERX2EQLPLFFS4 output)
			(pin PIPERX2EQLPLFFS5 output)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET0 input)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET1 input)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET2 input)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET3 input)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET4 input)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET5 input)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET6 input)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET7 input)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET8 input)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET9 input)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET10 input)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET11 input)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET12 input)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET13 input)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET14 input)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET15 input)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET16 input)
			(pin PIPERX2EQLPNEWTXCOEFFORPRESET17 input)
			(pin PIPERX2EQLPTXPRESET0 output)
			(pin PIPERX2EQLPTXPRESET1 output)
			(pin PIPERX2EQLPTXPRESET2 output)
			(pin PIPERX2EQLPTXPRESET3 output)
			(pin PIPERX2EQPRESET0 output)
			(pin PIPERX2EQPRESET1 output)
			(pin PIPERX2EQPRESET2 output)
			(pin PIPERX2PHYSTATUS input)
			(pin PIPERX2POLARITY output)
			(pin PIPERX2STARTBLOCK input)
			(pin PIPERX2STATUS0 input)
			(pin PIPERX2STATUS1 input)
			(pin PIPERX2STATUS2 input)
			(pin PIPERX2SYNCHEADER0 input)
			(pin PIPERX2SYNCHEADER1 input)
			(pin PIPERX2VALID input)
			(pin PIPERX3CHARISK0 input)
			(pin PIPERX3CHARISK1 input)
			(pin PIPERX3DATAVALID input)
			(pin PIPERX3DATA0 input)
			(pin PIPERX3DATA1 input)
			(pin PIPERX3DATA2 input)
			(pin PIPERX3DATA3 input)
			(pin PIPERX3DATA4 input)
			(pin PIPERX3DATA5 input)
			(pin PIPERX3DATA6 input)
			(pin PIPERX3DATA7 input)
			(pin PIPERX3DATA8 input)
			(pin PIPERX3DATA9 input)
			(pin PIPERX3DATA10 input)
			(pin PIPERX3DATA11 input)
			(pin PIPERX3DATA12 input)
			(pin PIPERX3DATA13 input)
			(pin PIPERX3DATA14 input)
			(pin PIPERX3DATA15 input)
			(pin PIPERX3DATA16 input)
			(pin PIPERX3DATA17 input)
			(pin PIPERX3DATA18 input)
			(pin PIPERX3DATA19 input)
			(pin PIPERX3DATA20 input)
			(pin PIPERX3DATA21 input)
			(pin PIPERX3DATA22 input)
			(pin PIPERX3DATA23 input)
			(pin PIPERX3DATA24 input)
			(pin PIPERX3DATA25 input)
			(pin PIPERX3DATA26 input)
			(pin PIPERX3DATA27 input)
			(pin PIPERX3DATA28 input)
			(pin PIPERX3DATA29 input)
			(pin PIPERX3DATA30 input)
			(pin PIPERX3DATA31 input)
			(pin PIPERX3ELECIDLE input)
			(pin PIPERX3EQCONTROL0 output)
			(pin PIPERX3EQCONTROL1 output)
			(pin PIPERX3EQDONE input)
			(pin PIPERX3EQLPADAPTDONE input)
			(pin PIPERX3EQLPLFFSSEL input)
			(pin PIPERX3EQLPLFFS0 output)
			(pin PIPERX3EQLPLFFS1 output)
			(pin PIPERX3EQLPLFFS2 output)
			(pin PIPERX3EQLPLFFS3 output)
			(pin PIPERX3EQLPLFFS4 output)
			(pin PIPERX3EQLPLFFS5 output)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET0 input)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET1 input)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET2 input)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET3 input)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET4 input)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET5 input)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET6 input)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET7 input)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET8 input)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET9 input)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET10 input)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET11 input)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET12 input)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET13 input)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET14 input)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET15 input)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET16 input)
			(pin PIPERX3EQLPNEWTXCOEFFORPRESET17 input)
			(pin PIPERX3EQLPTXPRESET0 output)
			(pin PIPERX3EQLPTXPRESET1 output)
			(pin PIPERX3EQLPTXPRESET2 output)
			(pin PIPERX3EQLPTXPRESET3 output)
			(pin PIPERX3EQPRESET0 output)
			(pin PIPERX3EQPRESET1 output)
			(pin PIPERX3EQPRESET2 output)
			(pin PIPERX3PHYSTATUS input)
			(pin PIPERX3POLARITY output)
			(pin PIPERX3STARTBLOCK input)
			(pin PIPERX3STATUS0 input)
			(pin PIPERX3STATUS1 input)
			(pin PIPERX3STATUS2 input)
			(pin PIPERX3SYNCHEADER0 input)
			(pin PIPERX3SYNCHEADER1 input)
			(pin PIPERX3VALID input)
			(pin PIPERX4CHARISK0 input)
			(pin PIPERX4CHARISK1 input)
			(pin PIPERX4DATAVALID input)
			(pin PIPERX4DATA0 input)
			(pin PIPERX4DATA1 input)
			(pin PIPERX4DATA2 input)
			(pin PIPERX4DATA3 input)
			(pin PIPERX4DATA4 input)
			(pin PIPERX4DATA5 input)
			(pin PIPERX4DATA6 input)
			(pin PIPERX4DATA7 input)
			(pin PIPERX4DATA8 input)
			(pin PIPERX4DATA9 input)
			(pin PIPERX4DATA10 input)
			(pin PIPERX4DATA11 input)
			(pin PIPERX4DATA12 input)
			(pin PIPERX4DATA13 input)
			(pin PIPERX4DATA14 input)
			(pin PIPERX4DATA15 input)
			(pin PIPERX4DATA16 input)
			(pin PIPERX4DATA17 input)
			(pin PIPERX4DATA18 input)
			(pin PIPERX4DATA19 input)
			(pin PIPERX4DATA20 input)
			(pin PIPERX4DATA21 input)
			(pin PIPERX4DATA22 input)
			(pin PIPERX4DATA23 input)
			(pin PIPERX4DATA24 input)
			(pin PIPERX4DATA25 input)
			(pin PIPERX4DATA26 input)
			(pin PIPERX4DATA27 input)
			(pin PIPERX4DATA28 input)
			(pin PIPERX4DATA29 input)
			(pin PIPERX4DATA30 input)
			(pin PIPERX4DATA31 input)
			(pin PIPERX4ELECIDLE input)
			(pin PIPERX4EQCONTROL0 output)
			(pin PIPERX4EQCONTROL1 output)
			(pin PIPERX4EQDONE input)
			(pin PIPERX4EQLPADAPTDONE input)
			(pin PIPERX4EQLPLFFSSEL input)
			(pin PIPERX4EQLPLFFS0 output)
			(pin PIPERX4EQLPLFFS1 output)
			(pin PIPERX4EQLPLFFS2 output)
			(pin PIPERX4EQLPLFFS3 output)
			(pin PIPERX4EQLPLFFS4 output)
			(pin PIPERX4EQLPLFFS5 output)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET0 input)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET1 input)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET2 input)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET3 input)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET4 input)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET5 input)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET6 input)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET7 input)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET8 input)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET9 input)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET10 input)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET11 input)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET12 input)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET13 input)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET14 input)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET15 input)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET16 input)
			(pin PIPERX4EQLPNEWTXCOEFFORPRESET17 input)
			(pin PIPERX4EQLPTXPRESET0 output)
			(pin PIPERX4EQLPTXPRESET1 output)
			(pin PIPERX4EQLPTXPRESET2 output)
			(pin PIPERX4EQLPTXPRESET3 output)
			(pin PIPERX4EQPRESET0 output)
			(pin PIPERX4EQPRESET1 output)
			(pin PIPERX4EQPRESET2 output)
			(pin PIPERX4PHYSTATUS input)
			(pin PIPERX4POLARITY output)
			(pin PIPERX4STARTBLOCK input)
			(pin PIPERX4STATUS0 input)
			(pin PIPERX4STATUS1 input)
			(pin PIPERX4STATUS2 input)
			(pin PIPERX4SYNCHEADER0 input)
			(pin PIPERX4SYNCHEADER1 input)
			(pin PIPERX4VALID input)
			(pin PIPERX5CHARISK0 input)
			(pin PIPERX5CHARISK1 input)
			(pin PIPERX5DATAVALID input)
			(pin PIPERX5DATA0 input)
			(pin PIPERX5DATA1 input)
			(pin PIPERX5DATA2 input)
			(pin PIPERX5DATA3 input)
			(pin PIPERX5DATA4 input)
			(pin PIPERX5DATA5 input)
			(pin PIPERX5DATA6 input)
			(pin PIPERX5DATA7 input)
			(pin PIPERX5DATA8 input)
			(pin PIPERX5DATA9 input)
			(pin PIPERX5DATA10 input)
			(pin PIPERX5DATA11 input)
			(pin PIPERX5DATA12 input)
			(pin PIPERX5DATA13 input)
			(pin PIPERX5DATA14 input)
			(pin PIPERX5DATA15 input)
			(pin PIPERX5DATA16 input)
			(pin PIPERX5DATA17 input)
			(pin PIPERX5DATA18 input)
			(pin PIPERX5DATA19 input)
			(pin PIPERX5DATA20 input)
			(pin PIPERX5DATA21 input)
			(pin PIPERX5DATA22 input)
			(pin PIPERX5DATA23 input)
			(pin PIPERX5DATA24 input)
			(pin PIPERX5DATA25 input)
			(pin PIPERX5DATA26 input)
			(pin PIPERX5DATA27 input)
			(pin PIPERX5DATA28 input)
			(pin PIPERX5DATA29 input)
			(pin PIPERX5DATA30 input)
			(pin PIPERX5DATA31 input)
			(pin PIPERX5ELECIDLE input)
			(pin PIPERX5EQCONTROL0 output)
			(pin PIPERX5EQCONTROL1 output)
			(pin PIPERX5EQDONE input)
			(pin PIPERX5EQLPADAPTDONE input)
			(pin PIPERX5EQLPLFFSSEL input)
			(pin PIPERX5EQLPLFFS0 output)
			(pin PIPERX5EQLPLFFS1 output)
			(pin PIPERX5EQLPLFFS2 output)
			(pin PIPERX5EQLPLFFS3 output)
			(pin PIPERX5EQLPLFFS4 output)
			(pin PIPERX5EQLPLFFS5 output)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET0 input)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET1 input)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET2 input)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET3 input)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET4 input)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET5 input)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET6 input)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET7 input)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET8 input)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET9 input)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET10 input)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET11 input)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET12 input)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET13 input)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET14 input)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET15 input)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET16 input)
			(pin PIPERX5EQLPNEWTXCOEFFORPRESET17 input)
			(pin PIPERX5EQLPTXPRESET0 output)
			(pin PIPERX5EQLPTXPRESET1 output)
			(pin PIPERX5EQLPTXPRESET2 output)
			(pin PIPERX5EQLPTXPRESET3 output)
			(pin PIPERX5EQPRESET0 output)
			(pin PIPERX5EQPRESET1 output)
			(pin PIPERX5EQPRESET2 output)
			(pin PIPERX5PHYSTATUS input)
			(pin PIPERX5POLARITY output)
			(pin PIPERX5STARTBLOCK input)
			(pin PIPERX5STATUS0 input)
			(pin PIPERX5STATUS1 input)
			(pin PIPERX5STATUS2 input)
			(pin PIPERX5SYNCHEADER0 input)
			(pin PIPERX5SYNCHEADER1 input)
			(pin PIPERX5VALID input)
			(pin PIPERX6CHARISK0 input)
			(pin PIPERX6CHARISK1 input)
			(pin PIPERX6DATAVALID input)
			(pin PIPERX6DATA0 input)
			(pin PIPERX6DATA1 input)
			(pin PIPERX6DATA2 input)
			(pin PIPERX6DATA3 input)
			(pin PIPERX6DATA4 input)
			(pin PIPERX6DATA5 input)
			(pin PIPERX6DATA6 input)
			(pin PIPERX6DATA7 input)
			(pin PIPERX6DATA8 input)
			(pin PIPERX6DATA9 input)
			(pin PIPERX6DATA10 input)
			(pin PIPERX6DATA11 input)
			(pin PIPERX6DATA12 input)
			(pin PIPERX6DATA13 input)
			(pin PIPERX6DATA14 input)
			(pin PIPERX6DATA15 input)
			(pin PIPERX6DATA16 input)
			(pin PIPERX6DATA17 input)
			(pin PIPERX6DATA18 input)
			(pin PIPERX6DATA19 input)
			(pin PIPERX6DATA20 input)
			(pin PIPERX6DATA21 input)
			(pin PIPERX6DATA22 input)
			(pin PIPERX6DATA23 input)
			(pin PIPERX6DATA24 input)
			(pin PIPERX6DATA25 input)
			(pin PIPERX6DATA26 input)
			(pin PIPERX6DATA27 input)
			(pin PIPERX6DATA28 input)
			(pin PIPERX6DATA29 input)
			(pin PIPERX6DATA30 input)
			(pin PIPERX6DATA31 input)
			(pin PIPERX6ELECIDLE input)
			(pin PIPERX6EQCONTROL0 output)
			(pin PIPERX6EQCONTROL1 output)
			(pin PIPERX6EQDONE input)
			(pin PIPERX6EQLPADAPTDONE input)
			(pin PIPERX6EQLPLFFSSEL input)
			(pin PIPERX6EQLPLFFS0 output)
			(pin PIPERX6EQLPLFFS1 output)
			(pin PIPERX6EQLPLFFS2 output)
			(pin PIPERX6EQLPLFFS3 output)
			(pin PIPERX6EQLPLFFS4 output)
			(pin PIPERX6EQLPLFFS5 output)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET0 input)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET1 input)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET2 input)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET3 input)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET4 input)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET5 input)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET6 input)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET7 input)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET8 input)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET9 input)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET10 input)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET11 input)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET12 input)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET13 input)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET14 input)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET15 input)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET16 input)
			(pin PIPERX6EQLPNEWTXCOEFFORPRESET17 input)
			(pin PIPERX6EQLPTXPRESET0 output)
			(pin PIPERX6EQLPTXPRESET1 output)
			(pin PIPERX6EQLPTXPRESET2 output)
			(pin PIPERX6EQLPTXPRESET3 output)
			(pin PIPERX6EQPRESET0 output)
			(pin PIPERX6EQPRESET1 output)
			(pin PIPERX6EQPRESET2 output)
			(pin PIPERX6PHYSTATUS input)
			(pin PIPERX6POLARITY output)
			(pin PIPERX6STARTBLOCK input)
			(pin PIPERX6STATUS0 input)
			(pin PIPERX6STATUS1 input)
			(pin PIPERX6STATUS2 input)
			(pin PIPERX6SYNCHEADER0 input)
			(pin PIPERX6SYNCHEADER1 input)
			(pin PIPERX6VALID input)
			(pin PIPERX7CHARISK0 input)
			(pin PIPERX7CHARISK1 input)
			(pin PIPERX7DATAVALID input)
			(pin PIPERX7DATA0 input)
			(pin PIPERX7DATA1 input)
			(pin PIPERX7DATA2 input)
			(pin PIPERX7DATA3 input)
			(pin PIPERX7DATA4 input)
			(pin PIPERX7DATA5 input)
			(pin PIPERX7DATA6 input)
			(pin PIPERX7DATA7 input)
			(pin PIPERX7DATA8 input)
			(pin PIPERX7DATA9 input)
			(pin PIPERX7DATA10 input)
			(pin PIPERX7DATA11 input)
			(pin PIPERX7DATA12 input)
			(pin PIPERX7DATA13 input)
			(pin PIPERX7DATA14 input)
			(pin PIPERX7DATA15 input)
			(pin PIPERX7DATA16 input)
			(pin PIPERX7DATA17 input)
			(pin PIPERX7DATA18 input)
			(pin PIPERX7DATA19 input)
			(pin PIPERX7DATA20 input)
			(pin PIPERX7DATA21 input)
			(pin PIPERX7DATA22 input)
			(pin PIPERX7DATA23 input)
			(pin PIPERX7DATA24 input)
			(pin PIPERX7DATA25 input)
			(pin PIPERX7DATA26 input)
			(pin PIPERX7DATA27 input)
			(pin PIPERX7DATA28 input)
			(pin PIPERX7DATA29 input)
			(pin PIPERX7DATA30 input)
			(pin PIPERX7DATA31 input)
			(pin PIPERX7ELECIDLE input)
			(pin PIPERX7EQCONTROL0 output)
			(pin PIPERX7EQCONTROL1 output)
			(pin PIPERX7EQDONE input)
			(pin PIPERX7EQLPADAPTDONE input)
			(pin PIPERX7EQLPLFFSSEL input)
			(pin PIPERX7EQLPLFFS0 output)
			(pin PIPERX7EQLPLFFS1 output)
			(pin PIPERX7EQLPLFFS2 output)
			(pin PIPERX7EQLPLFFS3 output)
			(pin PIPERX7EQLPLFFS4 output)
			(pin PIPERX7EQLPLFFS5 output)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET0 input)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET1 input)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET2 input)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET3 input)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET4 input)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET5 input)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET6 input)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET7 input)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET8 input)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET9 input)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET10 input)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET11 input)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET12 input)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET13 input)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET14 input)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET15 input)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET16 input)
			(pin PIPERX7EQLPNEWTXCOEFFORPRESET17 input)
			(pin PIPERX7EQLPTXPRESET0 output)
			(pin PIPERX7EQLPTXPRESET1 output)
			(pin PIPERX7EQLPTXPRESET2 output)
			(pin PIPERX7EQLPTXPRESET3 output)
			(pin PIPERX7EQPRESET0 output)
			(pin PIPERX7EQPRESET1 output)
			(pin PIPERX7EQPRESET2 output)
			(pin PIPERX7PHYSTATUS input)
			(pin PIPERX7POLARITY output)
			(pin PIPERX7STARTBLOCK input)
			(pin PIPERX7STATUS0 input)
			(pin PIPERX7STATUS1 input)
			(pin PIPERX7STATUS2 input)
			(pin PIPERX7SYNCHEADER0 input)
			(pin PIPERX7SYNCHEADER1 input)
			(pin PIPERX7VALID input)
			(pin PIPETXDEEMPH output)
			(pin PIPETXMARGIN0 output)
			(pin PIPETXMARGIN1 output)
			(pin PIPETXMARGIN2 output)
			(pin PIPETXRATE0 output)
			(pin PIPETXRATE1 output)
			(pin PIPETXRCVRDET output)
			(pin PIPETXRESET output)
			(pin PIPETXSWING output)
			(pin PIPETX0CHARISK0 output)
			(pin PIPETX0CHARISK1 output)
			(pin PIPETX0COMPLIANCE output)
			(pin PIPETX0DATAVALID output)
			(pin PIPETX0DATA0 output)
			(pin PIPETX0DATA1 output)
			(pin PIPETX0DATA2 output)
			(pin PIPETX0DATA3 output)
			(pin PIPETX0DATA4 output)
			(pin PIPETX0DATA5 output)
			(pin PIPETX0DATA6 output)
			(pin PIPETX0DATA7 output)
			(pin PIPETX0DATA8 output)
			(pin PIPETX0DATA9 output)
			(pin PIPETX0DATA10 output)
			(pin PIPETX0DATA11 output)
			(pin PIPETX0DATA12 output)
			(pin PIPETX0DATA13 output)
			(pin PIPETX0DATA14 output)
			(pin PIPETX0DATA15 output)
			(pin PIPETX0DATA16 output)
			(pin PIPETX0DATA17 output)
			(pin PIPETX0DATA18 output)
			(pin PIPETX0DATA19 output)
			(pin PIPETX0DATA20 output)
			(pin PIPETX0DATA21 output)
			(pin PIPETX0DATA22 output)
			(pin PIPETX0DATA23 output)
			(pin PIPETX0DATA24 output)
			(pin PIPETX0DATA25 output)
			(pin PIPETX0DATA26 output)
			(pin PIPETX0DATA27 output)
			(pin PIPETX0DATA28 output)
			(pin PIPETX0DATA29 output)
			(pin PIPETX0DATA30 output)
			(pin PIPETX0DATA31 output)
			(pin PIPETX0ELECIDLE output)
			(pin PIPETX0EQCOEFF0 input)
			(pin PIPETX0EQCOEFF1 input)
			(pin PIPETX0EQCOEFF2 input)
			(pin PIPETX0EQCOEFF3 input)
			(pin PIPETX0EQCOEFF4 input)
			(pin PIPETX0EQCOEFF5 input)
			(pin PIPETX0EQCOEFF6 input)
			(pin PIPETX0EQCOEFF7 input)
			(pin PIPETX0EQCOEFF8 input)
			(pin PIPETX0EQCOEFF9 input)
			(pin PIPETX0EQCOEFF10 input)
			(pin PIPETX0EQCOEFF11 input)
			(pin PIPETX0EQCOEFF12 input)
			(pin PIPETX0EQCOEFF13 input)
			(pin PIPETX0EQCOEFF14 input)
			(pin PIPETX0EQCOEFF15 input)
			(pin PIPETX0EQCOEFF16 input)
			(pin PIPETX0EQCOEFF17 input)
			(pin PIPETX0EQCONTROL0 output)
			(pin PIPETX0EQCONTROL1 output)
			(pin PIPETX0EQDEEMPH0 output)
			(pin PIPETX0EQDEEMPH1 output)
			(pin PIPETX0EQDEEMPH2 output)
			(pin PIPETX0EQDEEMPH3 output)
			(pin PIPETX0EQDEEMPH4 output)
			(pin PIPETX0EQDEEMPH5 output)
			(pin PIPETX0EQDONE input)
			(pin PIPETX0EQPRESET0 output)
			(pin PIPETX0EQPRESET1 output)
			(pin PIPETX0EQPRESET2 output)
			(pin PIPETX0EQPRESET3 output)
			(pin PIPETX0POWERDOWN0 output)
			(pin PIPETX0POWERDOWN1 output)
			(pin PIPETX0STARTBLOCK output)
			(pin PIPETX0SYNCHEADER0 output)
			(pin PIPETX0SYNCHEADER1 output)
			(pin PIPETX1CHARISK0 output)
			(pin PIPETX1CHARISK1 output)
			(pin PIPETX1COMPLIANCE output)
			(pin PIPETX1DATAVALID output)
			(pin PIPETX1DATA0 output)
			(pin PIPETX1DATA1 output)
			(pin PIPETX1DATA2 output)
			(pin PIPETX1DATA3 output)
			(pin PIPETX1DATA4 output)
			(pin PIPETX1DATA5 output)
			(pin PIPETX1DATA6 output)
			(pin PIPETX1DATA7 output)
			(pin PIPETX1DATA8 output)
			(pin PIPETX1DATA9 output)
			(pin PIPETX1DATA10 output)
			(pin PIPETX1DATA11 output)
			(pin PIPETX1DATA12 output)
			(pin PIPETX1DATA13 output)
			(pin PIPETX1DATA14 output)
			(pin PIPETX1DATA15 output)
			(pin PIPETX1DATA16 output)
			(pin PIPETX1DATA17 output)
			(pin PIPETX1DATA18 output)
			(pin PIPETX1DATA19 output)
			(pin PIPETX1DATA20 output)
			(pin PIPETX1DATA21 output)
			(pin PIPETX1DATA22 output)
			(pin PIPETX1DATA23 output)
			(pin PIPETX1DATA24 output)
			(pin PIPETX1DATA25 output)
			(pin PIPETX1DATA26 output)
			(pin PIPETX1DATA27 output)
			(pin PIPETX1DATA28 output)
			(pin PIPETX1DATA29 output)
			(pin PIPETX1DATA30 output)
			(pin PIPETX1DATA31 output)
			(pin PIPETX1ELECIDLE output)
			(pin PIPETX1EQCOEFF0 input)
			(pin PIPETX1EQCOEFF1 input)
			(pin PIPETX1EQCOEFF2 input)
			(pin PIPETX1EQCOEFF3 input)
			(pin PIPETX1EQCOEFF4 input)
			(pin PIPETX1EQCOEFF5 input)
			(pin PIPETX1EQCOEFF6 input)
			(pin PIPETX1EQCOEFF7 input)
			(pin PIPETX1EQCOEFF8 input)
			(pin PIPETX1EQCOEFF9 input)
			(pin PIPETX1EQCOEFF10 input)
			(pin PIPETX1EQCOEFF11 input)
			(pin PIPETX1EQCOEFF12 input)
			(pin PIPETX1EQCOEFF13 input)
			(pin PIPETX1EQCOEFF14 input)
			(pin PIPETX1EQCOEFF15 input)
			(pin PIPETX1EQCOEFF16 input)
			(pin PIPETX1EQCOEFF17 input)
			(pin PIPETX1EQCONTROL0 output)
			(pin PIPETX1EQCONTROL1 output)
			(pin PIPETX1EQDEEMPH0 output)
			(pin PIPETX1EQDEEMPH1 output)
			(pin PIPETX1EQDEEMPH2 output)
			(pin PIPETX1EQDEEMPH3 output)
			(pin PIPETX1EQDEEMPH4 output)
			(pin PIPETX1EQDEEMPH5 output)
			(pin PIPETX1EQDONE input)
			(pin PIPETX1EQPRESET0 output)
			(pin PIPETX1EQPRESET1 output)
			(pin PIPETX1EQPRESET2 output)
			(pin PIPETX1EQPRESET3 output)
			(pin PIPETX1POWERDOWN0 output)
			(pin PIPETX1POWERDOWN1 output)
			(pin PIPETX1STARTBLOCK output)
			(pin PIPETX1SYNCHEADER0 output)
			(pin PIPETX1SYNCHEADER1 output)
			(pin PIPETX2CHARISK0 output)
			(pin PIPETX2CHARISK1 output)
			(pin PIPETX2COMPLIANCE output)
			(pin PIPETX2DATAVALID output)
			(pin PIPETX2DATA0 output)
			(pin PIPETX2DATA1 output)
			(pin PIPETX2DATA2 output)
			(pin PIPETX2DATA3 output)
			(pin PIPETX2DATA4 output)
			(pin PIPETX2DATA5 output)
			(pin PIPETX2DATA6 output)
			(pin PIPETX2DATA7 output)
			(pin PIPETX2DATA8 output)
			(pin PIPETX2DATA9 output)
			(pin PIPETX2DATA10 output)
			(pin PIPETX2DATA11 output)
			(pin PIPETX2DATA12 output)
			(pin PIPETX2DATA13 output)
			(pin PIPETX2DATA14 output)
			(pin PIPETX2DATA15 output)
			(pin PIPETX2DATA16 output)
			(pin PIPETX2DATA17 output)
			(pin PIPETX2DATA18 output)
			(pin PIPETX2DATA19 output)
			(pin PIPETX2DATA20 output)
			(pin PIPETX2DATA21 output)
			(pin PIPETX2DATA22 output)
			(pin PIPETX2DATA23 output)
			(pin PIPETX2DATA24 output)
			(pin PIPETX2DATA25 output)
			(pin PIPETX2DATA26 output)
			(pin PIPETX2DATA27 output)
			(pin PIPETX2DATA28 output)
			(pin PIPETX2DATA29 output)
			(pin PIPETX2DATA30 output)
			(pin PIPETX2DATA31 output)
			(pin PIPETX2ELECIDLE output)
			(pin PIPETX2EQCOEFF0 input)
			(pin PIPETX2EQCOEFF1 input)
			(pin PIPETX2EQCOEFF2 input)
			(pin PIPETX2EQCOEFF3 input)
			(pin PIPETX2EQCOEFF4 input)
			(pin PIPETX2EQCOEFF5 input)
			(pin PIPETX2EQCOEFF6 input)
			(pin PIPETX2EQCOEFF7 input)
			(pin PIPETX2EQCOEFF8 input)
			(pin PIPETX2EQCOEFF9 input)
			(pin PIPETX2EQCOEFF10 input)
			(pin PIPETX2EQCOEFF11 input)
			(pin PIPETX2EQCOEFF12 input)
			(pin PIPETX2EQCOEFF13 input)
			(pin PIPETX2EQCOEFF14 input)
			(pin PIPETX2EQCOEFF15 input)
			(pin PIPETX2EQCOEFF16 input)
			(pin PIPETX2EQCOEFF17 input)
			(pin PIPETX2EQCONTROL0 output)
			(pin PIPETX2EQCONTROL1 output)
			(pin PIPETX2EQDEEMPH0 output)
			(pin PIPETX2EQDEEMPH1 output)
			(pin PIPETX2EQDEEMPH2 output)
			(pin PIPETX2EQDEEMPH3 output)
			(pin PIPETX2EQDEEMPH4 output)
			(pin PIPETX2EQDEEMPH5 output)
			(pin PIPETX2EQDONE input)
			(pin PIPETX2EQPRESET0 output)
			(pin PIPETX2EQPRESET1 output)
			(pin PIPETX2EQPRESET2 output)
			(pin PIPETX2EQPRESET3 output)
			(pin PIPETX2POWERDOWN0 output)
			(pin PIPETX2POWERDOWN1 output)
			(pin PIPETX2STARTBLOCK output)
			(pin PIPETX2SYNCHEADER0 output)
			(pin PIPETX2SYNCHEADER1 output)
			(pin PIPETX3CHARISK0 output)
			(pin PIPETX3CHARISK1 output)
			(pin PIPETX3COMPLIANCE output)
			(pin PIPETX3DATAVALID output)
			(pin PIPETX3DATA0 output)
			(pin PIPETX3DATA1 output)
			(pin PIPETX3DATA2 output)
			(pin PIPETX3DATA3 output)
			(pin PIPETX3DATA4 output)
			(pin PIPETX3DATA5 output)
			(pin PIPETX3DATA6 output)
			(pin PIPETX3DATA7 output)
			(pin PIPETX3DATA8 output)
			(pin PIPETX3DATA9 output)
			(pin PIPETX3DATA10 output)
			(pin PIPETX3DATA11 output)
			(pin PIPETX3DATA12 output)
			(pin PIPETX3DATA13 output)
			(pin PIPETX3DATA14 output)
			(pin PIPETX3DATA15 output)
			(pin PIPETX3DATA16 output)
			(pin PIPETX3DATA17 output)
			(pin PIPETX3DATA18 output)
			(pin PIPETX3DATA19 output)
			(pin PIPETX3DATA20 output)
			(pin PIPETX3DATA21 output)
			(pin PIPETX3DATA22 output)
			(pin PIPETX3DATA23 output)
			(pin PIPETX3DATA24 output)
			(pin PIPETX3DATA25 output)
			(pin PIPETX3DATA26 output)
			(pin PIPETX3DATA27 output)
			(pin PIPETX3DATA28 output)
			(pin PIPETX3DATA29 output)
			(pin PIPETX3DATA30 output)
			(pin PIPETX3DATA31 output)
			(pin PIPETX3ELECIDLE output)
			(pin PIPETX3EQCOEFF0 input)
			(pin PIPETX3EQCOEFF1 input)
			(pin PIPETX3EQCOEFF2 input)
			(pin PIPETX3EQCOEFF3 input)
			(pin PIPETX3EQCOEFF4 input)
			(pin PIPETX3EQCOEFF5 input)
			(pin PIPETX3EQCOEFF6 input)
			(pin PIPETX3EQCOEFF7 input)
			(pin PIPETX3EQCOEFF8 input)
			(pin PIPETX3EQCOEFF9 input)
			(pin PIPETX3EQCOEFF10 input)
			(pin PIPETX3EQCOEFF11 input)
			(pin PIPETX3EQCOEFF12 input)
			(pin PIPETX3EQCOEFF13 input)
			(pin PIPETX3EQCOEFF14 input)
			(pin PIPETX3EQCOEFF15 input)
			(pin PIPETX3EQCOEFF16 input)
			(pin PIPETX3EQCOEFF17 input)
			(pin PIPETX3EQCONTROL0 output)
			(pin PIPETX3EQCONTROL1 output)
			(pin PIPETX3EQDEEMPH0 output)
			(pin PIPETX3EQDEEMPH1 output)
			(pin PIPETX3EQDEEMPH2 output)
			(pin PIPETX3EQDEEMPH3 output)
			(pin PIPETX3EQDEEMPH4 output)
			(pin PIPETX3EQDEEMPH5 output)
			(pin PIPETX3EQDONE input)
			(pin PIPETX3EQPRESET0 output)
			(pin PIPETX3EQPRESET1 output)
			(pin PIPETX3EQPRESET2 output)
			(pin PIPETX3EQPRESET3 output)
			(pin PIPETX3POWERDOWN0 output)
			(pin PIPETX3POWERDOWN1 output)
			(pin PIPETX3STARTBLOCK output)
			(pin PIPETX3SYNCHEADER0 output)
			(pin PIPETX3SYNCHEADER1 output)
			(pin PIPETX4CHARISK0 output)
			(pin PIPETX4CHARISK1 output)
			(pin PIPETX4COMPLIANCE output)
			(pin PIPETX4DATAVALID output)
			(pin PIPETX4DATA0 output)
			(pin PIPETX4DATA1 output)
			(pin PIPETX4DATA2 output)
			(pin PIPETX4DATA3 output)
			(pin PIPETX4DATA4 output)
			(pin PIPETX4DATA5 output)
			(pin PIPETX4DATA6 output)
			(pin PIPETX4DATA7 output)
			(pin PIPETX4DATA8 output)
			(pin PIPETX4DATA9 output)
			(pin PIPETX4DATA10 output)
			(pin PIPETX4DATA11 output)
			(pin PIPETX4DATA12 output)
			(pin PIPETX4DATA13 output)
			(pin PIPETX4DATA14 output)
			(pin PIPETX4DATA15 output)
			(pin PIPETX4DATA16 output)
			(pin PIPETX4DATA17 output)
			(pin PIPETX4DATA18 output)
			(pin PIPETX4DATA19 output)
			(pin PIPETX4DATA20 output)
			(pin PIPETX4DATA21 output)
			(pin PIPETX4DATA22 output)
			(pin PIPETX4DATA23 output)
			(pin PIPETX4DATA24 output)
			(pin PIPETX4DATA25 output)
			(pin PIPETX4DATA26 output)
			(pin PIPETX4DATA27 output)
			(pin PIPETX4DATA28 output)
			(pin PIPETX4DATA29 output)
			(pin PIPETX4DATA30 output)
			(pin PIPETX4DATA31 output)
			(pin PIPETX4ELECIDLE output)
			(pin PIPETX4EQCOEFF0 input)
			(pin PIPETX4EQCOEFF1 input)
			(pin PIPETX4EQCOEFF2 input)
			(pin PIPETX4EQCOEFF3 input)
			(pin PIPETX4EQCOEFF4 input)
			(pin PIPETX4EQCOEFF5 input)
			(pin PIPETX4EQCOEFF6 input)
			(pin PIPETX4EQCOEFF7 input)
			(pin PIPETX4EQCOEFF8 input)
			(pin PIPETX4EQCOEFF9 input)
			(pin PIPETX4EQCOEFF10 input)
			(pin PIPETX4EQCOEFF11 input)
			(pin PIPETX4EQCOEFF12 input)
			(pin PIPETX4EQCOEFF13 input)
			(pin PIPETX4EQCOEFF14 input)
			(pin PIPETX4EQCOEFF15 input)
			(pin PIPETX4EQCOEFF16 input)
			(pin PIPETX4EQCOEFF17 input)
			(pin PIPETX4EQCONTROL0 output)
			(pin PIPETX4EQCONTROL1 output)
			(pin PIPETX4EQDEEMPH0 output)
			(pin PIPETX4EQDEEMPH1 output)
			(pin PIPETX4EQDEEMPH2 output)
			(pin PIPETX4EQDEEMPH3 output)
			(pin PIPETX4EQDEEMPH4 output)
			(pin PIPETX4EQDEEMPH5 output)
			(pin PIPETX4EQDONE input)
			(pin PIPETX4EQPRESET0 output)
			(pin PIPETX4EQPRESET1 output)
			(pin PIPETX4EQPRESET2 output)
			(pin PIPETX4EQPRESET3 output)
			(pin PIPETX4POWERDOWN0 output)
			(pin PIPETX4POWERDOWN1 output)
			(pin PIPETX4STARTBLOCK output)
			(pin PIPETX4SYNCHEADER0 output)
			(pin PIPETX4SYNCHEADER1 output)
			(pin PIPETX5CHARISK0 output)
			(pin PIPETX5CHARISK1 output)
			(pin PIPETX5COMPLIANCE output)
			(pin PIPETX5DATAVALID output)
			(pin PIPETX5DATA0 output)
			(pin PIPETX5DATA1 output)
			(pin PIPETX5DATA2 output)
			(pin PIPETX5DATA3 output)
			(pin PIPETX5DATA4 output)
			(pin PIPETX5DATA5 output)
			(pin PIPETX5DATA6 output)
			(pin PIPETX5DATA7 output)
			(pin PIPETX5DATA8 output)
			(pin PIPETX5DATA9 output)
			(pin PIPETX5DATA10 output)
			(pin PIPETX5DATA11 output)
			(pin PIPETX5DATA12 output)
			(pin PIPETX5DATA13 output)
			(pin PIPETX5DATA14 output)
			(pin PIPETX5DATA15 output)
			(pin PIPETX5DATA16 output)
			(pin PIPETX5DATA17 output)
			(pin PIPETX5DATA18 output)
			(pin PIPETX5DATA19 output)
			(pin PIPETX5DATA20 output)
			(pin PIPETX5DATA21 output)
			(pin PIPETX5DATA22 output)
			(pin PIPETX5DATA23 output)
			(pin PIPETX5DATA24 output)
			(pin PIPETX5DATA25 output)
			(pin PIPETX5DATA26 output)
			(pin PIPETX5DATA27 output)
			(pin PIPETX5DATA28 output)
			(pin PIPETX5DATA29 output)
			(pin PIPETX5DATA30 output)
			(pin PIPETX5DATA31 output)
			(pin PIPETX5ELECIDLE output)
			(pin PIPETX5EQCOEFF0 input)
			(pin PIPETX5EQCOEFF1 input)
			(pin PIPETX5EQCOEFF2 input)
			(pin PIPETX5EQCOEFF3 input)
			(pin PIPETX5EQCOEFF4 input)
			(pin PIPETX5EQCOEFF5 input)
			(pin PIPETX5EQCOEFF6 input)
			(pin PIPETX5EQCOEFF7 input)
			(pin PIPETX5EQCOEFF8 input)
			(pin PIPETX5EQCOEFF9 input)
			(pin PIPETX5EQCOEFF10 input)
			(pin PIPETX5EQCOEFF11 input)
			(pin PIPETX5EQCOEFF12 input)
			(pin PIPETX5EQCOEFF13 input)
			(pin PIPETX5EQCOEFF14 input)
			(pin PIPETX5EQCOEFF15 input)
			(pin PIPETX5EQCOEFF16 input)
			(pin PIPETX5EQCOEFF17 input)
			(pin PIPETX5EQCONTROL0 output)
			(pin PIPETX5EQCONTROL1 output)
			(pin PIPETX5EQDEEMPH0 output)
			(pin PIPETX5EQDEEMPH1 output)
			(pin PIPETX5EQDEEMPH2 output)
			(pin PIPETX5EQDEEMPH3 output)
			(pin PIPETX5EQDEEMPH4 output)
			(pin PIPETX5EQDEEMPH5 output)
			(pin PIPETX5EQDONE input)
			(pin PIPETX5EQPRESET0 output)
			(pin PIPETX5EQPRESET1 output)
			(pin PIPETX5EQPRESET2 output)
			(pin PIPETX5EQPRESET3 output)
			(pin PIPETX5POWERDOWN0 output)
			(pin PIPETX5POWERDOWN1 output)
			(pin PIPETX5STARTBLOCK output)
			(pin PIPETX5SYNCHEADER0 output)
			(pin PIPETX5SYNCHEADER1 output)
			(pin PIPETX6CHARISK0 output)
			(pin PIPETX6CHARISK1 output)
			(pin PIPETX6COMPLIANCE output)
			(pin PIPETX6DATAVALID output)
			(pin PIPETX6DATA0 output)
			(pin PIPETX6DATA1 output)
			(pin PIPETX6DATA2 output)
			(pin PIPETX6DATA3 output)
			(pin PIPETX6DATA4 output)
			(pin PIPETX6DATA5 output)
			(pin PIPETX6DATA6 output)
			(pin PIPETX6DATA7 output)
			(pin PIPETX6DATA8 output)
			(pin PIPETX6DATA9 output)
			(pin PIPETX6DATA10 output)
			(pin PIPETX6DATA11 output)
			(pin PIPETX6DATA12 output)
			(pin PIPETX6DATA13 output)
			(pin PIPETX6DATA14 output)
			(pin PIPETX6DATA15 output)
			(pin PIPETX6DATA16 output)
			(pin PIPETX6DATA17 output)
			(pin PIPETX6DATA18 output)
			(pin PIPETX6DATA19 output)
			(pin PIPETX6DATA20 output)
			(pin PIPETX6DATA21 output)
			(pin PIPETX6DATA22 output)
			(pin PIPETX6DATA23 output)
			(pin PIPETX6DATA24 output)
			(pin PIPETX6DATA25 output)
			(pin PIPETX6DATA26 output)
			(pin PIPETX6DATA27 output)
			(pin PIPETX6DATA28 output)
			(pin PIPETX6DATA29 output)
			(pin PIPETX6DATA30 output)
			(pin PIPETX6DATA31 output)
			(pin PIPETX6ELECIDLE output)
			(pin PIPETX6EQCOEFF0 input)
			(pin PIPETX6EQCOEFF1 input)
			(pin PIPETX6EQCOEFF2 input)
			(pin PIPETX6EQCOEFF3 input)
			(pin PIPETX6EQCOEFF4 input)
			(pin PIPETX6EQCOEFF5 input)
			(pin PIPETX6EQCOEFF6 input)
			(pin PIPETX6EQCOEFF7 input)
			(pin PIPETX6EQCOEFF8 input)
			(pin PIPETX6EQCOEFF9 input)
			(pin PIPETX6EQCOEFF10 input)
			(pin PIPETX6EQCOEFF11 input)
			(pin PIPETX6EQCOEFF12 input)
			(pin PIPETX6EQCOEFF13 input)
			(pin PIPETX6EQCOEFF14 input)
			(pin PIPETX6EQCOEFF15 input)
			(pin PIPETX6EQCOEFF16 input)
			(pin PIPETX6EQCOEFF17 input)
			(pin PIPETX6EQCONTROL0 output)
			(pin PIPETX6EQCONTROL1 output)
			(pin PIPETX6EQDEEMPH0 output)
			(pin PIPETX6EQDEEMPH1 output)
			(pin PIPETX6EQDEEMPH2 output)
			(pin PIPETX6EQDEEMPH3 output)
			(pin PIPETX6EQDEEMPH4 output)
			(pin PIPETX6EQDEEMPH5 output)
			(pin PIPETX6EQDONE input)
			(pin PIPETX6EQPRESET0 output)
			(pin PIPETX6EQPRESET1 output)
			(pin PIPETX6EQPRESET2 output)
			(pin PIPETX6EQPRESET3 output)
			(pin PIPETX6POWERDOWN0 output)
			(pin PIPETX6POWERDOWN1 output)
			(pin PIPETX6STARTBLOCK output)
			(pin PIPETX6SYNCHEADER0 output)
			(pin PIPETX6SYNCHEADER1 output)
			(pin PIPETX7CHARISK0 output)
			(pin PIPETX7CHARISK1 output)
			(pin PIPETX7COMPLIANCE output)
			(pin PIPETX7DATAVALID output)
			(pin PIPETX7DATA0 output)
			(pin PIPETX7DATA1 output)
			(pin PIPETX7DATA2 output)
			(pin PIPETX7DATA3 output)
			(pin PIPETX7DATA4 output)
			(pin PIPETX7DATA5 output)
			(pin PIPETX7DATA6 output)
			(pin PIPETX7DATA7 output)
			(pin PIPETX7DATA8 output)
			(pin PIPETX7DATA9 output)
			(pin PIPETX7DATA10 output)
			(pin PIPETX7DATA11 output)
			(pin PIPETX7DATA12 output)
			(pin PIPETX7DATA13 output)
			(pin PIPETX7DATA14 output)
			(pin PIPETX7DATA15 output)
			(pin PIPETX7DATA16 output)
			(pin PIPETX7DATA17 output)
			(pin PIPETX7DATA18 output)
			(pin PIPETX7DATA19 output)
			(pin PIPETX7DATA20 output)
			(pin PIPETX7DATA21 output)
			(pin PIPETX7DATA22 output)
			(pin PIPETX7DATA23 output)
			(pin PIPETX7DATA24 output)
			(pin PIPETX7DATA25 output)
			(pin PIPETX7DATA26 output)
			(pin PIPETX7DATA27 output)
			(pin PIPETX7DATA28 output)
			(pin PIPETX7DATA29 output)
			(pin PIPETX7DATA30 output)
			(pin PIPETX7DATA31 output)
			(pin PIPETX7ELECIDLE output)
			(pin PIPETX7EQCOEFF0 input)
			(pin PIPETX7EQCOEFF1 input)
			(pin PIPETX7EQCOEFF2 input)
			(pin PIPETX7EQCOEFF3 input)
			(pin PIPETX7EQCOEFF4 input)
			(pin PIPETX7EQCOEFF5 input)
			(pin PIPETX7EQCOEFF6 input)
			(pin PIPETX7EQCOEFF7 input)
			(pin PIPETX7EQCOEFF8 input)
			(pin PIPETX7EQCOEFF9 input)
			(pin PIPETX7EQCOEFF10 input)
			(pin PIPETX7EQCOEFF11 input)
			(pin PIPETX7EQCOEFF12 input)
			(pin PIPETX7EQCOEFF13 input)
			(pin PIPETX7EQCOEFF14 input)
			(pin PIPETX7EQCOEFF15 input)
			(pin PIPETX7EQCOEFF16 input)
			(pin PIPETX7EQCOEFF17 input)
			(pin PIPETX7EQCONTROL0 output)
			(pin PIPETX7EQCONTROL1 output)
			(pin PIPETX7EQDEEMPH0 output)
			(pin PIPETX7EQDEEMPH1 output)
			(pin PIPETX7EQDEEMPH2 output)
			(pin PIPETX7EQDEEMPH3 output)
			(pin PIPETX7EQDEEMPH4 output)
			(pin PIPETX7EQDEEMPH5 output)
			(pin PIPETX7EQDONE input)
			(pin PIPETX7EQPRESET0 output)
			(pin PIPETX7EQPRESET1 output)
			(pin PIPETX7EQPRESET2 output)
			(pin PIPETX7EQPRESET3 output)
			(pin PIPETX7POWERDOWN0 output)
			(pin PIPETX7POWERDOWN1 output)
			(pin PIPETX7STARTBLOCK output)
			(pin PIPETX7SYNCHEADER0 output)
			(pin PIPETX7SYNCHEADER1 output)
			(pin PLDISABLESCRAMBLER input)
			(pin PLEQINPROGRESS output)
			(pin PLEQPHASE0 output)
			(pin PLEQPHASE1 output)
			(pin PLEQRESETEIEOSCOUNT input)
			(pin PLGEN3PCSDISABLE input)
			(pin PLGEN3PCSRXSLIDE0 output)
			(pin PLGEN3PCSRXSLIDE1 output)
			(pin PLGEN3PCSRXSLIDE2 output)
			(pin PLGEN3PCSRXSLIDE3 output)
			(pin PLGEN3PCSRXSLIDE4 output)
			(pin PLGEN3PCSRXSLIDE5 output)
			(pin PLGEN3PCSRXSLIDE6 output)
			(pin PLGEN3PCSRXSLIDE7 output)
			(pin PLGEN3PCSRXSYNCDONE0 input)
			(pin PLGEN3PCSRXSYNCDONE1 input)
			(pin PLGEN3PCSRXSYNCDONE2 input)
			(pin PLGEN3PCSRXSYNCDONE3 input)
			(pin PLGEN3PCSRXSYNCDONE4 input)
			(pin PLGEN3PCSRXSYNCDONE5 input)
			(pin PLGEN3PCSRXSYNCDONE6 input)
			(pin PLGEN3PCSRXSYNCDONE7 input)
			(pin RECCLK input)
			(pin RESETN input)
			(pin SAXISCCTDATA0 input)
			(pin SAXISCCTDATA1 input)
			(pin SAXISCCTDATA2 input)
			(pin SAXISCCTDATA3 input)
			(pin SAXISCCTDATA4 input)
			(pin SAXISCCTDATA5 input)
			(pin SAXISCCTDATA6 input)
			(pin SAXISCCTDATA7 input)
			(pin SAXISCCTDATA8 input)
			(pin SAXISCCTDATA9 input)
			(pin SAXISCCTDATA10 input)
			(pin SAXISCCTDATA11 input)
			(pin SAXISCCTDATA12 input)
			(pin SAXISCCTDATA13 input)
			(pin SAXISCCTDATA14 input)
			(pin SAXISCCTDATA15 input)
			(pin SAXISCCTDATA16 input)
			(pin SAXISCCTDATA17 input)
			(pin SAXISCCTDATA18 input)
			(pin SAXISCCTDATA19 input)
			(pin SAXISCCTDATA20 input)
			(pin SAXISCCTDATA21 input)
			(pin SAXISCCTDATA22 input)
			(pin SAXISCCTDATA23 input)
			(pin SAXISCCTDATA24 input)
			(pin SAXISCCTDATA25 input)
			(pin SAXISCCTDATA26 input)
			(pin SAXISCCTDATA27 input)
			(pin SAXISCCTDATA28 input)
			(pin SAXISCCTDATA29 input)
			(pin SAXISCCTDATA30 input)
			(pin SAXISCCTDATA31 input)
			(pin SAXISCCTDATA32 input)
			(pin SAXISCCTDATA33 input)
			(pin SAXISCCTDATA34 input)
			(pin SAXISCCTDATA35 input)
			(pin SAXISCCTDATA36 input)
			(pin SAXISCCTDATA37 input)
			(pin SAXISCCTDATA38 input)
			(pin SAXISCCTDATA39 input)
			(pin SAXISCCTDATA40 input)
			(pin SAXISCCTDATA41 input)
			(pin SAXISCCTDATA42 input)
			(pin SAXISCCTDATA43 input)
			(pin SAXISCCTDATA44 input)
			(pin SAXISCCTDATA45 input)
			(pin SAXISCCTDATA46 input)
			(pin SAXISCCTDATA47 input)
			(pin SAXISCCTDATA48 input)
			(pin SAXISCCTDATA49 input)
			(pin SAXISCCTDATA50 input)
			(pin SAXISCCTDATA51 input)
			(pin SAXISCCTDATA52 input)
			(pin SAXISCCTDATA53 input)
			(pin SAXISCCTDATA54 input)
			(pin SAXISCCTDATA55 input)
			(pin SAXISCCTDATA56 input)
			(pin SAXISCCTDATA57 input)
			(pin SAXISCCTDATA58 input)
			(pin SAXISCCTDATA59 input)
			(pin SAXISCCTDATA60 input)
			(pin SAXISCCTDATA61 input)
			(pin SAXISCCTDATA62 input)
			(pin SAXISCCTDATA63 input)
			(pin SAXISCCTDATA64 input)
			(pin SAXISCCTDATA65 input)
			(pin SAXISCCTDATA66 input)
			(pin SAXISCCTDATA67 input)
			(pin SAXISCCTDATA68 input)
			(pin SAXISCCTDATA69 input)
			(pin SAXISCCTDATA70 input)
			(pin SAXISCCTDATA71 input)
			(pin SAXISCCTDATA72 input)
			(pin SAXISCCTDATA73 input)
			(pin SAXISCCTDATA74 input)
			(pin SAXISCCTDATA75 input)
			(pin SAXISCCTDATA76 input)
			(pin SAXISCCTDATA77 input)
			(pin SAXISCCTDATA78 input)
			(pin SAXISCCTDATA79 input)
			(pin SAXISCCTDATA80 input)
			(pin SAXISCCTDATA81 input)
			(pin SAXISCCTDATA82 input)
			(pin SAXISCCTDATA83 input)
			(pin SAXISCCTDATA84 input)
			(pin SAXISCCTDATA85 input)
			(pin SAXISCCTDATA86 input)
			(pin SAXISCCTDATA87 input)
			(pin SAXISCCTDATA88 input)
			(pin SAXISCCTDATA89 input)
			(pin SAXISCCTDATA90 input)
			(pin SAXISCCTDATA91 input)
			(pin SAXISCCTDATA92 input)
			(pin SAXISCCTDATA93 input)
			(pin SAXISCCTDATA94 input)
			(pin SAXISCCTDATA95 input)
			(pin SAXISCCTDATA96 input)
			(pin SAXISCCTDATA97 input)
			(pin SAXISCCTDATA98 input)
			(pin SAXISCCTDATA99 input)
			(pin SAXISCCTDATA100 input)
			(pin SAXISCCTDATA101 input)
			(pin SAXISCCTDATA102 input)
			(pin SAXISCCTDATA103 input)
			(pin SAXISCCTDATA104 input)
			(pin SAXISCCTDATA105 input)
			(pin SAXISCCTDATA106 input)
			(pin SAXISCCTDATA107 input)
			(pin SAXISCCTDATA108 input)
			(pin SAXISCCTDATA109 input)
			(pin SAXISCCTDATA110 input)
			(pin SAXISCCTDATA111 input)
			(pin SAXISCCTDATA112 input)
			(pin SAXISCCTDATA113 input)
			(pin SAXISCCTDATA114 input)
			(pin SAXISCCTDATA115 input)
			(pin SAXISCCTDATA116 input)
			(pin SAXISCCTDATA117 input)
			(pin SAXISCCTDATA118 input)
			(pin SAXISCCTDATA119 input)
			(pin SAXISCCTDATA120 input)
			(pin SAXISCCTDATA121 input)
			(pin SAXISCCTDATA122 input)
			(pin SAXISCCTDATA123 input)
			(pin SAXISCCTDATA124 input)
			(pin SAXISCCTDATA125 input)
			(pin SAXISCCTDATA126 input)
			(pin SAXISCCTDATA127 input)
			(pin SAXISCCTDATA128 input)
			(pin SAXISCCTDATA129 input)
			(pin SAXISCCTDATA130 input)
			(pin SAXISCCTDATA131 input)
			(pin SAXISCCTDATA132 input)
			(pin SAXISCCTDATA133 input)
			(pin SAXISCCTDATA134 input)
			(pin SAXISCCTDATA135 input)
			(pin SAXISCCTDATA136 input)
			(pin SAXISCCTDATA137 input)
			(pin SAXISCCTDATA138 input)
			(pin SAXISCCTDATA139 input)
			(pin SAXISCCTDATA140 input)
			(pin SAXISCCTDATA141 input)
			(pin SAXISCCTDATA142 input)
			(pin SAXISCCTDATA143 input)
			(pin SAXISCCTDATA144 input)
			(pin SAXISCCTDATA145 input)
			(pin SAXISCCTDATA146 input)
			(pin SAXISCCTDATA147 input)
			(pin SAXISCCTDATA148 input)
			(pin SAXISCCTDATA149 input)
			(pin SAXISCCTDATA150 input)
			(pin SAXISCCTDATA151 input)
			(pin SAXISCCTDATA152 input)
			(pin SAXISCCTDATA153 input)
			(pin SAXISCCTDATA154 input)
			(pin SAXISCCTDATA155 input)
			(pin SAXISCCTDATA156 input)
			(pin SAXISCCTDATA157 input)
			(pin SAXISCCTDATA158 input)
			(pin SAXISCCTDATA159 input)
			(pin SAXISCCTDATA160 input)
			(pin SAXISCCTDATA161 input)
			(pin SAXISCCTDATA162 input)
			(pin SAXISCCTDATA163 input)
			(pin SAXISCCTDATA164 input)
			(pin SAXISCCTDATA165 input)
			(pin SAXISCCTDATA166 input)
			(pin SAXISCCTDATA167 input)
			(pin SAXISCCTDATA168 input)
			(pin SAXISCCTDATA169 input)
			(pin SAXISCCTDATA170 input)
			(pin SAXISCCTDATA171 input)
			(pin SAXISCCTDATA172 input)
			(pin SAXISCCTDATA173 input)
			(pin SAXISCCTDATA174 input)
			(pin SAXISCCTDATA175 input)
			(pin SAXISCCTDATA176 input)
			(pin SAXISCCTDATA177 input)
			(pin SAXISCCTDATA178 input)
			(pin SAXISCCTDATA179 input)
			(pin SAXISCCTDATA180 input)
			(pin SAXISCCTDATA181 input)
			(pin SAXISCCTDATA182 input)
			(pin SAXISCCTDATA183 input)
			(pin SAXISCCTDATA184 input)
			(pin SAXISCCTDATA185 input)
			(pin SAXISCCTDATA186 input)
			(pin SAXISCCTDATA187 input)
			(pin SAXISCCTDATA188 input)
			(pin SAXISCCTDATA189 input)
			(pin SAXISCCTDATA190 input)
			(pin SAXISCCTDATA191 input)
			(pin SAXISCCTDATA192 input)
			(pin SAXISCCTDATA193 input)
			(pin SAXISCCTDATA194 input)
			(pin SAXISCCTDATA195 input)
			(pin SAXISCCTDATA196 input)
			(pin SAXISCCTDATA197 input)
			(pin SAXISCCTDATA198 input)
			(pin SAXISCCTDATA199 input)
			(pin SAXISCCTDATA200 input)
			(pin SAXISCCTDATA201 input)
			(pin SAXISCCTDATA202 input)
			(pin SAXISCCTDATA203 input)
			(pin SAXISCCTDATA204 input)
			(pin SAXISCCTDATA205 input)
			(pin SAXISCCTDATA206 input)
			(pin SAXISCCTDATA207 input)
			(pin SAXISCCTDATA208 input)
			(pin SAXISCCTDATA209 input)
			(pin SAXISCCTDATA210 input)
			(pin SAXISCCTDATA211 input)
			(pin SAXISCCTDATA212 input)
			(pin SAXISCCTDATA213 input)
			(pin SAXISCCTDATA214 input)
			(pin SAXISCCTDATA215 input)
			(pin SAXISCCTDATA216 input)
			(pin SAXISCCTDATA217 input)
			(pin SAXISCCTDATA218 input)
			(pin SAXISCCTDATA219 input)
			(pin SAXISCCTDATA220 input)
			(pin SAXISCCTDATA221 input)
			(pin SAXISCCTDATA222 input)
			(pin SAXISCCTDATA223 input)
			(pin SAXISCCTDATA224 input)
			(pin SAXISCCTDATA225 input)
			(pin SAXISCCTDATA226 input)
			(pin SAXISCCTDATA227 input)
			(pin SAXISCCTDATA228 input)
			(pin SAXISCCTDATA229 input)
			(pin SAXISCCTDATA230 input)
			(pin SAXISCCTDATA231 input)
			(pin SAXISCCTDATA232 input)
			(pin SAXISCCTDATA233 input)
			(pin SAXISCCTDATA234 input)
			(pin SAXISCCTDATA235 input)
			(pin SAXISCCTDATA236 input)
			(pin SAXISCCTDATA237 input)
			(pin SAXISCCTDATA238 input)
			(pin SAXISCCTDATA239 input)
			(pin SAXISCCTDATA240 input)
			(pin SAXISCCTDATA241 input)
			(pin SAXISCCTDATA242 input)
			(pin SAXISCCTDATA243 input)
			(pin SAXISCCTDATA244 input)
			(pin SAXISCCTDATA245 input)
			(pin SAXISCCTDATA246 input)
			(pin SAXISCCTDATA247 input)
			(pin SAXISCCTDATA248 input)
			(pin SAXISCCTDATA249 input)
			(pin SAXISCCTDATA250 input)
			(pin SAXISCCTDATA251 input)
			(pin SAXISCCTDATA252 input)
			(pin SAXISCCTDATA253 input)
			(pin SAXISCCTDATA254 input)
			(pin SAXISCCTDATA255 input)
			(pin SAXISCCTKEEP0 input)
			(pin SAXISCCTKEEP1 input)
			(pin SAXISCCTKEEP2 input)
			(pin SAXISCCTKEEP3 input)
			(pin SAXISCCTKEEP4 input)
			(pin SAXISCCTKEEP5 input)
			(pin SAXISCCTKEEP6 input)
			(pin SAXISCCTKEEP7 input)
			(pin SAXISCCTLAST input)
			(pin SAXISCCTREADY0 output)
			(pin SAXISCCTREADY1 output)
			(pin SAXISCCTREADY2 output)
			(pin SAXISCCTREADY3 output)
			(pin SAXISCCTUSER0 input)
			(pin SAXISCCTUSER1 input)
			(pin SAXISCCTUSER2 input)
			(pin SAXISCCTUSER3 input)
			(pin SAXISCCTUSER4 input)
			(pin SAXISCCTUSER5 input)
			(pin SAXISCCTUSER6 input)
			(pin SAXISCCTUSER7 input)
			(pin SAXISCCTUSER8 input)
			(pin SAXISCCTUSER9 input)
			(pin SAXISCCTUSER10 input)
			(pin SAXISCCTUSER11 input)
			(pin SAXISCCTUSER12 input)
			(pin SAXISCCTUSER13 input)
			(pin SAXISCCTUSER14 input)
			(pin SAXISCCTUSER15 input)
			(pin SAXISCCTUSER16 input)
			(pin SAXISCCTUSER17 input)
			(pin SAXISCCTUSER18 input)
			(pin SAXISCCTUSER19 input)
			(pin SAXISCCTUSER20 input)
			(pin SAXISCCTUSER21 input)
			(pin SAXISCCTUSER22 input)
			(pin SAXISCCTUSER23 input)
			(pin SAXISCCTUSER24 input)
			(pin SAXISCCTUSER25 input)
			(pin SAXISCCTUSER26 input)
			(pin SAXISCCTUSER27 input)
			(pin SAXISCCTUSER28 input)
			(pin SAXISCCTUSER29 input)
			(pin SAXISCCTUSER30 input)
			(pin SAXISCCTUSER31 input)
			(pin SAXISCCTUSER32 input)
			(pin SAXISCCTVALID input)
			(pin SAXISRQTDATA0 input)
			(pin SAXISRQTDATA1 input)
			(pin SAXISRQTDATA2 input)
			(pin SAXISRQTDATA3 input)
			(pin SAXISRQTDATA4 input)
			(pin SAXISRQTDATA5 input)
			(pin SAXISRQTDATA6 input)
			(pin SAXISRQTDATA7 input)
			(pin SAXISRQTDATA8 input)
			(pin SAXISRQTDATA9 input)
			(pin SAXISRQTDATA10 input)
			(pin SAXISRQTDATA11 input)
			(pin SAXISRQTDATA12 input)
			(pin SAXISRQTDATA13 input)
			(pin SAXISRQTDATA14 input)
			(pin SAXISRQTDATA15 input)
			(pin SAXISRQTDATA16 input)
			(pin SAXISRQTDATA17 input)
			(pin SAXISRQTDATA18 input)
			(pin SAXISRQTDATA19 input)
			(pin SAXISRQTDATA20 input)
			(pin SAXISRQTDATA21 input)
			(pin SAXISRQTDATA22 input)
			(pin SAXISRQTDATA23 input)
			(pin SAXISRQTDATA24 input)
			(pin SAXISRQTDATA25 input)
			(pin SAXISRQTDATA26 input)
			(pin SAXISRQTDATA27 input)
			(pin SAXISRQTDATA28 input)
			(pin SAXISRQTDATA29 input)
			(pin SAXISRQTDATA30 input)
			(pin SAXISRQTDATA31 input)
			(pin SAXISRQTDATA32 input)
			(pin SAXISRQTDATA33 input)
			(pin SAXISRQTDATA34 input)
			(pin SAXISRQTDATA35 input)
			(pin SAXISRQTDATA36 input)
			(pin SAXISRQTDATA37 input)
			(pin SAXISRQTDATA38 input)
			(pin SAXISRQTDATA39 input)
			(pin SAXISRQTDATA40 input)
			(pin SAXISRQTDATA41 input)
			(pin SAXISRQTDATA42 input)
			(pin SAXISRQTDATA43 input)
			(pin SAXISRQTDATA44 input)
			(pin SAXISRQTDATA45 input)
			(pin SAXISRQTDATA46 input)
			(pin SAXISRQTDATA47 input)
			(pin SAXISRQTDATA48 input)
			(pin SAXISRQTDATA49 input)
			(pin SAXISRQTDATA50 input)
			(pin SAXISRQTDATA51 input)
			(pin SAXISRQTDATA52 input)
			(pin SAXISRQTDATA53 input)
			(pin SAXISRQTDATA54 input)
			(pin SAXISRQTDATA55 input)
			(pin SAXISRQTDATA56 input)
			(pin SAXISRQTDATA57 input)
			(pin SAXISRQTDATA58 input)
			(pin SAXISRQTDATA59 input)
			(pin SAXISRQTDATA60 input)
			(pin SAXISRQTDATA61 input)
			(pin SAXISRQTDATA62 input)
			(pin SAXISRQTDATA63 input)
			(pin SAXISRQTDATA64 input)
			(pin SAXISRQTDATA65 input)
			(pin SAXISRQTDATA66 input)
			(pin SAXISRQTDATA67 input)
			(pin SAXISRQTDATA68 input)
			(pin SAXISRQTDATA69 input)
			(pin SAXISRQTDATA70 input)
			(pin SAXISRQTDATA71 input)
			(pin SAXISRQTDATA72 input)
			(pin SAXISRQTDATA73 input)
			(pin SAXISRQTDATA74 input)
			(pin SAXISRQTDATA75 input)
			(pin SAXISRQTDATA76 input)
			(pin SAXISRQTDATA77 input)
			(pin SAXISRQTDATA78 input)
			(pin SAXISRQTDATA79 input)
			(pin SAXISRQTDATA80 input)
			(pin SAXISRQTDATA81 input)
			(pin SAXISRQTDATA82 input)
			(pin SAXISRQTDATA83 input)
			(pin SAXISRQTDATA84 input)
			(pin SAXISRQTDATA85 input)
			(pin SAXISRQTDATA86 input)
			(pin SAXISRQTDATA87 input)
			(pin SAXISRQTDATA88 input)
			(pin SAXISRQTDATA89 input)
			(pin SAXISRQTDATA90 input)
			(pin SAXISRQTDATA91 input)
			(pin SAXISRQTDATA92 input)
			(pin SAXISRQTDATA93 input)
			(pin SAXISRQTDATA94 input)
			(pin SAXISRQTDATA95 input)
			(pin SAXISRQTDATA96 input)
			(pin SAXISRQTDATA97 input)
			(pin SAXISRQTDATA98 input)
			(pin SAXISRQTDATA99 input)
			(pin SAXISRQTDATA100 input)
			(pin SAXISRQTDATA101 input)
			(pin SAXISRQTDATA102 input)
			(pin SAXISRQTDATA103 input)
			(pin SAXISRQTDATA104 input)
			(pin SAXISRQTDATA105 input)
			(pin SAXISRQTDATA106 input)
			(pin SAXISRQTDATA107 input)
			(pin SAXISRQTDATA108 input)
			(pin SAXISRQTDATA109 input)
			(pin SAXISRQTDATA110 input)
			(pin SAXISRQTDATA111 input)
			(pin SAXISRQTDATA112 input)
			(pin SAXISRQTDATA113 input)
			(pin SAXISRQTDATA114 input)
			(pin SAXISRQTDATA115 input)
			(pin SAXISRQTDATA116 input)
			(pin SAXISRQTDATA117 input)
			(pin SAXISRQTDATA118 input)
			(pin SAXISRQTDATA119 input)
			(pin SAXISRQTDATA120 input)
			(pin SAXISRQTDATA121 input)
			(pin SAXISRQTDATA122 input)
			(pin SAXISRQTDATA123 input)
			(pin SAXISRQTDATA124 input)
			(pin SAXISRQTDATA125 input)
			(pin SAXISRQTDATA126 input)
			(pin SAXISRQTDATA127 input)
			(pin SAXISRQTDATA128 input)
			(pin SAXISRQTDATA129 input)
			(pin SAXISRQTDATA130 input)
			(pin SAXISRQTDATA131 input)
			(pin SAXISRQTDATA132 input)
			(pin SAXISRQTDATA133 input)
			(pin SAXISRQTDATA134 input)
			(pin SAXISRQTDATA135 input)
			(pin SAXISRQTDATA136 input)
			(pin SAXISRQTDATA137 input)
			(pin SAXISRQTDATA138 input)
			(pin SAXISRQTDATA139 input)
			(pin SAXISRQTDATA140 input)
			(pin SAXISRQTDATA141 input)
			(pin SAXISRQTDATA142 input)
			(pin SAXISRQTDATA143 input)
			(pin SAXISRQTDATA144 input)
			(pin SAXISRQTDATA145 input)
			(pin SAXISRQTDATA146 input)
			(pin SAXISRQTDATA147 input)
			(pin SAXISRQTDATA148 input)
			(pin SAXISRQTDATA149 input)
			(pin SAXISRQTDATA150 input)
			(pin SAXISRQTDATA151 input)
			(pin SAXISRQTDATA152 input)
			(pin SAXISRQTDATA153 input)
			(pin SAXISRQTDATA154 input)
			(pin SAXISRQTDATA155 input)
			(pin SAXISRQTDATA156 input)
			(pin SAXISRQTDATA157 input)
			(pin SAXISRQTDATA158 input)
			(pin SAXISRQTDATA159 input)
			(pin SAXISRQTDATA160 input)
			(pin SAXISRQTDATA161 input)
			(pin SAXISRQTDATA162 input)
			(pin SAXISRQTDATA163 input)
			(pin SAXISRQTDATA164 input)
			(pin SAXISRQTDATA165 input)
			(pin SAXISRQTDATA166 input)
			(pin SAXISRQTDATA167 input)
			(pin SAXISRQTDATA168 input)
			(pin SAXISRQTDATA169 input)
			(pin SAXISRQTDATA170 input)
			(pin SAXISRQTDATA171 input)
			(pin SAXISRQTDATA172 input)
			(pin SAXISRQTDATA173 input)
			(pin SAXISRQTDATA174 input)
			(pin SAXISRQTDATA175 input)
			(pin SAXISRQTDATA176 input)
			(pin SAXISRQTDATA177 input)
			(pin SAXISRQTDATA178 input)
			(pin SAXISRQTDATA179 input)
			(pin SAXISRQTDATA180 input)
			(pin SAXISRQTDATA181 input)
			(pin SAXISRQTDATA182 input)
			(pin SAXISRQTDATA183 input)
			(pin SAXISRQTDATA184 input)
			(pin SAXISRQTDATA185 input)
			(pin SAXISRQTDATA186 input)
			(pin SAXISRQTDATA187 input)
			(pin SAXISRQTDATA188 input)
			(pin SAXISRQTDATA189 input)
			(pin SAXISRQTDATA190 input)
			(pin SAXISRQTDATA191 input)
			(pin SAXISRQTDATA192 input)
			(pin SAXISRQTDATA193 input)
			(pin SAXISRQTDATA194 input)
			(pin SAXISRQTDATA195 input)
			(pin SAXISRQTDATA196 input)
			(pin SAXISRQTDATA197 input)
			(pin SAXISRQTDATA198 input)
			(pin SAXISRQTDATA199 input)
			(pin SAXISRQTDATA200 input)
			(pin SAXISRQTDATA201 input)
			(pin SAXISRQTDATA202 input)
			(pin SAXISRQTDATA203 input)
			(pin SAXISRQTDATA204 input)
			(pin SAXISRQTDATA205 input)
			(pin SAXISRQTDATA206 input)
			(pin SAXISRQTDATA207 input)
			(pin SAXISRQTDATA208 input)
			(pin SAXISRQTDATA209 input)
			(pin SAXISRQTDATA210 input)
			(pin SAXISRQTDATA211 input)
			(pin SAXISRQTDATA212 input)
			(pin SAXISRQTDATA213 input)
			(pin SAXISRQTDATA214 input)
			(pin SAXISRQTDATA215 input)
			(pin SAXISRQTDATA216 input)
			(pin SAXISRQTDATA217 input)
			(pin SAXISRQTDATA218 input)
			(pin SAXISRQTDATA219 input)
			(pin SAXISRQTDATA220 input)
			(pin SAXISRQTDATA221 input)
			(pin SAXISRQTDATA222 input)
			(pin SAXISRQTDATA223 input)
			(pin SAXISRQTDATA224 input)
			(pin SAXISRQTDATA225 input)
			(pin SAXISRQTDATA226 input)
			(pin SAXISRQTDATA227 input)
			(pin SAXISRQTDATA228 input)
			(pin SAXISRQTDATA229 input)
			(pin SAXISRQTDATA230 input)
			(pin SAXISRQTDATA231 input)
			(pin SAXISRQTDATA232 input)
			(pin SAXISRQTDATA233 input)
			(pin SAXISRQTDATA234 input)
			(pin SAXISRQTDATA235 input)
			(pin SAXISRQTDATA236 input)
			(pin SAXISRQTDATA237 input)
			(pin SAXISRQTDATA238 input)
			(pin SAXISRQTDATA239 input)
			(pin SAXISRQTDATA240 input)
			(pin SAXISRQTDATA241 input)
			(pin SAXISRQTDATA242 input)
			(pin SAXISRQTDATA243 input)
			(pin SAXISRQTDATA244 input)
			(pin SAXISRQTDATA245 input)
			(pin SAXISRQTDATA246 input)
			(pin SAXISRQTDATA247 input)
			(pin SAXISRQTDATA248 input)
			(pin SAXISRQTDATA249 input)
			(pin SAXISRQTDATA250 input)
			(pin SAXISRQTDATA251 input)
			(pin SAXISRQTDATA252 input)
			(pin SAXISRQTDATA253 input)
			(pin SAXISRQTDATA254 input)
			(pin SAXISRQTDATA255 input)
			(pin SAXISRQTKEEP0 input)
			(pin SAXISRQTKEEP1 input)
			(pin SAXISRQTKEEP2 input)
			(pin SAXISRQTKEEP3 input)
			(pin SAXISRQTKEEP4 input)
			(pin SAXISRQTKEEP5 input)
			(pin SAXISRQTKEEP6 input)
			(pin SAXISRQTKEEP7 input)
			(pin SAXISRQTLAST input)
			(pin SAXISRQTREADY0 output)
			(pin SAXISRQTREADY1 output)
			(pin SAXISRQTREADY2 output)
			(pin SAXISRQTREADY3 output)
			(pin SAXISRQTUSER0 input)
			(pin SAXISRQTUSER1 input)
			(pin SAXISRQTUSER2 input)
			(pin SAXISRQTUSER3 input)
			(pin SAXISRQTUSER4 input)
			(pin SAXISRQTUSER5 input)
			(pin SAXISRQTUSER6 input)
			(pin SAXISRQTUSER7 input)
			(pin SAXISRQTUSER8 input)
			(pin SAXISRQTUSER9 input)
			(pin SAXISRQTUSER10 input)
			(pin SAXISRQTUSER11 input)
			(pin SAXISRQTUSER12 input)
			(pin SAXISRQTUSER13 input)
			(pin SAXISRQTUSER14 input)
			(pin SAXISRQTUSER15 input)
			(pin SAXISRQTUSER16 input)
			(pin SAXISRQTUSER17 input)
			(pin SAXISRQTUSER18 input)
			(pin SAXISRQTUSER19 input)
			(pin SAXISRQTUSER20 input)
			(pin SAXISRQTUSER21 input)
			(pin SAXISRQTUSER22 input)
			(pin SAXISRQTUSER23 input)
			(pin SAXISRQTUSER24 input)
			(pin SAXISRQTUSER25 input)
			(pin SAXISRQTUSER26 input)
			(pin SAXISRQTUSER27 input)
			(pin SAXISRQTUSER28 input)
			(pin SAXISRQTUSER29 input)
			(pin SAXISRQTUSER30 input)
			(pin SAXISRQTUSER31 input)
			(pin SAXISRQTUSER32 input)
			(pin SAXISRQTUSER33 input)
			(pin SAXISRQTUSER34 input)
			(pin SAXISRQTUSER35 input)
			(pin SAXISRQTUSER36 input)
			(pin SAXISRQTUSER37 input)
			(pin SAXISRQTUSER38 input)
			(pin SAXISRQTUSER39 input)
			(pin SAXISRQTUSER40 input)
			(pin SAXISRQTUSER41 input)
			(pin SAXISRQTUSER42 input)
			(pin SAXISRQTUSER43 input)
			(pin SAXISRQTUSER44 input)
			(pin SAXISRQTUSER45 input)
			(pin SAXISRQTUSER46 input)
			(pin SAXISRQTUSER47 input)
			(pin SAXISRQTUSER48 input)
			(pin SAXISRQTUSER49 input)
			(pin SAXISRQTUSER50 input)
			(pin SAXISRQTUSER51 input)
			(pin SAXISRQTUSER52 input)
			(pin SAXISRQTUSER53 input)
			(pin SAXISRQTUSER54 input)
			(pin SAXISRQTUSER55 input)
			(pin SAXISRQTUSER56 input)
			(pin SAXISRQTUSER57 input)
			(pin SAXISRQTUSER58 input)
			(pin SAXISRQTUSER59 input)
			(pin SAXISRQTVALID input)
			(pin SCANENABLEN input)
			(pin SCANIN0 input)
			(pin SCANIN1 input)
			(pin SCANIN2 input)
			(pin SCANIN3 input)
			(pin SCANIN4 input)
			(pin SCANIN5 input)
			(pin SCANIN6 input)
			(pin SCANIN7 input)
			(pin SCANIN8 input)
			(pin SCANIN9 input)
			(pin SCANIN10 input)
			(pin SCANIN11 input)
			(pin SCANIN12 input)
			(pin SCANIN13 input)
			(pin SCANIN14 input)
			(pin SCANIN15 input)
			(pin SCANIN16 input)
			(pin SCANIN17 input)
			(pin SCANIN18 input)
			(pin SCANIN19 input)
			(pin SCANIN20 input)
			(pin SCANIN21 input)
			(pin SCANIN22 input)
			(pin SCANIN23 input)
			(pin SCANIN24 input)
			(pin SCANMODEN input)
			(pin SCANOUT0 output)
			(pin SCANOUT1 output)
			(pin SCANOUT2 output)
			(pin SCANOUT3 output)
			(pin SCANOUT4 output)
			(pin SCANOUT5 output)
			(pin SCANOUT6 output)
			(pin SCANOUT7 output)
			(pin SCANOUT8 output)
			(pin SCANOUT9 output)
			(pin SCANOUT10 output)
			(pin SCANOUT11 output)
			(pin SCANOUT12 output)
			(pin SCANOUT13 output)
			(pin SCANOUT14 output)
			(pin SCANOUT15 output)
			(pin SCANOUT16 output)
			(pin SCANOUT17 output)
			(pin SCANOUT18 output)
			(pin SCANOUT19 output)
			(pin SCANOUT20 output)
			(pin SCANOUT21 output)
			(pin SCANOUT22 output)
			(pin SCANOUT23 output)
			(pin SCANOUT24 output)
			(pin USERCLK input)
			(pin XILUNCONNOUT0 output)
			(pin XILUNCONNOUT1 output)
			(pin XILUNCONNOUT2 output)
			(pin XILUNCONNOUT3 output)
			(pin XILUNCONNOUT4 output)
			(pin XILUNCONNOUT5 output)
			(pin XILUNCONNOUT6 output)
			(pin XILUNCONNOUT7 output)
			(pin XILUNCONNOUT8 output)
			(pin XILUNCONNOUT9 output)
			(pin XILUNCONNOUT10 output)
			(pin XILUNCONNOUT11 output)
			(pin XILUNCONNOUT12 output)
			(pin XILUNCONNOUT13 output)
			(pin XILUNCONNOUT14 output)
			(pin XILUNCONNOUT15 output)
			(pin XILUNCONNOUT16 output)
			(pin XILUNCONNOUT17 output)
			(pin XILUNCONNOUT18 output)
			(pin XILUNCONNOUT19 output)
			(pin XILUNCONNOUT20 output)
			(pin XILUNCONNOUT21 output)
			(pin XILUNCONNOUT22 output)
			(pin XILUNCONNOUT23 output)
			(pin XILUNCONNOUT24 output)
			(pin XILUNCONNOUT25 output)
			(pin XILUNCONNOUT26 output)
			(pin XILUNCONNOUT27 output)
			(pin XILUNCONNOUT28 output)
			(pin XILUNCONNOUT29 output)
			(conn PCIE_3_0 CFGCURRENTSPEED0 ==> CFGCURRENTSPEED0 CFGCURRENTSPEED0)
			(conn PCIE_3_0 CFGCURRENTSPEED1 ==> CFGCURRENTSPEED1 CFGCURRENTSPEED1)
			(conn PCIE_3_0 CFGCURRENTSPEED2 ==> CFGCURRENTSPEED2 CFGCURRENTSPEED2)
			(conn PCIE_3_0 CFGDPASUBSTATECHANGE0 ==> CFGDPASUBSTATECHANGE0 CFGDPASUBSTATECHANGE0)
			(conn PCIE_3_0 CFGDPASUBSTATECHANGE1 ==> CFGDPASUBSTATECHANGE1 CFGDPASUBSTATECHANGE1)
			(conn PCIE_3_0 CFGERRCOROUT ==> CFGERRCOROUT CFGERRCOROUT)
			(conn PCIE_3_0 CFGERRFATALOUT ==> CFGERRFATALOUT CFGERRFATALOUT)
			(conn PCIE_3_0 CFGERRNONFATALOUT ==> CFGERRNONFATALOUT CFGERRNONFATALOUT)
			(conn PCIE_3_0 CFGEXTFUNCTIONNUMBER0 ==> CFGEXTFUNCTIONNUMBER0 CFGEXTFUNCTIONNUMBER0)
			(conn PCIE_3_0 CFGEXTFUNCTIONNUMBER1 ==> CFGEXTFUNCTIONNUMBER1 CFGEXTFUNCTIONNUMBER1)
			(conn PCIE_3_0 CFGEXTFUNCTIONNUMBER2 ==> CFGEXTFUNCTIONNUMBER2 CFGEXTFUNCTIONNUMBER2)
			(conn PCIE_3_0 CFGEXTFUNCTIONNUMBER3 ==> CFGEXTFUNCTIONNUMBER3 CFGEXTFUNCTIONNUMBER3)
			(conn PCIE_3_0 CFGEXTFUNCTIONNUMBER4 ==> CFGEXTFUNCTIONNUMBER4 CFGEXTFUNCTIONNUMBER4)
			(conn PCIE_3_0 CFGEXTFUNCTIONNUMBER5 ==> CFGEXTFUNCTIONNUMBER5 CFGEXTFUNCTIONNUMBER5)
			(conn PCIE_3_0 CFGEXTFUNCTIONNUMBER6 ==> CFGEXTFUNCTIONNUMBER6 CFGEXTFUNCTIONNUMBER6)
			(conn PCIE_3_0 CFGEXTFUNCTIONNUMBER7 ==> CFGEXTFUNCTIONNUMBER7 CFGEXTFUNCTIONNUMBER7)
			(conn PCIE_3_0 CFGEXTREADRECEIVED ==> CFGEXTREADRECEIVED CFGEXTREADRECEIVED)
			(conn PCIE_3_0 CFGEXTREGISTERNUMBER0 ==> CFGEXTREGISTERNUMBER0 CFGEXTREGISTERNUMBER0)
			(conn PCIE_3_0 CFGEXTREGISTERNUMBER1 ==> CFGEXTREGISTERNUMBER1 CFGEXTREGISTERNUMBER1)
			(conn PCIE_3_0 CFGEXTREGISTERNUMBER2 ==> CFGEXTREGISTERNUMBER2 CFGEXTREGISTERNUMBER2)
			(conn PCIE_3_0 CFGEXTREGISTERNUMBER3 ==> CFGEXTREGISTERNUMBER3 CFGEXTREGISTERNUMBER3)
			(conn PCIE_3_0 CFGEXTREGISTERNUMBER4 ==> CFGEXTREGISTERNUMBER4 CFGEXTREGISTERNUMBER4)
			(conn PCIE_3_0 CFGEXTREGISTERNUMBER5 ==> CFGEXTREGISTERNUMBER5 CFGEXTREGISTERNUMBER5)
			(conn PCIE_3_0 CFGEXTREGISTERNUMBER6 ==> CFGEXTREGISTERNUMBER6 CFGEXTREGISTERNUMBER6)
			(conn PCIE_3_0 CFGEXTREGISTERNUMBER7 ==> CFGEXTREGISTERNUMBER7 CFGEXTREGISTERNUMBER7)
			(conn PCIE_3_0 CFGEXTREGISTERNUMBER8 ==> CFGEXTREGISTERNUMBER8 CFGEXTREGISTERNUMBER8)
			(conn PCIE_3_0 CFGEXTREGISTERNUMBER9 ==> CFGEXTREGISTERNUMBER9 CFGEXTREGISTERNUMBER9)
			(conn PCIE_3_0 CFGEXTWRITEBYTEENABLE0 ==> CFGEXTWRITEBYTEENABLE0 CFGEXTWRITEBYTEENABLE0)
			(conn PCIE_3_0 CFGEXTWRITEBYTEENABLE1 ==> CFGEXTWRITEBYTEENABLE1 CFGEXTWRITEBYTEENABLE1)
			(conn PCIE_3_0 CFGEXTWRITEBYTEENABLE2 ==> CFGEXTWRITEBYTEENABLE2 CFGEXTWRITEBYTEENABLE2)
			(conn PCIE_3_0 CFGEXTWRITEBYTEENABLE3 ==> CFGEXTWRITEBYTEENABLE3 CFGEXTWRITEBYTEENABLE3)
			(conn PCIE_3_0 CFGEXTWRITEDATA0 ==> CFGEXTWRITEDATA0 CFGEXTWRITEDATA0)
			(conn PCIE_3_0 CFGEXTWRITEDATA1 ==> CFGEXTWRITEDATA1 CFGEXTWRITEDATA1)
			(conn PCIE_3_0 CFGEXTWRITEDATA2 ==> CFGEXTWRITEDATA2 CFGEXTWRITEDATA2)
			(conn PCIE_3_0 CFGEXTWRITEDATA3 ==> CFGEXTWRITEDATA3 CFGEXTWRITEDATA3)
			(conn PCIE_3_0 CFGEXTWRITEDATA4 ==> CFGEXTWRITEDATA4 CFGEXTWRITEDATA4)
			(conn PCIE_3_0 CFGEXTWRITEDATA5 ==> CFGEXTWRITEDATA5 CFGEXTWRITEDATA5)
			(conn PCIE_3_0 CFGEXTWRITEDATA6 ==> CFGEXTWRITEDATA6 CFGEXTWRITEDATA6)
			(conn PCIE_3_0 CFGEXTWRITEDATA7 ==> CFGEXTWRITEDATA7 CFGEXTWRITEDATA7)
			(conn PCIE_3_0 CFGEXTWRITEDATA8 ==> CFGEXTWRITEDATA8 CFGEXTWRITEDATA8)
			(conn PCIE_3_0 CFGEXTWRITEDATA9 ==> CFGEXTWRITEDATA9 CFGEXTWRITEDATA9)
			(conn PCIE_3_0 CFGEXTWRITEDATA10 ==> CFGEXTWRITEDATA10 CFGEXTWRITEDATA10)
			(conn PCIE_3_0 CFGEXTWRITEDATA11 ==> CFGEXTWRITEDATA11 CFGEXTWRITEDATA11)
			(conn PCIE_3_0 CFGEXTWRITEDATA12 ==> CFGEXTWRITEDATA12 CFGEXTWRITEDATA12)
			(conn PCIE_3_0 CFGEXTWRITEDATA13 ==> CFGEXTWRITEDATA13 CFGEXTWRITEDATA13)
			(conn PCIE_3_0 CFGEXTWRITEDATA14 ==> CFGEXTWRITEDATA14 CFGEXTWRITEDATA14)
			(conn PCIE_3_0 CFGEXTWRITEDATA15 ==> CFGEXTWRITEDATA15 CFGEXTWRITEDATA15)
			(conn PCIE_3_0 CFGEXTWRITEDATA16 ==> CFGEXTWRITEDATA16 CFGEXTWRITEDATA16)
			(conn PCIE_3_0 CFGEXTWRITEDATA17 ==> CFGEXTWRITEDATA17 CFGEXTWRITEDATA17)
			(conn PCIE_3_0 CFGEXTWRITEDATA18 ==> CFGEXTWRITEDATA18 CFGEXTWRITEDATA18)
			(conn PCIE_3_0 CFGEXTWRITEDATA19 ==> CFGEXTWRITEDATA19 CFGEXTWRITEDATA19)
			(conn PCIE_3_0 CFGEXTWRITEDATA20 ==> CFGEXTWRITEDATA20 CFGEXTWRITEDATA20)
			(conn PCIE_3_0 CFGEXTWRITEDATA21 ==> CFGEXTWRITEDATA21 CFGEXTWRITEDATA21)
			(conn PCIE_3_0 CFGEXTWRITEDATA22 ==> CFGEXTWRITEDATA22 CFGEXTWRITEDATA22)
			(conn PCIE_3_0 CFGEXTWRITEDATA23 ==> CFGEXTWRITEDATA23 CFGEXTWRITEDATA23)
			(conn PCIE_3_0 CFGEXTWRITEDATA24 ==> CFGEXTWRITEDATA24 CFGEXTWRITEDATA24)
			(conn PCIE_3_0 CFGEXTWRITEDATA25 ==> CFGEXTWRITEDATA25 CFGEXTWRITEDATA25)
			(conn PCIE_3_0 CFGEXTWRITEDATA26 ==> CFGEXTWRITEDATA26 CFGEXTWRITEDATA26)
			(conn PCIE_3_0 CFGEXTWRITEDATA27 ==> CFGEXTWRITEDATA27 CFGEXTWRITEDATA27)
			(conn PCIE_3_0 CFGEXTWRITEDATA28 ==> CFGEXTWRITEDATA28 CFGEXTWRITEDATA28)
			(conn PCIE_3_0 CFGEXTWRITEDATA29 ==> CFGEXTWRITEDATA29 CFGEXTWRITEDATA29)
			(conn PCIE_3_0 CFGEXTWRITEDATA30 ==> CFGEXTWRITEDATA30 CFGEXTWRITEDATA30)
			(conn PCIE_3_0 CFGEXTWRITEDATA31 ==> CFGEXTWRITEDATA31 CFGEXTWRITEDATA31)
			(conn PCIE_3_0 CFGEXTWRITERECEIVED ==> CFGEXTWRITERECEIVED CFGEXTWRITERECEIVED)
			(conn PCIE_3_0 CFGFCCPLD0 ==> CFGFCCPLD0 CFGFCCPLD0)
			(conn PCIE_3_0 CFGFCCPLD1 ==> CFGFCCPLD1 CFGFCCPLD1)
			(conn PCIE_3_0 CFGFCCPLD2 ==> CFGFCCPLD2 CFGFCCPLD2)
			(conn PCIE_3_0 CFGFCCPLD3 ==> CFGFCCPLD3 CFGFCCPLD3)
			(conn PCIE_3_0 CFGFCCPLD4 ==> CFGFCCPLD4 CFGFCCPLD4)
			(conn PCIE_3_0 CFGFCCPLD5 ==> CFGFCCPLD5 CFGFCCPLD5)
			(conn PCIE_3_0 CFGFCCPLD6 ==> CFGFCCPLD6 CFGFCCPLD6)
			(conn PCIE_3_0 CFGFCCPLD7 ==> CFGFCCPLD7 CFGFCCPLD7)
			(conn PCIE_3_0 CFGFCCPLD8 ==> CFGFCCPLD8 CFGFCCPLD8)
			(conn PCIE_3_0 CFGFCCPLD9 ==> CFGFCCPLD9 CFGFCCPLD9)
			(conn PCIE_3_0 CFGFCCPLD10 ==> CFGFCCPLD10 CFGFCCPLD10)
			(conn PCIE_3_0 CFGFCCPLD11 ==> CFGFCCPLD11 CFGFCCPLD11)
			(conn PCIE_3_0 CFGFCCPLH0 ==> CFGFCCPLH0 CFGFCCPLH0)
			(conn PCIE_3_0 CFGFCCPLH1 ==> CFGFCCPLH1 CFGFCCPLH1)
			(conn PCIE_3_0 CFGFCCPLH2 ==> CFGFCCPLH2 CFGFCCPLH2)
			(conn PCIE_3_0 CFGFCCPLH3 ==> CFGFCCPLH3 CFGFCCPLH3)
			(conn PCIE_3_0 CFGFCCPLH4 ==> CFGFCCPLH4 CFGFCCPLH4)
			(conn PCIE_3_0 CFGFCCPLH5 ==> CFGFCCPLH5 CFGFCCPLH5)
			(conn PCIE_3_0 CFGFCCPLH6 ==> CFGFCCPLH6 CFGFCCPLH6)
			(conn PCIE_3_0 CFGFCCPLH7 ==> CFGFCCPLH7 CFGFCCPLH7)
			(conn PCIE_3_0 CFGFCNPD0 ==> CFGFCNPD0 CFGFCNPD0)
			(conn PCIE_3_0 CFGFCNPD1 ==> CFGFCNPD1 CFGFCNPD1)
			(conn PCIE_3_0 CFGFCNPD2 ==> CFGFCNPD2 CFGFCNPD2)
			(conn PCIE_3_0 CFGFCNPD3 ==> CFGFCNPD3 CFGFCNPD3)
			(conn PCIE_3_0 CFGFCNPD4 ==> CFGFCNPD4 CFGFCNPD4)
			(conn PCIE_3_0 CFGFCNPD5 ==> CFGFCNPD5 CFGFCNPD5)
			(conn PCIE_3_0 CFGFCNPD6 ==> CFGFCNPD6 CFGFCNPD6)
			(conn PCIE_3_0 CFGFCNPD7 ==> CFGFCNPD7 CFGFCNPD7)
			(conn PCIE_3_0 CFGFCNPD8 ==> CFGFCNPD8 CFGFCNPD8)
			(conn PCIE_3_0 CFGFCNPD9 ==> CFGFCNPD9 CFGFCNPD9)
			(conn PCIE_3_0 CFGFCNPD10 ==> CFGFCNPD10 CFGFCNPD10)
			(conn PCIE_3_0 CFGFCNPD11 ==> CFGFCNPD11 CFGFCNPD11)
			(conn PCIE_3_0 CFGFCNPH0 ==> CFGFCNPH0 CFGFCNPH0)
			(conn PCIE_3_0 CFGFCNPH1 ==> CFGFCNPH1 CFGFCNPH1)
			(conn PCIE_3_0 CFGFCNPH2 ==> CFGFCNPH2 CFGFCNPH2)
			(conn PCIE_3_0 CFGFCNPH3 ==> CFGFCNPH3 CFGFCNPH3)
			(conn PCIE_3_0 CFGFCNPH4 ==> CFGFCNPH4 CFGFCNPH4)
			(conn PCIE_3_0 CFGFCNPH5 ==> CFGFCNPH5 CFGFCNPH5)
			(conn PCIE_3_0 CFGFCNPH6 ==> CFGFCNPH6 CFGFCNPH6)
			(conn PCIE_3_0 CFGFCNPH7 ==> CFGFCNPH7 CFGFCNPH7)
			(conn PCIE_3_0 CFGFCPD0 ==> CFGFCPD0 CFGFCPD0)
			(conn PCIE_3_0 CFGFCPD1 ==> CFGFCPD1 CFGFCPD1)
			(conn PCIE_3_0 CFGFCPD2 ==> CFGFCPD2 CFGFCPD2)
			(conn PCIE_3_0 CFGFCPD3 ==> CFGFCPD3 CFGFCPD3)
			(conn PCIE_3_0 CFGFCPD4 ==> CFGFCPD4 CFGFCPD4)
			(conn PCIE_3_0 CFGFCPD5 ==> CFGFCPD5 CFGFCPD5)
			(conn PCIE_3_0 CFGFCPD6 ==> CFGFCPD6 CFGFCPD6)
			(conn PCIE_3_0 CFGFCPD7 ==> CFGFCPD7 CFGFCPD7)
			(conn PCIE_3_0 CFGFCPD8 ==> CFGFCPD8 CFGFCPD8)
			(conn PCIE_3_0 CFGFCPD9 ==> CFGFCPD9 CFGFCPD9)
			(conn PCIE_3_0 CFGFCPD10 ==> CFGFCPD10 CFGFCPD10)
			(conn PCIE_3_0 CFGFCPD11 ==> CFGFCPD11 CFGFCPD11)
			(conn PCIE_3_0 CFGFCPH0 ==> CFGFCPH0 CFGFCPH0)
			(conn PCIE_3_0 CFGFCPH1 ==> CFGFCPH1 CFGFCPH1)
			(conn PCIE_3_0 CFGFCPH2 ==> CFGFCPH2 CFGFCPH2)
			(conn PCIE_3_0 CFGFCPH3 ==> CFGFCPH3 CFGFCPH3)
			(conn PCIE_3_0 CFGFCPH4 ==> CFGFCPH4 CFGFCPH4)
			(conn PCIE_3_0 CFGFCPH5 ==> CFGFCPH5 CFGFCPH5)
			(conn PCIE_3_0 CFGFCPH6 ==> CFGFCPH6 CFGFCPH6)
			(conn PCIE_3_0 CFGFCPH7 ==> CFGFCPH7 CFGFCPH7)
			(conn PCIE_3_0 CFGFLRINPROCESS0 ==> CFGFLRINPROCESS0 CFGFLRINPROCESS0)
			(conn PCIE_3_0 CFGFLRINPROCESS1 ==> CFGFLRINPROCESS1 CFGFLRINPROCESS1)
			(conn PCIE_3_0 CFGFUNCTIONPOWERSTATE0 ==> CFGFUNCTIONPOWERSTATE0 CFGFUNCTIONPOWERSTATE0)
			(conn PCIE_3_0 CFGFUNCTIONPOWERSTATE1 ==> CFGFUNCTIONPOWERSTATE1 CFGFUNCTIONPOWERSTATE1)
			(conn PCIE_3_0 CFGFUNCTIONPOWERSTATE2 ==> CFGFUNCTIONPOWERSTATE2 CFGFUNCTIONPOWERSTATE2)
			(conn PCIE_3_0 CFGFUNCTIONPOWERSTATE3 ==> CFGFUNCTIONPOWERSTATE3 CFGFUNCTIONPOWERSTATE3)
			(conn PCIE_3_0 CFGFUNCTIONPOWERSTATE4 ==> CFGFUNCTIONPOWERSTATE4 CFGFUNCTIONPOWERSTATE4)
			(conn PCIE_3_0 CFGFUNCTIONPOWERSTATE5 ==> CFGFUNCTIONPOWERSTATE5 CFGFUNCTIONPOWERSTATE5)
			(conn PCIE_3_0 CFGFUNCTIONSTATUS0 ==> CFGFUNCTIONSTATUS0 CFGFUNCTIONSTATUS0)
			(conn PCIE_3_0 CFGFUNCTIONSTATUS1 ==> CFGFUNCTIONSTATUS1 CFGFUNCTIONSTATUS1)
			(conn PCIE_3_0 CFGFUNCTIONSTATUS2 ==> CFGFUNCTIONSTATUS2 CFGFUNCTIONSTATUS2)
			(conn PCIE_3_0 CFGFUNCTIONSTATUS3 ==> CFGFUNCTIONSTATUS3 CFGFUNCTIONSTATUS3)
			(conn PCIE_3_0 CFGFUNCTIONSTATUS4 ==> CFGFUNCTIONSTATUS4 CFGFUNCTIONSTATUS4)
			(conn PCIE_3_0 CFGFUNCTIONSTATUS5 ==> CFGFUNCTIONSTATUS5 CFGFUNCTIONSTATUS5)
			(conn PCIE_3_0 CFGFUNCTIONSTATUS6 ==> CFGFUNCTIONSTATUS6 CFGFUNCTIONSTATUS6)
			(conn PCIE_3_0 CFGFUNCTIONSTATUS7 ==> CFGFUNCTIONSTATUS7 CFGFUNCTIONSTATUS7)
			(conn PCIE_3_0 CFGHOTRESETOUT ==> CFGHOTRESETOUT CFGHOTRESETOUT)
			(conn PCIE_3_0 CFGINPUTUPDATEDONE ==> CFGINPUTUPDATEDONE CFGINPUTUPDATEDONE)
			(conn PCIE_3_0 CFGINTERRUPTAOUTPUT ==> CFGINTERRUPTAOUTPUT CFGINTERRUPTAOUTPUT)
			(conn PCIE_3_0 CFGINTERRUPTBOUTPUT ==> CFGINTERRUPTBOUTPUT CFGINTERRUPTBOUTPUT)
			(conn PCIE_3_0 CFGINTERRUPTCOUTPUT ==> CFGINTERRUPTCOUTPUT CFGINTERRUPTCOUTPUT)
			(conn PCIE_3_0 CFGINTERRUPTDOUTPUT ==> CFGINTERRUPTDOUTPUT CFGINTERRUPTDOUTPUT)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA0 ==> CFGINTERRUPTMSIDATA0 CFGINTERRUPTMSIDATA0)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA1 ==> CFGINTERRUPTMSIDATA1 CFGINTERRUPTMSIDATA1)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA2 ==> CFGINTERRUPTMSIDATA2 CFGINTERRUPTMSIDATA2)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA3 ==> CFGINTERRUPTMSIDATA3 CFGINTERRUPTMSIDATA3)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA4 ==> CFGINTERRUPTMSIDATA4 CFGINTERRUPTMSIDATA4)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA5 ==> CFGINTERRUPTMSIDATA5 CFGINTERRUPTMSIDATA5)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA6 ==> CFGINTERRUPTMSIDATA6 CFGINTERRUPTMSIDATA6)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA7 ==> CFGINTERRUPTMSIDATA7 CFGINTERRUPTMSIDATA7)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA8 ==> CFGINTERRUPTMSIDATA8 CFGINTERRUPTMSIDATA8)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA9 ==> CFGINTERRUPTMSIDATA9 CFGINTERRUPTMSIDATA9)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA10 ==> CFGINTERRUPTMSIDATA10 CFGINTERRUPTMSIDATA10)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA11 ==> CFGINTERRUPTMSIDATA11 CFGINTERRUPTMSIDATA11)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA12 ==> CFGINTERRUPTMSIDATA12 CFGINTERRUPTMSIDATA12)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA13 ==> CFGINTERRUPTMSIDATA13 CFGINTERRUPTMSIDATA13)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA14 ==> CFGINTERRUPTMSIDATA14 CFGINTERRUPTMSIDATA14)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA15 ==> CFGINTERRUPTMSIDATA15 CFGINTERRUPTMSIDATA15)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA16 ==> CFGINTERRUPTMSIDATA16 CFGINTERRUPTMSIDATA16)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA17 ==> CFGINTERRUPTMSIDATA17 CFGINTERRUPTMSIDATA17)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA18 ==> CFGINTERRUPTMSIDATA18 CFGINTERRUPTMSIDATA18)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA19 ==> CFGINTERRUPTMSIDATA19 CFGINTERRUPTMSIDATA19)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA20 ==> CFGINTERRUPTMSIDATA20 CFGINTERRUPTMSIDATA20)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA21 ==> CFGINTERRUPTMSIDATA21 CFGINTERRUPTMSIDATA21)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA22 ==> CFGINTERRUPTMSIDATA22 CFGINTERRUPTMSIDATA22)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA23 ==> CFGINTERRUPTMSIDATA23 CFGINTERRUPTMSIDATA23)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA24 ==> CFGINTERRUPTMSIDATA24 CFGINTERRUPTMSIDATA24)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA25 ==> CFGINTERRUPTMSIDATA25 CFGINTERRUPTMSIDATA25)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA26 ==> CFGINTERRUPTMSIDATA26 CFGINTERRUPTMSIDATA26)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA27 ==> CFGINTERRUPTMSIDATA27 CFGINTERRUPTMSIDATA27)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA28 ==> CFGINTERRUPTMSIDATA28 CFGINTERRUPTMSIDATA28)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA29 ==> CFGINTERRUPTMSIDATA29 CFGINTERRUPTMSIDATA29)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA30 ==> CFGINTERRUPTMSIDATA30 CFGINTERRUPTMSIDATA30)
			(conn PCIE_3_0 CFGINTERRUPTMSIDATA31 ==> CFGINTERRUPTMSIDATA31 CFGINTERRUPTMSIDATA31)
			(conn PCIE_3_0 CFGINTERRUPTMSIENABLE0 ==> CFGINTERRUPTMSIENABLE0 CFGINTERRUPTMSIENABLE0)
			(conn PCIE_3_0 CFGINTERRUPTMSIENABLE1 ==> CFGINTERRUPTMSIENABLE1 CFGINTERRUPTMSIENABLE1)
			(conn PCIE_3_0 CFGINTERRUPTMSIFAIL ==> CFGINTERRUPTMSIFAIL CFGINTERRUPTMSIFAIL)
			(conn PCIE_3_0 CFGINTERRUPTMSIMASKUPDATE ==> CFGINTERRUPTMSIMASKUPDATE CFGINTERRUPTMSIMASKUPDATE)
			(conn PCIE_3_0 CFGINTERRUPTMSIMMENABLE0 ==> CFGINTERRUPTMSIMMENABLE0 CFGINTERRUPTMSIMMENABLE0)
			(conn PCIE_3_0 CFGINTERRUPTMSIMMENABLE1 ==> CFGINTERRUPTMSIMMENABLE1 CFGINTERRUPTMSIMMENABLE1)
			(conn PCIE_3_0 CFGINTERRUPTMSIMMENABLE2 ==> CFGINTERRUPTMSIMMENABLE2 CFGINTERRUPTMSIMMENABLE2)
			(conn PCIE_3_0 CFGINTERRUPTMSIMMENABLE3 ==> CFGINTERRUPTMSIMMENABLE3 CFGINTERRUPTMSIMMENABLE3)
			(conn PCIE_3_0 CFGINTERRUPTMSIMMENABLE4 ==> CFGINTERRUPTMSIMMENABLE4 CFGINTERRUPTMSIMMENABLE4)
			(conn PCIE_3_0 CFGINTERRUPTMSIMMENABLE5 ==> CFGINTERRUPTMSIMMENABLE5 CFGINTERRUPTMSIMMENABLE5)
			(conn PCIE_3_0 CFGINTERRUPTMSISENT ==> CFGINTERRUPTMSISENT CFGINTERRUPTMSISENT)
			(conn PCIE_3_0 CFGINTERRUPTMSIVFENABLE0 ==> CFGINTERRUPTMSIVFENABLE0 CFGINTERRUPTMSIVFENABLE0)
			(conn PCIE_3_0 CFGINTERRUPTMSIVFENABLE1 ==> CFGINTERRUPTMSIVFENABLE1 CFGINTERRUPTMSIVFENABLE1)
			(conn PCIE_3_0 CFGINTERRUPTMSIVFENABLE2 ==> CFGINTERRUPTMSIVFENABLE2 CFGINTERRUPTMSIVFENABLE2)
			(conn PCIE_3_0 CFGINTERRUPTMSIVFENABLE3 ==> CFGINTERRUPTMSIVFENABLE3 CFGINTERRUPTMSIVFENABLE3)
			(conn PCIE_3_0 CFGINTERRUPTMSIVFENABLE4 ==> CFGINTERRUPTMSIVFENABLE4 CFGINTERRUPTMSIVFENABLE4)
			(conn PCIE_3_0 CFGINTERRUPTMSIVFENABLE5 ==> CFGINTERRUPTMSIVFENABLE5 CFGINTERRUPTMSIVFENABLE5)
			(conn PCIE_3_0 CFGINTERRUPTMSIXENABLE0 ==> CFGINTERRUPTMSIXENABLE0 CFGINTERRUPTMSIXENABLE0)
			(conn PCIE_3_0 CFGINTERRUPTMSIXENABLE1 ==> CFGINTERRUPTMSIXENABLE1 CFGINTERRUPTMSIXENABLE1)
			(conn PCIE_3_0 CFGINTERRUPTMSIXFAIL ==> CFGINTERRUPTMSIXFAIL CFGINTERRUPTMSIXFAIL)
			(conn PCIE_3_0 CFGINTERRUPTMSIXMASK0 ==> CFGINTERRUPTMSIXMASK0 CFGINTERRUPTMSIXMASK0)
			(conn PCIE_3_0 CFGINTERRUPTMSIXMASK1 ==> CFGINTERRUPTMSIXMASK1 CFGINTERRUPTMSIXMASK1)
			(conn PCIE_3_0 CFGINTERRUPTMSIXSENT ==> CFGINTERRUPTMSIXSENT CFGINTERRUPTMSIXSENT)
			(conn PCIE_3_0 CFGINTERRUPTMSIXVFENABLE0 ==> CFGINTERRUPTMSIXVFENABLE0 CFGINTERRUPTMSIXVFENABLE0)
			(conn PCIE_3_0 CFGINTERRUPTMSIXVFENABLE1 ==> CFGINTERRUPTMSIXVFENABLE1 CFGINTERRUPTMSIXVFENABLE1)
			(conn PCIE_3_0 CFGINTERRUPTMSIXVFENABLE2 ==> CFGINTERRUPTMSIXVFENABLE2 CFGINTERRUPTMSIXVFENABLE2)
			(conn PCIE_3_0 CFGINTERRUPTMSIXVFENABLE3 ==> CFGINTERRUPTMSIXVFENABLE3 CFGINTERRUPTMSIXVFENABLE3)
			(conn PCIE_3_0 CFGINTERRUPTMSIXVFENABLE4 ==> CFGINTERRUPTMSIXVFENABLE4 CFGINTERRUPTMSIXVFENABLE4)
			(conn PCIE_3_0 CFGINTERRUPTMSIXVFENABLE5 ==> CFGINTERRUPTMSIXVFENABLE5 CFGINTERRUPTMSIXVFENABLE5)
			(conn PCIE_3_0 CFGINTERRUPTMSIXVFMASK0 ==> CFGINTERRUPTMSIXVFMASK0 CFGINTERRUPTMSIXVFMASK0)
			(conn PCIE_3_0 CFGINTERRUPTMSIXVFMASK1 ==> CFGINTERRUPTMSIXVFMASK1 CFGINTERRUPTMSIXVFMASK1)
			(conn PCIE_3_0 CFGINTERRUPTMSIXVFMASK2 ==> CFGINTERRUPTMSIXVFMASK2 CFGINTERRUPTMSIXVFMASK2)
			(conn PCIE_3_0 CFGINTERRUPTMSIXVFMASK3 ==> CFGINTERRUPTMSIXVFMASK3 CFGINTERRUPTMSIXVFMASK3)
			(conn PCIE_3_0 CFGINTERRUPTMSIXVFMASK4 ==> CFGINTERRUPTMSIXVFMASK4 CFGINTERRUPTMSIXVFMASK4)
			(conn PCIE_3_0 CFGINTERRUPTMSIXVFMASK5 ==> CFGINTERRUPTMSIXVFMASK5 CFGINTERRUPTMSIXVFMASK5)
			(conn PCIE_3_0 CFGINTERRUPTSENT ==> CFGINTERRUPTSENT CFGINTERRUPTSENT)
			(conn PCIE_3_0 CFGLINKPOWERSTATE0 ==> CFGLINKPOWERSTATE0 CFGLINKPOWERSTATE0)
			(conn PCIE_3_0 CFGLINKPOWERSTATE1 ==> CFGLINKPOWERSTATE1 CFGLINKPOWERSTATE1)
			(conn PCIE_3_0 CFGLOCALERROR ==> CFGLOCALERROR CFGLOCALERROR)
			(conn PCIE_3_0 CFGLTRENABLE ==> CFGLTRENABLE CFGLTRENABLE)
			(conn PCIE_3_0 CFGLTSSMSTATE0 ==> CFGLTSSMSTATE0 CFGLTSSMSTATE0)
			(conn PCIE_3_0 CFGLTSSMSTATE1 ==> CFGLTSSMSTATE1 CFGLTSSMSTATE1)
			(conn PCIE_3_0 CFGLTSSMSTATE2 ==> CFGLTSSMSTATE2 CFGLTSSMSTATE2)
			(conn PCIE_3_0 CFGLTSSMSTATE3 ==> CFGLTSSMSTATE3 CFGLTSSMSTATE3)
			(conn PCIE_3_0 CFGLTSSMSTATE4 ==> CFGLTSSMSTATE4 CFGLTSSMSTATE4)
			(conn PCIE_3_0 CFGLTSSMSTATE5 ==> CFGLTSSMSTATE5 CFGLTSSMSTATE5)
			(conn PCIE_3_0 CFGMAXPAYLOAD0 ==> CFGMAXPAYLOAD0 CFGMAXPAYLOAD0)
			(conn PCIE_3_0 CFGMAXPAYLOAD1 ==> CFGMAXPAYLOAD1 CFGMAXPAYLOAD1)
			(conn PCIE_3_0 CFGMAXPAYLOAD2 ==> CFGMAXPAYLOAD2 CFGMAXPAYLOAD2)
			(conn PCIE_3_0 CFGMAXREADREQ0 ==> CFGMAXREADREQ0 CFGMAXREADREQ0)
			(conn PCIE_3_0 CFGMAXREADREQ1 ==> CFGMAXREADREQ1 CFGMAXREADREQ1)
			(conn PCIE_3_0 CFGMAXREADREQ2 ==> CFGMAXREADREQ2 CFGMAXREADREQ2)
			(conn PCIE_3_0 CFGMCUPDATEDONE ==> CFGMCUPDATEDONE CFGMCUPDATEDONE)
			(conn PCIE_3_0 CFGMGMTREADDATA0 ==> CFGMGMTREADDATA0 CFGMGMTREADDATA0)
			(conn PCIE_3_0 CFGMGMTREADDATA1 ==> CFGMGMTREADDATA1 CFGMGMTREADDATA1)
			(conn PCIE_3_0 CFGMGMTREADDATA2 ==> CFGMGMTREADDATA2 CFGMGMTREADDATA2)
			(conn PCIE_3_0 CFGMGMTREADDATA3 ==> CFGMGMTREADDATA3 CFGMGMTREADDATA3)
			(conn PCIE_3_0 CFGMGMTREADDATA4 ==> CFGMGMTREADDATA4 CFGMGMTREADDATA4)
			(conn PCIE_3_0 CFGMGMTREADDATA5 ==> CFGMGMTREADDATA5 CFGMGMTREADDATA5)
			(conn PCIE_3_0 CFGMGMTREADDATA6 ==> CFGMGMTREADDATA6 CFGMGMTREADDATA6)
			(conn PCIE_3_0 CFGMGMTREADDATA7 ==> CFGMGMTREADDATA7 CFGMGMTREADDATA7)
			(conn PCIE_3_0 CFGMGMTREADDATA8 ==> CFGMGMTREADDATA8 CFGMGMTREADDATA8)
			(conn PCIE_3_0 CFGMGMTREADDATA9 ==> CFGMGMTREADDATA9 CFGMGMTREADDATA9)
			(conn PCIE_3_0 CFGMGMTREADDATA10 ==> CFGMGMTREADDATA10 CFGMGMTREADDATA10)
			(conn PCIE_3_0 CFGMGMTREADDATA11 ==> CFGMGMTREADDATA11 CFGMGMTREADDATA11)
			(conn PCIE_3_0 CFGMGMTREADDATA12 ==> CFGMGMTREADDATA12 CFGMGMTREADDATA12)
			(conn PCIE_3_0 CFGMGMTREADDATA13 ==> CFGMGMTREADDATA13 CFGMGMTREADDATA13)
			(conn PCIE_3_0 CFGMGMTREADDATA14 ==> CFGMGMTREADDATA14 CFGMGMTREADDATA14)
			(conn PCIE_3_0 CFGMGMTREADDATA15 ==> CFGMGMTREADDATA15 CFGMGMTREADDATA15)
			(conn PCIE_3_0 CFGMGMTREADDATA16 ==> CFGMGMTREADDATA16 CFGMGMTREADDATA16)
			(conn PCIE_3_0 CFGMGMTREADDATA17 ==> CFGMGMTREADDATA17 CFGMGMTREADDATA17)
			(conn PCIE_3_0 CFGMGMTREADDATA18 ==> CFGMGMTREADDATA18 CFGMGMTREADDATA18)
			(conn PCIE_3_0 CFGMGMTREADDATA19 ==> CFGMGMTREADDATA19 CFGMGMTREADDATA19)
			(conn PCIE_3_0 CFGMGMTREADDATA20 ==> CFGMGMTREADDATA20 CFGMGMTREADDATA20)
			(conn PCIE_3_0 CFGMGMTREADDATA21 ==> CFGMGMTREADDATA21 CFGMGMTREADDATA21)
			(conn PCIE_3_0 CFGMGMTREADDATA22 ==> CFGMGMTREADDATA22 CFGMGMTREADDATA22)
			(conn PCIE_3_0 CFGMGMTREADDATA23 ==> CFGMGMTREADDATA23 CFGMGMTREADDATA23)
			(conn PCIE_3_0 CFGMGMTREADDATA24 ==> CFGMGMTREADDATA24 CFGMGMTREADDATA24)
			(conn PCIE_3_0 CFGMGMTREADDATA25 ==> CFGMGMTREADDATA25 CFGMGMTREADDATA25)
			(conn PCIE_3_0 CFGMGMTREADDATA26 ==> CFGMGMTREADDATA26 CFGMGMTREADDATA26)
			(conn PCIE_3_0 CFGMGMTREADDATA27 ==> CFGMGMTREADDATA27 CFGMGMTREADDATA27)
			(conn PCIE_3_0 CFGMGMTREADDATA28 ==> CFGMGMTREADDATA28 CFGMGMTREADDATA28)
			(conn PCIE_3_0 CFGMGMTREADDATA29 ==> CFGMGMTREADDATA29 CFGMGMTREADDATA29)
			(conn PCIE_3_0 CFGMGMTREADDATA30 ==> CFGMGMTREADDATA30 CFGMGMTREADDATA30)
			(conn PCIE_3_0 CFGMGMTREADDATA31 ==> CFGMGMTREADDATA31 CFGMGMTREADDATA31)
			(conn PCIE_3_0 CFGMGMTREADWRITEDONE ==> CFGMGMTREADWRITEDONE CFGMGMTREADWRITEDONE)
			(conn PCIE_3_0 CFGMSGRECEIVED ==> CFGMSGRECEIVED CFGMSGRECEIVED)
			(conn PCIE_3_0 CFGMSGRECEIVEDDATA0 ==> CFGMSGRECEIVEDDATA0 CFGMSGRECEIVEDDATA0)
			(conn PCIE_3_0 CFGMSGRECEIVEDDATA1 ==> CFGMSGRECEIVEDDATA1 CFGMSGRECEIVEDDATA1)
			(conn PCIE_3_0 CFGMSGRECEIVEDDATA2 ==> CFGMSGRECEIVEDDATA2 CFGMSGRECEIVEDDATA2)
			(conn PCIE_3_0 CFGMSGRECEIVEDDATA3 ==> CFGMSGRECEIVEDDATA3 CFGMSGRECEIVEDDATA3)
			(conn PCIE_3_0 CFGMSGRECEIVEDDATA4 ==> CFGMSGRECEIVEDDATA4 CFGMSGRECEIVEDDATA4)
			(conn PCIE_3_0 CFGMSGRECEIVEDDATA5 ==> CFGMSGRECEIVEDDATA5 CFGMSGRECEIVEDDATA5)
			(conn PCIE_3_0 CFGMSGRECEIVEDDATA6 ==> CFGMSGRECEIVEDDATA6 CFGMSGRECEIVEDDATA6)
			(conn PCIE_3_0 CFGMSGRECEIVEDDATA7 ==> CFGMSGRECEIVEDDATA7 CFGMSGRECEIVEDDATA7)
			(conn PCIE_3_0 CFGMSGRECEIVEDTYPE0 ==> CFGMSGRECEIVEDTYPE0 CFGMSGRECEIVEDTYPE0)
			(conn PCIE_3_0 CFGMSGRECEIVEDTYPE1 ==> CFGMSGRECEIVEDTYPE1 CFGMSGRECEIVEDTYPE1)
			(conn PCIE_3_0 CFGMSGRECEIVEDTYPE2 ==> CFGMSGRECEIVEDTYPE2 CFGMSGRECEIVEDTYPE2)
			(conn PCIE_3_0 CFGMSGRECEIVEDTYPE3 ==> CFGMSGRECEIVEDTYPE3 CFGMSGRECEIVEDTYPE3)
			(conn PCIE_3_0 CFGMSGRECEIVEDTYPE4 ==> CFGMSGRECEIVEDTYPE4 CFGMSGRECEIVEDTYPE4)
			(conn PCIE_3_0 CFGMSGTRANSMITDONE ==> CFGMSGTRANSMITDONE CFGMSGTRANSMITDONE)
			(conn PCIE_3_0 CFGNEGOTIATEDWIDTH0 ==> CFGNEGOTIATEDWIDTH0 CFGNEGOTIATEDWIDTH0)
			(conn PCIE_3_0 CFGNEGOTIATEDWIDTH1 ==> CFGNEGOTIATEDWIDTH1 CFGNEGOTIATEDWIDTH1)
			(conn PCIE_3_0 CFGNEGOTIATEDWIDTH2 ==> CFGNEGOTIATEDWIDTH2 CFGNEGOTIATEDWIDTH2)
			(conn PCIE_3_0 CFGNEGOTIATEDWIDTH3 ==> CFGNEGOTIATEDWIDTH3 CFGNEGOTIATEDWIDTH3)
			(conn PCIE_3_0 CFGOBFFENABLE0 ==> CFGOBFFENABLE0 CFGOBFFENABLE0)
			(conn PCIE_3_0 CFGOBFFENABLE1 ==> CFGOBFFENABLE1 CFGOBFFENABLE1)
			(conn PCIE_3_0 CFGPERFUNCSTATUSDATA0 ==> CFGPERFUNCSTATUSDATA0 CFGPERFUNCSTATUSDATA0)
			(conn PCIE_3_0 CFGPERFUNCSTATUSDATA1 ==> CFGPERFUNCSTATUSDATA1 CFGPERFUNCSTATUSDATA1)
			(conn PCIE_3_0 CFGPERFUNCSTATUSDATA2 ==> CFGPERFUNCSTATUSDATA2 CFGPERFUNCSTATUSDATA2)
			(conn PCIE_3_0 CFGPERFUNCSTATUSDATA3 ==> CFGPERFUNCSTATUSDATA3 CFGPERFUNCSTATUSDATA3)
			(conn PCIE_3_0 CFGPERFUNCSTATUSDATA4 ==> CFGPERFUNCSTATUSDATA4 CFGPERFUNCSTATUSDATA4)
			(conn PCIE_3_0 CFGPERFUNCSTATUSDATA5 ==> CFGPERFUNCSTATUSDATA5 CFGPERFUNCSTATUSDATA5)
			(conn PCIE_3_0 CFGPERFUNCSTATUSDATA6 ==> CFGPERFUNCSTATUSDATA6 CFGPERFUNCSTATUSDATA6)
			(conn PCIE_3_0 CFGPERFUNCSTATUSDATA7 ==> CFGPERFUNCSTATUSDATA7 CFGPERFUNCSTATUSDATA7)
			(conn PCIE_3_0 CFGPERFUNCSTATUSDATA8 ==> CFGPERFUNCSTATUSDATA8 CFGPERFUNCSTATUSDATA8)
			(conn PCIE_3_0 CFGPERFUNCSTATUSDATA9 ==> CFGPERFUNCSTATUSDATA9 CFGPERFUNCSTATUSDATA9)
			(conn PCIE_3_0 CFGPERFUNCSTATUSDATA10 ==> CFGPERFUNCSTATUSDATA10 CFGPERFUNCSTATUSDATA10)
			(conn PCIE_3_0 CFGPERFUNCSTATUSDATA11 ==> CFGPERFUNCSTATUSDATA11 CFGPERFUNCSTATUSDATA11)
			(conn PCIE_3_0 CFGPERFUNCSTATUSDATA12 ==> CFGPERFUNCSTATUSDATA12 CFGPERFUNCSTATUSDATA12)
			(conn PCIE_3_0 CFGPERFUNCSTATUSDATA13 ==> CFGPERFUNCSTATUSDATA13 CFGPERFUNCSTATUSDATA13)
			(conn PCIE_3_0 CFGPERFUNCSTATUSDATA14 ==> CFGPERFUNCSTATUSDATA14 CFGPERFUNCSTATUSDATA14)
			(conn PCIE_3_0 CFGPERFUNCSTATUSDATA15 ==> CFGPERFUNCSTATUSDATA15 CFGPERFUNCSTATUSDATA15)
			(conn PCIE_3_0 CFGPERFUNCTIONUPDATEDONE ==> CFGPERFUNCTIONUPDATEDONE CFGPERFUNCTIONUPDATEDONE)
			(conn PCIE_3_0 CFGPHYLINKDOWN ==> CFGPHYLINKDOWN CFGPHYLINKDOWN)
			(conn PCIE_3_0 CFGPHYLINKSTATUS0 ==> CFGPHYLINKSTATUS0 CFGPHYLINKSTATUS0)
			(conn PCIE_3_0 CFGPHYLINKSTATUS1 ==> CFGPHYLINKSTATUS1 CFGPHYLINKSTATUS1)
			(conn PCIE_3_0 CFGPLSTATUSCHANGE ==> CFGPLSTATUSCHANGE CFGPLSTATUSCHANGE)
			(conn PCIE_3_0 CFGPOWERSTATECHANGEINTERRUPT ==> CFGPOWERSTATECHANGEINTERRUPT CFGPOWERSTATECHANGEINTERRUPT)
			(conn PCIE_3_0 CFGRCBSTATUS0 ==> CFGRCBSTATUS0 CFGRCBSTATUS0)
			(conn PCIE_3_0 CFGRCBSTATUS1 ==> CFGRCBSTATUS1 CFGRCBSTATUS1)
			(conn PCIE_3_0 CFGTPHFUNCTIONNUM0 ==> CFGTPHFUNCTIONNUM0 CFGTPHFUNCTIONNUM0)
			(conn PCIE_3_0 CFGTPHFUNCTIONNUM1 ==> CFGTPHFUNCTIONNUM1 CFGTPHFUNCTIONNUM1)
			(conn PCIE_3_0 CFGTPHFUNCTIONNUM2 ==> CFGTPHFUNCTIONNUM2 CFGTPHFUNCTIONNUM2)
			(conn PCIE_3_0 CFGTPHREQUESTERENABLE0 ==> CFGTPHREQUESTERENABLE0 CFGTPHREQUESTERENABLE0)
			(conn PCIE_3_0 CFGTPHREQUESTERENABLE1 ==> CFGTPHREQUESTERENABLE1 CFGTPHREQUESTERENABLE1)
			(conn PCIE_3_0 CFGTPHSTMODE0 ==> CFGTPHSTMODE0 CFGTPHSTMODE0)
			(conn PCIE_3_0 CFGTPHSTMODE1 ==> CFGTPHSTMODE1 CFGTPHSTMODE1)
			(conn PCIE_3_0 CFGTPHSTMODE2 ==> CFGTPHSTMODE2 CFGTPHSTMODE2)
			(conn PCIE_3_0 CFGTPHSTMODE3 ==> CFGTPHSTMODE3 CFGTPHSTMODE3)
			(conn PCIE_3_0 CFGTPHSTMODE4 ==> CFGTPHSTMODE4 CFGTPHSTMODE4)
			(conn PCIE_3_0 CFGTPHSTMODE5 ==> CFGTPHSTMODE5 CFGTPHSTMODE5)
			(conn PCIE_3_0 CFGTPHSTTADDRESS0 ==> CFGTPHSTTADDRESS0 CFGTPHSTTADDRESS0)
			(conn PCIE_3_0 CFGTPHSTTADDRESS1 ==> CFGTPHSTTADDRESS1 CFGTPHSTTADDRESS1)
			(conn PCIE_3_0 CFGTPHSTTADDRESS2 ==> CFGTPHSTTADDRESS2 CFGTPHSTTADDRESS2)
			(conn PCIE_3_0 CFGTPHSTTADDRESS3 ==> CFGTPHSTTADDRESS3 CFGTPHSTTADDRESS3)
			(conn PCIE_3_0 CFGTPHSTTADDRESS4 ==> CFGTPHSTTADDRESS4 CFGTPHSTTADDRESS4)
			(conn PCIE_3_0 CFGTPHSTTREADENABLE ==> CFGTPHSTTREADENABLE CFGTPHSTTREADENABLE)
			(conn PCIE_3_0 CFGTPHSTTWRITEBYTEVALID0 ==> CFGTPHSTTWRITEBYTEVALID0 CFGTPHSTTWRITEBYTEVALID0)
			(conn PCIE_3_0 CFGTPHSTTWRITEBYTEVALID1 ==> CFGTPHSTTWRITEBYTEVALID1 CFGTPHSTTWRITEBYTEVALID1)
			(conn PCIE_3_0 CFGTPHSTTWRITEBYTEVALID2 ==> CFGTPHSTTWRITEBYTEVALID2 CFGTPHSTTWRITEBYTEVALID2)
			(conn PCIE_3_0 CFGTPHSTTWRITEBYTEVALID3 ==> CFGTPHSTTWRITEBYTEVALID3 CFGTPHSTTWRITEBYTEVALID3)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA0 ==> CFGTPHSTTWRITEDATA0 CFGTPHSTTWRITEDATA0)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA1 ==> CFGTPHSTTWRITEDATA1 CFGTPHSTTWRITEDATA1)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA2 ==> CFGTPHSTTWRITEDATA2 CFGTPHSTTWRITEDATA2)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA3 ==> CFGTPHSTTWRITEDATA3 CFGTPHSTTWRITEDATA3)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA4 ==> CFGTPHSTTWRITEDATA4 CFGTPHSTTWRITEDATA4)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA5 ==> CFGTPHSTTWRITEDATA5 CFGTPHSTTWRITEDATA5)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA6 ==> CFGTPHSTTWRITEDATA6 CFGTPHSTTWRITEDATA6)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA7 ==> CFGTPHSTTWRITEDATA7 CFGTPHSTTWRITEDATA7)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA8 ==> CFGTPHSTTWRITEDATA8 CFGTPHSTTWRITEDATA8)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA9 ==> CFGTPHSTTWRITEDATA9 CFGTPHSTTWRITEDATA9)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA10 ==> CFGTPHSTTWRITEDATA10 CFGTPHSTTWRITEDATA10)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA11 ==> CFGTPHSTTWRITEDATA11 CFGTPHSTTWRITEDATA11)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA12 ==> CFGTPHSTTWRITEDATA12 CFGTPHSTTWRITEDATA12)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA13 ==> CFGTPHSTTWRITEDATA13 CFGTPHSTTWRITEDATA13)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA14 ==> CFGTPHSTTWRITEDATA14 CFGTPHSTTWRITEDATA14)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA15 ==> CFGTPHSTTWRITEDATA15 CFGTPHSTTWRITEDATA15)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA16 ==> CFGTPHSTTWRITEDATA16 CFGTPHSTTWRITEDATA16)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA17 ==> CFGTPHSTTWRITEDATA17 CFGTPHSTTWRITEDATA17)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA18 ==> CFGTPHSTTWRITEDATA18 CFGTPHSTTWRITEDATA18)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA19 ==> CFGTPHSTTWRITEDATA19 CFGTPHSTTWRITEDATA19)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA20 ==> CFGTPHSTTWRITEDATA20 CFGTPHSTTWRITEDATA20)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA21 ==> CFGTPHSTTWRITEDATA21 CFGTPHSTTWRITEDATA21)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA22 ==> CFGTPHSTTWRITEDATA22 CFGTPHSTTWRITEDATA22)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA23 ==> CFGTPHSTTWRITEDATA23 CFGTPHSTTWRITEDATA23)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA24 ==> CFGTPHSTTWRITEDATA24 CFGTPHSTTWRITEDATA24)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA25 ==> CFGTPHSTTWRITEDATA25 CFGTPHSTTWRITEDATA25)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA26 ==> CFGTPHSTTWRITEDATA26 CFGTPHSTTWRITEDATA26)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA27 ==> CFGTPHSTTWRITEDATA27 CFGTPHSTTWRITEDATA27)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA28 ==> CFGTPHSTTWRITEDATA28 CFGTPHSTTWRITEDATA28)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA29 ==> CFGTPHSTTWRITEDATA29 CFGTPHSTTWRITEDATA29)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA30 ==> CFGTPHSTTWRITEDATA30 CFGTPHSTTWRITEDATA30)
			(conn PCIE_3_0 CFGTPHSTTWRITEDATA31 ==> CFGTPHSTTWRITEDATA31 CFGTPHSTTWRITEDATA31)
			(conn PCIE_3_0 CFGTPHSTTWRITEENABLE ==> CFGTPHSTTWRITEENABLE CFGTPHSTTWRITEENABLE)
			(conn PCIE_3_0 CFGVFFLRINPROCESS0 ==> CFGVFFLRINPROCESS0 CFGVFFLRINPROCESS0)
			(conn PCIE_3_0 CFGVFFLRINPROCESS1 ==> CFGVFFLRINPROCESS1 CFGVFFLRINPROCESS1)
			(conn PCIE_3_0 CFGVFFLRINPROCESS2 ==> CFGVFFLRINPROCESS2 CFGVFFLRINPROCESS2)
			(conn PCIE_3_0 CFGVFFLRINPROCESS3 ==> CFGVFFLRINPROCESS3 CFGVFFLRINPROCESS3)
			(conn PCIE_3_0 CFGVFFLRINPROCESS4 ==> CFGVFFLRINPROCESS4 CFGVFFLRINPROCESS4)
			(conn PCIE_3_0 CFGVFFLRINPROCESS5 ==> CFGVFFLRINPROCESS5 CFGVFFLRINPROCESS5)
			(conn PCIE_3_0 CFGVFPOWERSTATE0 ==> CFGVFPOWERSTATE0 CFGVFPOWERSTATE0)
			(conn PCIE_3_0 CFGVFPOWERSTATE1 ==> CFGVFPOWERSTATE1 CFGVFPOWERSTATE1)
			(conn PCIE_3_0 CFGVFPOWERSTATE2 ==> CFGVFPOWERSTATE2 CFGVFPOWERSTATE2)
			(conn PCIE_3_0 CFGVFPOWERSTATE3 ==> CFGVFPOWERSTATE3 CFGVFPOWERSTATE3)
			(conn PCIE_3_0 CFGVFPOWERSTATE4 ==> CFGVFPOWERSTATE4 CFGVFPOWERSTATE4)
			(conn PCIE_3_0 CFGVFPOWERSTATE5 ==> CFGVFPOWERSTATE5 CFGVFPOWERSTATE5)
			(conn PCIE_3_0 CFGVFPOWERSTATE6 ==> CFGVFPOWERSTATE6 CFGVFPOWERSTATE6)
			(conn PCIE_3_0 CFGVFPOWERSTATE7 ==> CFGVFPOWERSTATE7 CFGVFPOWERSTATE7)
			(conn PCIE_3_0 CFGVFPOWERSTATE8 ==> CFGVFPOWERSTATE8 CFGVFPOWERSTATE8)
			(conn PCIE_3_0 CFGVFPOWERSTATE9 ==> CFGVFPOWERSTATE9 CFGVFPOWERSTATE9)
			(conn PCIE_3_0 CFGVFPOWERSTATE10 ==> CFGVFPOWERSTATE10 CFGVFPOWERSTATE10)
			(conn PCIE_3_0 CFGVFPOWERSTATE11 ==> CFGVFPOWERSTATE11 CFGVFPOWERSTATE11)
			(conn PCIE_3_0 CFGVFPOWERSTATE12 ==> CFGVFPOWERSTATE12 CFGVFPOWERSTATE12)
			(conn PCIE_3_0 CFGVFPOWERSTATE13 ==> CFGVFPOWERSTATE13 CFGVFPOWERSTATE13)
			(conn PCIE_3_0 CFGVFPOWERSTATE14 ==> CFGVFPOWERSTATE14 CFGVFPOWERSTATE14)
			(conn PCIE_3_0 CFGVFPOWERSTATE15 ==> CFGVFPOWERSTATE15 CFGVFPOWERSTATE15)
			(conn PCIE_3_0 CFGVFPOWERSTATE16 ==> CFGVFPOWERSTATE16 CFGVFPOWERSTATE16)
			(conn PCIE_3_0 CFGVFPOWERSTATE17 ==> CFGVFPOWERSTATE17 CFGVFPOWERSTATE17)
			(conn PCIE_3_0 CFGVFSTATUS0 ==> CFGVFSTATUS0 CFGVFSTATUS0)
			(conn PCIE_3_0 CFGVFSTATUS1 ==> CFGVFSTATUS1 CFGVFSTATUS1)
			(conn PCIE_3_0 CFGVFSTATUS2 ==> CFGVFSTATUS2 CFGVFSTATUS2)
			(conn PCIE_3_0 CFGVFSTATUS3 ==> CFGVFSTATUS3 CFGVFSTATUS3)
			(conn PCIE_3_0 CFGVFSTATUS4 ==> CFGVFSTATUS4 CFGVFSTATUS4)
			(conn PCIE_3_0 CFGVFSTATUS5 ==> CFGVFSTATUS5 CFGVFSTATUS5)
			(conn PCIE_3_0 CFGVFSTATUS6 ==> CFGVFSTATUS6 CFGVFSTATUS6)
			(conn PCIE_3_0 CFGVFSTATUS7 ==> CFGVFSTATUS7 CFGVFSTATUS7)
			(conn PCIE_3_0 CFGVFSTATUS8 ==> CFGVFSTATUS8 CFGVFSTATUS8)
			(conn PCIE_3_0 CFGVFSTATUS9 ==> CFGVFSTATUS9 CFGVFSTATUS9)
			(conn PCIE_3_0 CFGVFSTATUS10 ==> CFGVFSTATUS10 CFGVFSTATUS10)
			(conn PCIE_3_0 CFGVFSTATUS11 ==> CFGVFSTATUS11 CFGVFSTATUS11)
			(conn PCIE_3_0 CFGVFTPHREQUESTERENABLE0 ==> CFGVFTPHREQUESTERENABLE0 CFGVFTPHREQUESTERENABLE0)
			(conn PCIE_3_0 CFGVFTPHREQUESTERENABLE1 ==> CFGVFTPHREQUESTERENABLE1 CFGVFTPHREQUESTERENABLE1)
			(conn PCIE_3_0 CFGVFTPHREQUESTERENABLE2 ==> CFGVFTPHREQUESTERENABLE2 CFGVFTPHREQUESTERENABLE2)
			(conn PCIE_3_0 CFGVFTPHREQUESTERENABLE3 ==> CFGVFTPHREQUESTERENABLE3 CFGVFTPHREQUESTERENABLE3)
			(conn PCIE_3_0 CFGVFTPHREQUESTERENABLE4 ==> CFGVFTPHREQUESTERENABLE4 CFGVFTPHREQUESTERENABLE4)
			(conn PCIE_3_0 CFGVFTPHREQUESTERENABLE5 ==> CFGVFTPHREQUESTERENABLE5 CFGVFTPHREQUESTERENABLE5)
			(conn PCIE_3_0 CFGVFTPHSTMODE0 ==> CFGVFTPHSTMODE0 CFGVFTPHSTMODE0)
			(conn PCIE_3_0 CFGVFTPHSTMODE1 ==> CFGVFTPHSTMODE1 CFGVFTPHSTMODE1)
			(conn PCIE_3_0 CFGVFTPHSTMODE2 ==> CFGVFTPHSTMODE2 CFGVFTPHSTMODE2)
			(conn PCIE_3_0 CFGVFTPHSTMODE3 ==> CFGVFTPHSTMODE3 CFGVFTPHSTMODE3)
			(conn PCIE_3_0 CFGVFTPHSTMODE4 ==> CFGVFTPHSTMODE4 CFGVFTPHSTMODE4)
			(conn PCIE_3_0 CFGVFTPHSTMODE5 ==> CFGVFTPHSTMODE5 CFGVFTPHSTMODE5)
			(conn PCIE_3_0 CFGVFTPHSTMODE6 ==> CFGVFTPHSTMODE6 CFGVFTPHSTMODE6)
			(conn PCIE_3_0 CFGVFTPHSTMODE7 ==> CFGVFTPHSTMODE7 CFGVFTPHSTMODE7)
			(conn PCIE_3_0 CFGVFTPHSTMODE8 ==> CFGVFTPHSTMODE8 CFGVFTPHSTMODE8)
			(conn PCIE_3_0 CFGVFTPHSTMODE9 ==> CFGVFTPHSTMODE9 CFGVFTPHSTMODE9)
			(conn PCIE_3_0 CFGVFTPHSTMODE10 ==> CFGVFTPHSTMODE10 CFGVFTPHSTMODE10)
			(conn PCIE_3_0 CFGVFTPHSTMODE11 ==> CFGVFTPHSTMODE11 CFGVFTPHSTMODE11)
			(conn PCIE_3_0 CFGVFTPHSTMODE12 ==> CFGVFTPHSTMODE12 CFGVFTPHSTMODE12)
			(conn PCIE_3_0 CFGVFTPHSTMODE13 ==> CFGVFTPHSTMODE13 CFGVFTPHSTMODE13)
			(conn PCIE_3_0 CFGVFTPHSTMODE14 ==> CFGVFTPHSTMODE14 CFGVFTPHSTMODE14)
			(conn PCIE_3_0 CFGVFTPHSTMODE15 ==> CFGVFTPHSTMODE15 CFGVFTPHSTMODE15)
			(conn PCIE_3_0 CFGVFTPHSTMODE16 ==> CFGVFTPHSTMODE16 CFGVFTPHSTMODE16)
			(conn PCIE_3_0 CFGVFTPHSTMODE17 ==> CFGVFTPHSTMODE17 CFGVFTPHSTMODE17)
			(conn PCIE_3_0 DBGDATAOUT0 ==> DBGDATAOUT0 DBGDATAOUT0)
			(conn PCIE_3_0 DBGDATAOUT1 ==> DBGDATAOUT1 DBGDATAOUT1)
			(conn PCIE_3_0 DBGDATAOUT2 ==> DBGDATAOUT2 DBGDATAOUT2)
			(conn PCIE_3_0 DBGDATAOUT3 ==> DBGDATAOUT3 DBGDATAOUT3)
			(conn PCIE_3_0 DBGDATAOUT4 ==> DBGDATAOUT4 DBGDATAOUT4)
			(conn PCIE_3_0 DBGDATAOUT5 ==> DBGDATAOUT5 DBGDATAOUT5)
			(conn PCIE_3_0 DBGDATAOUT6 ==> DBGDATAOUT6 DBGDATAOUT6)
			(conn PCIE_3_0 DBGDATAOUT7 ==> DBGDATAOUT7 DBGDATAOUT7)
			(conn PCIE_3_0 DBGDATAOUT8 ==> DBGDATAOUT8 DBGDATAOUT8)
			(conn PCIE_3_0 DBGDATAOUT9 ==> DBGDATAOUT9 DBGDATAOUT9)
			(conn PCIE_3_0 DBGDATAOUT10 ==> DBGDATAOUT10 DBGDATAOUT10)
			(conn PCIE_3_0 DBGDATAOUT11 ==> DBGDATAOUT11 DBGDATAOUT11)
			(conn PCIE_3_0 DBGDATAOUT12 ==> DBGDATAOUT12 DBGDATAOUT12)
			(conn PCIE_3_0 DBGDATAOUT13 ==> DBGDATAOUT13 DBGDATAOUT13)
			(conn PCIE_3_0 DBGDATAOUT14 ==> DBGDATAOUT14 DBGDATAOUT14)
			(conn PCIE_3_0 DBGDATAOUT15 ==> DBGDATAOUT15 DBGDATAOUT15)
			(conn PCIE_3_0 DRPDO0 ==> DRPDO0 DRPDO0)
			(conn PCIE_3_0 DRPDO1 ==> DRPDO1 DRPDO1)
			(conn PCIE_3_0 DRPDO2 ==> DRPDO2 DRPDO2)
			(conn PCIE_3_0 DRPDO3 ==> DRPDO3 DRPDO3)
			(conn PCIE_3_0 DRPDO4 ==> DRPDO4 DRPDO4)
			(conn PCIE_3_0 DRPDO5 ==> DRPDO5 DRPDO5)
			(conn PCIE_3_0 DRPDO6 ==> DRPDO6 DRPDO6)
			(conn PCIE_3_0 DRPDO7 ==> DRPDO7 DRPDO7)
			(conn PCIE_3_0 DRPDO8 ==> DRPDO8 DRPDO8)
			(conn PCIE_3_0 DRPDO9 ==> DRPDO9 DRPDO9)
			(conn PCIE_3_0 DRPDO10 ==> DRPDO10 DRPDO10)
			(conn PCIE_3_0 DRPDO11 ==> DRPDO11 DRPDO11)
			(conn PCIE_3_0 DRPDO12 ==> DRPDO12 DRPDO12)
			(conn PCIE_3_0 DRPDO13 ==> DRPDO13 DRPDO13)
			(conn PCIE_3_0 DRPDO14 ==> DRPDO14 DRPDO14)
			(conn PCIE_3_0 DRPDO15 ==> DRPDO15 DRPDO15)
			(conn PCIE_3_0 DRPRDY ==> DRPRDY DRPRDY)
			(conn PCIE_3_0 MAXISCQTDATA0 ==> MAXISCQTDATA0 MAXISCQTDATA0)
			(conn PCIE_3_0 MAXISCQTDATA1 ==> MAXISCQTDATA1 MAXISCQTDATA1)
			(conn PCIE_3_0 MAXISCQTDATA2 ==> MAXISCQTDATA2 MAXISCQTDATA2)
			(conn PCIE_3_0 MAXISCQTDATA3 ==> MAXISCQTDATA3 MAXISCQTDATA3)
			(conn PCIE_3_0 MAXISCQTDATA4 ==> MAXISCQTDATA4 MAXISCQTDATA4)
			(conn PCIE_3_0 MAXISCQTDATA5 ==> MAXISCQTDATA5 MAXISCQTDATA5)
			(conn PCIE_3_0 MAXISCQTDATA6 ==> MAXISCQTDATA6 MAXISCQTDATA6)
			(conn PCIE_3_0 MAXISCQTDATA7 ==> MAXISCQTDATA7 MAXISCQTDATA7)
			(conn PCIE_3_0 MAXISCQTDATA8 ==> MAXISCQTDATA8 MAXISCQTDATA8)
			(conn PCIE_3_0 MAXISCQTDATA9 ==> MAXISCQTDATA9 MAXISCQTDATA9)
			(conn PCIE_3_0 MAXISCQTDATA10 ==> MAXISCQTDATA10 MAXISCQTDATA10)
			(conn PCIE_3_0 MAXISCQTDATA11 ==> MAXISCQTDATA11 MAXISCQTDATA11)
			(conn PCIE_3_0 MAXISCQTDATA12 ==> MAXISCQTDATA12 MAXISCQTDATA12)
			(conn PCIE_3_0 MAXISCQTDATA13 ==> MAXISCQTDATA13 MAXISCQTDATA13)
			(conn PCIE_3_0 MAXISCQTDATA14 ==> MAXISCQTDATA14 MAXISCQTDATA14)
			(conn PCIE_3_0 MAXISCQTDATA15 ==> MAXISCQTDATA15 MAXISCQTDATA15)
			(conn PCIE_3_0 MAXISCQTDATA16 ==> MAXISCQTDATA16 MAXISCQTDATA16)
			(conn PCIE_3_0 MAXISCQTDATA17 ==> MAXISCQTDATA17 MAXISCQTDATA17)
			(conn PCIE_3_0 MAXISCQTDATA18 ==> MAXISCQTDATA18 MAXISCQTDATA18)
			(conn PCIE_3_0 MAXISCQTDATA19 ==> MAXISCQTDATA19 MAXISCQTDATA19)
			(conn PCIE_3_0 MAXISCQTDATA20 ==> MAXISCQTDATA20 MAXISCQTDATA20)
			(conn PCIE_3_0 MAXISCQTDATA21 ==> MAXISCQTDATA21 MAXISCQTDATA21)
			(conn PCIE_3_0 MAXISCQTDATA22 ==> MAXISCQTDATA22 MAXISCQTDATA22)
			(conn PCIE_3_0 MAXISCQTDATA23 ==> MAXISCQTDATA23 MAXISCQTDATA23)
			(conn PCIE_3_0 MAXISCQTDATA24 ==> MAXISCQTDATA24 MAXISCQTDATA24)
			(conn PCIE_3_0 MAXISCQTDATA25 ==> MAXISCQTDATA25 MAXISCQTDATA25)
			(conn PCIE_3_0 MAXISCQTDATA26 ==> MAXISCQTDATA26 MAXISCQTDATA26)
			(conn PCIE_3_0 MAXISCQTDATA27 ==> MAXISCQTDATA27 MAXISCQTDATA27)
			(conn PCIE_3_0 MAXISCQTDATA28 ==> MAXISCQTDATA28 MAXISCQTDATA28)
			(conn PCIE_3_0 MAXISCQTDATA29 ==> MAXISCQTDATA29 MAXISCQTDATA29)
			(conn PCIE_3_0 MAXISCQTDATA30 ==> MAXISCQTDATA30 MAXISCQTDATA30)
			(conn PCIE_3_0 MAXISCQTDATA31 ==> MAXISCQTDATA31 MAXISCQTDATA31)
			(conn PCIE_3_0 MAXISCQTDATA32 ==> MAXISCQTDATA32 MAXISCQTDATA32)
			(conn PCIE_3_0 MAXISCQTDATA33 ==> MAXISCQTDATA33 MAXISCQTDATA33)
			(conn PCIE_3_0 MAXISCQTDATA34 ==> MAXISCQTDATA34 MAXISCQTDATA34)
			(conn PCIE_3_0 MAXISCQTDATA35 ==> MAXISCQTDATA35 MAXISCQTDATA35)
			(conn PCIE_3_0 MAXISCQTDATA36 ==> MAXISCQTDATA36 MAXISCQTDATA36)
			(conn PCIE_3_0 MAXISCQTDATA37 ==> MAXISCQTDATA37 MAXISCQTDATA37)
			(conn PCIE_3_0 MAXISCQTDATA38 ==> MAXISCQTDATA38 MAXISCQTDATA38)
			(conn PCIE_3_0 MAXISCQTDATA39 ==> MAXISCQTDATA39 MAXISCQTDATA39)
			(conn PCIE_3_0 MAXISCQTDATA40 ==> MAXISCQTDATA40 MAXISCQTDATA40)
			(conn PCIE_3_0 MAXISCQTDATA41 ==> MAXISCQTDATA41 MAXISCQTDATA41)
			(conn PCIE_3_0 MAXISCQTDATA42 ==> MAXISCQTDATA42 MAXISCQTDATA42)
			(conn PCIE_3_0 MAXISCQTDATA43 ==> MAXISCQTDATA43 MAXISCQTDATA43)
			(conn PCIE_3_0 MAXISCQTDATA44 ==> MAXISCQTDATA44 MAXISCQTDATA44)
			(conn PCIE_3_0 MAXISCQTDATA45 ==> MAXISCQTDATA45 MAXISCQTDATA45)
			(conn PCIE_3_0 MAXISCQTDATA46 ==> MAXISCQTDATA46 MAXISCQTDATA46)
			(conn PCIE_3_0 MAXISCQTDATA47 ==> MAXISCQTDATA47 MAXISCQTDATA47)
			(conn PCIE_3_0 MAXISCQTDATA48 ==> MAXISCQTDATA48 MAXISCQTDATA48)
			(conn PCIE_3_0 MAXISCQTDATA49 ==> MAXISCQTDATA49 MAXISCQTDATA49)
			(conn PCIE_3_0 MAXISCQTDATA50 ==> MAXISCQTDATA50 MAXISCQTDATA50)
			(conn PCIE_3_0 MAXISCQTDATA51 ==> MAXISCQTDATA51 MAXISCQTDATA51)
			(conn PCIE_3_0 MAXISCQTDATA52 ==> MAXISCQTDATA52 MAXISCQTDATA52)
			(conn PCIE_3_0 MAXISCQTDATA53 ==> MAXISCQTDATA53 MAXISCQTDATA53)
			(conn PCIE_3_0 MAXISCQTDATA54 ==> MAXISCQTDATA54 MAXISCQTDATA54)
			(conn PCIE_3_0 MAXISCQTDATA55 ==> MAXISCQTDATA55 MAXISCQTDATA55)
			(conn PCIE_3_0 MAXISCQTDATA56 ==> MAXISCQTDATA56 MAXISCQTDATA56)
			(conn PCIE_3_0 MAXISCQTDATA57 ==> MAXISCQTDATA57 MAXISCQTDATA57)
			(conn PCIE_3_0 MAXISCQTDATA58 ==> MAXISCQTDATA58 MAXISCQTDATA58)
			(conn PCIE_3_0 MAXISCQTDATA59 ==> MAXISCQTDATA59 MAXISCQTDATA59)
			(conn PCIE_3_0 MAXISCQTDATA60 ==> MAXISCQTDATA60 MAXISCQTDATA60)
			(conn PCIE_3_0 MAXISCQTDATA61 ==> MAXISCQTDATA61 MAXISCQTDATA61)
			(conn PCIE_3_0 MAXISCQTDATA62 ==> MAXISCQTDATA62 MAXISCQTDATA62)
			(conn PCIE_3_0 MAXISCQTDATA63 ==> MAXISCQTDATA63 MAXISCQTDATA63)
			(conn PCIE_3_0 MAXISCQTDATA64 ==> MAXISCQTDATA64 MAXISCQTDATA64)
			(conn PCIE_3_0 MAXISCQTDATA65 ==> MAXISCQTDATA65 MAXISCQTDATA65)
			(conn PCIE_3_0 MAXISCQTDATA66 ==> MAXISCQTDATA66 MAXISCQTDATA66)
			(conn PCIE_3_0 MAXISCQTDATA67 ==> MAXISCQTDATA67 MAXISCQTDATA67)
			(conn PCIE_3_0 MAXISCQTDATA68 ==> MAXISCQTDATA68 MAXISCQTDATA68)
			(conn PCIE_3_0 MAXISCQTDATA69 ==> MAXISCQTDATA69 MAXISCQTDATA69)
			(conn PCIE_3_0 MAXISCQTDATA70 ==> MAXISCQTDATA70 MAXISCQTDATA70)
			(conn PCIE_3_0 MAXISCQTDATA71 ==> MAXISCQTDATA71 MAXISCQTDATA71)
			(conn PCIE_3_0 MAXISCQTDATA72 ==> MAXISCQTDATA72 MAXISCQTDATA72)
			(conn PCIE_3_0 MAXISCQTDATA73 ==> MAXISCQTDATA73 MAXISCQTDATA73)
			(conn PCIE_3_0 MAXISCQTDATA74 ==> MAXISCQTDATA74 MAXISCQTDATA74)
			(conn PCIE_3_0 MAXISCQTDATA75 ==> MAXISCQTDATA75 MAXISCQTDATA75)
			(conn PCIE_3_0 MAXISCQTDATA76 ==> MAXISCQTDATA76 MAXISCQTDATA76)
			(conn PCIE_3_0 MAXISCQTDATA77 ==> MAXISCQTDATA77 MAXISCQTDATA77)
			(conn PCIE_3_0 MAXISCQTDATA78 ==> MAXISCQTDATA78 MAXISCQTDATA78)
			(conn PCIE_3_0 MAXISCQTDATA79 ==> MAXISCQTDATA79 MAXISCQTDATA79)
			(conn PCIE_3_0 MAXISCQTDATA80 ==> MAXISCQTDATA80 MAXISCQTDATA80)
			(conn PCIE_3_0 MAXISCQTDATA81 ==> MAXISCQTDATA81 MAXISCQTDATA81)
			(conn PCIE_3_0 MAXISCQTDATA82 ==> MAXISCQTDATA82 MAXISCQTDATA82)
			(conn PCIE_3_0 MAXISCQTDATA83 ==> MAXISCQTDATA83 MAXISCQTDATA83)
			(conn PCIE_3_0 MAXISCQTDATA84 ==> MAXISCQTDATA84 MAXISCQTDATA84)
			(conn PCIE_3_0 MAXISCQTDATA85 ==> MAXISCQTDATA85 MAXISCQTDATA85)
			(conn PCIE_3_0 MAXISCQTDATA86 ==> MAXISCQTDATA86 MAXISCQTDATA86)
			(conn PCIE_3_0 MAXISCQTDATA87 ==> MAXISCQTDATA87 MAXISCQTDATA87)
			(conn PCIE_3_0 MAXISCQTDATA88 ==> MAXISCQTDATA88 MAXISCQTDATA88)
			(conn PCIE_3_0 MAXISCQTDATA89 ==> MAXISCQTDATA89 MAXISCQTDATA89)
			(conn PCIE_3_0 MAXISCQTDATA90 ==> MAXISCQTDATA90 MAXISCQTDATA90)
			(conn PCIE_3_0 MAXISCQTDATA91 ==> MAXISCQTDATA91 MAXISCQTDATA91)
			(conn PCIE_3_0 MAXISCQTDATA92 ==> MAXISCQTDATA92 MAXISCQTDATA92)
			(conn PCIE_3_0 MAXISCQTDATA93 ==> MAXISCQTDATA93 MAXISCQTDATA93)
			(conn PCIE_3_0 MAXISCQTDATA94 ==> MAXISCQTDATA94 MAXISCQTDATA94)
			(conn PCIE_3_0 MAXISCQTDATA95 ==> MAXISCQTDATA95 MAXISCQTDATA95)
			(conn PCIE_3_0 MAXISCQTDATA96 ==> MAXISCQTDATA96 MAXISCQTDATA96)
			(conn PCIE_3_0 MAXISCQTDATA97 ==> MAXISCQTDATA97 MAXISCQTDATA97)
			(conn PCIE_3_0 MAXISCQTDATA98 ==> MAXISCQTDATA98 MAXISCQTDATA98)
			(conn PCIE_3_0 MAXISCQTDATA99 ==> MAXISCQTDATA99 MAXISCQTDATA99)
			(conn PCIE_3_0 MAXISCQTDATA100 ==> MAXISCQTDATA100 MAXISCQTDATA100)
			(conn PCIE_3_0 MAXISCQTDATA101 ==> MAXISCQTDATA101 MAXISCQTDATA101)
			(conn PCIE_3_0 MAXISCQTDATA102 ==> MAXISCQTDATA102 MAXISCQTDATA102)
			(conn PCIE_3_0 MAXISCQTDATA103 ==> MAXISCQTDATA103 MAXISCQTDATA103)
			(conn PCIE_3_0 MAXISCQTDATA104 ==> MAXISCQTDATA104 MAXISCQTDATA104)
			(conn PCIE_3_0 MAXISCQTDATA105 ==> MAXISCQTDATA105 MAXISCQTDATA105)
			(conn PCIE_3_0 MAXISCQTDATA106 ==> MAXISCQTDATA106 MAXISCQTDATA106)
			(conn PCIE_3_0 MAXISCQTDATA107 ==> MAXISCQTDATA107 MAXISCQTDATA107)
			(conn PCIE_3_0 MAXISCQTDATA108 ==> MAXISCQTDATA108 MAXISCQTDATA108)
			(conn PCIE_3_0 MAXISCQTDATA109 ==> MAXISCQTDATA109 MAXISCQTDATA109)
			(conn PCIE_3_0 MAXISCQTDATA110 ==> MAXISCQTDATA110 MAXISCQTDATA110)
			(conn PCIE_3_0 MAXISCQTDATA111 ==> MAXISCQTDATA111 MAXISCQTDATA111)
			(conn PCIE_3_0 MAXISCQTDATA112 ==> MAXISCQTDATA112 MAXISCQTDATA112)
			(conn PCIE_3_0 MAXISCQTDATA113 ==> MAXISCQTDATA113 MAXISCQTDATA113)
			(conn PCIE_3_0 MAXISCQTDATA114 ==> MAXISCQTDATA114 MAXISCQTDATA114)
			(conn PCIE_3_0 MAXISCQTDATA115 ==> MAXISCQTDATA115 MAXISCQTDATA115)
			(conn PCIE_3_0 MAXISCQTDATA116 ==> MAXISCQTDATA116 MAXISCQTDATA116)
			(conn PCIE_3_0 MAXISCQTDATA117 ==> MAXISCQTDATA117 MAXISCQTDATA117)
			(conn PCIE_3_0 MAXISCQTDATA118 ==> MAXISCQTDATA118 MAXISCQTDATA118)
			(conn PCIE_3_0 MAXISCQTDATA119 ==> MAXISCQTDATA119 MAXISCQTDATA119)
			(conn PCIE_3_0 MAXISCQTDATA120 ==> MAXISCQTDATA120 MAXISCQTDATA120)
			(conn PCIE_3_0 MAXISCQTDATA121 ==> MAXISCQTDATA121 MAXISCQTDATA121)
			(conn PCIE_3_0 MAXISCQTDATA122 ==> MAXISCQTDATA122 MAXISCQTDATA122)
			(conn PCIE_3_0 MAXISCQTDATA123 ==> MAXISCQTDATA123 MAXISCQTDATA123)
			(conn PCIE_3_0 MAXISCQTDATA124 ==> MAXISCQTDATA124 MAXISCQTDATA124)
			(conn PCIE_3_0 MAXISCQTDATA125 ==> MAXISCQTDATA125 MAXISCQTDATA125)
			(conn PCIE_3_0 MAXISCQTDATA126 ==> MAXISCQTDATA126 MAXISCQTDATA126)
			(conn PCIE_3_0 MAXISCQTDATA127 ==> MAXISCQTDATA127 MAXISCQTDATA127)
			(conn PCIE_3_0 MAXISCQTDATA128 ==> MAXISCQTDATA128 MAXISCQTDATA128)
			(conn PCIE_3_0 MAXISCQTDATA129 ==> MAXISCQTDATA129 MAXISCQTDATA129)
			(conn PCIE_3_0 MAXISCQTDATA130 ==> MAXISCQTDATA130 MAXISCQTDATA130)
			(conn PCIE_3_0 MAXISCQTDATA131 ==> MAXISCQTDATA131 MAXISCQTDATA131)
			(conn PCIE_3_0 MAXISCQTDATA132 ==> MAXISCQTDATA132 MAXISCQTDATA132)
			(conn PCIE_3_0 MAXISCQTDATA133 ==> MAXISCQTDATA133 MAXISCQTDATA133)
			(conn PCIE_3_0 MAXISCQTDATA134 ==> MAXISCQTDATA134 MAXISCQTDATA134)
			(conn PCIE_3_0 MAXISCQTDATA135 ==> MAXISCQTDATA135 MAXISCQTDATA135)
			(conn PCIE_3_0 MAXISCQTDATA136 ==> MAXISCQTDATA136 MAXISCQTDATA136)
			(conn PCIE_3_0 MAXISCQTDATA137 ==> MAXISCQTDATA137 MAXISCQTDATA137)
			(conn PCIE_3_0 MAXISCQTDATA138 ==> MAXISCQTDATA138 MAXISCQTDATA138)
			(conn PCIE_3_0 MAXISCQTDATA139 ==> MAXISCQTDATA139 MAXISCQTDATA139)
			(conn PCIE_3_0 MAXISCQTDATA140 ==> MAXISCQTDATA140 MAXISCQTDATA140)
			(conn PCIE_3_0 MAXISCQTDATA141 ==> MAXISCQTDATA141 MAXISCQTDATA141)
			(conn PCIE_3_0 MAXISCQTDATA142 ==> MAXISCQTDATA142 MAXISCQTDATA142)
			(conn PCIE_3_0 MAXISCQTDATA143 ==> MAXISCQTDATA143 MAXISCQTDATA143)
			(conn PCIE_3_0 MAXISCQTDATA144 ==> MAXISCQTDATA144 MAXISCQTDATA144)
			(conn PCIE_3_0 MAXISCQTDATA145 ==> MAXISCQTDATA145 MAXISCQTDATA145)
			(conn PCIE_3_0 MAXISCQTDATA146 ==> MAXISCQTDATA146 MAXISCQTDATA146)
			(conn PCIE_3_0 MAXISCQTDATA147 ==> MAXISCQTDATA147 MAXISCQTDATA147)
			(conn PCIE_3_0 MAXISCQTDATA148 ==> MAXISCQTDATA148 MAXISCQTDATA148)
			(conn PCIE_3_0 MAXISCQTDATA149 ==> MAXISCQTDATA149 MAXISCQTDATA149)
			(conn PCIE_3_0 MAXISCQTDATA150 ==> MAXISCQTDATA150 MAXISCQTDATA150)
			(conn PCIE_3_0 MAXISCQTDATA151 ==> MAXISCQTDATA151 MAXISCQTDATA151)
			(conn PCIE_3_0 MAXISCQTDATA152 ==> MAXISCQTDATA152 MAXISCQTDATA152)
			(conn PCIE_3_0 MAXISCQTDATA153 ==> MAXISCQTDATA153 MAXISCQTDATA153)
			(conn PCIE_3_0 MAXISCQTDATA154 ==> MAXISCQTDATA154 MAXISCQTDATA154)
			(conn PCIE_3_0 MAXISCQTDATA155 ==> MAXISCQTDATA155 MAXISCQTDATA155)
			(conn PCIE_3_0 MAXISCQTDATA156 ==> MAXISCQTDATA156 MAXISCQTDATA156)
			(conn PCIE_3_0 MAXISCQTDATA157 ==> MAXISCQTDATA157 MAXISCQTDATA157)
			(conn PCIE_3_0 MAXISCQTDATA158 ==> MAXISCQTDATA158 MAXISCQTDATA158)
			(conn PCIE_3_0 MAXISCQTDATA159 ==> MAXISCQTDATA159 MAXISCQTDATA159)
			(conn PCIE_3_0 MAXISCQTDATA160 ==> MAXISCQTDATA160 MAXISCQTDATA160)
			(conn PCIE_3_0 MAXISCQTDATA161 ==> MAXISCQTDATA161 MAXISCQTDATA161)
			(conn PCIE_3_0 MAXISCQTDATA162 ==> MAXISCQTDATA162 MAXISCQTDATA162)
			(conn PCIE_3_0 MAXISCQTDATA163 ==> MAXISCQTDATA163 MAXISCQTDATA163)
			(conn PCIE_3_0 MAXISCQTDATA164 ==> MAXISCQTDATA164 MAXISCQTDATA164)
			(conn PCIE_3_0 MAXISCQTDATA165 ==> MAXISCQTDATA165 MAXISCQTDATA165)
			(conn PCIE_3_0 MAXISCQTDATA166 ==> MAXISCQTDATA166 MAXISCQTDATA166)
			(conn PCIE_3_0 MAXISCQTDATA167 ==> MAXISCQTDATA167 MAXISCQTDATA167)
			(conn PCIE_3_0 MAXISCQTDATA168 ==> MAXISCQTDATA168 MAXISCQTDATA168)
			(conn PCIE_3_0 MAXISCQTDATA169 ==> MAXISCQTDATA169 MAXISCQTDATA169)
			(conn PCIE_3_0 MAXISCQTDATA170 ==> MAXISCQTDATA170 MAXISCQTDATA170)
			(conn PCIE_3_0 MAXISCQTDATA171 ==> MAXISCQTDATA171 MAXISCQTDATA171)
			(conn PCIE_3_0 MAXISCQTDATA172 ==> MAXISCQTDATA172 MAXISCQTDATA172)
			(conn PCIE_3_0 MAXISCQTDATA173 ==> MAXISCQTDATA173 MAXISCQTDATA173)
			(conn PCIE_3_0 MAXISCQTDATA174 ==> MAXISCQTDATA174 MAXISCQTDATA174)
			(conn PCIE_3_0 MAXISCQTDATA175 ==> MAXISCQTDATA175 MAXISCQTDATA175)
			(conn PCIE_3_0 MAXISCQTDATA176 ==> MAXISCQTDATA176 MAXISCQTDATA176)
			(conn PCIE_3_0 MAXISCQTDATA177 ==> MAXISCQTDATA177 MAXISCQTDATA177)
			(conn PCIE_3_0 MAXISCQTDATA178 ==> MAXISCQTDATA178 MAXISCQTDATA178)
			(conn PCIE_3_0 MAXISCQTDATA179 ==> MAXISCQTDATA179 MAXISCQTDATA179)
			(conn PCIE_3_0 MAXISCQTDATA180 ==> MAXISCQTDATA180 MAXISCQTDATA180)
			(conn PCIE_3_0 MAXISCQTDATA181 ==> MAXISCQTDATA181 MAXISCQTDATA181)
			(conn PCIE_3_0 MAXISCQTDATA182 ==> MAXISCQTDATA182 MAXISCQTDATA182)
			(conn PCIE_3_0 MAXISCQTDATA183 ==> MAXISCQTDATA183 MAXISCQTDATA183)
			(conn PCIE_3_0 MAXISCQTDATA184 ==> MAXISCQTDATA184 MAXISCQTDATA184)
			(conn PCIE_3_0 MAXISCQTDATA185 ==> MAXISCQTDATA185 MAXISCQTDATA185)
			(conn PCIE_3_0 MAXISCQTDATA186 ==> MAXISCQTDATA186 MAXISCQTDATA186)
			(conn PCIE_3_0 MAXISCQTDATA187 ==> MAXISCQTDATA187 MAXISCQTDATA187)
			(conn PCIE_3_0 MAXISCQTDATA188 ==> MAXISCQTDATA188 MAXISCQTDATA188)
			(conn PCIE_3_0 MAXISCQTDATA189 ==> MAXISCQTDATA189 MAXISCQTDATA189)
			(conn PCIE_3_0 MAXISCQTDATA190 ==> MAXISCQTDATA190 MAXISCQTDATA190)
			(conn PCIE_3_0 MAXISCQTDATA191 ==> MAXISCQTDATA191 MAXISCQTDATA191)
			(conn PCIE_3_0 MAXISCQTDATA192 ==> MAXISCQTDATA192 MAXISCQTDATA192)
			(conn PCIE_3_0 MAXISCQTDATA193 ==> MAXISCQTDATA193 MAXISCQTDATA193)
			(conn PCIE_3_0 MAXISCQTDATA194 ==> MAXISCQTDATA194 MAXISCQTDATA194)
			(conn PCIE_3_0 MAXISCQTDATA195 ==> MAXISCQTDATA195 MAXISCQTDATA195)
			(conn PCIE_3_0 MAXISCQTDATA196 ==> MAXISCQTDATA196 MAXISCQTDATA196)
			(conn PCIE_3_0 MAXISCQTDATA197 ==> MAXISCQTDATA197 MAXISCQTDATA197)
			(conn PCIE_3_0 MAXISCQTDATA198 ==> MAXISCQTDATA198 MAXISCQTDATA198)
			(conn PCIE_3_0 MAXISCQTDATA199 ==> MAXISCQTDATA199 MAXISCQTDATA199)
			(conn PCIE_3_0 MAXISCQTDATA200 ==> MAXISCQTDATA200 MAXISCQTDATA200)
			(conn PCIE_3_0 MAXISCQTDATA201 ==> MAXISCQTDATA201 MAXISCQTDATA201)
			(conn PCIE_3_0 MAXISCQTDATA202 ==> MAXISCQTDATA202 MAXISCQTDATA202)
			(conn PCIE_3_0 MAXISCQTDATA203 ==> MAXISCQTDATA203 MAXISCQTDATA203)
			(conn PCIE_3_0 MAXISCQTDATA204 ==> MAXISCQTDATA204 MAXISCQTDATA204)
			(conn PCIE_3_0 MAXISCQTDATA205 ==> MAXISCQTDATA205 MAXISCQTDATA205)
			(conn PCIE_3_0 MAXISCQTDATA206 ==> MAXISCQTDATA206 MAXISCQTDATA206)
			(conn PCIE_3_0 MAXISCQTDATA207 ==> MAXISCQTDATA207 MAXISCQTDATA207)
			(conn PCIE_3_0 MAXISCQTDATA208 ==> MAXISCQTDATA208 MAXISCQTDATA208)
			(conn PCIE_3_0 MAXISCQTDATA209 ==> MAXISCQTDATA209 MAXISCQTDATA209)
			(conn PCIE_3_0 MAXISCQTDATA210 ==> MAXISCQTDATA210 MAXISCQTDATA210)
			(conn PCIE_3_0 MAXISCQTDATA211 ==> MAXISCQTDATA211 MAXISCQTDATA211)
			(conn PCIE_3_0 MAXISCQTDATA212 ==> MAXISCQTDATA212 MAXISCQTDATA212)
			(conn PCIE_3_0 MAXISCQTDATA213 ==> MAXISCQTDATA213 MAXISCQTDATA213)
			(conn PCIE_3_0 MAXISCQTDATA214 ==> MAXISCQTDATA214 MAXISCQTDATA214)
			(conn PCIE_3_0 MAXISCQTDATA215 ==> MAXISCQTDATA215 MAXISCQTDATA215)
			(conn PCIE_3_0 MAXISCQTDATA216 ==> MAXISCQTDATA216 MAXISCQTDATA216)
			(conn PCIE_3_0 MAXISCQTDATA217 ==> MAXISCQTDATA217 MAXISCQTDATA217)
			(conn PCIE_3_0 MAXISCQTDATA218 ==> MAXISCQTDATA218 MAXISCQTDATA218)
			(conn PCIE_3_0 MAXISCQTDATA219 ==> MAXISCQTDATA219 MAXISCQTDATA219)
			(conn PCIE_3_0 MAXISCQTDATA220 ==> MAXISCQTDATA220 MAXISCQTDATA220)
			(conn PCIE_3_0 MAXISCQTDATA221 ==> MAXISCQTDATA221 MAXISCQTDATA221)
			(conn PCIE_3_0 MAXISCQTDATA222 ==> MAXISCQTDATA222 MAXISCQTDATA222)
			(conn PCIE_3_0 MAXISCQTDATA223 ==> MAXISCQTDATA223 MAXISCQTDATA223)
			(conn PCIE_3_0 MAXISCQTDATA224 ==> MAXISCQTDATA224 MAXISCQTDATA224)
			(conn PCIE_3_0 MAXISCQTDATA225 ==> MAXISCQTDATA225 MAXISCQTDATA225)
			(conn PCIE_3_0 MAXISCQTDATA226 ==> MAXISCQTDATA226 MAXISCQTDATA226)
			(conn PCIE_3_0 MAXISCQTDATA227 ==> MAXISCQTDATA227 MAXISCQTDATA227)
			(conn PCIE_3_0 MAXISCQTDATA228 ==> MAXISCQTDATA228 MAXISCQTDATA228)
			(conn PCIE_3_0 MAXISCQTDATA229 ==> MAXISCQTDATA229 MAXISCQTDATA229)
			(conn PCIE_3_0 MAXISCQTDATA230 ==> MAXISCQTDATA230 MAXISCQTDATA230)
			(conn PCIE_3_0 MAXISCQTDATA231 ==> MAXISCQTDATA231 MAXISCQTDATA231)
			(conn PCIE_3_0 MAXISCQTDATA232 ==> MAXISCQTDATA232 MAXISCQTDATA232)
			(conn PCIE_3_0 MAXISCQTDATA233 ==> MAXISCQTDATA233 MAXISCQTDATA233)
			(conn PCIE_3_0 MAXISCQTDATA234 ==> MAXISCQTDATA234 MAXISCQTDATA234)
			(conn PCIE_3_0 MAXISCQTDATA235 ==> MAXISCQTDATA235 MAXISCQTDATA235)
			(conn PCIE_3_0 MAXISCQTDATA236 ==> MAXISCQTDATA236 MAXISCQTDATA236)
			(conn PCIE_3_0 MAXISCQTDATA237 ==> MAXISCQTDATA237 MAXISCQTDATA237)
			(conn PCIE_3_0 MAXISCQTDATA238 ==> MAXISCQTDATA238 MAXISCQTDATA238)
			(conn PCIE_3_0 MAXISCQTDATA239 ==> MAXISCQTDATA239 MAXISCQTDATA239)
			(conn PCIE_3_0 MAXISCQTDATA240 ==> MAXISCQTDATA240 MAXISCQTDATA240)
			(conn PCIE_3_0 MAXISCQTDATA241 ==> MAXISCQTDATA241 MAXISCQTDATA241)
			(conn PCIE_3_0 MAXISCQTDATA242 ==> MAXISCQTDATA242 MAXISCQTDATA242)
			(conn PCIE_3_0 MAXISCQTDATA243 ==> MAXISCQTDATA243 MAXISCQTDATA243)
			(conn PCIE_3_0 MAXISCQTDATA244 ==> MAXISCQTDATA244 MAXISCQTDATA244)
			(conn PCIE_3_0 MAXISCQTDATA245 ==> MAXISCQTDATA245 MAXISCQTDATA245)
			(conn PCIE_3_0 MAXISCQTDATA246 ==> MAXISCQTDATA246 MAXISCQTDATA246)
			(conn PCIE_3_0 MAXISCQTDATA247 ==> MAXISCQTDATA247 MAXISCQTDATA247)
			(conn PCIE_3_0 MAXISCQTDATA248 ==> MAXISCQTDATA248 MAXISCQTDATA248)
			(conn PCIE_3_0 MAXISCQTDATA249 ==> MAXISCQTDATA249 MAXISCQTDATA249)
			(conn PCIE_3_0 MAXISCQTDATA250 ==> MAXISCQTDATA250 MAXISCQTDATA250)
			(conn PCIE_3_0 MAXISCQTDATA251 ==> MAXISCQTDATA251 MAXISCQTDATA251)
			(conn PCIE_3_0 MAXISCQTDATA252 ==> MAXISCQTDATA252 MAXISCQTDATA252)
			(conn PCIE_3_0 MAXISCQTDATA253 ==> MAXISCQTDATA253 MAXISCQTDATA253)
			(conn PCIE_3_0 MAXISCQTDATA254 ==> MAXISCQTDATA254 MAXISCQTDATA254)
			(conn PCIE_3_0 MAXISCQTDATA255 ==> MAXISCQTDATA255 MAXISCQTDATA255)
			(conn PCIE_3_0 MAXISCQTKEEP0 ==> MAXISCQTKEEP0 MAXISCQTKEEP0)
			(conn PCIE_3_0 MAXISCQTKEEP1 ==> MAXISCQTKEEP1 MAXISCQTKEEP1)
			(conn PCIE_3_0 MAXISCQTKEEP2 ==> MAXISCQTKEEP2 MAXISCQTKEEP2)
			(conn PCIE_3_0 MAXISCQTKEEP3 ==> MAXISCQTKEEP3 MAXISCQTKEEP3)
			(conn PCIE_3_0 MAXISCQTKEEP4 ==> MAXISCQTKEEP4 MAXISCQTKEEP4)
			(conn PCIE_3_0 MAXISCQTKEEP5 ==> MAXISCQTKEEP5 MAXISCQTKEEP5)
			(conn PCIE_3_0 MAXISCQTKEEP6 ==> MAXISCQTKEEP6 MAXISCQTKEEP6)
			(conn PCIE_3_0 MAXISCQTKEEP7 ==> MAXISCQTKEEP7 MAXISCQTKEEP7)
			(conn PCIE_3_0 MAXISCQTLAST ==> MAXISCQTLAST MAXISCQTLAST)
			(conn PCIE_3_0 MAXISCQTUSER0 ==> MAXISCQTUSER0 MAXISCQTUSER0)
			(conn PCIE_3_0 MAXISCQTUSER1 ==> MAXISCQTUSER1 MAXISCQTUSER1)
			(conn PCIE_3_0 MAXISCQTUSER2 ==> MAXISCQTUSER2 MAXISCQTUSER2)
			(conn PCIE_3_0 MAXISCQTUSER3 ==> MAXISCQTUSER3 MAXISCQTUSER3)
			(conn PCIE_3_0 MAXISCQTUSER4 ==> MAXISCQTUSER4 MAXISCQTUSER4)
			(conn PCIE_3_0 MAXISCQTUSER5 ==> MAXISCQTUSER5 MAXISCQTUSER5)
			(conn PCIE_3_0 MAXISCQTUSER6 ==> MAXISCQTUSER6 MAXISCQTUSER6)
			(conn PCIE_3_0 MAXISCQTUSER7 ==> MAXISCQTUSER7 MAXISCQTUSER7)
			(conn PCIE_3_0 MAXISCQTUSER8 ==> MAXISCQTUSER8 MAXISCQTUSER8)
			(conn PCIE_3_0 MAXISCQTUSER9 ==> MAXISCQTUSER9 MAXISCQTUSER9)
			(conn PCIE_3_0 MAXISCQTUSER10 ==> MAXISCQTUSER10 MAXISCQTUSER10)
			(conn PCIE_3_0 MAXISCQTUSER11 ==> MAXISCQTUSER11 MAXISCQTUSER11)
			(conn PCIE_3_0 MAXISCQTUSER12 ==> MAXISCQTUSER12 MAXISCQTUSER12)
			(conn PCIE_3_0 MAXISCQTUSER13 ==> MAXISCQTUSER13 MAXISCQTUSER13)
			(conn PCIE_3_0 MAXISCQTUSER14 ==> MAXISCQTUSER14 MAXISCQTUSER14)
			(conn PCIE_3_0 MAXISCQTUSER15 ==> MAXISCQTUSER15 MAXISCQTUSER15)
			(conn PCIE_3_0 MAXISCQTUSER16 ==> MAXISCQTUSER16 MAXISCQTUSER16)
			(conn PCIE_3_0 MAXISCQTUSER17 ==> MAXISCQTUSER17 MAXISCQTUSER17)
			(conn PCIE_3_0 MAXISCQTUSER18 ==> MAXISCQTUSER18 MAXISCQTUSER18)
			(conn PCIE_3_0 MAXISCQTUSER19 ==> MAXISCQTUSER19 MAXISCQTUSER19)
			(conn PCIE_3_0 MAXISCQTUSER20 ==> MAXISCQTUSER20 MAXISCQTUSER20)
			(conn PCIE_3_0 MAXISCQTUSER21 ==> MAXISCQTUSER21 MAXISCQTUSER21)
			(conn PCIE_3_0 MAXISCQTUSER22 ==> MAXISCQTUSER22 MAXISCQTUSER22)
			(conn PCIE_3_0 MAXISCQTUSER23 ==> MAXISCQTUSER23 MAXISCQTUSER23)
			(conn PCIE_3_0 MAXISCQTUSER24 ==> MAXISCQTUSER24 MAXISCQTUSER24)
			(conn PCIE_3_0 MAXISCQTUSER25 ==> MAXISCQTUSER25 MAXISCQTUSER25)
			(conn PCIE_3_0 MAXISCQTUSER26 ==> MAXISCQTUSER26 MAXISCQTUSER26)
			(conn PCIE_3_0 MAXISCQTUSER27 ==> MAXISCQTUSER27 MAXISCQTUSER27)
			(conn PCIE_3_0 MAXISCQTUSER28 ==> MAXISCQTUSER28 MAXISCQTUSER28)
			(conn PCIE_3_0 MAXISCQTUSER29 ==> MAXISCQTUSER29 MAXISCQTUSER29)
			(conn PCIE_3_0 MAXISCQTUSER30 ==> MAXISCQTUSER30 MAXISCQTUSER30)
			(conn PCIE_3_0 MAXISCQTUSER31 ==> MAXISCQTUSER31 MAXISCQTUSER31)
			(conn PCIE_3_0 MAXISCQTUSER32 ==> MAXISCQTUSER32 MAXISCQTUSER32)
			(conn PCIE_3_0 MAXISCQTUSER33 ==> MAXISCQTUSER33 MAXISCQTUSER33)
			(conn PCIE_3_0 MAXISCQTUSER34 ==> MAXISCQTUSER34 MAXISCQTUSER34)
			(conn PCIE_3_0 MAXISCQTUSER35 ==> MAXISCQTUSER35 MAXISCQTUSER35)
			(conn PCIE_3_0 MAXISCQTUSER36 ==> MAXISCQTUSER36 MAXISCQTUSER36)
			(conn PCIE_3_0 MAXISCQTUSER37 ==> MAXISCQTUSER37 MAXISCQTUSER37)
			(conn PCIE_3_0 MAXISCQTUSER38 ==> MAXISCQTUSER38 MAXISCQTUSER38)
			(conn PCIE_3_0 MAXISCQTUSER39 ==> MAXISCQTUSER39 MAXISCQTUSER39)
			(conn PCIE_3_0 MAXISCQTUSER40 ==> MAXISCQTUSER40 MAXISCQTUSER40)
			(conn PCIE_3_0 MAXISCQTUSER41 ==> MAXISCQTUSER41 MAXISCQTUSER41)
			(conn PCIE_3_0 MAXISCQTUSER42 ==> MAXISCQTUSER42 MAXISCQTUSER42)
			(conn PCIE_3_0 MAXISCQTUSER43 ==> MAXISCQTUSER43 MAXISCQTUSER43)
			(conn PCIE_3_0 MAXISCQTUSER44 ==> MAXISCQTUSER44 MAXISCQTUSER44)
			(conn PCIE_3_0 MAXISCQTUSER45 ==> MAXISCQTUSER45 MAXISCQTUSER45)
			(conn PCIE_3_0 MAXISCQTUSER46 ==> MAXISCQTUSER46 MAXISCQTUSER46)
			(conn PCIE_3_0 MAXISCQTUSER47 ==> MAXISCQTUSER47 MAXISCQTUSER47)
			(conn PCIE_3_0 MAXISCQTUSER48 ==> MAXISCQTUSER48 MAXISCQTUSER48)
			(conn PCIE_3_0 MAXISCQTUSER49 ==> MAXISCQTUSER49 MAXISCQTUSER49)
			(conn PCIE_3_0 MAXISCQTUSER50 ==> MAXISCQTUSER50 MAXISCQTUSER50)
			(conn PCIE_3_0 MAXISCQTUSER51 ==> MAXISCQTUSER51 MAXISCQTUSER51)
			(conn PCIE_3_0 MAXISCQTUSER52 ==> MAXISCQTUSER52 MAXISCQTUSER52)
			(conn PCIE_3_0 MAXISCQTUSER53 ==> MAXISCQTUSER53 MAXISCQTUSER53)
			(conn PCIE_3_0 MAXISCQTUSER54 ==> MAXISCQTUSER54 MAXISCQTUSER54)
			(conn PCIE_3_0 MAXISCQTUSER55 ==> MAXISCQTUSER55 MAXISCQTUSER55)
			(conn PCIE_3_0 MAXISCQTUSER56 ==> MAXISCQTUSER56 MAXISCQTUSER56)
			(conn PCIE_3_0 MAXISCQTUSER57 ==> MAXISCQTUSER57 MAXISCQTUSER57)
			(conn PCIE_3_0 MAXISCQTUSER58 ==> MAXISCQTUSER58 MAXISCQTUSER58)
			(conn PCIE_3_0 MAXISCQTUSER59 ==> MAXISCQTUSER59 MAXISCQTUSER59)
			(conn PCIE_3_0 MAXISCQTUSER60 ==> MAXISCQTUSER60 MAXISCQTUSER60)
			(conn PCIE_3_0 MAXISCQTUSER61 ==> MAXISCQTUSER61 MAXISCQTUSER61)
			(conn PCIE_3_0 MAXISCQTUSER62 ==> MAXISCQTUSER62 MAXISCQTUSER62)
			(conn PCIE_3_0 MAXISCQTUSER63 ==> MAXISCQTUSER63 MAXISCQTUSER63)
			(conn PCIE_3_0 MAXISCQTUSER64 ==> MAXISCQTUSER64 MAXISCQTUSER64)
			(conn PCIE_3_0 MAXISCQTUSER65 ==> MAXISCQTUSER65 MAXISCQTUSER65)
			(conn PCIE_3_0 MAXISCQTUSER66 ==> MAXISCQTUSER66 MAXISCQTUSER66)
			(conn PCIE_3_0 MAXISCQTUSER67 ==> MAXISCQTUSER67 MAXISCQTUSER67)
			(conn PCIE_3_0 MAXISCQTUSER68 ==> MAXISCQTUSER68 MAXISCQTUSER68)
			(conn PCIE_3_0 MAXISCQTUSER69 ==> MAXISCQTUSER69 MAXISCQTUSER69)
			(conn PCIE_3_0 MAXISCQTUSER70 ==> MAXISCQTUSER70 MAXISCQTUSER70)
			(conn PCIE_3_0 MAXISCQTUSER71 ==> MAXISCQTUSER71 MAXISCQTUSER71)
			(conn PCIE_3_0 MAXISCQTUSER72 ==> MAXISCQTUSER72 MAXISCQTUSER72)
			(conn PCIE_3_0 MAXISCQTUSER73 ==> MAXISCQTUSER73 MAXISCQTUSER73)
			(conn PCIE_3_0 MAXISCQTUSER74 ==> MAXISCQTUSER74 MAXISCQTUSER74)
			(conn PCIE_3_0 MAXISCQTUSER75 ==> MAXISCQTUSER75 MAXISCQTUSER75)
			(conn PCIE_3_0 MAXISCQTUSER76 ==> MAXISCQTUSER76 MAXISCQTUSER76)
			(conn PCIE_3_0 MAXISCQTUSER77 ==> MAXISCQTUSER77 MAXISCQTUSER77)
			(conn PCIE_3_0 MAXISCQTUSER78 ==> MAXISCQTUSER78 MAXISCQTUSER78)
			(conn PCIE_3_0 MAXISCQTUSER79 ==> MAXISCQTUSER79 MAXISCQTUSER79)
			(conn PCIE_3_0 MAXISCQTUSER80 ==> MAXISCQTUSER80 MAXISCQTUSER80)
			(conn PCIE_3_0 MAXISCQTUSER81 ==> MAXISCQTUSER81 MAXISCQTUSER81)
			(conn PCIE_3_0 MAXISCQTUSER82 ==> MAXISCQTUSER82 MAXISCQTUSER82)
			(conn PCIE_3_0 MAXISCQTUSER83 ==> MAXISCQTUSER83 MAXISCQTUSER83)
			(conn PCIE_3_0 MAXISCQTUSER84 ==> MAXISCQTUSER84 MAXISCQTUSER84)
			(conn PCIE_3_0 MAXISCQTVALID ==> MAXISCQTVALID MAXISCQTVALID)
			(conn PCIE_3_0 MAXISRCTDATA0 ==> MAXISRCTDATA0 MAXISRCTDATA0)
			(conn PCIE_3_0 MAXISRCTDATA1 ==> MAXISRCTDATA1 MAXISRCTDATA1)
			(conn PCIE_3_0 MAXISRCTDATA2 ==> MAXISRCTDATA2 MAXISRCTDATA2)
			(conn PCIE_3_0 MAXISRCTDATA3 ==> MAXISRCTDATA3 MAXISRCTDATA3)
			(conn PCIE_3_0 MAXISRCTDATA4 ==> MAXISRCTDATA4 MAXISRCTDATA4)
			(conn PCIE_3_0 MAXISRCTDATA5 ==> MAXISRCTDATA5 MAXISRCTDATA5)
			(conn PCIE_3_0 MAXISRCTDATA6 ==> MAXISRCTDATA6 MAXISRCTDATA6)
			(conn PCIE_3_0 MAXISRCTDATA7 ==> MAXISRCTDATA7 MAXISRCTDATA7)
			(conn PCIE_3_0 MAXISRCTDATA8 ==> MAXISRCTDATA8 MAXISRCTDATA8)
			(conn PCIE_3_0 MAXISRCTDATA9 ==> MAXISRCTDATA9 MAXISRCTDATA9)
			(conn PCIE_3_0 MAXISRCTDATA10 ==> MAXISRCTDATA10 MAXISRCTDATA10)
			(conn PCIE_3_0 MAXISRCTDATA11 ==> MAXISRCTDATA11 MAXISRCTDATA11)
			(conn PCIE_3_0 MAXISRCTDATA12 ==> MAXISRCTDATA12 MAXISRCTDATA12)
			(conn PCIE_3_0 MAXISRCTDATA13 ==> MAXISRCTDATA13 MAXISRCTDATA13)
			(conn PCIE_3_0 MAXISRCTDATA14 ==> MAXISRCTDATA14 MAXISRCTDATA14)
			(conn PCIE_3_0 MAXISRCTDATA15 ==> MAXISRCTDATA15 MAXISRCTDATA15)
			(conn PCIE_3_0 MAXISRCTDATA16 ==> MAXISRCTDATA16 MAXISRCTDATA16)
			(conn PCIE_3_0 MAXISRCTDATA17 ==> MAXISRCTDATA17 MAXISRCTDATA17)
			(conn PCIE_3_0 MAXISRCTDATA18 ==> MAXISRCTDATA18 MAXISRCTDATA18)
			(conn PCIE_3_0 MAXISRCTDATA19 ==> MAXISRCTDATA19 MAXISRCTDATA19)
			(conn PCIE_3_0 MAXISRCTDATA20 ==> MAXISRCTDATA20 MAXISRCTDATA20)
			(conn PCIE_3_0 MAXISRCTDATA21 ==> MAXISRCTDATA21 MAXISRCTDATA21)
			(conn PCIE_3_0 MAXISRCTDATA22 ==> MAXISRCTDATA22 MAXISRCTDATA22)
			(conn PCIE_3_0 MAXISRCTDATA23 ==> MAXISRCTDATA23 MAXISRCTDATA23)
			(conn PCIE_3_0 MAXISRCTDATA24 ==> MAXISRCTDATA24 MAXISRCTDATA24)
			(conn PCIE_3_0 MAXISRCTDATA25 ==> MAXISRCTDATA25 MAXISRCTDATA25)
			(conn PCIE_3_0 MAXISRCTDATA26 ==> MAXISRCTDATA26 MAXISRCTDATA26)
			(conn PCIE_3_0 MAXISRCTDATA27 ==> MAXISRCTDATA27 MAXISRCTDATA27)
			(conn PCIE_3_0 MAXISRCTDATA28 ==> MAXISRCTDATA28 MAXISRCTDATA28)
			(conn PCIE_3_0 MAXISRCTDATA29 ==> MAXISRCTDATA29 MAXISRCTDATA29)
			(conn PCIE_3_0 MAXISRCTDATA30 ==> MAXISRCTDATA30 MAXISRCTDATA30)
			(conn PCIE_3_0 MAXISRCTDATA31 ==> MAXISRCTDATA31 MAXISRCTDATA31)
			(conn PCIE_3_0 MAXISRCTDATA32 ==> MAXISRCTDATA32 MAXISRCTDATA32)
			(conn PCIE_3_0 MAXISRCTDATA33 ==> MAXISRCTDATA33 MAXISRCTDATA33)
			(conn PCIE_3_0 MAXISRCTDATA34 ==> MAXISRCTDATA34 MAXISRCTDATA34)
			(conn PCIE_3_0 MAXISRCTDATA35 ==> MAXISRCTDATA35 MAXISRCTDATA35)
			(conn PCIE_3_0 MAXISRCTDATA36 ==> MAXISRCTDATA36 MAXISRCTDATA36)
			(conn PCIE_3_0 MAXISRCTDATA37 ==> MAXISRCTDATA37 MAXISRCTDATA37)
			(conn PCIE_3_0 MAXISRCTDATA38 ==> MAXISRCTDATA38 MAXISRCTDATA38)
			(conn PCIE_3_0 MAXISRCTDATA39 ==> MAXISRCTDATA39 MAXISRCTDATA39)
			(conn PCIE_3_0 MAXISRCTDATA40 ==> MAXISRCTDATA40 MAXISRCTDATA40)
			(conn PCIE_3_0 MAXISRCTDATA41 ==> MAXISRCTDATA41 MAXISRCTDATA41)
			(conn PCIE_3_0 MAXISRCTDATA42 ==> MAXISRCTDATA42 MAXISRCTDATA42)
			(conn PCIE_3_0 MAXISRCTDATA43 ==> MAXISRCTDATA43 MAXISRCTDATA43)
			(conn PCIE_3_0 MAXISRCTDATA44 ==> MAXISRCTDATA44 MAXISRCTDATA44)
			(conn PCIE_3_0 MAXISRCTDATA45 ==> MAXISRCTDATA45 MAXISRCTDATA45)
			(conn PCIE_3_0 MAXISRCTDATA46 ==> MAXISRCTDATA46 MAXISRCTDATA46)
			(conn PCIE_3_0 MAXISRCTDATA47 ==> MAXISRCTDATA47 MAXISRCTDATA47)
			(conn PCIE_3_0 MAXISRCTDATA48 ==> MAXISRCTDATA48 MAXISRCTDATA48)
			(conn PCIE_3_0 MAXISRCTDATA49 ==> MAXISRCTDATA49 MAXISRCTDATA49)
			(conn PCIE_3_0 MAXISRCTDATA50 ==> MAXISRCTDATA50 MAXISRCTDATA50)
			(conn PCIE_3_0 MAXISRCTDATA51 ==> MAXISRCTDATA51 MAXISRCTDATA51)
			(conn PCIE_3_0 MAXISRCTDATA52 ==> MAXISRCTDATA52 MAXISRCTDATA52)
			(conn PCIE_3_0 MAXISRCTDATA53 ==> MAXISRCTDATA53 MAXISRCTDATA53)
			(conn PCIE_3_0 MAXISRCTDATA54 ==> MAXISRCTDATA54 MAXISRCTDATA54)
			(conn PCIE_3_0 MAXISRCTDATA55 ==> MAXISRCTDATA55 MAXISRCTDATA55)
			(conn PCIE_3_0 MAXISRCTDATA56 ==> MAXISRCTDATA56 MAXISRCTDATA56)
			(conn PCIE_3_0 MAXISRCTDATA57 ==> MAXISRCTDATA57 MAXISRCTDATA57)
			(conn PCIE_3_0 MAXISRCTDATA58 ==> MAXISRCTDATA58 MAXISRCTDATA58)
			(conn PCIE_3_0 MAXISRCTDATA59 ==> MAXISRCTDATA59 MAXISRCTDATA59)
			(conn PCIE_3_0 MAXISRCTDATA60 ==> MAXISRCTDATA60 MAXISRCTDATA60)
			(conn PCIE_3_0 MAXISRCTDATA61 ==> MAXISRCTDATA61 MAXISRCTDATA61)
			(conn PCIE_3_0 MAXISRCTDATA62 ==> MAXISRCTDATA62 MAXISRCTDATA62)
			(conn PCIE_3_0 MAXISRCTDATA63 ==> MAXISRCTDATA63 MAXISRCTDATA63)
			(conn PCIE_3_0 MAXISRCTDATA64 ==> MAXISRCTDATA64 MAXISRCTDATA64)
			(conn PCIE_3_0 MAXISRCTDATA65 ==> MAXISRCTDATA65 MAXISRCTDATA65)
			(conn PCIE_3_0 MAXISRCTDATA66 ==> MAXISRCTDATA66 MAXISRCTDATA66)
			(conn PCIE_3_0 MAXISRCTDATA67 ==> MAXISRCTDATA67 MAXISRCTDATA67)
			(conn PCIE_3_0 MAXISRCTDATA68 ==> MAXISRCTDATA68 MAXISRCTDATA68)
			(conn PCIE_3_0 MAXISRCTDATA69 ==> MAXISRCTDATA69 MAXISRCTDATA69)
			(conn PCIE_3_0 MAXISRCTDATA70 ==> MAXISRCTDATA70 MAXISRCTDATA70)
			(conn PCIE_3_0 MAXISRCTDATA71 ==> MAXISRCTDATA71 MAXISRCTDATA71)
			(conn PCIE_3_0 MAXISRCTDATA72 ==> MAXISRCTDATA72 MAXISRCTDATA72)
			(conn PCIE_3_0 MAXISRCTDATA73 ==> MAXISRCTDATA73 MAXISRCTDATA73)
			(conn PCIE_3_0 MAXISRCTDATA74 ==> MAXISRCTDATA74 MAXISRCTDATA74)
			(conn PCIE_3_0 MAXISRCTDATA75 ==> MAXISRCTDATA75 MAXISRCTDATA75)
			(conn PCIE_3_0 MAXISRCTDATA76 ==> MAXISRCTDATA76 MAXISRCTDATA76)
			(conn PCIE_3_0 MAXISRCTDATA77 ==> MAXISRCTDATA77 MAXISRCTDATA77)
			(conn PCIE_3_0 MAXISRCTDATA78 ==> MAXISRCTDATA78 MAXISRCTDATA78)
			(conn PCIE_3_0 MAXISRCTDATA79 ==> MAXISRCTDATA79 MAXISRCTDATA79)
			(conn PCIE_3_0 MAXISRCTDATA80 ==> MAXISRCTDATA80 MAXISRCTDATA80)
			(conn PCIE_3_0 MAXISRCTDATA81 ==> MAXISRCTDATA81 MAXISRCTDATA81)
			(conn PCIE_3_0 MAXISRCTDATA82 ==> MAXISRCTDATA82 MAXISRCTDATA82)
			(conn PCIE_3_0 MAXISRCTDATA83 ==> MAXISRCTDATA83 MAXISRCTDATA83)
			(conn PCIE_3_0 MAXISRCTDATA84 ==> MAXISRCTDATA84 MAXISRCTDATA84)
			(conn PCIE_3_0 MAXISRCTDATA85 ==> MAXISRCTDATA85 MAXISRCTDATA85)
			(conn PCIE_3_0 MAXISRCTDATA86 ==> MAXISRCTDATA86 MAXISRCTDATA86)
			(conn PCIE_3_0 MAXISRCTDATA87 ==> MAXISRCTDATA87 MAXISRCTDATA87)
			(conn PCIE_3_0 MAXISRCTDATA88 ==> MAXISRCTDATA88 MAXISRCTDATA88)
			(conn PCIE_3_0 MAXISRCTDATA89 ==> MAXISRCTDATA89 MAXISRCTDATA89)
			(conn PCIE_3_0 MAXISRCTDATA90 ==> MAXISRCTDATA90 MAXISRCTDATA90)
			(conn PCIE_3_0 MAXISRCTDATA91 ==> MAXISRCTDATA91 MAXISRCTDATA91)
			(conn PCIE_3_0 MAXISRCTDATA92 ==> MAXISRCTDATA92 MAXISRCTDATA92)
			(conn PCIE_3_0 MAXISRCTDATA93 ==> MAXISRCTDATA93 MAXISRCTDATA93)
			(conn PCIE_3_0 MAXISRCTDATA94 ==> MAXISRCTDATA94 MAXISRCTDATA94)
			(conn PCIE_3_0 MAXISRCTDATA95 ==> MAXISRCTDATA95 MAXISRCTDATA95)
			(conn PCIE_3_0 MAXISRCTDATA96 ==> MAXISRCTDATA96 MAXISRCTDATA96)
			(conn PCIE_3_0 MAXISRCTDATA97 ==> MAXISRCTDATA97 MAXISRCTDATA97)
			(conn PCIE_3_0 MAXISRCTDATA98 ==> MAXISRCTDATA98 MAXISRCTDATA98)
			(conn PCIE_3_0 MAXISRCTDATA99 ==> MAXISRCTDATA99 MAXISRCTDATA99)
			(conn PCIE_3_0 MAXISRCTDATA100 ==> MAXISRCTDATA100 MAXISRCTDATA100)
			(conn PCIE_3_0 MAXISRCTDATA101 ==> MAXISRCTDATA101 MAXISRCTDATA101)
			(conn PCIE_3_0 MAXISRCTDATA102 ==> MAXISRCTDATA102 MAXISRCTDATA102)
			(conn PCIE_3_0 MAXISRCTDATA103 ==> MAXISRCTDATA103 MAXISRCTDATA103)
			(conn PCIE_3_0 MAXISRCTDATA104 ==> MAXISRCTDATA104 MAXISRCTDATA104)
			(conn PCIE_3_0 MAXISRCTDATA105 ==> MAXISRCTDATA105 MAXISRCTDATA105)
			(conn PCIE_3_0 MAXISRCTDATA106 ==> MAXISRCTDATA106 MAXISRCTDATA106)
			(conn PCIE_3_0 MAXISRCTDATA107 ==> MAXISRCTDATA107 MAXISRCTDATA107)
			(conn PCIE_3_0 MAXISRCTDATA108 ==> MAXISRCTDATA108 MAXISRCTDATA108)
			(conn PCIE_3_0 MAXISRCTDATA109 ==> MAXISRCTDATA109 MAXISRCTDATA109)
			(conn PCIE_3_0 MAXISRCTDATA110 ==> MAXISRCTDATA110 MAXISRCTDATA110)
			(conn PCIE_3_0 MAXISRCTDATA111 ==> MAXISRCTDATA111 MAXISRCTDATA111)
			(conn PCIE_3_0 MAXISRCTDATA112 ==> MAXISRCTDATA112 MAXISRCTDATA112)
			(conn PCIE_3_0 MAXISRCTDATA113 ==> MAXISRCTDATA113 MAXISRCTDATA113)
			(conn PCIE_3_0 MAXISRCTDATA114 ==> MAXISRCTDATA114 MAXISRCTDATA114)
			(conn PCIE_3_0 MAXISRCTDATA115 ==> MAXISRCTDATA115 MAXISRCTDATA115)
			(conn PCIE_3_0 MAXISRCTDATA116 ==> MAXISRCTDATA116 MAXISRCTDATA116)
			(conn PCIE_3_0 MAXISRCTDATA117 ==> MAXISRCTDATA117 MAXISRCTDATA117)
			(conn PCIE_3_0 MAXISRCTDATA118 ==> MAXISRCTDATA118 MAXISRCTDATA118)
			(conn PCIE_3_0 MAXISRCTDATA119 ==> MAXISRCTDATA119 MAXISRCTDATA119)
			(conn PCIE_3_0 MAXISRCTDATA120 ==> MAXISRCTDATA120 MAXISRCTDATA120)
			(conn PCIE_3_0 MAXISRCTDATA121 ==> MAXISRCTDATA121 MAXISRCTDATA121)
			(conn PCIE_3_0 MAXISRCTDATA122 ==> MAXISRCTDATA122 MAXISRCTDATA122)
			(conn PCIE_3_0 MAXISRCTDATA123 ==> MAXISRCTDATA123 MAXISRCTDATA123)
			(conn PCIE_3_0 MAXISRCTDATA124 ==> MAXISRCTDATA124 MAXISRCTDATA124)
			(conn PCIE_3_0 MAXISRCTDATA125 ==> MAXISRCTDATA125 MAXISRCTDATA125)
			(conn PCIE_3_0 MAXISRCTDATA126 ==> MAXISRCTDATA126 MAXISRCTDATA126)
			(conn PCIE_3_0 MAXISRCTDATA127 ==> MAXISRCTDATA127 MAXISRCTDATA127)
			(conn PCIE_3_0 MAXISRCTDATA128 ==> MAXISRCTDATA128 MAXISRCTDATA128)
			(conn PCIE_3_0 MAXISRCTDATA129 ==> MAXISRCTDATA129 MAXISRCTDATA129)
			(conn PCIE_3_0 MAXISRCTDATA130 ==> MAXISRCTDATA130 MAXISRCTDATA130)
			(conn PCIE_3_0 MAXISRCTDATA131 ==> MAXISRCTDATA131 MAXISRCTDATA131)
			(conn PCIE_3_0 MAXISRCTDATA132 ==> MAXISRCTDATA132 MAXISRCTDATA132)
			(conn PCIE_3_0 MAXISRCTDATA133 ==> MAXISRCTDATA133 MAXISRCTDATA133)
			(conn PCIE_3_0 MAXISRCTDATA134 ==> MAXISRCTDATA134 MAXISRCTDATA134)
			(conn PCIE_3_0 MAXISRCTDATA135 ==> MAXISRCTDATA135 MAXISRCTDATA135)
			(conn PCIE_3_0 MAXISRCTDATA136 ==> MAXISRCTDATA136 MAXISRCTDATA136)
			(conn PCIE_3_0 MAXISRCTDATA137 ==> MAXISRCTDATA137 MAXISRCTDATA137)
			(conn PCIE_3_0 MAXISRCTDATA138 ==> MAXISRCTDATA138 MAXISRCTDATA138)
			(conn PCIE_3_0 MAXISRCTDATA139 ==> MAXISRCTDATA139 MAXISRCTDATA139)
			(conn PCIE_3_0 MAXISRCTDATA140 ==> MAXISRCTDATA140 MAXISRCTDATA140)
			(conn PCIE_3_0 MAXISRCTDATA141 ==> MAXISRCTDATA141 MAXISRCTDATA141)
			(conn PCIE_3_0 MAXISRCTDATA142 ==> MAXISRCTDATA142 MAXISRCTDATA142)
			(conn PCIE_3_0 MAXISRCTDATA143 ==> MAXISRCTDATA143 MAXISRCTDATA143)
			(conn PCIE_3_0 MAXISRCTDATA144 ==> MAXISRCTDATA144 MAXISRCTDATA144)
			(conn PCIE_3_0 MAXISRCTDATA145 ==> MAXISRCTDATA145 MAXISRCTDATA145)
			(conn PCIE_3_0 MAXISRCTDATA146 ==> MAXISRCTDATA146 MAXISRCTDATA146)
			(conn PCIE_3_0 MAXISRCTDATA147 ==> MAXISRCTDATA147 MAXISRCTDATA147)
			(conn PCIE_3_0 MAXISRCTDATA148 ==> MAXISRCTDATA148 MAXISRCTDATA148)
			(conn PCIE_3_0 MAXISRCTDATA149 ==> MAXISRCTDATA149 MAXISRCTDATA149)
			(conn PCIE_3_0 MAXISRCTDATA150 ==> MAXISRCTDATA150 MAXISRCTDATA150)
			(conn PCIE_3_0 MAXISRCTDATA151 ==> MAXISRCTDATA151 MAXISRCTDATA151)
			(conn PCIE_3_0 MAXISRCTDATA152 ==> MAXISRCTDATA152 MAXISRCTDATA152)
			(conn PCIE_3_0 MAXISRCTDATA153 ==> MAXISRCTDATA153 MAXISRCTDATA153)
			(conn PCIE_3_0 MAXISRCTDATA154 ==> MAXISRCTDATA154 MAXISRCTDATA154)
			(conn PCIE_3_0 MAXISRCTDATA155 ==> MAXISRCTDATA155 MAXISRCTDATA155)
			(conn PCIE_3_0 MAXISRCTDATA156 ==> MAXISRCTDATA156 MAXISRCTDATA156)
			(conn PCIE_3_0 MAXISRCTDATA157 ==> MAXISRCTDATA157 MAXISRCTDATA157)
			(conn PCIE_3_0 MAXISRCTDATA158 ==> MAXISRCTDATA158 MAXISRCTDATA158)
			(conn PCIE_3_0 MAXISRCTDATA159 ==> MAXISRCTDATA159 MAXISRCTDATA159)
			(conn PCIE_3_0 MAXISRCTDATA160 ==> MAXISRCTDATA160 MAXISRCTDATA160)
			(conn PCIE_3_0 MAXISRCTDATA161 ==> MAXISRCTDATA161 MAXISRCTDATA161)
			(conn PCIE_3_0 MAXISRCTDATA162 ==> MAXISRCTDATA162 MAXISRCTDATA162)
			(conn PCIE_3_0 MAXISRCTDATA163 ==> MAXISRCTDATA163 MAXISRCTDATA163)
			(conn PCIE_3_0 MAXISRCTDATA164 ==> MAXISRCTDATA164 MAXISRCTDATA164)
			(conn PCIE_3_0 MAXISRCTDATA165 ==> MAXISRCTDATA165 MAXISRCTDATA165)
			(conn PCIE_3_0 MAXISRCTDATA166 ==> MAXISRCTDATA166 MAXISRCTDATA166)
			(conn PCIE_3_0 MAXISRCTDATA167 ==> MAXISRCTDATA167 MAXISRCTDATA167)
			(conn PCIE_3_0 MAXISRCTDATA168 ==> MAXISRCTDATA168 MAXISRCTDATA168)
			(conn PCIE_3_0 MAXISRCTDATA169 ==> MAXISRCTDATA169 MAXISRCTDATA169)
			(conn PCIE_3_0 MAXISRCTDATA170 ==> MAXISRCTDATA170 MAXISRCTDATA170)
			(conn PCIE_3_0 MAXISRCTDATA171 ==> MAXISRCTDATA171 MAXISRCTDATA171)
			(conn PCIE_3_0 MAXISRCTDATA172 ==> MAXISRCTDATA172 MAXISRCTDATA172)
			(conn PCIE_3_0 MAXISRCTDATA173 ==> MAXISRCTDATA173 MAXISRCTDATA173)
			(conn PCIE_3_0 MAXISRCTDATA174 ==> MAXISRCTDATA174 MAXISRCTDATA174)
			(conn PCIE_3_0 MAXISRCTDATA175 ==> MAXISRCTDATA175 MAXISRCTDATA175)
			(conn PCIE_3_0 MAXISRCTDATA176 ==> MAXISRCTDATA176 MAXISRCTDATA176)
			(conn PCIE_3_0 MAXISRCTDATA177 ==> MAXISRCTDATA177 MAXISRCTDATA177)
			(conn PCIE_3_0 MAXISRCTDATA178 ==> MAXISRCTDATA178 MAXISRCTDATA178)
			(conn PCIE_3_0 MAXISRCTDATA179 ==> MAXISRCTDATA179 MAXISRCTDATA179)
			(conn PCIE_3_0 MAXISRCTDATA180 ==> MAXISRCTDATA180 MAXISRCTDATA180)
			(conn PCIE_3_0 MAXISRCTDATA181 ==> MAXISRCTDATA181 MAXISRCTDATA181)
			(conn PCIE_3_0 MAXISRCTDATA182 ==> MAXISRCTDATA182 MAXISRCTDATA182)
			(conn PCIE_3_0 MAXISRCTDATA183 ==> MAXISRCTDATA183 MAXISRCTDATA183)
			(conn PCIE_3_0 MAXISRCTDATA184 ==> MAXISRCTDATA184 MAXISRCTDATA184)
			(conn PCIE_3_0 MAXISRCTDATA185 ==> MAXISRCTDATA185 MAXISRCTDATA185)
			(conn PCIE_3_0 MAXISRCTDATA186 ==> MAXISRCTDATA186 MAXISRCTDATA186)
			(conn PCIE_3_0 MAXISRCTDATA187 ==> MAXISRCTDATA187 MAXISRCTDATA187)
			(conn PCIE_3_0 MAXISRCTDATA188 ==> MAXISRCTDATA188 MAXISRCTDATA188)
			(conn PCIE_3_0 MAXISRCTDATA189 ==> MAXISRCTDATA189 MAXISRCTDATA189)
			(conn PCIE_3_0 MAXISRCTDATA190 ==> MAXISRCTDATA190 MAXISRCTDATA190)
			(conn PCIE_3_0 MAXISRCTDATA191 ==> MAXISRCTDATA191 MAXISRCTDATA191)
			(conn PCIE_3_0 MAXISRCTDATA192 ==> MAXISRCTDATA192 MAXISRCTDATA192)
			(conn PCIE_3_0 MAXISRCTDATA193 ==> MAXISRCTDATA193 MAXISRCTDATA193)
			(conn PCIE_3_0 MAXISRCTDATA194 ==> MAXISRCTDATA194 MAXISRCTDATA194)
			(conn PCIE_3_0 MAXISRCTDATA195 ==> MAXISRCTDATA195 MAXISRCTDATA195)
			(conn PCIE_3_0 MAXISRCTDATA196 ==> MAXISRCTDATA196 MAXISRCTDATA196)
			(conn PCIE_3_0 MAXISRCTDATA197 ==> MAXISRCTDATA197 MAXISRCTDATA197)
			(conn PCIE_3_0 MAXISRCTDATA198 ==> MAXISRCTDATA198 MAXISRCTDATA198)
			(conn PCIE_3_0 MAXISRCTDATA199 ==> MAXISRCTDATA199 MAXISRCTDATA199)
			(conn PCIE_3_0 MAXISRCTDATA200 ==> MAXISRCTDATA200 MAXISRCTDATA200)
			(conn PCIE_3_0 MAXISRCTDATA201 ==> MAXISRCTDATA201 MAXISRCTDATA201)
			(conn PCIE_3_0 MAXISRCTDATA202 ==> MAXISRCTDATA202 MAXISRCTDATA202)
			(conn PCIE_3_0 MAXISRCTDATA203 ==> MAXISRCTDATA203 MAXISRCTDATA203)
			(conn PCIE_3_0 MAXISRCTDATA204 ==> MAXISRCTDATA204 MAXISRCTDATA204)
			(conn PCIE_3_0 MAXISRCTDATA205 ==> MAXISRCTDATA205 MAXISRCTDATA205)
			(conn PCIE_3_0 MAXISRCTDATA206 ==> MAXISRCTDATA206 MAXISRCTDATA206)
			(conn PCIE_3_0 MAXISRCTDATA207 ==> MAXISRCTDATA207 MAXISRCTDATA207)
			(conn PCIE_3_0 MAXISRCTDATA208 ==> MAXISRCTDATA208 MAXISRCTDATA208)
			(conn PCIE_3_0 MAXISRCTDATA209 ==> MAXISRCTDATA209 MAXISRCTDATA209)
			(conn PCIE_3_0 MAXISRCTDATA210 ==> MAXISRCTDATA210 MAXISRCTDATA210)
			(conn PCIE_3_0 MAXISRCTDATA211 ==> MAXISRCTDATA211 MAXISRCTDATA211)
			(conn PCIE_3_0 MAXISRCTDATA212 ==> MAXISRCTDATA212 MAXISRCTDATA212)
			(conn PCIE_3_0 MAXISRCTDATA213 ==> MAXISRCTDATA213 MAXISRCTDATA213)
			(conn PCIE_3_0 MAXISRCTDATA214 ==> MAXISRCTDATA214 MAXISRCTDATA214)
			(conn PCIE_3_0 MAXISRCTDATA215 ==> MAXISRCTDATA215 MAXISRCTDATA215)
			(conn PCIE_3_0 MAXISRCTDATA216 ==> MAXISRCTDATA216 MAXISRCTDATA216)
			(conn PCIE_3_0 MAXISRCTDATA217 ==> MAXISRCTDATA217 MAXISRCTDATA217)
			(conn PCIE_3_0 MAXISRCTDATA218 ==> MAXISRCTDATA218 MAXISRCTDATA218)
			(conn PCIE_3_0 MAXISRCTDATA219 ==> MAXISRCTDATA219 MAXISRCTDATA219)
			(conn PCIE_3_0 MAXISRCTDATA220 ==> MAXISRCTDATA220 MAXISRCTDATA220)
			(conn PCIE_3_0 MAXISRCTDATA221 ==> MAXISRCTDATA221 MAXISRCTDATA221)
			(conn PCIE_3_0 MAXISRCTDATA222 ==> MAXISRCTDATA222 MAXISRCTDATA222)
			(conn PCIE_3_0 MAXISRCTDATA223 ==> MAXISRCTDATA223 MAXISRCTDATA223)
			(conn PCIE_3_0 MAXISRCTDATA224 ==> MAXISRCTDATA224 MAXISRCTDATA224)
			(conn PCIE_3_0 MAXISRCTDATA225 ==> MAXISRCTDATA225 MAXISRCTDATA225)
			(conn PCIE_3_0 MAXISRCTDATA226 ==> MAXISRCTDATA226 MAXISRCTDATA226)
			(conn PCIE_3_0 MAXISRCTDATA227 ==> MAXISRCTDATA227 MAXISRCTDATA227)
			(conn PCIE_3_0 MAXISRCTDATA228 ==> MAXISRCTDATA228 MAXISRCTDATA228)
			(conn PCIE_3_0 MAXISRCTDATA229 ==> MAXISRCTDATA229 MAXISRCTDATA229)
			(conn PCIE_3_0 MAXISRCTDATA230 ==> MAXISRCTDATA230 MAXISRCTDATA230)
			(conn PCIE_3_0 MAXISRCTDATA231 ==> MAXISRCTDATA231 MAXISRCTDATA231)
			(conn PCIE_3_0 MAXISRCTDATA232 ==> MAXISRCTDATA232 MAXISRCTDATA232)
			(conn PCIE_3_0 MAXISRCTDATA233 ==> MAXISRCTDATA233 MAXISRCTDATA233)
			(conn PCIE_3_0 MAXISRCTDATA234 ==> MAXISRCTDATA234 MAXISRCTDATA234)
			(conn PCIE_3_0 MAXISRCTDATA235 ==> MAXISRCTDATA235 MAXISRCTDATA235)
			(conn PCIE_3_0 MAXISRCTDATA236 ==> MAXISRCTDATA236 MAXISRCTDATA236)
			(conn PCIE_3_0 MAXISRCTDATA237 ==> MAXISRCTDATA237 MAXISRCTDATA237)
			(conn PCIE_3_0 MAXISRCTDATA238 ==> MAXISRCTDATA238 MAXISRCTDATA238)
			(conn PCIE_3_0 MAXISRCTDATA239 ==> MAXISRCTDATA239 MAXISRCTDATA239)
			(conn PCIE_3_0 MAXISRCTDATA240 ==> MAXISRCTDATA240 MAXISRCTDATA240)
			(conn PCIE_3_0 MAXISRCTDATA241 ==> MAXISRCTDATA241 MAXISRCTDATA241)
			(conn PCIE_3_0 MAXISRCTDATA242 ==> MAXISRCTDATA242 MAXISRCTDATA242)
			(conn PCIE_3_0 MAXISRCTDATA243 ==> MAXISRCTDATA243 MAXISRCTDATA243)
			(conn PCIE_3_0 MAXISRCTDATA244 ==> MAXISRCTDATA244 MAXISRCTDATA244)
			(conn PCIE_3_0 MAXISRCTDATA245 ==> MAXISRCTDATA245 MAXISRCTDATA245)
			(conn PCIE_3_0 MAXISRCTDATA246 ==> MAXISRCTDATA246 MAXISRCTDATA246)
			(conn PCIE_3_0 MAXISRCTDATA247 ==> MAXISRCTDATA247 MAXISRCTDATA247)
			(conn PCIE_3_0 MAXISRCTDATA248 ==> MAXISRCTDATA248 MAXISRCTDATA248)
			(conn PCIE_3_0 MAXISRCTDATA249 ==> MAXISRCTDATA249 MAXISRCTDATA249)
			(conn PCIE_3_0 MAXISRCTDATA250 ==> MAXISRCTDATA250 MAXISRCTDATA250)
			(conn PCIE_3_0 MAXISRCTDATA251 ==> MAXISRCTDATA251 MAXISRCTDATA251)
			(conn PCIE_3_0 MAXISRCTDATA252 ==> MAXISRCTDATA252 MAXISRCTDATA252)
			(conn PCIE_3_0 MAXISRCTDATA253 ==> MAXISRCTDATA253 MAXISRCTDATA253)
			(conn PCIE_3_0 MAXISRCTDATA254 ==> MAXISRCTDATA254 MAXISRCTDATA254)
			(conn PCIE_3_0 MAXISRCTDATA255 ==> MAXISRCTDATA255 MAXISRCTDATA255)
			(conn PCIE_3_0 MAXISRCTKEEP0 ==> MAXISRCTKEEP0 MAXISRCTKEEP0)
			(conn PCIE_3_0 MAXISRCTKEEP1 ==> MAXISRCTKEEP1 MAXISRCTKEEP1)
			(conn PCIE_3_0 MAXISRCTKEEP2 ==> MAXISRCTKEEP2 MAXISRCTKEEP2)
			(conn PCIE_3_0 MAXISRCTKEEP3 ==> MAXISRCTKEEP3 MAXISRCTKEEP3)
			(conn PCIE_3_0 MAXISRCTKEEP4 ==> MAXISRCTKEEP4 MAXISRCTKEEP4)
			(conn PCIE_3_0 MAXISRCTKEEP5 ==> MAXISRCTKEEP5 MAXISRCTKEEP5)
			(conn PCIE_3_0 MAXISRCTKEEP6 ==> MAXISRCTKEEP6 MAXISRCTKEEP6)
			(conn PCIE_3_0 MAXISRCTKEEP7 ==> MAXISRCTKEEP7 MAXISRCTKEEP7)
			(conn PCIE_3_0 MAXISRCTLAST ==> MAXISRCTLAST MAXISRCTLAST)
			(conn PCIE_3_0 MAXISRCTUSER0 ==> MAXISRCTUSER0 MAXISRCTUSER0)
			(conn PCIE_3_0 MAXISRCTUSER1 ==> MAXISRCTUSER1 MAXISRCTUSER1)
			(conn PCIE_3_0 MAXISRCTUSER2 ==> MAXISRCTUSER2 MAXISRCTUSER2)
			(conn PCIE_3_0 MAXISRCTUSER3 ==> MAXISRCTUSER3 MAXISRCTUSER3)
			(conn PCIE_3_0 MAXISRCTUSER4 ==> MAXISRCTUSER4 MAXISRCTUSER4)
			(conn PCIE_3_0 MAXISRCTUSER5 ==> MAXISRCTUSER5 MAXISRCTUSER5)
			(conn PCIE_3_0 MAXISRCTUSER6 ==> MAXISRCTUSER6 MAXISRCTUSER6)
			(conn PCIE_3_0 MAXISRCTUSER7 ==> MAXISRCTUSER7 MAXISRCTUSER7)
			(conn PCIE_3_0 MAXISRCTUSER8 ==> MAXISRCTUSER8 MAXISRCTUSER8)
			(conn PCIE_3_0 MAXISRCTUSER9 ==> MAXISRCTUSER9 MAXISRCTUSER9)
			(conn PCIE_3_0 MAXISRCTUSER10 ==> MAXISRCTUSER10 MAXISRCTUSER10)
			(conn PCIE_3_0 MAXISRCTUSER11 ==> MAXISRCTUSER11 MAXISRCTUSER11)
			(conn PCIE_3_0 MAXISRCTUSER12 ==> MAXISRCTUSER12 MAXISRCTUSER12)
			(conn PCIE_3_0 MAXISRCTUSER13 ==> MAXISRCTUSER13 MAXISRCTUSER13)
			(conn PCIE_3_0 MAXISRCTUSER14 ==> MAXISRCTUSER14 MAXISRCTUSER14)
			(conn PCIE_3_0 MAXISRCTUSER15 ==> MAXISRCTUSER15 MAXISRCTUSER15)
			(conn PCIE_3_0 MAXISRCTUSER16 ==> MAXISRCTUSER16 MAXISRCTUSER16)
			(conn PCIE_3_0 MAXISRCTUSER17 ==> MAXISRCTUSER17 MAXISRCTUSER17)
			(conn PCIE_3_0 MAXISRCTUSER18 ==> MAXISRCTUSER18 MAXISRCTUSER18)
			(conn PCIE_3_0 MAXISRCTUSER19 ==> MAXISRCTUSER19 MAXISRCTUSER19)
			(conn PCIE_3_0 MAXISRCTUSER20 ==> MAXISRCTUSER20 MAXISRCTUSER20)
			(conn PCIE_3_0 MAXISRCTUSER21 ==> MAXISRCTUSER21 MAXISRCTUSER21)
			(conn PCIE_3_0 MAXISRCTUSER22 ==> MAXISRCTUSER22 MAXISRCTUSER22)
			(conn PCIE_3_0 MAXISRCTUSER23 ==> MAXISRCTUSER23 MAXISRCTUSER23)
			(conn PCIE_3_0 MAXISRCTUSER24 ==> MAXISRCTUSER24 MAXISRCTUSER24)
			(conn PCIE_3_0 MAXISRCTUSER25 ==> MAXISRCTUSER25 MAXISRCTUSER25)
			(conn PCIE_3_0 MAXISRCTUSER26 ==> MAXISRCTUSER26 MAXISRCTUSER26)
			(conn PCIE_3_0 MAXISRCTUSER27 ==> MAXISRCTUSER27 MAXISRCTUSER27)
			(conn PCIE_3_0 MAXISRCTUSER28 ==> MAXISRCTUSER28 MAXISRCTUSER28)
			(conn PCIE_3_0 MAXISRCTUSER29 ==> MAXISRCTUSER29 MAXISRCTUSER29)
			(conn PCIE_3_0 MAXISRCTUSER30 ==> MAXISRCTUSER30 MAXISRCTUSER30)
			(conn PCIE_3_0 MAXISRCTUSER31 ==> MAXISRCTUSER31 MAXISRCTUSER31)
			(conn PCIE_3_0 MAXISRCTUSER32 ==> MAXISRCTUSER32 MAXISRCTUSER32)
			(conn PCIE_3_0 MAXISRCTUSER33 ==> MAXISRCTUSER33 MAXISRCTUSER33)
			(conn PCIE_3_0 MAXISRCTUSER34 ==> MAXISRCTUSER34 MAXISRCTUSER34)
			(conn PCIE_3_0 MAXISRCTUSER35 ==> MAXISRCTUSER35 MAXISRCTUSER35)
			(conn PCIE_3_0 MAXISRCTUSER36 ==> MAXISRCTUSER36 MAXISRCTUSER36)
			(conn PCIE_3_0 MAXISRCTUSER37 ==> MAXISRCTUSER37 MAXISRCTUSER37)
			(conn PCIE_3_0 MAXISRCTUSER38 ==> MAXISRCTUSER38 MAXISRCTUSER38)
			(conn PCIE_3_0 MAXISRCTUSER39 ==> MAXISRCTUSER39 MAXISRCTUSER39)
			(conn PCIE_3_0 MAXISRCTUSER40 ==> MAXISRCTUSER40 MAXISRCTUSER40)
			(conn PCIE_3_0 MAXISRCTUSER41 ==> MAXISRCTUSER41 MAXISRCTUSER41)
			(conn PCIE_3_0 MAXISRCTUSER42 ==> MAXISRCTUSER42 MAXISRCTUSER42)
			(conn PCIE_3_0 MAXISRCTUSER43 ==> MAXISRCTUSER43 MAXISRCTUSER43)
			(conn PCIE_3_0 MAXISRCTUSER44 ==> MAXISRCTUSER44 MAXISRCTUSER44)
			(conn PCIE_3_0 MAXISRCTUSER45 ==> MAXISRCTUSER45 MAXISRCTUSER45)
			(conn PCIE_3_0 MAXISRCTUSER46 ==> MAXISRCTUSER46 MAXISRCTUSER46)
			(conn PCIE_3_0 MAXISRCTUSER47 ==> MAXISRCTUSER47 MAXISRCTUSER47)
			(conn PCIE_3_0 MAXISRCTUSER48 ==> MAXISRCTUSER48 MAXISRCTUSER48)
			(conn PCIE_3_0 MAXISRCTUSER49 ==> MAXISRCTUSER49 MAXISRCTUSER49)
			(conn PCIE_3_0 MAXISRCTUSER50 ==> MAXISRCTUSER50 MAXISRCTUSER50)
			(conn PCIE_3_0 MAXISRCTUSER51 ==> MAXISRCTUSER51 MAXISRCTUSER51)
			(conn PCIE_3_0 MAXISRCTUSER52 ==> MAXISRCTUSER52 MAXISRCTUSER52)
			(conn PCIE_3_0 MAXISRCTUSER53 ==> MAXISRCTUSER53 MAXISRCTUSER53)
			(conn PCIE_3_0 MAXISRCTUSER54 ==> MAXISRCTUSER54 MAXISRCTUSER54)
			(conn PCIE_3_0 MAXISRCTUSER55 ==> MAXISRCTUSER55 MAXISRCTUSER55)
			(conn PCIE_3_0 MAXISRCTUSER56 ==> MAXISRCTUSER56 MAXISRCTUSER56)
			(conn PCIE_3_0 MAXISRCTUSER57 ==> MAXISRCTUSER57 MAXISRCTUSER57)
			(conn PCIE_3_0 MAXISRCTUSER58 ==> MAXISRCTUSER58 MAXISRCTUSER58)
			(conn PCIE_3_0 MAXISRCTUSER59 ==> MAXISRCTUSER59 MAXISRCTUSER59)
			(conn PCIE_3_0 MAXISRCTUSER60 ==> MAXISRCTUSER60 MAXISRCTUSER60)
			(conn PCIE_3_0 MAXISRCTUSER61 ==> MAXISRCTUSER61 MAXISRCTUSER61)
			(conn PCIE_3_0 MAXISRCTUSER62 ==> MAXISRCTUSER62 MAXISRCTUSER62)
			(conn PCIE_3_0 MAXISRCTUSER63 ==> MAXISRCTUSER63 MAXISRCTUSER63)
			(conn PCIE_3_0 MAXISRCTUSER64 ==> MAXISRCTUSER64 MAXISRCTUSER64)
			(conn PCIE_3_0 MAXISRCTUSER65 ==> MAXISRCTUSER65 MAXISRCTUSER65)
			(conn PCIE_3_0 MAXISRCTUSER66 ==> MAXISRCTUSER66 MAXISRCTUSER66)
			(conn PCIE_3_0 MAXISRCTUSER67 ==> MAXISRCTUSER67 MAXISRCTUSER67)
			(conn PCIE_3_0 MAXISRCTUSER68 ==> MAXISRCTUSER68 MAXISRCTUSER68)
			(conn PCIE_3_0 MAXISRCTUSER69 ==> MAXISRCTUSER69 MAXISRCTUSER69)
			(conn PCIE_3_0 MAXISRCTUSER70 ==> MAXISRCTUSER70 MAXISRCTUSER70)
			(conn PCIE_3_0 MAXISRCTUSER71 ==> MAXISRCTUSER71 MAXISRCTUSER71)
			(conn PCIE_3_0 MAXISRCTUSER72 ==> MAXISRCTUSER72 MAXISRCTUSER72)
			(conn PCIE_3_0 MAXISRCTUSER73 ==> MAXISRCTUSER73 MAXISRCTUSER73)
			(conn PCIE_3_0 MAXISRCTUSER74 ==> MAXISRCTUSER74 MAXISRCTUSER74)
			(conn PCIE_3_0 MAXISRCTVALID ==> MAXISRCTVALID MAXISRCTVALID)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL0 ==> MICOMPLETIONRAMREADADDRESSAL0 MICOMPLETIONRAMREADADDRESSAL0)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL1 ==> MICOMPLETIONRAMREADADDRESSAL1 MICOMPLETIONRAMREADADDRESSAL1)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL2 ==> MICOMPLETIONRAMREADADDRESSAL2 MICOMPLETIONRAMREADADDRESSAL2)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL3 ==> MICOMPLETIONRAMREADADDRESSAL3 MICOMPLETIONRAMREADADDRESSAL3)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL4 ==> MICOMPLETIONRAMREADADDRESSAL4 MICOMPLETIONRAMREADADDRESSAL4)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL5 ==> MICOMPLETIONRAMREADADDRESSAL5 MICOMPLETIONRAMREADADDRESSAL5)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL6 ==> MICOMPLETIONRAMREADADDRESSAL6 MICOMPLETIONRAMREADADDRESSAL6)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL7 ==> MICOMPLETIONRAMREADADDRESSAL7 MICOMPLETIONRAMREADADDRESSAL7)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL8 ==> MICOMPLETIONRAMREADADDRESSAL8 MICOMPLETIONRAMREADADDRESSAL8)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAL9 ==> MICOMPLETIONRAMREADADDRESSAL9 MICOMPLETIONRAMREADADDRESSAL9)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU0 ==> MICOMPLETIONRAMREADADDRESSAU0 MICOMPLETIONRAMREADADDRESSAU0)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU1 ==> MICOMPLETIONRAMREADADDRESSAU1 MICOMPLETIONRAMREADADDRESSAU1)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU2 ==> MICOMPLETIONRAMREADADDRESSAU2 MICOMPLETIONRAMREADADDRESSAU2)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU3 ==> MICOMPLETIONRAMREADADDRESSAU3 MICOMPLETIONRAMREADADDRESSAU3)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU4 ==> MICOMPLETIONRAMREADADDRESSAU4 MICOMPLETIONRAMREADADDRESSAU4)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU5 ==> MICOMPLETIONRAMREADADDRESSAU5 MICOMPLETIONRAMREADADDRESSAU5)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU6 ==> MICOMPLETIONRAMREADADDRESSAU6 MICOMPLETIONRAMREADADDRESSAU6)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU7 ==> MICOMPLETIONRAMREADADDRESSAU7 MICOMPLETIONRAMREADADDRESSAU7)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU8 ==> MICOMPLETIONRAMREADADDRESSAU8 MICOMPLETIONRAMREADADDRESSAU8)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSAU9 ==> MICOMPLETIONRAMREADADDRESSAU9 MICOMPLETIONRAMREADADDRESSAU9)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL0 ==> MICOMPLETIONRAMREADADDRESSBL0 MICOMPLETIONRAMREADADDRESSBL0)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL1 ==> MICOMPLETIONRAMREADADDRESSBL1 MICOMPLETIONRAMREADADDRESSBL1)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL2 ==> MICOMPLETIONRAMREADADDRESSBL2 MICOMPLETIONRAMREADADDRESSBL2)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL3 ==> MICOMPLETIONRAMREADADDRESSBL3 MICOMPLETIONRAMREADADDRESSBL3)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL4 ==> MICOMPLETIONRAMREADADDRESSBL4 MICOMPLETIONRAMREADADDRESSBL4)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL5 ==> MICOMPLETIONRAMREADADDRESSBL5 MICOMPLETIONRAMREADADDRESSBL5)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL6 ==> MICOMPLETIONRAMREADADDRESSBL6 MICOMPLETIONRAMREADADDRESSBL6)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL7 ==> MICOMPLETIONRAMREADADDRESSBL7 MICOMPLETIONRAMREADADDRESSBL7)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL8 ==> MICOMPLETIONRAMREADADDRESSBL8 MICOMPLETIONRAMREADADDRESSBL8)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBL9 ==> MICOMPLETIONRAMREADADDRESSBL9 MICOMPLETIONRAMREADADDRESSBL9)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU0 ==> MICOMPLETIONRAMREADADDRESSBU0 MICOMPLETIONRAMREADADDRESSBU0)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU1 ==> MICOMPLETIONRAMREADADDRESSBU1 MICOMPLETIONRAMREADADDRESSBU1)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU2 ==> MICOMPLETIONRAMREADADDRESSBU2 MICOMPLETIONRAMREADADDRESSBU2)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU3 ==> MICOMPLETIONRAMREADADDRESSBU3 MICOMPLETIONRAMREADADDRESSBU3)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU4 ==> MICOMPLETIONRAMREADADDRESSBU4 MICOMPLETIONRAMREADADDRESSBU4)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU5 ==> MICOMPLETIONRAMREADADDRESSBU5 MICOMPLETIONRAMREADADDRESSBU5)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU6 ==> MICOMPLETIONRAMREADADDRESSBU6 MICOMPLETIONRAMREADADDRESSBU6)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU7 ==> MICOMPLETIONRAMREADADDRESSBU7 MICOMPLETIONRAMREADADDRESSBU7)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU8 ==> MICOMPLETIONRAMREADADDRESSBU8 MICOMPLETIONRAMREADADDRESSBU8)
			(conn PCIE_3_0 MICOMPLETIONRAMREADADDRESSBU9 ==> MICOMPLETIONRAMREADADDRESSBU9 MICOMPLETIONRAMREADADDRESSBU9)
			(conn PCIE_3_0 MICOMPLETIONRAMREADENABLEL0 ==> MICOMPLETIONRAMREADENABLEL0 MICOMPLETIONRAMREADENABLEL0)
			(conn PCIE_3_0 MICOMPLETIONRAMREADENABLEL1 ==> MICOMPLETIONRAMREADENABLEL1 MICOMPLETIONRAMREADENABLEL1)
			(conn PCIE_3_0 MICOMPLETIONRAMREADENABLEL2 ==> MICOMPLETIONRAMREADENABLEL2 MICOMPLETIONRAMREADENABLEL2)
			(conn PCIE_3_0 MICOMPLETIONRAMREADENABLEL3 ==> MICOMPLETIONRAMREADENABLEL3 MICOMPLETIONRAMREADENABLEL3)
			(conn PCIE_3_0 MICOMPLETIONRAMREADENABLEU0 ==> MICOMPLETIONRAMREADENABLEU0 MICOMPLETIONRAMREADENABLEU0)
			(conn PCIE_3_0 MICOMPLETIONRAMREADENABLEU1 ==> MICOMPLETIONRAMREADENABLEU1 MICOMPLETIONRAMREADENABLEU1)
			(conn PCIE_3_0 MICOMPLETIONRAMREADENABLEU2 ==> MICOMPLETIONRAMREADENABLEU2 MICOMPLETIONRAMREADENABLEU2)
			(conn PCIE_3_0 MICOMPLETIONRAMREADENABLEU3 ==> MICOMPLETIONRAMREADENABLEU3 MICOMPLETIONRAMREADENABLEU3)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL0 ==> MICOMPLETIONRAMWRITEADDRESSAL0 MICOMPLETIONRAMWRITEADDRESSAL0)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL1 ==> MICOMPLETIONRAMWRITEADDRESSAL1 MICOMPLETIONRAMWRITEADDRESSAL1)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL2 ==> MICOMPLETIONRAMWRITEADDRESSAL2 MICOMPLETIONRAMWRITEADDRESSAL2)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL3 ==> MICOMPLETIONRAMWRITEADDRESSAL3 MICOMPLETIONRAMWRITEADDRESSAL3)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL4 ==> MICOMPLETIONRAMWRITEADDRESSAL4 MICOMPLETIONRAMWRITEADDRESSAL4)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL5 ==> MICOMPLETIONRAMWRITEADDRESSAL5 MICOMPLETIONRAMWRITEADDRESSAL5)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL6 ==> MICOMPLETIONRAMWRITEADDRESSAL6 MICOMPLETIONRAMWRITEADDRESSAL6)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL7 ==> MICOMPLETIONRAMWRITEADDRESSAL7 MICOMPLETIONRAMWRITEADDRESSAL7)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL8 ==> MICOMPLETIONRAMWRITEADDRESSAL8 MICOMPLETIONRAMWRITEADDRESSAL8)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAL9 ==> MICOMPLETIONRAMWRITEADDRESSAL9 MICOMPLETIONRAMWRITEADDRESSAL9)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU0 ==> MICOMPLETIONRAMWRITEADDRESSAU0 MICOMPLETIONRAMWRITEADDRESSAU0)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU1 ==> MICOMPLETIONRAMWRITEADDRESSAU1 MICOMPLETIONRAMWRITEADDRESSAU1)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU2 ==> MICOMPLETIONRAMWRITEADDRESSAU2 MICOMPLETIONRAMWRITEADDRESSAU2)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU3 ==> MICOMPLETIONRAMWRITEADDRESSAU3 MICOMPLETIONRAMWRITEADDRESSAU3)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU4 ==> MICOMPLETIONRAMWRITEADDRESSAU4 MICOMPLETIONRAMWRITEADDRESSAU4)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU5 ==> MICOMPLETIONRAMWRITEADDRESSAU5 MICOMPLETIONRAMWRITEADDRESSAU5)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU6 ==> MICOMPLETIONRAMWRITEADDRESSAU6 MICOMPLETIONRAMWRITEADDRESSAU6)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU7 ==> MICOMPLETIONRAMWRITEADDRESSAU7 MICOMPLETIONRAMWRITEADDRESSAU7)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU8 ==> MICOMPLETIONRAMWRITEADDRESSAU8 MICOMPLETIONRAMWRITEADDRESSAU8)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSAU9 ==> MICOMPLETIONRAMWRITEADDRESSAU9 MICOMPLETIONRAMWRITEADDRESSAU9)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL0 ==> MICOMPLETIONRAMWRITEADDRESSBL0 MICOMPLETIONRAMWRITEADDRESSBL0)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL1 ==> MICOMPLETIONRAMWRITEADDRESSBL1 MICOMPLETIONRAMWRITEADDRESSBL1)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL2 ==> MICOMPLETIONRAMWRITEADDRESSBL2 MICOMPLETIONRAMWRITEADDRESSBL2)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL3 ==> MICOMPLETIONRAMWRITEADDRESSBL3 MICOMPLETIONRAMWRITEADDRESSBL3)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL4 ==> MICOMPLETIONRAMWRITEADDRESSBL4 MICOMPLETIONRAMWRITEADDRESSBL4)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL5 ==> MICOMPLETIONRAMWRITEADDRESSBL5 MICOMPLETIONRAMWRITEADDRESSBL5)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL6 ==> MICOMPLETIONRAMWRITEADDRESSBL6 MICOMPLETIONRAMWRITEADDRESSBL6)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL7 ==> MICOMPLETIONRAMWRITEADDRESSBL7 MICOMPLETIONRAMWRITEADDRESSBL7)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL8 ==> MICOMPLETIONRAMWRITEADDRESSBL8 MICOMPLETIONRAMWRITEADDRESSBL8)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBL9 ==> MICOMPLETIONRAMWRITEADDRESSBL9 MICOMPLETIONRAMWRITEADDRESSBL9)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU0 ==> MICOMPLETIONRAMWRITEADDRESSBU0 MICOMPLETIONRAMWRITEADDRESSBU0)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU1 ==> MICOMPLETIONRAMWRITEADDRESSBU1 MICOMPLETIONRAMWRITEADDRESSBU1)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU2 ==> MICOMPLETIONRAMWRITEADDRESSBU2 MICOMPLETIONRAMWRITEADDRESSBU2)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU3 ==> MICOMPLETIONRAMWRITEADDRESSBU3 MICOMPLETIONRAMWRITEADDRESSBU3)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU4 ==> MICOMPLETIONRAMWRITEADDRESSBU4 MICOMPLETIONRAMWRITEADDRESSBU4)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU5 ==> MICOMPLETIONRAMWRITEADDRESSBU5 MICOMPLETIONRAMWRITEADDRESSBU5)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU6 ==> MICOMPLETIONRAMWRITEADDRESSBU6 MICOMPLETIONRAMWRITEADDRESSBU6)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU7 ==> MICOMPLETIONRAMWRITEADDRESSBU7 MICOMPLETIONRAMWRITEADDRESSBU7)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU8 ==> MICOMPLETIONRAMWRITEADDRESSBU8 MICOMPLETIONRAMWRITEADDRESSBU8)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEADDRESSBU9 ==> MICOMPLETIONRAMWRITEADDRESSBU9 MICOMPLETIONRAMWRITEADDRESSBU9)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL0 ==> MICOMPLETIONRAMWRITEDATAL0 MICOMPLETIONRAMWRITEDATAL0)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL1 ==> MICOMPLETIONRAMWRITEDATAL1 MICOMPLETIONRAMWRITEDATAL1)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL2 ==> MICOMPLETIONRAMWRITEDATAL2 MICOMPLETIONRAMWRITEDATAL2)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL3 ==> MICOMPLETIONRAMWRITEDATAL3 MICOMPLETIONRAMWRITEDATAL3)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL4 ==> MICOMPLETIONRAMWRITEDATAL4 MICOMPLETIONRAMWRITEDATAL4)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL5 ==> MICOMPLETIONRAMWRITEDATAL5 MICOMPLETIONRAMWRITEDATAL5)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL6 ==> MICOMPLETIONRAMWRITEDATAL6 MICOMPLETIONRAMWRITEDATAL6)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL7 ==> MICOMPLETIONRAMWRITEDATAL7 MICOMPLETIONRAMWRITEDATAL7)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL8 ==> MICOMPLETIONRAMWRITEDATAL8 MICOMPLETIONRAMWRITEDATAL8)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL9 ==> MICOMPLETIONRAMWRITEDATAL9 MICOMPLETIONRAMWRITEDATAL9)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL10 ==> MICOMPLETIONRAMWRITEDATAL10 MICOMPLETIONRAMWRITEDATAL10)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL11 ==> MICOMPLETIONRAMWRITEDATAL11 MICOMPLETIONRAMWRITEDATAL11)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL12 ==> MICOMPLETIONRAMWRITEDATAL12 MICOMPLETIONRAMWRITEDATAL12)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL13 ==> MICOMPLETIONRAMWRITEDATAL13 MICOMPLETIONRAMWRITEDATAL13)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL14 ==> MICOMPLETIONRAMWRITEDATAL14 MICOMPLETIONRAMWRITEDATAL14)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL15 ==> MICOMPLETIONRAMWRITEDATAL15 MICOMPLETIONRAMWRITEDATAL15)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL16 ==> MICOMPLETIONRAMWRITEDATAL16 MICOMPLETIONRAMWRITEDATAL16)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL17 ==> MICOMPLETIONRAMWRITEDATAL17 MICOMPLETIONRAMWRITEDATAL17)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL18 ==> MICOMPLETIONRAMWRITEDATAL18 MICOMPLETIONRAMWRITEDATAL18)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL19 ==> MICOMPLETIONRAMWRITEDATAL19 MICOMPLETIONRAMWRITEDATAL19)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL20 ==> MICOMPLETIONRAMWRITEDATAL20 MICOMPLETIONRAMWRITEDATAL20)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL21 ==> MICOMPLETIONRAMWRITEDATAL21 MICOMPLETIONRAMWRITEDATAL21)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL22 ==> MICOMPLETIONRAMWRITEDATAL22 MICOMPLETIONRAMWRITEDATAL22)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL23 ==> MICOMPLETIONRAMWRITEDATAL23 MICOMPLETIONRAMWRITEDATAL23)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL24 ==> MICOMPLETIONRAMWRITEDATAL24 MICOMPLETIONRAMWRITEDATAL24)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL25 ==> MICOMPLETIONRAMWRITEDATAL25 MICOMPLETIONRAMWRITEDATAL25)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL26 ==> MICOMPLETIONRAMWRITEDATAL26 MICOMPLETIONRAMWRITEDATAL26)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL27 ==> MICOMPLETIONRAMWRITEDATAL27 MICOMPLETIONRAMWRITEDATAL27)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL28 ==> MICOMPLETIONRAMWRITEDATAL28 MICOMPLETIONRAMWRITEDATAL28)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL29 ==> MICOMPLETIONRAMWRITEDATAL29 MICOMPLETIONRAMWRITEDATAL29)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL30 ==> MICOMPLETIONRAMWRITEDATAL30 MICOMPLETIONRAMWRITEDATAL30)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL31 ==> MICOMPLETIONRAMWRITEDATAL31 MICOMPLETIONRAMWRITEDATAL31)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL32 ==> MICOMPLETIONRAMWRITEDATAL32 MICOMPLETIONRAMWRITEDATAL32)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL33 ==> MICOMPLETIONRAMWRITEDATAL33 MICOMPLETIONRAMWRITEDATAL33)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL34 ==> MICOMPLETIONRAMWRITEDATAL34 MICOMPLETIONRAMWRITEDATAL34)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL35 ==> MICOMPLETIONRAMWRITEDATAL35 MICOMPLETIONRAMWRITEDATAL35)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL36 ==> MICOMPLETIONRAMWRITEDATAL36 MICOMPLETIONRAMWRITEDATAL36)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL37 ==> MICOMPLETIONRAMWRITEDATAL37 MICOMPLETIONRAMWRITEDATAL37)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL38 ==> MICOMPLETIONRAMWRITEDATAL38 MICOMPLETIONRAMWRITEDATAL38)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL39 ==> MICOMPLETIONRAMWRITEDATAL39 MICOMPLETIONRAMWRITEDATAL39)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL40 ==> MICOMPLETIONRAMWRITEDATAL40 MICOMPLETIONRAMWRITEDATAL40)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL41 ==> MICOMPLETIONRAMWRITEDATAL41 MICOMPLETIONRAMWRITEDATAL41)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL42 ==> MICOMPLETIONRAMWRITEDATAL42 MICOMPLETIONRAMWRITEDATAL42)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL43 ==> MICOMPLETIONRAMWRITEDATAL43 MICOMPLETIONRAMWRITEDATAL43)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL44 ==> MICOMPLETIONRAMWRITEDATAL44 MICOMPLETIONRAMWRITEDATAL44)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL45 ==> MICOMPLETIONRAMWRITEDATAL45 MICOMPLETIONRAMWRITEDATAL45)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL46 ==> MICOMPLETIONRAMWRITEDATAL46 MICOMPLETIONRAMWRITEDATAL46)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL47 ==> MICOMPLETIONRAMWRITEDATAL47 MICOMPLETIONRAMWRITEDATAL47)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL48 ==> MICOMPLETIONRAMWRITEDATAL48 MICOMPLETIONRAMWRITEDATAL48)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL49 ==> MICOMPLETIONRAMWRITEDATAL49 MICOMPLETIONRAMWRITEDATAL49)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL50 ==> MICOMPLETIONRAMWRITEDATAL50 MICOMPLETIONRAMWRITEDATAL50)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL51 ==> MICOMPLETIONRAMWRITEDATAL51 MICOMPLETIONRAMWRITEDATAL51)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL52 ==> MICOMPLETIONRAMWRITEDATAL52 MICOMPLETIONRAMWRITEDATAL52)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL53 ==> MICOMPLETIONRAMWRITEDATAL53 MICOMPLETIONRAMWRITEDATAL53)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL54 ==> MICOMPLETIONRAMWRITEDATAL54 MICOMPLETIONRAMWRITEDATAL54)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL55 ==> MICOMPLETIONRAMWRITEDATAL55 MICOMPLETIONRAMWRITEDATAL55)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL56 ==> MICOMPLETIONRAMWRITEDATAL56 MICOMPLETIONRAMWRITEDATAL56)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL57 ==> MICOMPLETIONRAMWRITEDATAL57 MICOMPLETIONRAMWRITEDATAL57)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL58 ==> MICOMPLETIONRAMWRITEDATAL58 MICOMPLETIONRAMWRITEDATAL58)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL59 ==> MICOMPLETIONRAMWRITEDATAL59 MICOMPLETIONRAMWRITEDATAL59)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL60 ==> MICOMPLETIONRAMWRITEDATAL60 MICOMPLETIONRAMWRITEDATAL60)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL61 ==> MICOMPLETIONRAMWRITEDATAL61 MICOMPLETIONRAMWRITEDATAL61)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL62 ==> MICOMPLETIONRAMWRITEDATAL62 MICOMPLETIONRAMWRITEDATAL62)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL63 ==> MICOMPLETIONRAMWRITEDATAL63 MICOMPLETIONRAMWRITEDATAL63)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL64 ==> MICOMPLETIONRAMWRITEDATAL64 MICOMPLETIONRAMWRITEDATAL64)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL65 ==> MICOMPLETIONRAMWRITEDATAL65 MICOMPLETIONRAMWRITEDATAL65)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL66 ==> MICOMPLETIONRAMWRITEDATAL66 MICOMPLETIONRAMWRITEDATAL66)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL67 ==> MICOMPLETIONRAMWRITEDATAL67 MICOMPLETIONRAMWRITEDATAL67)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL68 ==> MICOMPLETIONRAMWRITEDATAL68 MICOMPLETIONRAMWRITEDATAL68)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL69 ==> MICOMPLETIONRAMWRITEDATAL69 MICOMPLETIONRAMWRITEDATAL69)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL70 ==> MICOMPLETIONRAMWRITEDATAL70 MICOMPLETIONRAMWRITEDATAL70)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAL71 ==> MICOMPLETIONRAMWRITEDATAL71 MICOMPLETIONRAMWRITEDATAL71)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU0 ==> MICOMPLETIONRAMWRITEDATAU0 MICOMPLETIONRAMWRITEDATAU0)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU1 ==> MICOMPLETIONRAMWRITEDATAU1 MICOMPLETIONRAMWRITEDATAU1)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU2 ==> MICOMPLETIONRAMWRITEDATAU2 MICOMPLETIONRAMWRITEDATAU2)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU3 ==> MICOMPLETIONRAMWRITEDATAU3 MICOMPLETIONRAMWRITEDATAU3)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU4 ==> MICOMPLETIONRAMWRITEDATAU4 MICOMPLETIONRAMWRITEDATAU4)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU5 ==> MICOMPLETIONRAMWRITEDATAU5 MICOMPLETIONRAMWRITEDATAU5)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU6 ==> MICOMPLETIONRAMWRITEDATAU6 MICOMPLETIONRAMWRITEDATAU6)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU7 ==> MICOMPLETIONRAMWRITEDATAU7 MICOMPLETIONRAMWRITEDATAU7)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU8 ==> MICOMPLETIONRAMWRITEDATAU8 MICOMPLETIONRAMWRITEDATAU8)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU9 ==> MICOMPLETIONRAMWRITEDATAU9 MICOMPLETIONRAMWRITEDATAU9)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU10 ==> MICOMPLETIONRAMWRITEDATAU10 MICOMPLETIONRAMWRITEDATAU10)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU11 ==> MICOMPLETIONRAMWRITEDATAU11 MICOMPLETIONRAMWRITEDATAU11)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU12 ==> MICOMPLETIONRAMWRITEDATAU12 MICOMPLETIONRAMWRITEDATAU12)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU13 ==> MICOMPLETIONRAMWRITEDATAU13 MICOMPLETIONRAMWRITEDATAU13)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU14 ==> MICOMPLETIONRAMWRITEDATAU14 MICOMPLETIONRAMWRITEDATAU14)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU15 ==> MICOMPLETIONRAMWRITEDATAU15 MICOMPLETIONRAMWRITEDATAU15)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU16 ==> MICOMPLETIONRAMWRITEDATAU16 MICOMPLETIONRAMWRITEDATAU16)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU17 ==> MICOMPLETIONRAMWRITEDATAU17 MICOMPLETIONRAMWRITEDATAU17)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU18 ==> MICOMPLETIONRAMWRITEDATAU18 MICOMPLETIONRAMWRITEDATAU18)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU19 ==> MICOMPLETIONRAMWRITEDATAU19 MICOMPLETIONRAMWRITEDATAU19)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU20 ==> MICOMPLETIONRAMWRITEDATAU20 MICOMPLETIONRAMWRITEDATAU20)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU21 ==> MICOMPLETIONRAMWRITEDATAU21 MICOMPLETIONRAMWRITEDATAU21)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU22 ==> MICOMPLETIONRAMWRITEDATAU22 MICOMPLETIONRAMWRITEDATAU22)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU23 ==> MICOMPLETIONRAMWRITEDATAU23 MICOMPLETIONRAMWRITEDATAU23)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU24 ==> MICOMPLETIONRAMWRITEDATAU24 MICOMPLETIONRAMWRITEDATAU24)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU25 ==> MICOMPLETIONRAMWRITEDATAU25 MICOMPLETIONRAMWRITEDATAU25)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU26 ==> MICOMPLETIONRAMWRITEDATAU26 MICOMPLETIONRAMWRITEDATAU26)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU27 ==> MICOMPLETIONRAMWRITEDATAU27 MICOMPLETIONRAMWRITEDATAU27)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU28 ==> MICOMPLETIONRAMWRITEDATAU28 MICOMPLETIONRAMWRITEDATAU28)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU29 ==> MICOMPLETIONRAMWRITEDATAU29 MICOMPLETIONRAMWRITEDATAU29)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU30 ==> MICOMPLETIONRAMWRITEDATAU30 MICOMPLETIONRAMWRITEDATAU30)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU31 ==> MICOMPLETIONRAMWRITEDATAU31 MICOMPLETIONRAMWRITEDATAU31)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU32 ==> MICOMPLETIONRAMWRITEDATAU32 MICOMPLETIONRAMWRITEDATAU32)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU33 ==> MICOMPLETIONRAMWRITEDATAU33 MICOMPLETIONRAMWRITEDATAU33)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU34 ==> MICOMPLETIONRAMWRITEDATAU34 MICOMPLETIONRAMWRITEDATAU34)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU35 ==> MICOMPLETIONRAMWRITEDATAU35 MICOMPLETIONRAMWRITEDATAU35)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU36 ==> MICOMPLETIONRAMWRITEDATAU36 MICOMPLETIONRAMWRITEDATAU36)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU37 ==> MICOMPLETIONRAMWRITEDATAU37 MICOMPLETIONRAMWRITEDATAU37)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU38 ==> MICOMPLETIONRAMWRITEDATAU38 MICOMPLETIONRAMWRITEDATAU38)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU39 ==> MICOMPLETIONRAMWRITEDATAU39 MICOMPLETIONRAMWRITEDATAU39)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU40 ==> MICOMPLETIONRAMWRITEDATAU40 MICOMPLETIONRAMWRITEDATAU40)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU41 ==> MICOMPLETIONRAMWRITEDATAU41 MICOMPLETIONRAMWRITEDATAU41)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU42 ==> MICOMPLETIONRAMWRITEDATAU42 MICOMPLETIONRAMWRITEDATAU42)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU43 ==> MICOMPLETIONRAMWRITEDATAU43 MICOMPLETIONRAMWRITEDATAU43)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU44 ==> MICOMPLETIONRAMWRITEDATAU44 MICOMPLETIONRAMWRITEDATAU44)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU45 ==> MICOMPLETIONRAMWRITEDATAU45 MICOMPLETIONRAMWRITEDATAU45)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU46 ==> MICOMPLETIONRAMWRITEDATAU46 MICOMPLETIONRAMWRITEDATAU46)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU47 ==> MICOMPLETIONRAMWRITEDATAU47 MICOMPLETIONRAMWRITEDATAU47)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU48 ==> MICOMPLETIONRAMWRITEDATAU48 MICOMPLETIONRAMWRITEDATAU48)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU49 ==> MICOMPLETIONRAMWRITEDATAU49 MICOMPLETIONRAMWRITEDATAU49)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU50 ==> MICOMPLETIONRAMWRITEDATAU50 MICOMPLETIONRAMWRITEDATAU50)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU51 ==> MICOMPLETIONRAMWRITEDATAU51 MICOMPLETIONRAMWRITEDATAU51)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU52 ==> MICOMPLETIONRAMWRITEDATAU52 MICOMPLETIONRAMWRITEDATAU52)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU53 ==> MICOMPLETIONRAMWRITEDATAU53 MICOMPLETIONRAMWRITEDATAU53)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU54 ==> MICOMPLETIONRAMWRITEDATAU54 MICOMPLETIONRAMWRITEDATAU54)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU55 ==> MICOMPLETIONRAMWRITEDATAU55 MICOMPLETIONRAMWRITEDATAU55)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU56 ==> MICOMPLETIONRAMWRITEDATAU56 MICOMPLETIONRAMWRITEDATAU56)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU57 ==> MICOMPLETIONRAMWRITEDATAU57 MICOMPLETIONRAMWRITEDATAU57)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU58 ==> MICOMPLETIONRAMWRITEDATAU58 MICOMPLETIONRAMWRITEDATAU58)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU59 ==> MICOMPLETIONRAMWRITEDATAU59 MICOMPLETIONRAMWRITEDATAU59)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU60 ==> MICOMPLETIONRAMWRITEDATAU60 MICOMPLETIONRAMWRITEDATAU60)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU61 ==> MICOMPLETIONRAMWRITEDATAU61 MICOMPLETIONRAMWRITEDATAU61)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU62 ==> MICOMPLETIONRAMWRITEDATAU62 MICOMPLETIONRAMWRITEDATAU62)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU63 ==> MICOMPLETIONRAMWRITEDATAU63 MICOMPLETIONRAMWRITEDATAU63)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU64 ==> MICOMPLETIONRAMWRITEDATAU64 MICOMPLETIONRAMWRITEDATAU64)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU65 ==> MICOMPLETIONRAMWRITEDATAU65 MICOMPLETIONRAMWRITEDATAU65)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU66 ==> MICOMPLETIONRAMWRITEDATAU66 MICOMPLETIONRAMWRITEDATAU66)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU67 ==> MICOMPLETIONRAMWRITEDATAU67 MICOMPLETIONRAMWRITEDATAU67)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU68 ==> MICOMPLETIONRAMWRITEDATAU68 MICOMPLETIONRAMWRITEDATAU68)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU69 ==> MICOMPLETIONRAMWRITEDATAU69 MICOMPLETIONRAMWRITEDATAU69)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU70 ==> MICOMPLETIONRAMWRITEDATAU70 MICOMPLETIONRAMWRITEDATAU70)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEDATAU71 ==> MICOMPLETIONRAMWRITEDATAU71 MICOMPLETIONRAMWRITEDATAU71)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEENABLEL0 ==> MICOMPLETIONRAMWRITEENABLEL0 MICOMPLETIONRAMWRITEENABLEL0)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEENABLEL1 ==> MICOMPLETIONRAMWRITEENABLEL1 MICOMPLETIONRAMWRITEENABLEL1)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEENABLEL2 ==> MICOMPLETIONRAMWRITEENABLEL2 MICOMPLETIONRAMWRITEENABLEL2)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEENABLEL3 ==> MICOMPLETIONRAMWRITEENABLEL3 MICOMPLETIONRAMWRITEENABLEL3)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEENABLEU0 ==> MICOMPLETIONRAMWRITEENABLEU0 MICOMPLETIONRAMWRITEENABLEU0)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEENABLEU1 ==> MICOMPLETIONRAMWRITEENABLEU1 MICOMPLETIONRAMWRITEENABLEU1)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEENABLEU2 ==> MICOMPLETIONRAMWRITEENABLEU2 MICOMPLETIONRAMWRITEENABLEU2)
			(conn PCIE_3_0 MICOMPLETIONRAMWRITEENABLEU3 ==> MICOMPLETIONRAMWRITEENABLEU3 MICOMPLETIONRAMWRITEENABLEU3)
			(conn PCIE_3_0 MIREPLAYRAMADDRESS0 ==> MIREPLAYRAMADDRESS0 MIREPLAYRAMADDRESS0)
			(conn PCIE_3_0 MIREPLAYRAMADDRESS1 ==> MIREPLAYRAMADDRESS1 MIREPLAYRAMADDRESS1)
			(conn PCIE_3_0 MIREPLAYRAMADDRESS2 ==> MIREPLAYRAMADDRESS2 MIREPLAYRAMADDRESS2)
			(conn PCIE_3_0 MIREPLAYRAMADDRESS3 ==> MIREPLAYRAMADDRESS3 MIREPLAYRAMADDRESS3)
			(conn PCIE_3_0 MIREPLAYRAMADDRESS4 ==> MIREPLAYRAMADDRESS4 MIREPLAYRAMADDRESS4)
			(conn PCIE_3_0 MIREPLAYRAMADDRESS5 ==> MIREPLAYRAMADDRESS5 MIREPLAYRAMADDRESS5)
			(conn PCIE_3_0 MIREPLAYRAMADDRESS6 ==> MIREPLAYRAMADDRESS6 MIREPLAYRAMADDRESS6)
			(conn PCIE_3_0 MIREPLAYRAMADDRESS7 ==> MIREPLAYRAMADDRESS7 MIREPLAYRAMADDRESS7)
			(conn PCIE_3_0 MIREPLAYRAMADDRESS8 ==> MIREPLAYRAMADDRESS8 MIREPLAYRAMADDRESS8)
			(conn PCIE_3_0 MIREPLAYRAMREADENABLE0 ==> MIREPLAYRAMREADENABLE0 MIREPLAYRAMREADENABLE0)
			(conn PCIE_3_0 MIREPLAYRAMREADENABLE1 ==> MIREPLAYRAMREADENABLE1 MIREPLAYRAMREADENABLE1)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA0 ==> MIREPLAYRAMWRITEDATA0 MIREPLAYRAMWRITEDATA0)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA1 ==> MIREPLAYRAMWRITEDATA1 MIREPLAYRAMWRITEDATA1)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA2 ==> MIREPLAYRAMWRITEDATA2 MIREPLAYRAMWRITEDATA2)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA3 ==> MIREPLAYRAMWRITEDATA3 MIREPLAYRAMWRITEDATA3)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA4 ==> MIREPLAYRAMWRITEDATA4 MIREPLAYRAMWRITEDATA4)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA5 ==> MIREPLAYRAMWRITEDATA5 MIREPLAYRAMWRITEDATA5)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA6 ==> MIREPLAYRAMWRITEDATA6 MIREPLAYRAMWRITEDATA6)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA7 ==> MIREPLAYRAMWRITEDATA7 MIREPLAYRAMWRITEDATA7)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA8 ==> MIREPLAYRAMWRITEDATA8 MIREPLAYRAMWRITEDATA8)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA9 ==> MIREPLAYRAMWRITEDATA9 MIREPLAYRAMWRITEDATA9)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA10 ==> MIREPLAYRAMWRITEDATA10 MIREPLAYRAMWRITEDATA10)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA11 ==> MIREPLAYRAMWRITEDATA11 MIREPLAYRAMWRITEDATA11)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA12 ==> MIREPLAYRAMWRITEDATA12 MIREPLAYRAMWRITEDATA12)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA13 ==> MIREPLAYRAMWRITEDATA13 MIREPLAYRAMWRITEDATA13)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA14 ==> MIREPLAYRAMWRITEDATA14 MIREPLAYRAMWRITEDATA14)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA15 ==> MIREPLAYRAMWRITEDATA15 MIREPLAYRAMWRITEDATA15)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA16 ==> MIREPLAYRAMWRITEDATA16 MIREPLAYRAMWRITEDATA16)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA17 ==> MIREPLAYRAMWRITEDATA17 MIREPLAYRAMWRITEDATA17)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA18 ==> MIREPLAYRAMWRITEDATA18 MIREPLAYRAMWRITEDATA18)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA19 ==> MIREPLAYRAMWRITEDATA19 MIREPLAYRAMWRITEDATA19)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA20 ==> MIREPLAYRAMWRITEDATA20 MIREPLAYRAMWRITEDATA20)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA21 ==> MIREPLAYRAMWRITEDATA21 MIREPLAYRAMWRITEDATA21)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA22 ==> MIREPLAYRAMWRITEDATA22 MIREPLAYRAMWRITEDATA22)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA23 ==> MIREPLAYRAMWRITEDATA23 MIREPLAYRAMWRITEDATA23)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA24 ==> MIREPLAYRAMWRITEDATA24 MIREPLAYRAMWRITEDATA24)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA25 ==> MIREPLAYRAMWRITEDATA25 MIREPLAYRAMWRITEDATA25)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA26 ==> MIREPLAYRAMWRITEDATA26 MIREPLAYRAMWRITEDATA26)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA27 ==> MIREPLAYRAMWRITEDATA27 MIREPLAYRAMWRITEDATA27)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA28 ==> MIREPLAYRAMWRITEDATA28 MIREPLAYRAMWRITEDATA28)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA29 ==> MIREPLAYRAMWRITEDATA29 MIREPLAYRAMWRITEDATA29)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA30 ==> MIREPLAYRAMWRITEDATA30 MIREPLAYRAMWRITEDATA30)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA31 ==> MIREPLAYRAMWRITEDATA31 MIREPLAYRAMWRITEDATA31)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA32 ==> MIREPLAYRAMWRITEDATA32 MIREPLAYRAMWRITEDATA32)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA33 ==> MIREPLAYRAMWRITEDATA33 MIREPLAYRAMWRITEDATA33)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA34 ==> MIREPLAYRAMWRITEDATA34 MIREPLAYRAMWRITEDATA34)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA35 ==> MIREPLAYRAMWRITEDATA35 MIREPLAYRAMWRITEDATA35)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA36 ==> MIREPLAYRAMWRITEDATA36 MIREPLAYRAMWRITEDATA36)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA37 ==> MIREPLAYRAMWRITEDATA37 MIREPLAYRAMWRITEDATA37)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA38 ==> MIREPLAYRAMWRITEDATA38 MIREPLAYRAMWRITEDATA38)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA39 ==> MIREPLAYRAMWRITEDATA39 MIREPLAYRAMWRITEDATA39)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA40 ==> MIREPLAYRAMWRITEDATA40 MIREPLAYRAMWRITEDATA40)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA41 ==> MIREPLAYRAMWRITEDATA41 MIREPLAYRAMWRITEDATA41)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA42 ==> MIREPLAYRAMWRITEDATA42 MIREPLAYRAMWRITEDATA42)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA43 ==> MIREPLAYRAMWRITEDATA43 MIREPLAYRAMWRITEDATA43)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA44 ==> MIREPLAYRAMWRITEDATA44 MIREPLAYRAMWRITEDATA44)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA45 ==> MIREPLAYRAMWRITEDATA45 MIREPLAYRAMWRITEDATA45)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA46 ==> MIREPLAYRAMWRITEDATA46 MIREPLAYRAMWRITEDATA46)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA47 ==> MIREPLAYRAMWRITEDATA47 MIREPLAYRAMWRITEDATA47)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA48 ==> MIREPLAYRAMWRITEDATA48 MIREPLAYRAMWRITEDATA48)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA49 ==> MIREPLAYRAMWRITEDATA49 MIREPLAYRAMWRITEDATA49)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA50 ==> MIREPLAYRAMWRITEDATA50 MIREPLAYRAMWRITEDATA50)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA51 ==> MIREPLAYRAMWRITEDATA51 MIREPLAYRAMWRITEDATA51)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA52 ==> MIREPLAYRAMWRITEDATA52 MIREPLAYRAMWRITEDATA52)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA53 ==> MIREPLAYRAMWRITEDATA53 MIREPLAYRAMWRITEDATA53)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA54 ==> MIREPLAYRAMWRITEDATA54 MIREPLAYRAMWRITEDATA54)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA55 ==> MIREPLAYRAMWRITEDATA55 MIREPLAYRAMWRITEDATA55)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA56 ==> MIREPLAYRAMWRITEDATA56 MIREPLAYRAMWRITEDATA56)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA57 ==> MIREPLAYRAMWRITEDATA57 MIREPLAYRAMWRITEDATA57)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA58 ==> MIREPLAYRAMWRITEDATA58 MIREPLAYRAMWRITEDATA58)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA59 ==> MIREPLAYRAMWRITEDATA59 MIREPLAYRAMWRITEDATA59)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA60 ==> MIREPLAYRAMWRITEDATA60 MIREPLAYRAMWRITEDATA60)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA61 ==> MIREPLAYRAMWRITEDATA61 MIREPLAYRAMWRITEDATA61)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA62 ==> MIREPLAYRAMWRITEDATA62 MIREPLAYRAMWRITEDATA62)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA63 ==> MIREPLAYRAMWRITEDATA63 MIREPLAYRAMWRITEDATA63)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA64 ==> MIREPLAYRAMWRITEDATA64 MIREPLAYRAMWRITEDATA64)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA65 ==> MIREPLAYRAMWRITEDATA65 MIREPLAYRAMWRITEDATA65)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA66 ==> MIREPLAYRAMWRITEDATA66 MIREPLAYRAMWRITEDATA66)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA67 ==> MIREPLAYRAMWRITEDATA67 MIREPLAYRAMWRITEDATA67)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA68 ==> MIREPLAYRAMWRITEDATA68 MIREPLAYRAMWRITEDATA68)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA69 ==> MIREPLAYRAMWRITEDATA69 MIREPLAYRAMWRITEDATA69)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA70 ==> MIREPLAYRAMWRITEDATA70 MIREPLAYRAMWRITEDATA70)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA71 ==> MIREPLAYRAMWRITEDATA71 MIREPLAYRAMWRITEDATA71)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA72 ==> MIREPLAYRAMWRITEDATA72 MIREPLAYRAMWRITEDATA72)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA73 ==> MIREPLAYRAMWRITEDATA73 MIREPLAYRAMWRITEDATA73)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA74 ==> MIREPLAYRAMWRITEDATA74 MIREPLAYRAMWRITEDATA74)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA75 ==> MIREPLAYRAMWRITEDATA75 MIREPLAYRAMWRITEDATA75)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA76 ==> MIREPLAYRAMWRITEDATA76 MIREPLAYRAMWRITEDATA76)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA77 ==> MIREPLAYRAMWRITEDATA77 MIREPLAYRAMWRITEDATA77)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA78 ==> MIREPLAYRAMWRITEDATA78 MIREPLAYRAMWRITEDATA78)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA79 ==> MIREPLAYRAMWRITEDATA79 MIREPLAYRAMWRITEDATA79)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA80 ==> MIREPLAYRAMWRITEDATA80 MIREPLAYRAMWRITEDATA80)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA81 ==> MIREPLAYRAMWRITEDATA81 MIREPLAYRAMWRITEDATA81)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA82 ==> MIREPLAYRAMWRITEDATA82 MIREPLAYRAMWRITEDATA82)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA83 ==> MIREPLAYRAMWRITEDATA83 MIREPLAYRAMWRITEDATA83)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA84 ==> MIREPLAYRAMWRITEDATA84 MIREPLAYRAMWRITEDATA84)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA85 ==> MIREPLAYRAMWRITEDATA85 MIREPLAYRAMWRITEDATA85)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA86 ==> MIREPLAYRAMWRITEDATA86 MIREPLAYRAMWRITEDATA86)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA87 ==> MIREPLAYRAMWRITEDATA87 MIREPLAYRAMWRITEDATA87)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA88 ==> MIREPLAYRAMWRITEDATA88 MIREPLAYRAMWRITEDATA88)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA89 ==> MIREPLAYRAMWRITEDATA89 MIREPLAYRAMWRITEDATA89)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA90 ==> MIREPLAYRAMWRITEDATA90 MIREPLAYRAMWRITEDATA90)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA91 ==> MIREPLAYRAMWRITEDATA91 MIREPLAYRAMWRITEDATA91)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA92 ==> MIREPLAYRAMWRITEDATA92 MIREPLAYRAMWRITEDATA92)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA93 ==> MIREPLAYRAMWRITEDATA93 MIREPLAYRAMWRITEDATA93)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA94 ==> MIREPLAYRAMWRITEDATA94 MIREPLAYRAMWRITEDATA94)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA95 ==> MIREPLAYRAMWRITEDATA95 MIREPLAYRAMWRITEDATA95)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA96 ==> MIREPLAYRAMWRITEDATA96 MIREPLAYRAMWRITEDATA96)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA97 ==> MIREPLAYRAMWRITEDATA97 MIREPLAYRAMWRITEDATA97)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA98 ==> MIREPLAYRAMWRITEDATA98 MIREPLAYRAMWRITEDATA98)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA99 ==> MIREPLAYRAMWRITEDATA99 MIREPLAYRAMWRITEDATA99)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA100 ==> MIREPLAYRAMWRITEDATA100 MIREPLAYRAMWRITEDATA100)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA101 ==> MIREPLAYRAMWRITEDATA101 MIREPLAYRAMWRITEDATA101)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA102 ==> MIREPLAYRAMWRITEDATA102 MIREPLAYRAMWRITEDATA102)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA103 ==> MIREPLAYRAMWRITEDATA103 MIREPLAYRAMWRITEDATA103)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA104 ==> MIREPLAYRAMWRITEDATA104 MIREPLAYRAMWRITEDATA104)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA105 ==> MIREPLAYRAMWRITEDATA105 MIREPLAYRAMWRITEDATA105)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA106 ==> MIREPLAYRAMWRITEDATA106 MIREPLAYRAMWRITEDATA106)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA107 ==> MIREPLAYRAMWRITEDATA107 MIREPLAYRAMWRITEDATA107)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA108 ==> MIREPLAYRAMWRITEDATA108 MIREPLAYRAMWRITEDATA108)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA109 ==> MIREPLAYRAMWRITEDATA109 MIREPLAYRAMWRITEDATA109)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA110 ==> MIREPLAYRAMWRITEDATA110 MIREPLAYRAMWRITEDATA110)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA111 ==> MIREPLAYRAMWRITEDATA111 MIREPLAYRAMWRITEDATA111)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA112 ==> MIREPLAYRAMWRITEDATA112 MIREPLAYRAMWRITEDATA112)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA113 ==> MIREPLAYRAMWRITEDATA113 MIREPLAYRAMWRITEDATA113)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA114 ==> MIREPLAYRAMWRITEDATA114 MIREPLAYRAMWRITEDATA114)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA115 ==> MIREPLAYRAMWRITEDATA115 MIREPLAYRAMWRITEDATA115)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA116 ==> MIREPLAYRAMWRITEDATA116 MIREPLAYRAMWRITEDATA116)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA117 ==> MIREPLAYRAMWRITEDATA117 MIREPLAYRAMWRITEDATA117)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA118 ==> MIREPLAYRAMWRITEDATA118 MIREPLAYRAMWRITEDATA118)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA119 ==> MIREPLAYRAMWRITEDATA119 MIREPLAYRAMWRITEDATA119)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA120 ==> MIREPLAYRAMWRITEDATA120 MIREPLAYRAMWRITEDATA120)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA121 ==> MIREPLAYRAMWRITEDATA121 MIREPLAYRAMWRITEDATA121)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA122 ==> MIREPLAYRAMWRITEDATA122 MIREPLAYRAMWRITEDATA122)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA123 ==> MIREPLAYRAMWRITEDATA123 MIREPLAYRAMWRITEDATA123)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA124 ==> MIREPLAYRAMWRITEDATA124 MIREPLAYRAMWRITEDATA124)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA125 ==> MIREPLAYRAMWRITEDATA125 MIREPLAYRAMWRITEDATA125)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA126 ==> MIREPLAYRAMWRITEDATA126 MIREPLAYRAMWRITEDATA126)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA127 ==> MIREPLAYRAMWRITEDATA127 MIREPLAYRAMWRITEDATA127)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA128 ==> MIREPLAYRAMWRITEDATA128 MIREPLAYRAMWRITEDATA128)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA129 ==> MIREPLAYRAMWRITEDATA129 MIREPLAYRAMWRITEDATA129)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA130 ==> MIREPLAYRAMWRITEDATA130 MIREPLAYRAMWRITEDATA130)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA131 ==> MIREPLAYRAMWRITEDATA131 MIREPLAYRAMWRITEDATA131)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA132 ==> MIREPLAYRAMWRITEDATA132 MIREPLAYRAMWRITEDATA132)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA133 ==> MIREPLAYRAMWRITEDATA133 MIREPLAYRAMWRITEDATA133)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA134 ==> MIREPLAYRAMWRITEDATA134 MIREPLAYRAMWRITEDATA134)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA135 ==> MIREPLAYRAMWRITEDATA135 MIREPLAYRAMWRITEDATA135)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA136 ==> MIREPLAYRAMWRITEDATA136 MIREPLAYRAMWRITEDATA136)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA137 ==> MIREPLAYRAMWRITEDATA137 MIREPLAYRAMWRITEDATA137)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA138 ==> MIREPLAYRAMWRITEDATA138 MIREPLAYRAMWRITEDATA138)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA139 ==> MIREPLAYRAMWRITEDATA139 MIREPLAYRAMWRITEDATA139)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA140 ==> MIREPLAYRAMWRITEDATA140 MIREPLAYRAMWRITEDATA140)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA141 ==> MIREPLAYRAMWRITEDATA141 MIREPLAYRAMWRITEDATA141)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA142 ==> MIREPLAYRAMWRITEDATA142 MIREPLAYRAMWRITEDATA142)
			(conn PCIE_3_0 MIREPLAYRAMWRITEDATA143 ==> MIREPLAYRAMWRITEDATA143 MIREPLAYRAMWRITEDATA143)
			(conn PCIE_3_0 MIREPLAYRAMWRITEENABLE0 ==> MIREPLAYRAMWRITEENABLE0 MIREPLAYRAMWRITEENABLE0)
			(conn PCIE_3_0 MIREPLAYRAMWRITEENABLE1 ==> MIREPLAYRAMWRITEENABLE1 MIREPLAYRAMWRITEENABLE1)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSA0 ==> MIREQUESTRAMREADADDRESSA0 MIREQUESTRAMREADADDRESSA0)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSA1 ==> MIREQUESTRAMREADADDRESSA1 MIREQUESTRAMREADADDRESSA1)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSA2 ==> MIREQUESTRAMREADADDRESSA2 MIREQUESTRAMREADADDRESSA2)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSA3 ==> MIREQUESTRAMREADADDRESSA3 MIREQUESTRAMREADADDRESSA3)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSA4 ==> MIREQUESTRAMREADADDRESSA4 MIREQUESTRAMREADADDRESSA4)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSA5 ==> MIREQUESTRAMREADADDRESSA5 MIREQUESTRAMREADADDRESSA5)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSA6 ==> MIREQUESTRAMREADADDRESSA6 MIREQUESTRAMREADADDRESSA6)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSA7 ==> MIREQUESTRAMREADADDRESSA7 MIREQUESTRAMREADADDRESSA7)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSA8 ==> MIREQUESTRAMREADADDRESSA8 MIREQUESTRAMREADADDRESSA8)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSB0 ==> MIREQUESTRAMREADADDRESSB0 MIREQUESTRAMREADADDRESSB0)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSB1 ==> MIREQUESTRAMREADADDRESSB1 MIREQUESTRAMREADADDRESSB1)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSB2 ==> MIREQUESTRAMREADADDRESSB2 MIREQUESTRAMREADADDRESSB2)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSB3 ==> MIREQUESTRAMREADADDRESSB3 MIREQUESTRAMREADADDRESSB3)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSB4 ==> MIREQUESTRAMREADADDRESSB4 MIREQUESTRAMREADADDRESSB4)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSB5 ==> MIREQUESTRAMREADADDRESSB5 MIREQUESTRAMREADADDRESSB5)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSB6 ==> MIREQUESTRAMREADADDRESSB6 MIREQUESTRAMREADADDRESSB6)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSB7 ==> MIREQUESTRAMREADADDRESSB7 MIREQUESTRAMREADADDRESSB7)
			(conn PCIE_3_0 MIREQUESTRAMREADADDRESSB8 ==> MIREQUESTRAMREADADDRESSB8 MIREQUESTRAMREADADDRESSB8)
			(conn PCIE_3_0 MIREQUESTRAMREADENABLE0 ==> MIREQUESTRAMREADENABLE0 MIREQUESTRAMREADENABLE0)
			(conn PCIE_3_0 MIREQUESTRAMREADENABLE1 ==> MIREQUESTRAMREADENABLE1 MIREQUESTRAMREADENABLE1)
			(conn PCIE_3_0 MIREQUESTRAMREADENABLE2 ==> MIREQUESTRAMREADENABLE2 MIREQUESTRAMREADENABLE2)
			(conn PCIE_3_0 MIREQUESTRAMREADENABLE3 ==> MIREQUESTRAMREADENABLE3 MIREQUESTRAMREADENABLE3)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSA0 ==> MIREQUESTRAMWRITEADDRESSA0 MIREQUESTRAMWRITEADDRESSA0)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSA1 ==> MIREQUESTRAMWRITEADDRESSA1 MIREQUESTRAMWRITEADDRESSA1)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSA2 ==> MIREQUESTRAMWRITEADDRESSA2 MIREQUESTRAMWRITEADDRESSA2)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSA3 ==> MIREQUESTRAMWRITEADDRESSA3 MIREQUESTRAMWRITEADDRESSA3)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSA4 ==> MIREQUESTRAMWRITEADDRESSA4 MIREQUESTRAMWRITEADDRESSA4)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSA5 ==> MIREQUESTRAMWRITEADDRESSA5 MIREQUESTRAMWRITEADDRESSA5)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSA6 ==> MIREQUESTRAMWRITEADDRESSA6 MIREQUESTRAMWRITEADDRESSA6)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSA7 ==> MIREQUESTRAMWRITEADDRESSA7 MIREQUESTRAMWRITEADDRESSA7)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSA8 ==> MIREQUESTRAMWRITEADDRESSA8 MIREQUESTRAMWRITEADDRESSA8)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSB0 ==> MIREQUESTRAMWRITEADDRESSB0 MIREQUESTRAMWRITEADDRESSB0)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSB1 ==> MIREQUESTRAMWRITEADDRESSB1 MIREQUESTRAMWRITEADDRESSB1)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSB2 ==> MIREQUESTRAMWRITEADDRESSB2 MIREQUESTRAMWRITEADDRESSB2)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSB3 ==> MIREQUESTRAMWRITEADDRESSB3 MIREQUESTRAMWRITEADDRESSB3)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSB4 ==> MIREQUESTRAMWRITEADDRESSB4 MIREQUESTRAMWRITEADDRESSB4)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSB5 ==> MIREQUESTRAMWRITEADDRESSB5 MIREQUESTRAMWRITEADDRESSB5)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSB6 ==> MIREQUESTRAMWRITEADDRESSB6 MIREQUESTRAMWRITEADDRESSB6)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSB7 ==> MIREQUESTRAMWRITEADDRESSB7 MIREQUESTRAMWRITEADDRESSB7)
			(conn PCIE_3_0 MIREQUESTRAMWRITEADDRESSB8 ==> MIREQUESTRAMWRITEADDRESSB8 MIREQUESTRAMWRITEADDRESSB8)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA0 ==> MIREQUESTRAMWRITEDATA0 MIREQUESTRAMWRITEDATA0)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA1 ==> MIREQUESTRAMWRITEDATA1 MIREQUESTRAMWRITEDATA1)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA2 ==> MIREQUESTRAMWRITEDATA2 MIREQUESTRAMWRITEDATA2)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA3 ==> MIREQUESTRAMWRITEDATA3 MIREQUESTRAMWRITEDATA3)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA4 ==> MIREQUESTRAMWRITEDATA4 MIREQUESTRAMWRITEDATA4)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA5 ==> MIREQUESTRAMWRITEDATA5 MIREQUESTRAMWRITEDATA5)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA6 ==> MIREQUESTRAMWRITEDATA6 MIREQUESTRAMWRITEDATA6)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA7 ==> MIREQUESTRAMWRITEDATA7 MIREQUESTRAMWRITEDATA7)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA8 ==> MIREQUESTRAMWRITEDATA8 MIREQUESTRAMWRITEDATA8)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA9 ==> MIREQUESTRAMWRITEDATA9 MIREQUESTRAMWRITEDATA9)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA10 ==> MIREQUESTRAMWRITEDATA10 MIREQUESTRAMWRITEDATA10)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA11 ==> MIREQUESTRAMWRITEDATA11 MIREQUESTRAMWRITEDATA11)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA12 ==> MIREQUESTRAMWRITEDATA12 MIREQUESTRAMWRITEDATA12)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA13 ==> MIREQUESTRAMWRITEDATA13 MIREQUESTRAMWRITEDATA13)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA14 ==> MIREQUESTRAMWRITEDATA14 MIREQUESTRAMWRITEDATA14)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA15 ==> MIREQUESTRAMWRITEDATA15 MIREQUESTRAMWRITEDATA15)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA16 ==> MIREQUESTRAMWRITEDATA16 MIREQUESTRAMWRITEDATA16)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA17 ==> MIREQUESTRAMWRITEDATA17 MIREQUESTRAMWRITEDATA17)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA18 ==> MIREQUESTRAMWRITEDATA18 MIREQUESTRAMWRITEDATA18)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA19 ==> MIREQUESTRAMWRITEDATA19 MIREQUESTRAMWRITEDATA19)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA20 ==> MIREQUESTRAMWRITEDATA20 MIREQUESTRAMWRITEDATA20)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA21 ==> MIREQUESTRAMWRITEDATA21 MIREQUESTRAMWRITEDATA21)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA22 ==> MIREQUESTRAMWRITEDATA22 MIREQUESTRAMWRITEDATA22)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA23 ==> MIREQUESTRAMWRITEDATA23 MIREQUESTRAMWRITEDATA23)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA24 ==> MIREQUESTRAMWRITEDATA24 MIREQUESTRAMWRITEDATA24)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA25 ==> MIREQUESTRAMWRITEDATA25 MIREQUESTRAMWRITEDATA25)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA26 ==> MIREQUESTRAMWRITEDATA26 MIREQUESTRAMWRITEDATA26)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA27 ==> MIREQUESTRAMWRITEDATA27 MIREQUESTRAMWRITEDATA27)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA28 ==> MIREQUESTRAMWRITEDATA28 MIREQUESTRAMWRITEDATA28)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA29 ==> MIREQUESTRAMWRITEDATA29 MIREQUESTRAMWRITEDATA29)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA30 ==> MIREQUESTRAMWRITEDATA30 MIREQUESTRAMWRITEDATA30)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA31 ==> MIREQUESTRAMWRITEDATA31 MIREQUESTRAMWRITEDATA31)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA32 ==> MIREQUESTRAMWRITEDATA32 MIREQUESTRAMWRITEDATA32)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA33 ==> MIREQUESTRAMWRITEDATA33 MIREQUESTRAMWRITEDATA33)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA34 ==> MIREQUESTRAMWRITEDATA34 MIREQUESTRAMWRITEDATA34)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA35 ==> MIREQUESTRAMWRITEDATA35 MIREQUESTRAMWRITEDATA35)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA36 ==> MIREQUESTRAMWRITEDATA36 MIREQUESTRAMWRITEDATA36)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA37 ==> MIREQUESTRAMWRITEDATA37 MIREQUESTRAMWRITEDATA37)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA38 ==> MIREQUESTRAMWRITEDATA38 MIREQUESTRAMWRITEDATA38)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA39 ==> MIREQUESTRAMWRITEDATA39 MIREQUESTRAMWRITEDATA39)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA40 ==> MIREQUESTRAMWRITEDATA40 MIREQUESTRAMWRITEDATA40)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA41 ==> MIREQUESTRAMWRITEDATA41 MIREQUESTRAMWRITEDATA41)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA42 ==> MIREQUESTRAMWRITEDATA42 MIREQUESTRAMWRITEDATA42)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA43 ==> MIREQUESTRAMWRITEDATA43 MIREQUESTRAMWRITEDATA43)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA44 ==> MIREQUESTRAMWRITEDATA44 MIREQUESTRAMWRITEDATA44)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA45 ==> MIREQUESTRAMWRITEDATA45 MIREQUESTRAMWRITEDATA45)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA46 ==> MIREQUESTRAMWRITEDATA46 MIREQUESTRAMWRITEDATA46)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA47 ==> MIREQUESTRAMWRITEDATA47 MIREQUESTRAMWRITEDATA47)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA48 ==> MIREQUESTRAMWRITEDATA48 MIREQUESTRAMWRITEDATA48)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA49 ==> MIREQUESTRAMWRITEDATA49 MIREQUESTRAMWRITEDATA49)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA50 ==> MIREQUESTRAMWRITEDATA50 MIREQUESTRAMWRITEDATA50)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA51 ==> MIREQUESTRAMWRITEDATA51 MIREQUESTRAMWRITEDATA51)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA52 ==> MIREQUESTRAMWRITEDATA52 MIREQUESTRAMWRITEDATA52)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA53 ==> MIREQUESTRAMWRITEDATA53 MIREQUESTRAMWRITEDATA53)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA54 ==> MIREQUESTRAMWRITEDATA54 MIREQUESTRAMWRITEDATA54)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA55 ==> MIREQUESTRAMWRITEDATA55 MIREQUESTRAMWRITEDATA55)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA56 ==> MIREQUESTRAMWRITEDATA56 MIREQUESTRAMWRITEDATA56)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA57 ==> MIREQUESTRAMWRITEDATA57 MIREQUESTRAMWRITEDATA57)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA58 ==> MIREQUESTRAMWRITEDATA58 MIREQUESTRAMWRITEDATA58)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA59 ==> MIREQUESTRAMWRITEDATA59 MIREQUESTRAMWRITEDATA59)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA60 ==> MIREQUESTRAMWRITEDATA60 MIREQUESTRAMWRITEDATA60)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA61 ==> MIREQUESTRAMWRITEDATA61 MIREQUESTRAMWRITEDATA61)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA62 ==> MIREQUESTRAMWRITEDATA62 MIREQUESTRAMWRITEDATA62)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA63 ==> MIREQUESTRAMWRITEDATA63 MIREQUESTRAMWRITEDATA63)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA64 ==> MIREQUESTRAMWRITEDATA64 MIREQUESTRAMWRITEDATA64)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA65 ==> MIREQUESTRAMWRITEDATA65 MIREQUESTRAMWRITEDATA65)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA66 ==> MIREQUESTRAMWRITEDATA66 MIREQUESTRAMWRITEDATA66)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA67 ==> MIREQUESTRAMWRITEDATA67 MIREQUESTRAMWRITEDATA67)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA68 ==> MIREQUESTRAMWRITEDATA68 MIREQUESTRAMWRITEDATA68)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA69 ==> MIREQUESTRAMWRITEDATA69 MIREQUESTRAMWRITEDATA69)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA70 ==> MIREQUESTRAMWRITEDATA70 MIREQUESTRAMWRITEDATA70)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA71 ==> MIREQUESTRAMWRITEDATA71 MIREQUESTRAMWRITEDATA71)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA72 ==> MIREQUESTRAMWRITEDATA72 MIREQUESTRAMWRITEDATA72)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA73 ==> MIREQUESTRAMWRITEDATA73 MIREQUESTRAMWRITEDATA73)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA74 ==> MIREQUESTRAMWRITEDATA74 MIREQUESTRAMWRITEDATA74)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA75 ==> MIREQUESTRAMWRITEDATA75 MIREQUESTRAMWRITEDATA75)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA76 ==> MIREQUESTRAMWRITEDATA76 MIREQUESTRAMWRITEDATA76)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA77 ==> MIREQUESTRAMWRITEDATA77 MIREQUESTRAMWRITEDATA77)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA78 ==> MIREQUESTRAMWRITEDATA78 MIREQUESTRAMWRITEDATA78)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA79 ==> MIREQUESTRAMWRITEDATA79 MIREQUESTRAMWRITEDATA79)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA80 ==> MIREQUESTRAMWRITEDATA80 MIREQUESTRAMWRITEDATA80)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA81 ==> MIREQUESTRAMWRITEDATA81 MIREQUESTRAMWRITEDATA81)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA82 ==> MIREQUESTRAMWRITEDATA82 MIREQUESTRAMWRITEDATA82)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA83 ==> MIREQUESTRAMWRITEDATA83 MIREQUESTRAMWRITEDATA83)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA84 ==> MIREQUESTRAMWRITEDATA84 MIREQUESTRAMWRITEDATA84)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA85 ==> MIREQUESTRAMWRITEDATA85 MIREQUESTRAMWRITEDATA85)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA86 ==> MIREQUESTRAMWRITEDATA86 MIREQUESTRAMWRITEDATA86)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA87 ==> MIREQUESTRAMWRITEDATA87 MIREQUESTRAMWRITEDATA87)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA88 ==> MIREQUESTRAMWRITEDATA88 MIREQUESTRAMWRITEDATA88)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA89 ==> MIREQUESTRAMWRITEDATA89 MIREQUESTRAMWRITEDATA89)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA90 ==> MIREQUESTRAMWRITEDATA90 MIREQUESTRAMWRITEDATA90)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA91 ==> MIREQUESTRAMWRITEDATA91 MIREQUESTRAMWRITEDATA91)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA92 ==> MIREQUESTRAMWRITEDATA92 MIREQUESTRAMWRITEDATA92)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA93 ==> MIREQUESTRAMWRITEDATA93 MIREQUESTRAMWRITEDATA93)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA94 ==> MIREQUESTRAMWRITEDATA94 MIREQUESTRAMWRITEDATA94)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA95 ==> MIREQUESTRAMWRITEDATA95 MIREQUESTRAMWRITEDATA95)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA96 ==> MIREQUESTRAMWRITEDATA96 MIREQUESTRAMWRITEDATA96)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA97 ==> MIREQUESTRAMWRITEDATA97 MIREQUESTRAMWRITEDATA97)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA98 ==> MIREQUESTRAMWRITEDATA98 MIREQUESTRAMWRITEDATA98)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA99 ==> MIREQUESTRAMWRITEDATA99 MIREQUESTRAMWRITEDATA99)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA100 ==> MIREQUESTRAMWRITEDATA100 MIREQUESTRAMWRITEDATA100)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA101 ==> MIREQUESTRAMWRITEDATA101 MIREQUESTRAMWRITEDATA101)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA102 ==> MIREQUESTRAMWRITEDATA102 MIREQUESTRAMWRITEDATA102)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA103 ==> MIREQUESTRAMWRITEDATA103 MIREQUESTRAMWRITEDATA103)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA104 ==> MIREQUESTRAMWRITEDATA104 MIREQUESTRAMWRITEDATA104)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA105 ==> MIREQUESTRAMWRITEDATA105 MIREQUESTRAMWRITEDATA105)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA106 ==> MIREQUESTRAMWRITEDATA106 MIREQUESTRAMWRITEDATA106)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA107 ==> MIREQUESTRAMWRITEDATA107 MIREQUESTRAMWRITEDATA107)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA108 ==> MIREQUESTRAMWRITEDATA108 MIREQUESTRAMWRITEDATA108)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA109 ==> MIREQUESTRAMWRITEDATA109 MIREQUESTRAMWRITEDATA109)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA110 ==> MIREQUESTRAMWRITEDATA110 MIREQUESTRAMWRITEDATA110)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA111 ==> MIREQUESTRAMWRITEDATA111 MIREQUESTRAMWRITEDATA111)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA112 ==> MIREQUESTRAMWRITEDATA112 MIREQUESTRAMWRITEDATA112)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA113 ==> MIREQUESTRAMWRITEDATA113 MIREQUESTRAMWRITEDATA113)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA114 ==> MIREQUESTRAMWRITEDATA114 MIREQUESTRAMWRITEDATA114)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA115 ==> MIREQUESTRAMWRITEDATA115 MIREQUESTRAMWRITEDATA115)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA116 ==> MIREQUESTRAMWRITEDATA116 MIREQUESTRAMWRITEDATA116)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA117 ==> MIREQUESTRAMWRITEDATA117 MIREQUESTRAMWRITEDATA117)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA118 ==> MIREQUESTRAMWRITEDATA118 MIREQUESTRAMWRITEDATA118)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA119 ==> MIREQUESTRAMWRITEDATA119 MIREQUESTRAMWRITEDATA119)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA120 ==> MIREQUESTRAMWRITEDATA120 MIREQUESTRAMWRITEDATA120)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA121 ==> MIREQUESTRAMWRITEDATA121 MIREQUESTRAMWRITEDATA121)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA122 ==> MIREQUESTRAMWRITEDATA122 MIREQUESTRAMWRITEDATA122)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA123 ==> MIREQUESTRAMWRITEDATA123 MIREQUESTRAMWRITEDATA123)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA124 ==> MIREQUESTRAMWRITEDATA124 MIREQUESTRAMWRITEDATA124)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA125 ==> MIREQUESTRAMWRITEDATA125 MIREQUESTRAMWRITEDATA125)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA126 ==> MIREQUESTRAMWRITEDATA126 MIREQUESTRAMWRITEDATA126)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA127 ==> MIREQUESTRAMWRITEDATA127 MIREQUESTRAMWRITEDATA127)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA128 ==> MIREQUESTRAMWRITEDATA128 MIREQUESTRAMWRITEDATA128)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA129 ==> MIREQUESTRAMWRITEDATA129 MIREQUESTRAMWRITEDATA129)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA130 ==> MIREQUESTRAMWRITEDATA130 MIREQUESTRAMWRITEDATA130)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA131 ==> MIREQUESTRAMWRITEDATA131 MIREQUESTRAMWRITEDATA131)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA132 ==> MIREQUESTRAMWRITEDATA132 MIREQUESTRAMWRITEDATA132)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA133 ==> MIREQUESTRAMWRITEDATA133 MIREQUESTRAMWRITEDATA133)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA134 ==> MIREQUESTRAMWRITEDATA134 MIREQUESTRAMWRITEDATA134)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA135 ==> MIREQUESTRAMWRITEDATA135 MIREQUESTRAMWRITEDATA135)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA136 ==> MIREQUESTRAMWRITEDATA136 MIREQUESTRAMWRITEDATA136)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA137 ==> MIREQUESTRAMWRITEDATA137 MIREQUESTRAMWRITEDATA137)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA138 ==> MIREQUESTRAMWRITEDATA138 MIREQUESTRAMWRITEDATA138)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA139 ==> MIREQUESTRAMWRITEDATA139 MIREQUESTRAMWRITEDATA139)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA140 ==> MIREQUESTRAMWRITEDATA140 MIREQUESTRAMWRITEDATA140)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA141 ==> MIREQUESTRAMWRITEDATA141 MIREQUESTRAMWRITEDATA141)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA142 ==> MIREQUESTRAMWRITEDATA142 MIREQUESTRAMWRITEDATA142)
			(conn PCIE_3_0 MIREQUESTRAMWRITEDATA143 ==> MIREQUESTRAMWRITEDATA143 MIREQUESTRAMWRITEDATA143)
			(conn PCIE_3_0 MIREQUESTRAMWRITEENABLE0 ==> MIREQUESTRAMWRITEENABLE0 MIREQUESTRAMWRITEENABLE0)
			(conn PCIE_3_0 MIREQUESTRAMWRITEENABLE1 ==> MIREQUESTRAMWRITEENABLE1 MIREQUESTRAMWRITEENABLE1)
			(conn PCIE_3_0 MIREQUESTRAMWRITEENABLE2 ==> MIREQUESTRAMWRITEENABLE2 MIREQUESTRAMWRITEENABLE2)
			(conn PCIE_3_0 MIREQUESTRAMWRITEENABLE3 ==> MIREQUESTRAMWRITEENABLE3 MIREQUESTRAMWRITEENABLE3)
			(conn PCIE_3_0 PCIECQNPREQCOUNT0 ==> PCIECQNPREQCOUNT0 PCIECQNPREQCOUNT0)
			(conn PCIE_3_0 PCIECQNPREQCOUNT1 ==> PCIECQNPREQCOUNT1 PCIECQNPREQCOUNT1)
			(conn PCIE_3_0 PCIECQNPREQCOUNT2 ==> PCIECQNPREQCOUNT2 PCIECQNPREQCOUNT2)
			(conn PCIE_3_0 PCIECQNPREQCOUNT3 ==> PCIECQNPREQCOUNT3 PCIECQNPREQCOUNT3)
			(conn PCIE_3_0 PCIECQNPREQCOUNT4 ==> PCIECQNPREQCOUNT4 PCIECQNPREQCOUNT4)
			(conn PCIE_3_0 PCIECQNPREQCOUNT5 ==> PCIECQNPREQCOUNT5 PCIECQNPREQCOUNT5)
			(conn PCIE_3_0 PCIERQSEQNUMVLD ==> PCIERQSEQNUMVLD PCIERQSEQNUMVLD)
			(conn PCIE_3_0 PCIERQSEQNUM0 ==> PCIERQSEQNUM0 PCIERQSEQNUM0)
			(conn PCIE_3_0 PCIERQSEQNUM1 ==> PCIERQSEQNUM1 PCIERQSEQNUM1)
			(conn PCIE_3_0 PCIERQSEQNUM2 ==> PCIERQSEQNUM2 PCIERQSEQNUM2)
			(conn PCIE_3_0 PCIERQSEQNUM3 ==> PCIERQSEQNUM3 PCIERQSEQNUM3)
			(conn PCIE_3_0 PCIERQTAGAV0 ==> PCIERQTAGAV0 PCIERQTAGAV0)
			(conn PCIE_3_0 PCIERQTAGAV1 ==> PCIERQTAGAV1 PCIERQTAGAV1)
			(conn PCIE_3_0 PCIERQTAGVLD ==> PCIERQTAGVLD PCIERQTAGVLD)
			(conn PCIE_3_0 PCIERQTAG0 ==> PCIERQTAG0 PCIERQTAG0)
			(conn PCIE_3_0 PCIERQTAG1 ==> PCIERQTAG1 PCIERQTAG1)
			(conn PCIE_3_0 PCIERQTAG2 ==> PCIERQTAG2 PCIERQTAG2)
			(conn PCIE_3_0 PCIERQTAG3 ==> PCIERQTAG3 PCIERQTAG3)
			(conn PCIE_3_0 PCIERQTAG4 ==> PCIERQTAG4 PCIERQTAG4)
			(conn PCIE_3_0 PCIERQTAG5 ==> PCIERQTAG5 PCIERQTAG5)
			(conn PCIE_3_0 PCIETFCNPDAV0 ==> PCIETFCNPDAV0 PCIETFCNPDAV0)
			(conn PCIE_3_0 PCIETFCNPDAV1 ==> PCIETFCNPDAV1 PCIETFCNPDAV1)
			(conn PCIE_3_0 PCIETFCNPHAV0 ==> PCIETFCNPHAV0 PCIETFCNPHAV0)
			(conn PCIE_3_0 PCIETFCNPHAV1 ==> PCIETFCNPHAV1 PCIETFCNPHAV1)
			(conn PCIE_3_0 PIPERX0EQCONTROL0 ==> PIPERX0EQCONTROL0 PIPERX0EQCONTROL0)
			(conn PCIE_3_0 PIPERX0EQCONTROL1 ==> PIPERX0EQCONTROL1 PIPERX0EQCONTROL1)
			(conn PCIE_3_0 PIPERX0EQLPLFFS0 ==> PIPERX0EQLPLFFS0 PIPERX0EQLPLFFS0)
			(conn PCIE_3_0 PIPERX0EQLPLFFS1 ==> PIPERX0EQLPLFFS1 PIPERX0EQLPLFFS1)
			(conn PCIE_3_0 PIPERX0EQLPLFFS2 ==> PIPERX0EQLPLFFS2 PIPERX0EQLPLFFS2)
			(conn PCIE_3_0 PIPERX0EQLPLFFS3 ==> PIPERX0EQLPLFFS3 PIPERX0EQLPLFFS3)
			(conn PCIE_3_0 PIPERX0EQLPLFFS4 ==> PIPERX0EQLPLFFS4 PIPERX0EQLPLFFS4)
			(conn PCIE_3_0 PIPERX0EQLPLFFS5 ==> PIPERX0EQLPLFFS5 PIPERX0EQLPLFFS5)
			(conn PCIE_3_0 PIPERX0EQLPTXPRESET0 ==> PIPERX0EQLPTXPRESET0 PIPERX0EQLPTXPRESET0)
			(conn PCIE_3_0 PIPERX0EQLPTXPRESET1 ==> PIPERX0EQLPTXPRESET1 PIPERX0EQLPTXPRESET1)
			(conn PCIE_3_0 PIPERX0EQLPTXPRESET2 ==> PIPERX0EQLPTXPRESET2 PIPERX0EQLPTXPRESET2)
			(conn PCIE_3_0 PIPERX0EQLPTXPRESET3 ==> PIPERX0EQLPTXPRESET3 PIPERX0EQLPTXPRESET3)
			(conn PCIE_3_0 PIPERX0EQPRESET0 ==> PIPERX0EQPRESET0 PIPERX0EQPRESET0)
			(conn PCIE_3_0 PIPERX0EQPRESET1 ==> PIPERX0EQPRESET1 PIPERX0EQPRESET1)
			(conn PCIE_3_0 PIPERX0EQPRESET2 ==> PIPERX0EQPRESET2 PIPERX0EQPRESET2)
			(conn PCIE_3_0 PIPERX0POLARITY ==> PIPERX0POLARITY PIPERX0POLARITY)
			(conn PCIE_3_0 PIPERX1EQCONTROL0 ==> PIPERX1EQCONTROL0 PIPERX1EQCONTROL0)
			(conn PCIE_3_0 PIPERX1EQCONTROL1 ==> PIPERX1EQCONTROL1 PIPERX1EQCONTROL1)
			(conn PCIE_3_0 PIPERX1EQLPLFFS0 ==> PIPERX1EQLPLFFS0 PIPERX1EQLPLFFS0)
			(conn PCIE_3_0 PIPERX1EQLPLFFS1 ==> PIPERX1EQLPLFFS1 PIPERX1EQLPLFFS1)
			(conn PCIE_3_0 PIPERX1EQLPLFFS2 ==> PIPERX1EQLPLFFS2 PIPERX1EQLPLFFS2)
			(conn PCIE_3_0 PIPERX1EQLPLFFS3 ==> PIPERX1EQLPLFFS3 PIPERX1EQLPLFFS3)
			(conn PCIE_3_0 PIPERX1EQLPLFFS4 ==> PIPERX1EQLPLFFS4 PIPERX1EQLPLFFS4)
			(conn PCIE_3_0 PIPERX1EQLPLFFS5 ==> PIPERX1EQLPLFFS5 PIPERX1EQLPLFFS5)
			(conn PCIE_3_0 PIPERX1EQLPTXPRESET0 ==> PIPERX1EQLPTXPRESET0 PIPERX1EQLPTXPRESET0)
			(conn PCIE_3_0 PIPERX1EQLPTXPRESET1 ==> PIPERX1EQLPTXPRESET1 PIPERX1EQLPTXPRESET1)
			(conn PCIE_3_0 PIPERX1EQLPTXPRESET2 ==> PIPERX1EQLPTXPRESET2 PIPERX1EQLPTXPRESET2)
			(conn PCIE_3_0 PIPERX1EQLPTXPRESET3 ==> PIPERX1EQLPTXPRESET3 PIPERX1EQLPTXPRESET3)
			(conn PCIE_3_0 PIPERX1EQPRESET0 ==> PIPERX1EQPRESET0 PIPERX1EQPRESET0)
			(conn PCIE_3_0 PIPERX1EQPRESET1 ==> PIPERX1EQPRESET1 PIPERX1EQPRESET1)
			(conn PCIE_3_0 PIPERX1EQPRESET2 ==> PIPERX1EQPRESET2 PIPERX1EQPRESET2)
			(conn PCIE_3_0 PIPERX1POLARITY ==> PIPERX1POLARITY PIPERX1POLARITY)
			(conn PCIE_3_0 PIPERX2EQCONTROL0 ==> PIPERX2EQCONTROL0 PIPERX2EQCONTROL0)
			(conn PCIE_3_0 PIPERX2EQCONTROL1 ==> PIPERX2EQCONTROL1 PIPERX2EQCONTROL1)
			(conn PCIE_3_0 PIPERX2EQLPLFFS0 ==> PIPERX2EQLPLFFS0 PIPERX2EQLPLFFS0)
			(conn PCIE_3_0 PIPERX2EQLPLFFS1 ==> PIPERX2EQLPLFFS1 PIPERX2EQLPLFFS1)
			(conn PCIE_3_0 PIPERX2EQLPLFFS2 ==> PIPERX2EQLPLFFS2 PIPERX2EQLPLFFS2)
			(conn PCIE_3_0 PIPERX2EQLPLFFS3 ==> PIPERX2EQLPLFFS3 PIPERX2EQLPLFFS3)
			(conn PCIE_3_0 PIPERX2EQLPLFFS4 ==> PIPERX2EQLPLFFS4 PIPERX2EQLPLFFS4)
			(conn PCIE_3_0 PIPERX2EQLPLFFS5 ==> PIPERX2EQLPLFFS5 PIPERX2EQLPLFFS5)
			(conn PCIE_3_0 PIPERX2EQLPTXPRESET0 ==> PIPERX2EQLPTXPRESET0 PIPERX2EQLPTXPRESET0)
			(conn PCIE_3_0 PIPERX2EQLPTXPRESET1 ==> PIPERX2EQLPTXPRESET1 PIPERX2EQLPTXPRESET1)
			(conn PCIE_3_0 PIPERX2EQLPTXPRESET2 ==> PIPERX2EQLPTXPRESET2 PIPERX2EQLPTXPRESET2)
			(conn PCIE_3_0 PIPERX2EQLPTXPRESET3 ==> PIPERX2EQLPTXPRESET3 PIPERX2EQLPTXPRESET3)
			(conn PCIE_3_0 PIPERX2EQPRESET0 ==> PIPERX2EQPRESET0 PIPERX2EQPRESET0)
			(conn PCIE_3_0 PIPERX2EQPRESET1 ==> PIPERX2EQPRESET1 PIPERX2EQPRESET1)
			(conn PCIE_3_0 PIPERX2EQPRESET2 ==> PIPERX2EQPRESET2 PIPERX2EQPRESET2)
			(conn PCIE_3_0 PIPERX2POLARITY ==> PIPERX2POLARITY PIPERX2POLARITY)
			(conn PCIE_3_0 PIPERX3EQCONTROL0 ==> PIPERX3EQCONTROL0 PIPERX3EQCONTROL0)
			(conn PCIE_3_0 PIPERX3EQCONTROL1 ==> PIPERX3EQCONTROL1 PIPERX3EQCONTROL1)
			(conn PCIE_3_0 PIPERX3EQLPLFFS0 ==> PIPERX3EQLPLFFS0 PIPERX3EQLPLFFS0)
			(conn PCIE_3_0 PIPERX3EQLPLFFS1 ==> PIPERX3EQLPLFFS1 PIPERX3EQLPLFFS1)
			(conn PCIE_3_0 PIPERX3EQLPLFFS2 ==> PIPERX3EQLPLFFS2 PIPERX3EQLPLFFS2)
			(conn PCIE_3_0 PIPERX3EQLPLFFS3 ==> PIPERX3EQLPLFFS3 PIPERX3EQLPLFFS3)
			(conn PCIE_3_0 PIPERX3EQLPLFFS4 ==> PIPERX3EQLPLFFS4 PIPERX3EQLPLFFS4)
			(conn PCIE_3_0 PIPERX3EQLPLFFS5 ==> PIPERX3EQLPLFFS5 PIPERX3EQLPLFFS5)
			(conn PCIE_3_0 PIPERX3EQLPTXPRESET0 ==> PIPERX3EQLPTXPRESET0 PIPERX3EQLPTXPRESET0)
			(conn PCIE_3_0 PIPERX3EQLPTXPRESET1 ==> PIPERX3EQLPTXPRESET1 PIPERX3EQLPTXPRESET1)
			(conn PCIE_3_0 PIPERX3EQLPTXPRESET2 ==> PIPERX3EQLPTXPRESET2 PIPERX3EQLPTXPRESET2)
			(conn PCIE_3_0 PIPERX3EQLPTXPRESET3 ==> PIPERX3EQLPTXPRESET3 PIPERX3EQLPTXPRESET3)
			(conn PCIE_3_0 PIPERX3EQPRESET0 ==> PIPERX3EQPRESET0 PIPERX3EQPRESET0)
			(conn PCIE_3_0 PIPERX3EQPRESET1 ==> PIPERX3EQPRESET1 PIPERX3EQPRESET1)
			(conn PCIE_3_0 PIPERX3EQPRESET2 ==> PIPERX3EQPRESET2 PIPERX3EQPRESET2)
			(conn PCIE_3_0 PIPERX3POLARITY ==> PIPERX3POLARITY PIPERX3POLARITY)
			(conn PCIE_3_0 PIPERX4EQCONTROL0 ==> PIPERX4EQCONTROL0 PIPERX4EQCONTROL0)
			(conn PCIE_3_0 PIPERX4EQCONTROL1 ==> PIPERX4EQCONTROL1 PIPERX4EQCONTROL1)
			(conn PCIE_3_0 PIPERX4EQLPLFFS0 ==> PIPERX4EQLPLFFS0 PIPERX4EQLPLFFS0)
			(conn PCIE_3_0 PIPERX4EQLPLFFS1 ==> PIPERX4EQLPLFFS1 PIPERX4EQLPLFFS1)
			(conn PCIE_3_0 PIPERX4EQLPLFFS2 ==> PIPERX4EQLPLFFS2 PIPERX4EQLPLFFS2)
			(conn PCIE_3_0 PIPERX4EQLPLFFS3 ==> PIPERX4EQLPLFFS3 PIPERX4EQLPLFFS3)
			(conn PCIE_3_0 PIPERX4EQLPLFFS4 ==> PIPERX4EQLPLFFS4 PIPERX4EQLPLFFS4)
			(conn PCIE_3_0 PIPERX4EQLPLFFS5 ==> PIPERX4EQLPLFFS5 PIPERX4EQLPLFFS5)
			(conn PCIE_3_0 PIPERX4EQLPTXPRESET0 ==> PIPERX4EQLPTXPRESET0 PIPERX4EQLPTXPRESET0)
			(conn PCIE_3_0 PIPERX4EQLPTXPRESET1 ==> PIPERX4EQLPTXPRESET1 PIPERX4EQLPTXPRESET1)
			(conn PCIE_3_0 PIPERX4EQLPTXPRESET2 ==> PIPERX4EQLPTXPRESET2 PIPERX4EQLPTXPRESET2)
			(conn PCIE_3_0 PIPERX4EQLPTXPRESET3 ==> PIPERX4EQLPTXPRESET3 PIPERX4EQLPTXPRESET3)
			(conn PCIE_3_0 PIPERX4EQPRESET0 ==> PIPERX4EQPRESET0 PIPERX4EQPRESET0)
			(conn PCIE_3_0 PIPERX4EQPRESET1 ==> PIPERX4EQPRESET1 PIPERX4EQPRESET1)
			(conn PCIE_3_0 PIPERX4EQPRESET2 ==> PIPERX4EQPRESET2 PIPERX4EQPRESET2)
			(conn PCIE_3_0 PIPERX4POLARITY ==> PIPERX4POLARITY PIPERX4POLARITY)
			(conn PCIE_3_0 PIPERX5EQCONTROL0 ==> PIPERX5EQCONTROL0 PIPERX5EQCONTROL0)
			(conn PCIE_3_0 PIPERX5EQCONTROL1 ==> PIPERX5EQCONTROL1 PIPERX5EQCONTROL1)
			(conn PCIE_3_0 PIPERX5EQLPLFFS0 ==> PIPERX5EQLPLFFS0 PIPERX5EQLPLFFS0)
			(conn PCIE_3_0 PIPERX5EQLPLFFS1 ==> PIPERX5EQLPLFFS1 PIPERX5EQLPLFFS1)
			(conn PCIE_3_0 PIPERX5EQLPLFFS2 ==> PIPERX5EQLPLFFS2 PIPERX5EQLPLFFS2)
			(conn PCIE_3_0 PIPERX5EQLPLFFS3 ==> PIPERX5EQLPLFFS3 PIPERX5EQLPLFFS3)
			(conn PCIE_3_0 PIPERX5EQLPLFFS4 ==> PIPERX5EQLPLFFS4 PIPERX5EQLPLFFS4)
			(conn PCIE_3_0 PIPERX5EQLPLFFS5 ==> PIPERX5EQLPLFFS5 PIPERX5EQLPLFFS5)
			(conn PCIE_3_0 PIPERX5EQLPTXPRESET0 ==> PIPERX5EQLPTXPRESET0 PIPERX5EQLPTXPRESET0)
			(conn PCIE_3_0 PIPERX5EQLPTXPRESET1 ==> PIPERX5EQLPTXPRESET1 PIPERX5EQLPTXPRESET1)
			(conn PCIE_3_0 PIPERX5EQLPTXPRESET2 ==> PIPERX5EQLPTXPRESET2 PIPERX5EQLPTXPRESET2)
			(conn PCIE_3_0 PIPERX5EQLPTXPRESET3 ==> PIPERX5EQLPTXPRESET3 PIPERX5EQLPTXPRESET3)
			(conn PCIE_3_0 PIPERX5EQPRESET0 ==> PIPERX5EQPRESET0 PIPERX5EQPRESET0)
			(conn PCIE_3_0 PIPERX5EQPRESET1 ==> PIPERX5EQPRESET1 PIPERX5EQPRESET1)
			(conn PCIE_3_0 PIPERX5EQPRESET2 ==> PIPERX5EQPRESET2 PIPERX5EQPRESET2)
			(conn PCIE_3_0 PIPERX5POLARITY ==> PIPERX5POLARITY PIPERX5POLARITY)
			(conn PCIE_3_0 PIPERX6EQCONTROL0 ==> PIPERX6EQCONTROL0 PIPERX6EQCONTROL0)
			(conn PCIE_3_0 PIPERX6EQCONTROL1 ==> PIPERX6EQCONTROL1 PIPERX6EQCONTROL1)
			(conn PCIE_3_0 PIPERX6EQLPLFFS0 ==> PIPERX6EQLPLFFS0 PIPERX6EQLPLFFS0)
			(conn PCIE_3_0 PIPERX6EQLPLFFS1 ==> PIPERX6EQLPLFFS1 PIPERX6EQLPLFFS1)
			(conn PCIE_3_0 PIPERX6EQLPLFFS2 ==> PIPERX6EQLPLFFS2 PIPERX6EQLPLFFS2)
			(conn PCIE_3_0 PIPERX6EQLPLFFS3 ==> PIPERX6EQLPLFFS3 PIPERX6EQLPLFFS3)
			(conn PCIE_3_0 PIPERX6EQLPLFFS4 ==> PIPERX6EQLPLFFS4 PIPERX6EQLPLFFS4)
			(conn PCIE_3_0 PIPERX6EQLPLFFS5 ==> PIPERX6EQLPLFFS5 PIPERX6EQLPLFFS5)
			(conn PCIE_3_0 PIPERX6EQLPTXPRESET0 ==> PIPERX6EQLPTXPRESET0 PIPERX6EQLPTXPRESET0)
			(conn PCIE_3_0 PIPERX6EQLPTXPRESET1 ==> PIPERX6EQLPTXPRESET1 PIPERX6EQLPTXPRESET1)
			(conn PCIE_3_0 PIPERX6EQLPTXPRESET2 ==> PIPERX6EQLPTXPRESET2 PIPERX6EQLPTXPRESET2)
			(conn PCIE_3_0 PIPERX6EQLPTXPRESET3 ==> PIPERX6EQLPTXPRESET3 PIPERX6EQLPTXPRESET3)
			(conn PCIE_3_0 PIPERX6EQPRESET0 ==> PIPERX6EQPRESET0 PIPERX6EQPRESET0)
			(conn PCIE_3_0 PIPERX6EQPRESET1 ==> PIPERX6EQPRESET1 PIPERX6EQPRESET1)
			(conn PCIE_3_0 PIPERX6EQPRESET2 ==> PIPERX6EQPRESET2 PIPERX6EQPRESET2)
			(conn PCIE_3_0 PIPERX6POLARITY ==> PIPERX6POLARITY PIPERX6POLARITY)
			(conn PCIE_3_0 PIPERX7EQCONTROL0 ==> PIPERX7EQCONTROL0 PIPERX7EQCONTROL0)
			(conn PCIE_3_0 PIPERX7EQCONTROL1 ==> PIPERX7EQCONTROL1 PIPERX7EQCONTROL1)
			(conn PCIE_3_0 PIPERX7EQLPLFFS0 ==> PIPERX7EQLPLFFS0 PIPERX7EQLPLFFS0)
			(conn PCIE_3_0 PIPERX7EQLPLFFS1 ==> PIPERX7EQLPLFFS1 PIPERX7EQLPLFFS1)
			(conn PCIE_3_0 PIPERX7EQLPLFFS2 ==> PIPERX7EQLPLFFS2 PIPERX7EQLPLFFS2)
			(conn PCIE_3_0 PIPERX7EQLPLFFS3 ==> PIPERX7EQLPLFFS3 PIPERX7EQLPLFFS3)
			(conn PCIE_3_0 PIPERX7EQLPLFFS4 ==> PIPERX7EQLPLFFS4 PIPERX7EQLPLFFS4)
			(conn PCIE_3_0 PIPERX7EQLPLFFS5 ==> PIPERX7EQLPLFFS5 PIPERX7EQLPLFFS5)
			(conn PCIE_3_0 PIPERX7EQLPTXPRESET0 ==> PIPERX7EQLPTXPRESET0 PIPERX7EQLPTXPRESET0)
			(conn PCIE_3_0 PIPERX7EQLPTXPRESET1 ==> PIPERX7EQLPTXPRESET1 PIPERX7EQLPTXPRESET1)
			(conn PCIE_3_0 PIPERX7EQLPTXPRESET2 ==> PIPERX7EQLPTXPRESET2 PIPERX7EQLPTXPRESET2)
			(conn PCIE_3_0 PIPERX7EQLPTXPRESET3 ==> PIPERX7EQLPTXPRESET3 PIPERX7EQLPTXPRESET3)
			(conn PCIE_3_0 PIPERX7EQPRESET0 ==> PIPERX7EQPRESET0 PIPERX7EQPRESET0)
			(conn PCIE_3_0 PIPERX7EQPRESET1 ==> PIPERX7EQPRESET1 PIPERX7EQPRESET1)
			(conn PCIE_3_0 PIPERX7EQPRESET2 ==> PIPERX7EQPRESET2 PIPERX7EQPRESET2)
			(conn PCIE_3_0 PIPERX7POLARITY ==> PIPERX7POLARITY PIPERX7POLARITY)
			(conn PCIE_3_0 PIPETXDEEMPH ==> PIPETXDEEMPH PIPETXDEEMPH)
			(conn PCIE_3_0 PIPETXMARGIN0 ==> PIPETXMARGIN0 PIPETXMARGIN0)
			(conn PCIE_3_0 PIPETXMARGIN1 ==> PIPETXMARGIN1 PIPETXMARGIN1)
			(conn PCIE_3_0 PIPETXMARGIN2 ==> PIPETXMARGIN2 PIPETXMARGIN2)
			(conn PCIE_3_0 PIPETXRATE0 ==> PIPETXRATE0 PIPETXRATE0)
			(conn PCIE_3_0 PIPETXRATE1 ==> PIPETXRATE1 PIPETXRATE1)
			(conn PCIE_3_0 PIPETXRCVRDET ==> PIPETXRCVRDET PIPETXRCVRDET)
			(conn PCIE_3_0 PIPETXRESET ==> PIPETXRESET PIPETXRESET)
			(conn PCIE_3_0 PIPETXSWING ==> PIPETXSWING PIPETXSWING)
			(conn PCIE_3_0 PIPETX0CHARISK0 ==> PIPETX0CHARISK0 PIPETX0CHARISK0)
			(conn PCIE_3_0 PIPETX0CHARISK1 ==> PIPETX0CHARISK1 PIPETX0CHARISK1)
			(conn PCIE_3_0 PIPETX0COMPLIANCE ==> PIPETX0COMPLIANCE PIPETX0COMPLIANCE)
			(conn PCIE_3_0 PIPETX0DATAVALID ==> PIPETX0DATAVALID PIPETX0DATAVALID)
			(conn PCIE_3_0 PIPETX0DATA0 ==> PIPETX0DATA0 PIPETX0DATA0)
			(conn PCIE_3_0 PIPETX0DATA1 ==> PIPETX0DATA1 PIPETX0DATA1)
			(conn PCIE_3_0 PIPETX0DATA2 ==> PIPETX0DATA2 PIPETX0DATA2)
			(conn PCIE_3_0 PIPETX0DATA3 ==> PIPETX0DATA3 PIPETX0DATA3)
			(conn PCIE_3_0 PIPETX0DATA4 ==> PIPETX0DATA4 PIPETX0DATA4)
			(conn PCIE_3_0 PIPETX0DATA5 ==> PIPETX0DATA5 PIPETX0DATA5)
			(conn PCIE_3_0 PIPETX0DATA6 ==> PIPETX0DATA6 PIPETX0DATA6)
			(conn PCIE_3_0 PIPETX0DATA7 ==> PIPETX0DATA7 PIPETX0DATA7)
			(conn PCIE_3_0 PIPETX0DATA8 ==> PIPETX0DATA8 PIPETX0DATA8)
			(conn PCIE_3_0 PIPETX0DATA9 ==> PIPETX0DATA9 PIPETX0DATA9)
			(conn PCIE_3_0 PIPETX0DATA10 ==> PIPETX0DATA10 PIPETX0DATA10)
			(conn PCIE_3_0 PIPETX0DATA11 ==> PIPETX0DATA11 PIPETX0DATA11)
			(conn PCIE_3_0 PIPETX0DATA12 ==> PIPETX0DATA12 PIPETX0DATA12)
			(conn PCIE_3_0 PIPETX0DATA13 ==> PIPETX0DATA13 PIPETX0DATA13)
			(conn PCIE_3_0 PIPETX0DATA14 ==> PIPETX0DATA14 PIPETX0DATA14)
			(conn PCIE_3_0 PIPETX0DATA15 ==> PIPETX0DATA15 PIPETX0DATA15)
			(conn PCIE_3_0 PIPETX0DATA16 ==> PIPETX0DATA16 PIPETX0DATA16)
			(conn PCIE_3_0 PIPETX0DATA17 ==> PIPETX0DATA17 PIPETX0DATA17)
			(conn PCIE_3_0 PIPETX0DATA18 ==> PIPETX0DATA18 PIPETX0DATA18)
			(conn PCIE_3_0 PIPETX0DATA19 ==> PIPETX0DATA19 PIPETX0DATA19)
			(conn PCIE_3_0 PIPETX0DATA20 ==> PIPETX0DATA20 PIPETX0DATA20)
			(conn PCIE_3_0 PIPETX0DATA21 ==> PIPETX0DATA21 PIPETX0DATA21)
			(conn PCIE_3_0 PIPETX0DATA22 ==> PIPETX0DATA22 PIPETX0DATA22)
			(conn PCIE_3_0 PIPETX0DATA23 ==> PIPETX0DATA23 PIPETX0DATA23)
			(conn PCIE_3_0 PIPETX0DATA24 ==> PIPETX0DATA24 PIPETX0DATA24)
			(conn PCIE_3_0 PIPETX0DATA25 ==> PIPETX0DATA25 PIPETX0DATA25)
			(conn PCIE_3_0 PIPETX0DATA26 ==> PIPETX0DATA26 PIPETX0DATA26)
			(conn PCIE_3_0 PIPETX0DATA27 ==> PIPETX0DATA27 PIPETX0DATA27)
			(conn PCIE_3_0 PIPETX0DATA28 ==> PIPETX0DATA28 PIPETX0DATA28)
			(conn PCIE_3_0 PIPETX0DATA29 ==> PIPETX0DATA29 PIPETX0DATA29)
			(conn PCIE_3_0 PIPETX0DATA30 ==> PIPETX0DATA30 PIPETX0DATA30)
			(conn PCIE_3_0 PIPETX0DATA31 ==> PIPETX0DATA31 PIPETX0DATA31)
			(conn PCIE_3_0 PIPETX0ELECIDLE ==> PIPETX0ELECIDLE PIPETX0ELECIDLE)
			(conn PCIE_3_0 PIPETX0EQCONTROL0 ==> PIPETX0EQCONTROL0 PIPETX0EQCONTROL0)
			(conn PCIE_3_0 PIPETX0EQCONTROL1 ==> PIPETX0EQCONTROL1 PIPETX0EQCONTROL1)
			(conn PCIE_3_0 PIPETX0EQDEEMPH0 ==> PIPETX0EQDEEMPH0 PIPETX0EQDEEMPH0)
			(conn PCIE_3_0 PIPETX0EQDEEMPH1 ==> PIPETX0EQDEEMPH1 PIPETX0EQDEEMPH1)
			(conn PCIE_3_0 PIPETX0EQDEEMPH2 ==> PIPETX0EQDEEMPH2 PIPETX0EQDEEMPH2)
			(conn PCIE_3_0 PIPETX0EQDEEMPH3 ==> PIPETX0EQDEEMPH3 PIPETX0EQDEEMPH3)
			(conn PCIE_3_0 PIPETX0EQDEEMPH4 ==> PIPETX0EQDEEMPH4 PIPETX0EQDEEMPH4)
			(conn PCIE_3_0 PIPETX0EQDEEMPH5 ==> PIPETX0EQDEEMPH5 PIPETX0EQDEEMPH5)
			(conn PCIE_3_0 PIPETX0EQPRESET0 ==> PIPETX0EQPRESET0 PIPETX0EQPRESET0)
			(conn PCIE_3_0 PIPETX0EQPRESET1 ==> PIPETX0EQPRESET1 PIPETX0EQPRESET1)
			(conn PCIE_3_0 PIPETX0EQPRESET2 ==> PIPETX0EQPRESET2 PIPETX0EQPRESET2)
			(conn PCIE_3_0 PIPETX0EQPRESET3 ==> PIPETX0EQPRESET3 PIPETX0EQPRESET3)
			(conn PCIE_3_0 PIPETX0POWERDOWN0 ==> PIPETX0POWERDOWN0 PIPETX0POWERDOWN0)
			(conn PCIE_3_0 PIPETX0POWERDOWN1 ==> PIPETX0POWERDOWN1 PIPETX0POWERDOWN1)
			(conn PCIE_3_0 PIPETX0STARTBLOCK ==> PIPETX0STARTBLOCK PIPETX0STARTBLOCK)
			(conn PCIE_3_0 PIPETX0SYNCHEADER0 ==> PIPETX0SYNCHEADER0 PIPETX0SYNCHEADER0)
			(conn PCIE_3_0 PIPETX0SYNCHEADER1 ==> PIPETX0SYNCHEADER1 PIPETX0SYNCHEADER1)
			(conn PCIE_3_0 PIPETX1CHARISK0 ==> PIPETX1CHARISK0 PIPETX1CHARISK0)
			(conn PCIE_3_0 PIPETX1CHARISK1 ==> PIPETX1CHARISK1 PIPETX1CHARISK1)
			(conn PCIE_3_0 PIPETX1COMPLIANCE ==> PIPETX1COMPLIANCE PIPETX1COMPLIANCE)
			(conn PCIE_3_0 PIPETX1DATAVALID ==> PIPETX1DATAVALID PIPETX1DATAVALID)
			(conn PCIE_3_0 PIPETX1DATA0 ==> PIPETX1DATA0 PIPETX1DATA0)
			(conn PCIE_3_0 PIPETX1DATA1 ==> PIPETX1DATA1 PIPETX1DATA1)
			(conn PCIE_3_0 PIPETX1DATA2 ==> PIPETX1DATA2 PIPETX1DATA2)
			(conn PCIE_3_0 PIPETX1DATA3 ==> PIPETX1DATA3 PIPETX1DATA3)
			(conn PCIE_3_0 PIPETX1DATA4 ==> PIPETX1DATA4 PIPETX1DATA4)
			(conn PCIE_3_0 PIPETX1DATA5 ==> PIPETX1DATA5 PIPETX1DATA5)
			(conn PCIE_3_0 PIPETX1DATA6 ==> PIPETX1DATA6 PIPETX1DATA6)
			(conn PCIE_3_0 PIPETX1DATA7 ==> PIPETX1DATA7 PIPETX1DATA7)
			(conn PCIE_3_0 PIPETX1DATA8 ==> PIPETX1DATA8 PIPETX1DATA8)
			(conn PCIE_3_0 PIPETX1DATA9 ==> PIPETX1DATA9 PIPETX1DATA9)
			(conn PCIE_3_0 PIPETX1DATA10 ==> PIPETX1DATA10 PIPETX1DATA10)
			(conn PCIE_3_0 PIPETX1DATA11 ==> PIPETX1DATA11 PIPETX1DATA11)
			(conn PCIE_3_0 PIPETX1DATA12 ==> PIPETX1DATA12 PIPETX1DATA12)
			(conn PCIE_3_0 PIPETX1DATA13 ==> PIPETX1DATA13 PIPETX1DATA13)
			(conn PCIE_3_0 PIPETX1DATA14 ==> PIPETX1DATA14 PIPETX1DATA14)
			(conn PCIE_3_0 PIPETX1DATA15 ==> PIPETX1DATA15 PIPETX1DATA15)
			(conn PCIE_3_0 PIPETX1DATA16 ==> PIPETX1DATA16 PIPETX1DATA16)
			(conn PCIE_3_0 PIPETX1DATA17 ==> PIPETX1DATA17 PIPETX1DATA17)
			(conn PCIE_3_0 PIPETX1DATA18 ==> PIPETX1DATA18 PIPETX1DATA18)
			(conn PCIE_3_0 PIPETX1DATA19 ==> PIPETX1DATA19 PIPETX1DATA19)
			(conn PCIE_3_0 PIPETX1DATA20 ==> PIPETX1DATA20 PIPETX1DATA20)
			(conn PCIE_3_0 PIPETX1DATA21 ==> PIPETX1DATA21 PIPETX1DATA21)
			(conn PCIE_3_0 PIPETX1DATA22 ==> PIPETX1DATA22 PIPETX1DATA22)
			(conn PCIE_3_0 PIPETX1DATA23 ==> PIPETX1DATA23 PIPETX1DATA23)
			(conn PCIE_3_0 PIPETX1DATA24 ==> PIPETX1DATA24 PIPETX1DATA24)
			(conn PCIE_3_0 PIPETX1DATA25 ==> PIPETX1DATA25 PIPETX1DATA25)
			(conn PCIE_3_0 PIPETX1DATA26 ==> PIPETX1DATA26 PIPETX1DATA26)
			(conn PCIE_3_0 PIPETX1DATA27 ==> PIPETX1DATA27 PIPETX1DATA27)
			(conn PCIE_3_0 PIPETX1DATA28 ==> PIPETX1DATA28 PIPETX1DATA28)
			(conn PCIE_3_0 PIPETX1DATA29 ==> PIPETX1DATA29 PIPETX1DATA29)
			(conn PCIE_3_0 PIPETX1DATA30 ==> PIPETX1DATA30 PIPETX1DATA30)
			(conn PCIE_3_0 PIPETX1DATA31 ==> PIPETX1DATA31 PIPETX1DATA31)
			(conn PCIE_3_0 PIPETX1ELECIDLE ==> PIPETX1ELECIDLE PIPETX1ELECIDLE)
			(conn PCIE_3_0 PIPETX1EQCONTROL0 ==> PIPETX1EQCONTROL0 PIPETX1EQCONTROL0)
			(conn PCIE_3_0 PIPETX1EQCONTROL1 ==> PIPETX1EQCONTROL1 PIPETX1EQCONTROL1)
			(conn PCIE_3_0 PIPETX1EQDEEMPH0 ==> PIPETX1EQDEEMPH0 PIPETX1EQDEEMPH0)
			(conn PCIE_3_0 PIPETX1EQDEEMPH1 ==> PIPETX1EQDEEMPH1 PIPETX1EQDEEMPH1)
			(conn PCIE_3_0 PIPETX1EQDEEMPH2 ==> PIPETX1EQDEEMPH2 PIPETX1EQDEEMPH2)
			(conn PCIE_3_0 PIPETX1EQDEEMPH3 ==> PIPETX1EQDEEMPH3 PIPETX1EQDEEMPH3)
			(conn PCIE_3_0 PIPETX1EQDEEMPH4 ==> PIPETX1EQDEEMPH4 PIPETX1EQDEEMPH4)
			(conn PCIE_3_0 PIPETX1EQDEEMPH5 ==> PIPETX1EQDEEMPH5 PIPETX1EQDEEMPH5)
			(conn PCIE_3_0 PIPETX1EQPRESET0 ==> PIPETX1EQPRESET0 PIPETX1EQPRESET0)
			(conn PCIE_3_0 PIPETX1EQPRESET1 ==> PIPETX1EQPRESET1 PIPETX1EQPRESET1)
			(conn PCIE_3_0 PIPETX1EQPRESET2 ==> PIPETX1EQPRESET2 PIPETX1EQPRESET2)
			(conn PCIE_3_0 PIPETX1EQPRESET3 ==> PIPETX1EQPRESET3 PIPETX1EQPRESET3)
			(conn PCIE_3_0 PIPETX1POWERDOWN0 ==> PIPETX1POWERDOWN0 PIPETX1POWERDOWN0)
			(conn PCIE_3_0 PIPETX1POWERDOWN1 ==> PIPETX1POWERDOWN1 PIPETX1POWERDOWN1)
			(conn PCIE_3_0 PIPETX1STARTBLOCK ==> PIPETX1STARTBLOCK PIPETX1STARTBLOCK)
			(conn PCIE_3_0 PIPETX1SYNCHEADER0 ==> PIPETX1SYNCHEADER0 PIPETX1SYNCHEADER0)
			(conn PCIE_3_0 PIPETX1SYNCHEADER1 ==> PIPETX1SYNCHEADER1 PIPETX1SYNCHEADER1)
			(conn PCIE_3_0 PIPETX2CHARISK0 ==> PIPETX2CHARISK0 PIPETX2CHARISK0)
			(conn PCIE_3_0 PIPETX2CHARISK1 ==> PIPETX2CHARISK1 PIPETX2CHARISK1)
			(conn PCIE_3_0 PIPETX2COMPLIANCE ==> PIPETX2COMPLIANCE PIPETX2COMPLIANCE)
			(conn PCIE_3_0 PIPETX2DATAVALID ==> PIPETX2DATAVALID PIPETX2DATAVALID)
			(conn PCIE_3_0 PIPETX2DATA0 ==> PIPETX2DATA0 PIPETX2DATA0)
			(conn PCIE_3_0 PIPETX2DATA1 ==> PIPETX2DATA1 PIPETX2DATA1)
			(conn PCIE_3_0 PIPETX2DATA2 ==> PIPETX2DATA2 PIPETX2DATA2)
			(conn PCIE_3_0 PIPETX2DATA3 ==> PIPETX2DATA3 PIPETX2DATA3)
			(conn PCIE_3_0 PIPETX2DATA4 ==> PIPETX2DATA4 PIPETX2DATA4)
			(conn PCIE_3_0 PIPETX2DATA5 ==> PIPETX2DATA5 PIPETX2DATA5)
			(conn PCIE_3_0 PIPETX2DATA6 ==> PIPETX2DATA6 PIPETX2DATA6)
			(conn PCIE_3_0 PIPETX2DATA7 ==> PIPETX2DATA7 PIPETX2DATA7)
			(conn PCIE_3_0 PIPETX2DATA8 ==> PIPETX2DATA8 PIPETX2DATA8)
			(conn PCIE_3_0 PIPETX2DATA9 ==> PIPETX2DATA9 PIPETX2DATA9)
			(conn PCIE_3_0 PIPETX2DATA10 ==> PIPETX2DATA10 PIPETX2DATA10)
			(conn PCIE_3_0 PIPETX2DATA11 ==> PIPETX2DATA11 PIPETX2DATA11)
			(conn PCIE_3_0 PIPETX2DATA12 ==> PIPETX2DATA12 PIPETX2DATA12)
			(conn PCIE_3_0 PIPETX2DATA13 ==> PIPETX2DATA13 PIPETX2DATA13)
			(conn PCIE_3_0 PIPETX2DATA14 ==> PIPETX2DATA14 PIPETX2DATA14)
			(conn PCIE_3_0 PIPETX2DATA15 ==> PIPETX2DATA15 PIPETX2DATA15)
			(conn PCIE_3_0 PIPETX2DATA16 ==> PIPETX2DATA16 PIPETX2DATA16)
			(conn PCIE_3_0 PIPETX2DATA17 ==> PIPETX2DATA17 PIPETX2DATA17)
			(conn PCIE_3_0 PIPETX2DATA18 ==> PIPETX2DATA18 PIPETX2DATA18)
			(conn PCIE_3_0 PIPETX2DATA19 ==> PIPETX2DATA19 PIPETX2DATA19)
			(conn PCIE_3_0 PIPETX2DATA20 ==> PIPETX2DATA20 PIPETX2DATA20)
			(conn PCIE_3_0 PIPETX2DATA21 ==> PIPETX2DATA21 PIPETX2DATA21)
			(conn PCIE_3_0 PIPETX2DATA22 ==> PIPETX2DATA22 PIPETX2DATA22)
			(conn PCIE_3_0 PIPETX2DATA23 ==> PIPETX2DATA23 PIPETX2DATA23)
			(conn PCIE_3_0 PIPETX2DATA24 ==> PIPETX2DATA24 PIPETX2DATA24)
			(conn PCIE_3_0 PIPETX2DATA25 ==> PIPETX2DATA25 PIPETX2DATA25)
			(conn PCIE_3_0 PIPETX2DATA26 ==> PIPETX2DATA26 PIPETX2DATA26)
			(conn PCIE_3_0 PIPETX2DATA27 ==> PIPETX2DATA27 PIPETX2DATA27)
			(conn PCIE_3_0 PIPETX2DATA28 ==> PIPETX2DATA28 PIPETX2DATA28)
			(conn PCIE_3_0 PIPETX2DATA29 ==> PIPETX2DATA29 PIPETX2DATA29)
			(conn PCIE_3_0 PIPETX2DATA30 ==> PIPETX2DATA30 PIPETX2DATA30)
			(conn PCIE_3_0 PIPETX2DATA31 ==> PIPETX2DATA31 PIPETX2DATA31)
			(conn PCIE_3_0 PIPETX2ELECIDLE ==> PIPETX2ELECIDLE PIPETX2ELECIDLE)
			(conn PCIE_3_0 PIPETX2EQCONTROL0 ==> PIPETX2EQCONTROL0 PIPETX2EQCONTROL0)
			(conn PCIE_3_0 PIPETX2EQCONTROL1 ==> PIPETX2EQCONTROL1 PIPETX2EQCONTROL1)
			(conn PCIE_3_0 PIPETX2EQDEEMPH0 ==> PIPETX2EQDEEMPH0 PIPETX2EQDEEMPH0)
			(conn PCIE_3_0 PIPETX2EQDEEMPH1 ==> PIPETX2EQDEEMPH1 PIPETX2EQDEEMPH1)
			(conn PCIE_3_0 PIPETX2EQDEEMPH2 ==> PIPETX2EQDEEMPH2 PIPETX2EQDEEMPH2)
			(conn PCIE_3_0 PIPETX2EQDEEMPH3 ==> PIPETX2EQDEEMPH3 PIPETX2EQDEEMPH3)
			(conn PCIE_3_0 PIPETX2EQDEEMPH4 ==> PIPETX2EQDEEMPH4 PIPETX2EQDEEMPH4)
			(conn PCIE_3_0 PIPETX2EQDEEMPH5 ==> PIPETX2EQDEEMPH5 PIPETX2EQDEEMPH5)
			(conn PCIE_3_0 PIPETX2EQPRESET0 ==> PIPETX2EQPRESET0 PIPETX2EQPRESET0)
			(conn PCIE_3_0 PIPETX2EQPRESET1 ==> PIPETX2EQPRESET1 PIPETX2EQPRESET1)
			(conn PCIE_3_0 PIPETX2EQPRESET2 ==> PIPETX2EQPRESET2 PIPETX2EQPRESET2)
			(conn PCIE_3_0 PIPETX2EQPRESET3 ==> PIPETX2EQPRESET3 PIPETX2EQPRESET3)
			(conn PCIE_3_0 PIPETX2POWERDOWN0 ==> PIPETX2POWERDOWN0 PIPETX2POWERDOWN0)
			(conn PCIE_3_0 PIPETX2POWERDOWN1 ==> PIPETX2POWERDOWN1 PIPETX2POWERDOWN1)
			(conn PCIE_3_0 PIPETX2STARTBLOCK ==> PIPETX2STARTBLOCK PIPETX2STARTBLOCK)
			(conn PCIE_3_0 PIPETX2SYNCHEADER0 ==> PIPETX2SYNCHEADER0 PIPETX2SYNCHEADER0)
			(conn PCIE_3_0 PIPETX2SYNCHEADER1 ==> PIPETX2SYNCHEADER1 PIPETX2SYNCHEADER1)
			(conn PCIE_3_0 PIPETX3CHARISK0 ==> PIPETX3CHARISK0 PIPETX3CHARISK0)
			(conn PCIE_3_0 PIPETX3CHARISK1 ==> PIPETX3CHARISK1 PIPETX3CHARISK1)
			(conn PCIE_3_0 PIPETX3COMPLIANCE ==> PIPETX3COMPLIANCE PIPETX3COMPLIANCE)
			(conn PCIE_3_0 PIPETX3DATAVALID ==> PIPETX3DATAVALID PIPETX3DATAVALID)
			(conn PCIE_3_0 PIPETX3DATA0 ==> PIPETX3DATA0 PIPETX3DATA0)
			(conn PCIE_3_0 PIPETX3DATA1 ==> PIPETX3DATA1 PIPETX3DATA1)
			(conn PCIE_3_0 PIPETX3DATA2 ==> PIPETX3DATA2 PIPETX3DATA2)
			(conn PCIE_3_0 PIPETX3DATA3 ==> PIPETX3DATA3 PIPETX3DATA3)
			(conn PCIE_3_0 PIPETX3DATA4 ==> PIPETX3DATA4 PIPETX3DATA4)
			(conn PCIE_3_0 PIPETX3DATA5 ==> PIPETX3DATA5 PIPETX3DATA5)
			(conn PCIE_3_0 PIPETX3DATA6 ==> PIPETX3DATA6 PIPETX3DATA6)
			(conn PCIE_3_0 PIPETX3DATA7 ==> PIPETX3DATA7 PIPETX3DATA7)
			(conn PCIE_3_0 PIPETX3DATA8 ==> PIPETX3DATA8 PIPETX3DATA8)
			(conn PCIE_3_0 PIPETX3DATA9 ==> PIPETX3DATA9 PIPETX3DATA9)
			(conn PCIE_3_0 PIPETX3DATA10 ==> PIPETX3DATA10 PIPETX3DATA10)
			(conn PCIE_3_0 PIPETX3DATA11 ==> PIPETX3DATA11 PIPETX3DATA11)
			(conn PCIE_3_0 PIPETX3DATA12 ==> PIPETX3DATA12 PIPETX3DATA12)
			(conn PCIE_3_0 PIPETX3DATA13 ==> PIPETX3DATA13 PIPETX3DATA13)
			(conn PCIE_3_0 PIPETX3DATA14 ==> PIPETX3DATA14 PIPETX3DATA14)
			(conn PCIE_3_0 PIPETX3DATA15 ==> PIPETX3DATA15 PIPETX3DATA15)
			(conn PCIE_3_0 PIPETX3DATA16 ==> PIPETX3DATA16 PIPETX3DATA16)
			(conn PCIE_3_0 PIPETX3DATA17 ==> PIPETX3DATA17 PIPETX3DATA17)
			(conn PCIE_3_0 PIPETX3DATA18 ==> PIPETX3DATA18 PIPETX3DATA18)
			(conn PCIE_3_0 PIPETX3DATA19 ==> PIPETX3DATA19 PIPETX3DATA19)
			(conn PCIE_3_0 PIPETX3DATA20 ==> PIPETX3DATA20 PIPETX3DATA20)
			(conn PCIE_3_0 PIPETX3DATA21 ==> PIPETX3DATA21 PIPETX3DATA21)
			(conn PCIE_3_0 PIPETX3DATA22 ==> PIPETX3DATA22 PIPETX3DATA22)
			(conn PCIE_3_0 PIPETX3DATA23 ==> PIPETX3DATA23 PIPETX3DATA23)
			(conn PCIE_3_0 PIPETX3DATA24 ==> PIPETX3DATA24 PIPETX3DATA24)
			(conn PCIE_3_0 PIPETX3DATA25 ==> PIPETX3DATA25 PIPETX3DATA25)
			(conn PCIE_3_0 PIPETX3DATA26 ==> PIPETX3DATA26 PIPETX3DATA26)
			(conn PCIE_3_0 PIPETX3DATA27 ==> PIPETX3DATA27 PIPETX3DATA27)
			(conn PCIE_3_0 PIPETX3DATA28 ==> PIPETX3DATA28 PIPETX3DATA28)
			(conn PCIE_3_0 PIPETX3DATA29 ==> PIPETX3DATA29 PIPETX3DATA29)
			(conn PCIE_3_0 PIPETX3DATA30 ==> PIPETX3DATA30 PIPETX3DATA30)
			(conn PCIE_3_0 PIPETX3DATA31 ==> PIPETX3DATA31 PIPETX3DATA31)
			(conn PCIE_3_0 PIPETX3ELECIDLE ==> PIPETX3ELECIDLE PIPETX3ELECIDLE)
			(conn PCIE_3_0 PIPETX3EQCONTROL0 ==> PIPETX3EQCONTROL0 PIPETX3EQCONTROL0)
			(conn PCIE_3_0 PIPETX3EQCONTROL1 ==> PIPETX3EQCONTROL1 PIPETX3EQCONTROL1)
			(conn PCIE_3_0 PIPETX3EQDEEMPH0 ==> PIPETX3EQDEEMPH0 PIPETX3EQDEEMPH0)
			(conn PCIE_3_0 PIPETX3EQDEEMPH1 ==> PIPETX3EQDEEMPH1 PIPETX3EQDEEMPH1)
			(conn PCIE_3_0 PIPETX3EQDEEMPH2 ==> PIPETX3EQDEEMPH2 PIPETX3EQDEEMPH2)
			(conn PCIE_3_0 PIPETX3EQDEEMPH3 ==> PIPETX3EQDEEMPH3 PIPETX3EQDEEMPH3)
			(conn PCIE_3_0 PIPETX3EQDEEMPH4 ==> PIPETX3EQDEEMPH4 PIPETX3EQDEEMPH4)
			(conn PCIE_3_0 PIPETX3EQDEEMPH5 ==> PIPETX3EQDEEMPH5 PIPETX3EQDEEMPH5)
			(conn PCIE_3_0 PIPETX3EQPRESET0 ==> PIPETX3EQPRESET0 PIPETX3EQPRESET0)
			(conn PCIE_3_0 PIPETX3EQPRESET1 ==> PIPETX3EQPRESET1 PIPETX3EQPRESET1)
			(conn PCIE_3_0 PIPETX3EQPRESET2 ==> PIPETX3EQPRESET2 PIPETX3EQPRESET2)
			(conn PCIE_3_0 PIPETX3EQPRESET3 ==> PIPETX3EQPRESET3 PIPETX3EQPRESET3)
			(conn PCIE_3_0 PIPETX3POWERDOWN0 ==> PIPETX3POWERDOWN0 PIPETX3POWERDOWN0)
			(conn PCIE_3_0 PIPETX3POWERDOWN1 ==> PIPETX3POWERDOWN1 PIPETX3POWERDOWN1)
			(conn PCIE_3_0 PIPETX3STARTBLOCK ==> PIPETX3STARTBLOCK PIPETX3STARTBLOCK)
			(conn PCIE_3_0 PIPETX3SYNCHEADER0 ==> PIPETX3SYNCHEADER0 PIPETX3SYNCHEADER0)
			(conn PCIE_3_0 PIPETX3SYNCHEADER1 ==> PIPETX3SYNCHEADER1 PIPETX3SYNCHEADER1)
			(conn PCIE_3_0 PIPETX4CHARISK0 ==> PIPETX4CHARISK0 PIPETX4CHARISK0)
			(conn PCIE_3_0 PIPETX4CHARISK1 ==> PIPETX4CHARISK1 PIPETX4CHARISK1)
			(conn PCIE_3_0 PIPETX4COMPLIANCE ==> PIPETX4COMPLIANCE PIPETX4COMPLIANCE)
			(conn PCIE_3_0 PIPETX4DATAVALID ==> PIPETX4DATAVALID PIPETX4DATAVALID)
			(conn PCIE_3_0 PIPETX4DATA0 ==> PIPETX4DATA0 PIPETX4DATA0)
			(conn PCIE_3_0 PIPETX4DATA1 ==> PIPETX4DATA1 PIPETX4DATA1)
			(conn PCIE_3_0 PIPETX4DATA2 ==> PIPETX4DATA2 PIPETX4DATA2)
			(conn PCIE_3_0 PIPETX4DATA3 ==> PIPETX4DATA3 PIPETX4DATA3)
			(conn PCIE_3_0 PIPETX4DATA4 ==> PIPETX4DATA4 PIPETX4DATA4)
			(conn PCIE_3_0 PIPETX4DATA5 ==> PIPETX4DATA5 PIPETX4DATA5)
			(conn PCIE_3_0 PIPETX4DATA6 ==> PIPETX4DATA6 PIPETX4DATA6)
			(conn PCIE_3_0 PIPETX4DATA7 ==> PIPETX4DATA7 PIPETX4DATA7)
			(conn PCIE_3_0 PIPETX4DATA8 ==> PIPETX4DATA8 PIPETX4DATA8)
			(conn PCIE_3_0 PIPETX4DATA9 ==> PIPETX4DATA9 PIPETX4DATA9)
			(conn PCIE_3_0 PIPETX4DATA10 ==> PIPETX4DATA10 PIPETX4DATA10)
			(conn PCIE_3_0 PIPETX4DATA11 ==> PIPETX4DATA11 PIPETX4DATA11)
			(conn PCIE_3_0 PIPETX4DATA12 ==> PIPETX4DATA12 PIPETX4DATA12)
			(conn PCIE_3_0 PIPETX4DATA13 ==> PIPETX4DATA13 PIPETX4DATA13)
			(conn PCIE_3_0 PIPETX4DATA14 ==> PIPETX4DATA14 PIPETX4DATA14)
			(conn PCIE_3_0 PIPETX4DATA15 ==> PIPETX4DATA15 PIPETX4DATA15)
			(conn PCIE_3_0 PIPETX4DATA16 ==> PIPETX4DATA16 PIPETX4DATA16)
			(conn PCIE_3_0 PIPETX4DATA17 ==> PIPETX4DATA17 PIPETX4DATA17)
			(conn PCIE_3_0 PIPETX4DATA18 ==> PIPETX4DATA18 PIPETX4DATA18)
			(conn PCIE_3_0 PIPETX4DATA19 ==> PIPETX4DATA19 PIPETX4DATA19)
			(conn PCIE_3_0 PIPETX4DATA20 ==> PIPETX4DATA20 PIPETX4DATA20)
			(conn PCIE_3_0 PIPETX4DATA21 ==> PIPETX4DATA21 PIPETX4DATA21)
			(conn PCIE_3_0 PIPETX4DATA22 ==> PIPETX4DATA22 PIPETX4DATA22)
			(conn PCIE_3_0 PIPETX4DATA23 ==> PIPETX4DATA23 PIPETX4DATA23)
			(conn PCIE_3_0 PIPETX4DATA24 ==> PIPETX4DATA24 PIPETX4DATA24)
			(conn PCIE_3_0 PIPETX4DATA25 ==> PIPETX4DATA25 PIPETX4DATA25)
			(conn PCIE_3_0 PIPETX4DATA26 ==> PIPETX4DATA26 PIPETX4DATA26)
			(conn PCIE_3_0 PIPETX4DATA27 ==> PIPETX4DATA27 PIPETX4DATA27)
			(conn PCIE_3_0 PIPETX4DATA28 ==> PIPETX4DATA28 PIPETX4DATA28)
			(conn PCIE_3_0 PIPETX4DATA29 ==> PIPETX4DATA29 PIPETX4DATA29)
			(conn PCIE_3_0 PIPETX4DATA30 ==> PIPETX4DATA30 PIPETX4DATA30)
			(conn PCIE_3_0 PIPETX4DATA31 ==> PIPETX4DATA31 PIPETX4DATA31)
			(conn PCIE_3_0 PIPETX4ELECIDLE ==> PIPETX4ELECIDLE PIPETX4ELECIDLE)
			(conn PCIE_3_0 PIPETX4EQCONTROL0 ==> PIPETX4EQCONTROL0 PIPETX4EQCONTROL0)
			(conn PCIE_3_0 PIPETX4EQCONTROL1 ==> PIPETX4EQCONTROL1 PIPETX4EQCONTROL1)
			(conn PCIE_3_0 PIPETX4EQDEEMPH0 ==> PIPETX4EQDEEMPH0 PIPETX4EQDEEMPH0)
			(conn PCIE_3_0 PIPETX4EQDEEMPH1 ==> PIPETX4EQDEEMPH1 PIPETX4EQDEEMPH1)
			(conn PCIE_3_0 PIPETX4EQDEEMPH2 ==> PIPETX4EQDEEMPH2 PIPETX4EQDEEMPH2)
			(conn PCIE_3_0 PIPETX4EQDEEMPH3 ==> PIPETX4EQDEEMPH3 PIPETX4EQDEEMPH3)
			(conn PCIE_3_0 PIPETX4EQDEEMPH4 ==> PIPETX4EQDEEMPH4 PIPETX4EQDEEMPH4)
			(conn PCIE_3_0 PIPETX4EQDEEMPH5 ==> PIPETX4EQDEEMPH5 PIPETX4EQDEEMPH5)
			(conn PCIE_3_0 PIPETX4EQPRESET0 ==> PIPETX4EQPRESET0 PIPETX4EQPRESET0)
			(conn PCIE_3_0 PIPETX4EQPRESET1 ==> PIPETX4EQPRESET1 PIPETX4EQPRESET1)
			(conn PCIE_3_0 PIPETX4EQPRESET2 ==> PIPETX4EQPRESET2 PIPETX4EQPRESET2)
			(conn PCIE_3_0 PIPETX4EQPRESET3 ==> PIPETX4EQPRESET3 PIPETX4EQPRESET3)
			(conn PCIE_3_0 PIPETX4POWERDOWN0 ==> PIPETX4POWERDOWN0 PIPETX4POWERDOWN0)
			(conn PCIE_3_0 PIPETX4POWERDOWN1 ==> PIPETX4POWERDOWN1 PIPETX4POWERDOWN1)
			(conn PCIE_3_0 PIPETX4STARTBLOCK ==> PIPETX4STARTBLOCK PIPETX4STARTBLOCK)
			(conn PCIE_3_0 PIPETX4SYNCHEADER0 ==> PIPETX4SYNCHEADER0 PIPETX4SYNCHEADER0)
			(conn PCIE_3_0 PIPETX4SYNCHEADER1 ==> PIPETX4SYNCHEADER1 PIPETX4SYNCHEADER1)
			(conn PCIE_3_0 PIPETX5CHARISK0 ==> PIPETX5CHARISK0 PIPETX5CHARISK0)
			(conn PCIE_3_0 PIPETX5CHARISK1 ==> PIPETX5CHARISK1 PIPETX5CHARISK1)
			(conn PCIE_3_0 PIPETX5COMPLIANCE ==> PIPETX5COMPLIANCE PIPETX5COMPLIANCE)
			(conn PCIE_3_0 PIPETX5DATAVALID ==> PIPETX5DATAVALID PIPETX5DATAVALID)
			(conn PCIE_3_0 PIPETX5DATA0 ==> PIPETX5DATA0 PIPETX5DATA0)
			(conn PCIE_3_0 PIPETX5DATA1 ==> PIPETX5DATA1 PIPETX5DATA1)
			(conn PCIE_3_0 PIPETX5DATA2 ==> PIPETX5DATA2 PIPETX5DATA2)
			(conn PCIE_3_0 PIPETX5DATA3 ==> PIPETX5DATA3 PIPETX5DATA3)
			(conn PCIE_3_0 PIPETX5DATA4 ==> PIPETX5DATA4 PIPETX5DATA4)
			(conn PCIE_3_0 PIPETX5DATA5 ==> PIPETX5DATA5 PIPETX5DATA5)
			(conn PCIE_3_0 PIPETX5DATA6 ==> PIPETX5DATA6 PIPETX5DATA6)
			(conn PCIE_3_0 PIPETX5DATA7 ==> PIPETX5DATA7 PIPETX5DATA7)
			(conn PCIE_3_0 PIPETX5DATA8 ==> PIPETX5DATA8 PIPETX5DATA8)
			(conn PCIE_3_0 PIPETX5DATA9 ==> PIPETX5DATA9 PIPETX5DATA9)
			(conn PCIE_3_0 PIPETX5DATA10 ==> PIPETX5DATA10 PIPETX5DATA10)
			(conn PCIE_3_0 PIPETX5DATA11 ==> PIPETX5DATA11 PIPETX5DATA11)
			(conn PCIE_3_0 PIPETX5DATA12 ==> PIPETX5DATA12 PIPETX5DATA12)
			(conn PCIE_3_0 PIPETX5DATA13 ==> PIPETX5DATA13 PIPETX5DATA13)
			(conn PCIE_3_0 PIPETX5DATA14 ==> PIPETX5DATA14 PIPETX5DATA14)
			(conn PCIE_3_0 PIPETX5DATA15 ==> PIPETX5DATA15 PIPETX5DATA15)
			(conn PCIE_3_0 PIPETX5DATA16 ==> PIPETX5DATA16 PIPETX5DATA16)
			(conn PCIE_3_0 PIPETX5DATA17 ==> PIPETX5DATA17 PIPETX5DATA17)
			(conn PCIE_3_0 PIPETX5DATA18 ==> PIPETX5DATA18 PIPETX5DATA18)
			(conn PCIE_3_0 PIPETX5DATA19 ==> PIPETX5DATA19 PIPETX5DATA19)
			(conn PCIE_3_0 PIPETX5DATA20 ==> PIPETX5DATA20 PIPETX5DATA20)
			(conn PCIE_3_0 PIPETX5DATA21 ==> PIPETX5DATA21 PIPETX5DATA21)
			(conn PCIE_3_0 PIPETX5DATA22 ==> PIPETX5DATA22 PIPETX5DATA22)
			(conn PCIE_3_0 PIPETX5DATA23 ==> PIPETX5DATA23 PIPETX5DATA23)
			(conn PCIE_3_0 PIPETX5DATA24 ==> PIPETX5DATA24 PIPETX5DATA24)
			(conn PCIE_3_0 PIPETX5DATA25 ==> PIPETX5DATA25 PIPETX5DATA25)
			(conn PCIE_3_0 PIPETX5DATA26 ==> PIPETX5DATA26 PIPETX5DATA26)
			(conn PCIE_3_0 PIPETX5DATA27 ==> PIPETX5DATA27 PIPETX5DATA27)
			(conn PCIE_3_0 PIPETX5DATA28 ==> PIPETX5DATA28 PIPETX5DATA28)
			(conn PCIE_3_0 PIPETX5DATA29 ==> PIPETX5DATA29 PIPETX5DATA29)
			(conn PCIE_3_0 PIPETX5DATA30 ==> PIPETX5DATA30 PIPETX5DATA30)
			(conn PCIE_3_0 PIPETX5DATA31 ==> PIPETX5DATA31 PIPETX5DATA31)
			(conn PCIE_3_0 PIPETX5ELECIDLE ==> PIPETX5ELECIDLE PIPETX5ELECIDLE)
			(conn PCIE_3_0 PIPETX5EQCONTROL0 ==> PIPETX5EQCONTROL0 PIPETX5EQCONTROL0)
			(conn PCIE_3_0 PIPETX5EQCONTROL1 ==> PIPETX5EQCONTROL1 PIPETX5EQCONTROL1)
			(conn PCIE_3_0 PIPETX5EQDEEMPH0 ==> PIPETX5EQDEEMPH0 PIPETX5EQDEEMPH0)
			(conn PCIE_3_0 PIPETX5EQDEEMPH1 ==> PIPETX5EQDEEMPH1 PIPETX5EQDEEMPH1)
			(conn PCIE_3_0 PIPETX5EQDEEMPH2 ==> PIPETX5EQDEEMPH2 PIPETX5EQDEEMPH2)
			(conn PCIE_3_0 PIPETX5EQDEEMPH3 ==> PIPETX5EQDEEMPH3 PIPETX5EQDEEMPH3)
			(conn PCIE_3_0 PIPETX5EQDEEMPH4 ==> PIPETX5EQDEEMPH4 PIPETX5EQDEEMPH4)
			(conn PCIE_3_0 PIPETX5EQDEEMPH5 ==> PIPETX5EQDEEMPH5 PIPETX5EQDEEMPH5)
			(conn PCIE_3_0 PIPETX5EQPRESET0 ==> PIPETX5EQPRESET0 PIPETX5EQPRESET0)
			(conn PCIE_3_0 PIPETX5EQPRESET1 ==> PIPETX5EQPRESET1 PIPETX5EQPRESET1)
			(conn PCIE_3_0 PIPETX5EQPRESET2 ==> PIPETX5EQPRESET2 PIPETX5EQPRESET2)
			(conn PCIE_3_0 PIPETX5EQPRESET3 ==> PIPETX5EQPRESET3 PIPETX5EQPRESET3)
			(conn PCIE_3_0 PIPETX5POWERDOWN0 ==> PIPETX5POWERDOWN0 PIPETX5POWERDOWN0)
			(conn PCIE_3_0 PIPETX5POWERDOWN1 ==> PIPETX5POWERDOWN1 PIPETX5POWERDOWN1)
			(conn PCIE_3_0 PIPETX5STARTBLOCK ==> PIPETX5STARTBLOCK PIPETX5STARTBLOCK)
			(conn PCIE_3_0 PIPETX5SYNCHEADER0 ==> PIPETX5SYNCHEADER0 PIPETX5SYNCHEADER0)
			(conn PCIE_3_0 PIPETX5SYNCHEADER1 ==> PIPETX5SYNCHEADER1 PIPETX5SYNCHEADER1)
			(conn PCIE_3_0 PIPETX6CHARISK0 ==> PIPETX6CHARISK0 PIPETX6CHARISK0)
			(conn PCIE_3_0 PIPETX6CHARISK1 ==> PIPETX6CHARISK1 PIPETX6CHARISK1)
			(conn PCIE_3_0 PIPETX6COMPLIANCE ==> PIPETX6COMPLIANCE PIPETX6COMPLIANCE)
			(conn PCIE_3_0 PIPETX6DATAVALID ==> PIPETX6DATAVALID PIPETX6DATAVALID)
			(conn PCIE_3_0 PIPETX6DATA0 ==> PIPETX6DATA0 PIPETX6DATA0)
			(conn PCIE_3_0 PIPETX6DATA1 ==> PIPETX6DATA1 PIPETX6DATA1)
			(conn PCIE_3_0 PIPETX6DATA2 ==> PIPETX6DATA2 PIPETX6DATA2)
			(conn PCIE_3_0 PIPETX6DATA3 ==> PIPETX6DATA3 PIPETX6DATA3)
			(conn PCIE_3_0 PIPETX6DATA4 ==> PIPETX6DATA4 PIPETX6DATA4)
			(conn PCIE_3_0 PIPETX6DATA5 ==> PIPETX6DATA5 PIPETX6DATA5)
			(conn PCIE_3_0 PIPETX6DATA6 ==> PIPETX6DATA6 PIPETX6DATA6)
			(conn PCIE_3_0 PIPETX6DATA7 ==> PIPETX6DATA7 PIPETX6DATA7)
			(conn PCIE_3_0 PIPETX6DATA8 ==> PIPETX6DATA8 PIPETX6DATA8)
			(conn PCIE_3_0 PIPETX6DATA9 ==> PIPETX6DATA9 PIPETX6DATA9)
			(conn PCIE_3_0 PIPETX6DATA10 ==> PIPETX6DATA10 PIPETX6DATA10)
			(conn PCIE_3_0 PIPETX6DATA11 ==> PIPETX6DATA11 PIPETX6DATA11)
			(conn PCIE_3_0 PIPETX6DATA12 ==> PIPETX6DATA12 PIPETX6DATA12)
			(conn PCIE_3_0 PIPETX6DATA13 ==> PIPETX6DATA13 PIPETX6DATA13)
			(conn PCIE_3_0 PIPETX6DATA14 ==> PIPETX6DATA14 PIPETX6DATA14)
			(conn PCIE_3_0 PIPETX6DATA15 ==> PIPETX6DATA15 PIPETX6DATA15)
			(conn PCIE_3_0 PIPETX6DATA16 ==> PIPETX6DATA16 PIPETX6DATA16)
			(conn PCIE_3_0 PIPETX6DATA17 ==> PIPETX6DATA17 PIPETX6DATA17)
			(conn PCIE_3_0 PIPETX6DATA18 ==> PIPETX6DATA18 PIPETX6DATA18)
			(conn PCIE_3_0 PIPETX6DATA19 ==> PIPETX6DATA19 PIPETX6DATA19)
			(conn PCIE_3_0 PIPETX6DATA20 ==> PIPETX6DATA20 PIPETX6DATA20)
			(conn PCIE_3_0 PIPETX6DATA21 ==> PIPETX6DATA21 PIPETX6DATA21)
			(conn PCIE_3_0 PIPETX6DATA22 ==> PIPETX6DATA22 PIPETX6DATA22)
			(conn PCIE_3_0 PIPETX6DATA23 ==> PIPETX6DATA23 PIPETX6DATA23)
			(conn PCIE_3_0 PIPETX6DATA24 ==> PIPETX6DATA24 PIPETX6DATA24)
			(conn PCIE_3_0 PIPETX6DATA25 ==> PIPETX6DATA25 PIPETX6DATA25)
			(conn PCIE_3_0 PIPETX6DATA26 ==> PIPETX6DATA26 PIPETX6DATA26)
			(conn PCIE_3_0 PIPETX6DATA27 ==> PIPETX6DATA27 PIPETX6DATA27)
			(conn PCIE_3_0 PIPETX6DATA28 ==> PIPETX6DATA28 PIPETX6DATA28)
			(conn PCIE_3_0 PIPETX6DATA29 ==> PIPETX6DATA29 PIPETX6DATA29)
			(conn PCIE_3_0 PIPETX6DATA30 ==> PIPETX6DATA30 PIPETX6DATA30)
			(conn PCIE_3_0 PIPETX6DATA31 ==> PIPETX6DATA31 PIPETX6DATA31)
			(conn PCIE_3_0 PIPETX6ELECIDLE ==> PIPETX6ELECIDLE PIPETX6ELECIDLE)
			(conn PCIE_3_0 PIPETX6EQCONTROL0 ==> PIPETX6EQCONTROL0 PIPETX6EQCONTROL0)
			(conn PCIE_3_0 PIPETX6EQCONTROL1 ==> PIPETX6EQCONTROL1 PIPETX6EQCONTROL1)
			(conn PCIE_3_0 PIPETX6EQDEEMPH0 ==> PIPETX6EQDEEMPH0 PIPETX6EQDEEMPH0)
			(conn PCIE_3_0 PIPETX6EQDEEMPH1 ==> PIPETX6EQDEEMPH1 PIPETX6EQDEEMPH1)
			(conn PCIE_3_0 PIPETX6EQDEEMPH2 ==> PIPETX6EQDEEMPH2 PIPETX6EQDEEMPH2)
			(conn PCIE_3_0 PIPETX6EQDEEMPH3 ==> PIPETX6EQDEEMPH3 PIPETX6EQDEEMPH3)
			(conn PCIE_3_0 PIPETX6EQDEEMPH4 ==> PIPETX6EQDEEMPH4 PIPETX6EQDEEMPH4)
			(conn PCIE_3_0 PIPETX6EQDEEMPH5 ==> PIPETX6EQDEEMPH5 PIPETX6EQDEEMPH5)
			(conn PCIE_3_0 PIPETX6EQPRESET0 ==> PIPETX6EQPRESET0 PIPETX6EQPRESET0)
			(conn PCIE_3_0 PIPETX6EQPRESET1 ==> PIPETX6EQPRESET1 PIPETX6EQPRESET1)
			(conn PCIE_3_0 PIPETX6EQPRESET2 ==> PIPETX6EQPRESET2 PIPETX6EQPRESET2)
			(conn PCIE_3_0 PIPETX6EQPRESET3 ==> PIPETX6EQPRESET3 PIPETX6EQPRESET3)
			(conn PCIE_3_0 PIPETX6POWERDOWN0 ==> PIPETX6POWERDOWN0 PIPETX6POWERDOWN0)
			(conn PCIE_3_0 PIPETX6POWERDOWN1 ==> PIPETX6POWERDOWN1 PIPETX6POWERDOWN1)
			(conn PCIE_3_0 PIPETX6STARTBLOCK ==> PIPETX6STARTBLOCK PIPETX6STARTBLOCK)
			(conn PCIE_3_0 PIPETX6SYNCHEADER0 ==> PIPETX6SYNCHEADER0 PIPETX6SYNCHEADER0)
			(conn PCIE_3_0 PIPETX6SYNCHEADER1 ==> PIPETX6SYNCHEADER1 PIPETX6SYNCHEADER1)
			(conn PCIE_3_0 PIPETX7CHARISK0 ==> PIPETX7CHARISK0 PIPETX7CHARISK0)
			(conn PCIE_3_0 PIPETX7CHARISK1 ==> PIPETX7CHARISK1 PIPETX7CHARISK1)
			(conn PCIE_3_0 PIPETX7COMPLIANCE ==> PIPETX7COMPLIANCE PIPETX7COMPLIANCE)
			(conn PCIE_3_0 PIPETX7DATAVALID ==> PIPETX7DATAVALID PIPETX7DATAVALID)
			(conn PCIE_3_0 PIPETX7DATA0 ==> PIPETX7DATA0 PIPETX7DATA0)
			(conn PCIE_3_0 PIPETX7DATA1 ==> PIPETX7DATA1 PIPETX7DATA1)
			(conn PCIE_3_0 PIPETX7DATA2 ==> PIPETX7DATA2 PIPETX7DATA2)
			(conn PCIE_3_0 PIPETX7DATA3 ==> PIPETX7DATA3 PIPETX7DATA3)
			(conn PCIE_3_0 PIPETX7DATA4 ==> PIPETX7DATA4 PIPETX7DATA4)
			(conn PCIE_3_0 PIPETX7DATA5 ==> PIPETX7DATA5 PIPETX7DATA5)
			(conn PCIE_3_0 PIPETX7DATA6 ==> PIPETX7DATA6 PIPETX7DATA6)
			(conn PCIE_3_0 PIPETX7DATA7 ==> PIPETX7DATA7 PIPETX7DATA7)
			(conn PCIE_3_0 PIPETX7DATA8 ==> PIPETX7DATA8 PIPETX7DATA8)
			(conn PCIE_3_0 PIPETX7DATA9 ==> PIPETX7DATA9 PIPETX7DATA9)
			(conn PCIE_3_0 PIPETX7DATA10 ==> PIPETX7DATA10 PIPETX7DATA10)
			(conn PCIE_3_0 PIPETX7DATA11 ==> PIPETX7DATA11 PIPETX7DATA11)
			(conn PCIE_3_0 PIPETX7DATA12 ==> PIPETX7DATA12 PIPETX7DATA12)
			(conn PCIE_3_0 PIPETX7DATA13 ==> PIPETX7DATA13 PIPETX7DATA13)
			(conn PCIE_3_0 PIPETX7DATA14 ==> PIPETX7DATA14 PIPETX7DATA14)
			(conn PCIE_3_0 PIPETX7DATA15 ==> PIPETX7DATA15 PIPETX7DATA15)
			(conn PCIE_3_0 PIPETX7DATA16 ==> PIPETX7DATA16 PIPETX7DATA16)
			(conn PCIE_3_0 PIPETX7DATA17 ==> PIPETX7DATA17 PIPETX7DATA17)
			(conn PCIE_3_0 PIPETX7DATA18 ==> PIPETX7DATA18 PIPETX7DATA18)
			(conn PCIE_3_0 PIPETX7DATA19 ==> PIPETX7DATA19 PIPETX7DATA19)
			(conn PCIE_3_0 PIPETX7DATA20 ==> PIPETX7DATA20 PIPETX7DATA20)
			(conn PCIE_3_0 PIPETX7DATA21 ==> PIPETX7DATA21 PIPETX7DATA21)
			(conn PCIE_3_0 PIPETX7DATA22 ==> PIPETX7DATA22 PIPETX7DATA22)
			(conn PCIE_3_0 PIPETX7DATA23 ==> PIPETX7DATA23 PIPETX7DATA23)
			(conn PCIE_3_0 PIPETX7DATA24 ==> PIPETX7DATA24 PIPETX7DATA24)
			(conn PCIE_3_0 PIPETX7DATA25 ==> PIPETX7DATA25 PIPETX7DATA25)
			(conn PCIE_3_0 PIPETX7DATA26 ==> PIPETX7DATA26 PIPETX7DATA26)
			(conn PCIE_3_0 PIPETX7DATA27 ==> PIPETX7DATA27 PIPETX7DATA27)
			(conn PCIE_3_0 PIPETX7DATA28 ==> PIPETX7DATA28 PIPETX7DATA28)
			(conn PCIE_3_0 PIPETX7DATA29 ==> PIPETX7DATA29 PIPETX7DATA29)
			(conn PCIE_3_0 PIPETX7DATA30 ==> PIPETX7DATA30 PIPETX7DATA30)
			(conn PCIE_3_0 PIPETX7DATA31 ==> PIPETX7DATA31 PIPETX7DATA31)
			(conn PCIE_3_0 PIPETX7ELECIDLE ==> PIPETX7ELECIDLE PIPETX7ELECIDLE)
			(conn PCIE_3_0 PIPETX7EQCONTROL0 ==> PIPETX7EQCONTROL0 PIPETX7EQCONTROL0)
			(conn PCIE_3_0 PIPETX7EQCONTROL1 ==> PIPETX7EQCONTROL1 PIPETX7EQCONTROL1)
			(conn PCIE_3_0 PIPETX7EQDEEMPH0 ==> PIPETX7EQDEEMPH0 PIPETX7EQDEEMPH0)
			(conn PCIE_3_0 PIPETX7EQDEEMPH1 ==> PIPETX7EQDEEMPH1 PIPETX7EQDEEMPH1)
			(conn PCIE_3_0 PIPETX7EQDEEMPH2 ==> PIPETX7EQDEEMPH2 PIPETX7EQDEEMPH2)
			(conn PCIE_3_0 PIPETX7EQDEEMPH3 ==> PIPETX7EQDEEMPH3 PIPETX7EQDEEMPH3)
			(conn PCIE_3_0 PIPETX7EQDEEMPH4 ==> PIPETX7EQDEEMPH4 PIPETX7EQDEEMPH4)
			(conn PCIE_3_0 PIPETX7EQDEEMPH5 ==> PIPETX7EQDEEMPH5 PIPETX7EQDEEMPH5)
			(conn PCIE_3_0 PIPETX7EQPRESET0 ==> PIPETX7EQPRESET0 PIPETX7EQPRESET0)
			(conn PCIE_3_0 PIPETX7EQPRESET1 ==> PIPETX7EQPRESET1 PIPETX7EQPRESET1)
			(conn PCIE_3_0 PIPETX7EQPRESET2 ==> PIPETX7EQPRESET2 PIPETX7EQPRESET2)
			(conn PCIE_3_0 PIPETX7EQPRESET3 ==> PIPETX7EQPRESET3 PIPETX7EQPRESET3)
			(conn PCIE_3_0 PIPETX7POWERDOWN0 ==> PIPETX7POWERDOWN0 PIPETX7POWERDOWN0)
			(conn PCIE_3_0 PIPETX7POWERDOWN1 ==> PIPETX7POWERDOWN1 PIPETX7POWERDOWN1)
			(conn PCIE_3_0 PIPETX7STARTBLOCK ==> PIPETX7STARTBLOCK PIPETX7STARTBLOCK)
			(conn PCIE_3_0 PIPETX7SYNCHEADER0 ==> PIPETX7SYNCHEADER0 PIPETX7SYNCHEADER0)
			(conn PCIE_3_0 PIPETX7SYNCHEADER1 ==> PIPETX7SYNCHEADER1 PIPETX7SYNCHEADER1)
			(conn PCIE_3_0 PLEQINPROGRESS ==> PLEQINPROGRESS PLEQINPROGRESS)
			(conn PCIE_3_0 PLEQPHASE0 ==> PLEQPHASE0 PLEQPHASE0)
			(conn PCIE_3_0 PLEQPHASE1 ==> PLEQPHASE1 PLEQPHASE1)
			(conn PCIE_3_0 PLGEN3PCSRXSLIDE0 ==> PLGEN3PCSRXSLIDE0 PLGEN3PCSRXSLIDE0)
			(conn PCIE_3_0 PLGEN3PCSRXSLIDE1 ==> PLGEN3PCSRXSLIDE1 PLGEN3PCSRXSLIDE1)
			(conn PCIE_3_0 PLGEN3PCSRXSLIDE2 ==> PLGEN3PCSRXSLIDE2 PLGEN3PCSRXSLIDE2)
			(conn PCIE_3_0 PLGEN3PCSRXSLIDE3 ==> PLGEN3PCSRXSLIDE3 PLGEN3PCSRXSLIDE3)
			(conn PCIE_3_0 PLGEN3PCSRXSLIDE4 ==> PLGEN3PCSRXSLIDE4 PLGEN3PCSRXSLIDE4)
			(conn PCIE_3_0 PLGEN3PCSRXSLIDE5 ==> PLGEN3PCSRXSLIDE5 PLGEN3PCSRXSLIDE5)
			(conn PCIE_3_0 PLGEN3PCSRXSLIDE6 ==> PLGEN3PCSRXSLIDE6 PLGEN3PCSRXSLIDE6)
			(conn PCIE_3_0 PLGEN3PCSRXSLIDE7 ==> PLGEN3PCSRXSLIDE7 PLGEN3PCSRXSLIDE7)
			(conn PCIE_3_0 SAXISCCTREADY0 ==> SAXISCCTREADY0 SAXISCCTREADY0)
			(conn PCIE_3_0 SAXISCCTREADY1 ==> SAXISCCTREADY1 SAXISCCTREADY1)
			(conn PCIE_3_0 SAXISCCTREADY2 ==> SAXISCCTREADY2 SAXISCCTREADY2)
			(conn PCIE_3_0 SAXISCCTREADY3 ==> SAXISCCTREADY3 SAXISCCTREADY3)
			(conn PCIE_3_0 SAXISRQTREADY0 ==> SAXISRQTREADY0 SAXISRQTREADY0)
			(conn PCIE_3_0 SAXISRQTREADY1 ==> SAXISRQTREADY1 SAXISRQTREADY1)
			(conn PCIE_3_0 SAXISRQTREADY2 ==> SAXISRQTREADY2 SAXISRQTREADY2)
			(conn PCIE_3_0 SAXISRQTREADY3 ==> SAXISRQTREADY3 SAXISRQTREADY3)
			(conn PCIE_3_0 SCANOUT0 ==> SCANOUT0 SCANOUT0)
			(conn PCIE_3_0 SCANOUT1 ==> SCANOUT1 SCANOUT1)
			(conn PCIE_3_0 SCANOUT2 ==> SCANOUT2 SCANOUT2)
			(conn PCIE_3_0 SCANOUT3 ==> SCANOUT3 SCANOUT3)
			(conn PCIE_3_0 SCANOUT4 ==> SCANOUT4 SCANOUT4)
			(conn PCIE_3_0 SCANOUT5 ==> SCANOUT5 SCANOUT5)
			(conn PCIE_3_0 SCANOUT6 ==> SCANOUT6 SCANOUT6)
			(conn PCIE_3_0 SCANOUT7 ==> SCANOUT7 SCANOUT7)
			(conn PCIE_3_0 SCANOUT8 ==> SCANOUT8 SCANOUT8)
			(conn PCIE_3_0 SCANOUT9 ==> SCANOUT9 SCANOUT9)
			(conn PCIE_3_0 SCANOUT10 ==> SCANOUT10 SCANOUT10)
			(conn PCIE_3_0 SCANOUT11 ==> SCANOUT11 SCANOUT11)
			(conn PCIE_3_0 SCANOUT12 ==> SCANOUT12 SCANOUT12)
			(conn PCIE_3_0 SCANOUT13 ==> SCANOUT13 SCANOUT13)
			(conn PCIE_3_0 SCANOUT14 ==> SCANOUT14 SCANOUT14)
			(conn PCIE_3_0 SCANOUT15 ==> SCANOUT15 SCANOUT15)
			(conn PCIE_3_0 SCANOUT16 ==> SCANOUT16 SCANOUT16)
			(conn PCIE_3_0 SCANOUT17 ==> SCANOUT17 SCANOUT17)
			(conn PCIE_3_0 SCANOUT18 ==> SCANOUT18 SCANOUT18)
			(conn PCIE_3_0 SCANOUT19 ==> SCANOUT19 SCANOUT19)
			(conn PCIE_3_0 SCANOUT20 ==> SCANOUT20 SCANOUT20)
			(conn PCIE_3_0 SCANOUT21 ==> SCANOUT21 SCANOUT21)
			(conn PCIE_3_0 SCANOUT22 ==> SCANOUT22 SCANOUT22)
			(conn PCIE_3_0 SCANOUT23 ==> SCANOUT23 SCANOUT23)
			(conn PCIE_3_0 SCANOUT24 ==> SCANOUT24 SCANOUT24)
			(conn PCIE_3_0 XILUNCONNOUT0 ==> XILUNCONNOUT0 XILUNCONNOUT0)
			(conn PCIE_3_0 XILUNCONNOUT1 ==> XILUNCONNOUT1 XILUNCONNOUT1)
			(conn PCIE_3_0 XILUNCONNOUT2 ==> XILUNCONNOUT2 XILUNCONNOUT2)
			(conn PCIE_3_0 XILUNCONNOUT3 ==> XILUNCONNOUT3 XILUNCONNOUT3)
			(conn PCIE_3_0 XILUNCONNOUT4 ==> XILUNCONNOUT4 XILUNCONNOUT4)
			(conn PCIE_3_0 XILUNCONNOUT5 ==> XILUNCONNOUT5 XILUNCONNOUT5)
			(conn PCIE_3_0 XILUNCONNOUT6 ==> XILUNCONNOUT6 XILUNCONNOUT6)
			(conn PCIE_3_0 XILUNCONNOUT7 ==> XILUNCONNOUT7 XILUNCONNOUT7)
			(conn PCIE_3_0 XILUNCONNOUT8 ==> XILUNCONNOUT8 XILUNCONNOUT8)
			(conn PCIE_3_0 XILUNCONNOUT9 ==> XILUNCONNOUT9 XILUNCONNOUT9)
			(conn PCIE_3_0 XILUNCONNOUT10 ==> XILUNCONNOUT10 XILUNCONNOUT10)
			(conn PCIE_3_0 XILUNCONNOUT11 ==> XILUNCONNOUT11 XILUNCONNOUT11)
			(conn PCIE_3_0 XILUNCONNOUT12 ==> XILUNCONNOUT12 XILUNCONNOUT12)
			(conn PCIE_3_0 XILUNCONNOUT13 ==> XILUNCONNOUT13 XILUNCONNOUT13)
			(conn PCIE_3_0 XILUNCONNOUT14 ==> XILUNCONNOUT14 XILUNCONNOUT14)
			(conn PCIE_3_0 XILUNCONNOUT15 ==> XILUNCONNOUT15 XILUNCONNOUT15)
			(conn PCIE_3_0 XILUNCONNOUT16 ==> XILUNCONNOUT16 XILUNCONNOUT16)
			(conn PCIE_3_0 XILUNCONNOUT17 ==> XILUNCONNOUT17 XILUNCONNOUT17)
			(conn PCIE_3_0 XILUNCONNOUT18 ==> XILUNCONNOUT18 XILUNCONNOUT18)
			(conn PCIE_3_0 XILUNCONNOUT19 ==> XILUNCONNOUT19 XILUNCONNOUT19)
			(conn PCIE_3_0 XILUNCONNOUT20 ==> XILUNCONNOUT20 XILUNCONNOUT20)
			(conn PCIE_3_0 XILUNCONNOUT21 ==> XILUNCONNOUT21 XILUNCONNOUT21)
			(conn PCIE_3_0 XILUNCONNOUT22 ==> XILUNCONNOUT22 XILUNCONNOUT22)
			(conn PCIE_3_0 XILUNCONNOUT23 ==> XILUNCONNOUT23 XILUNCONNOUT23)
			(conn PCIE_3_0 XILUNCONNOUT24 ==> XILUNCONNOUT24 XILUNCONNOUT24)
			(conn PCIE_3_0 XILUNCONNOUT25 ==> XILUNCONNOUT25 XILUNCONNOUT25)
			(conn PCIE_3_0 XILUNCONNOUT26 ==> XILUNCONNOUT26 XILUNCONNOUT26)
			(conn PCIE_3_0 XILUNCONNOUT27 ==> XILUNCONNOUT27 XILUNCONNOUT27)
			(conn PCIE_3_0 XILUNCONNOUT28 ==> XILUNCONNOUT28 XILUNCONNOUT28)
			(conn PCIE_3_0 XILUNCONNOUT29 ==> XILUNCONNOUT29 XILUNCONNOUT29)
			(conn PCIE_3_0 CFGCONFIGSPACEENABLE <== CFGCONFIGSPACEENABLE CFGCONFIGSPACEENABLE)
			(conn PCIE_3_0 CFGDEVID0 <== CFGDEVID0 CFGDEVID0)
			(conn PCIE_3_0 CFGDEVID1 <== CFGDEVID1 CFGDEVID1)
			(conn PCIE_3_0 CFGDEVID2 <== CFGDEVID2 CFGDEVID2)
			(conn PCIE_3_0 CFGDEVID3 <== CFGDEVID3 CFGDEVID3)
			(conn PCIE_3_0 CFGDEVID4 <== CFGDEVID4 CFGDEVID4)
			(conn PCIE_3_0 CFGDEVID5 <== CFGDEVID5 CFGDEVID5)
			(conn PCIE_3_0 CFGDEVID6 <== CFGDEVID6 CFGDEVID6)
			(conn PCIE_3_0 CFGDEVID7 <== CFGDEVID7 CFGDEVID7)
			(conn PCIE_3_0 CFGDEVID8 <== CFGDEVID8 CFGDEVID8)
			(conn PCIE_3_0 CFGDEVID9 <== CFGDEVID9 CFGDEVID9)
			(conn PCIE_3_0 CFGDEVID10 <== CFGDEVID10 CFGDEVID10)
			(conn PCIE_3_0 CFGDEVID11 <== CFGDEVID11 CFGDEVID11)
			(conn PCIE_3_0 CFGDEVID12 <== CFGDEVID12 CFGDEVID12)
			(conn PCIE_3_0 CFGDEVID13 <== CFGDEVID13 CFGDEVID13)
			(conn PCIE_3_0 CFGDEVID14 <== CFGDEVID14 CFGDEVID14)
			(conn PCIE_3_0 CFGDEVID15 <== CFGDEVID15 CFGDEVID15)
			(conn PCIE_3_0 CFGDSBUSNUMBER0 <== CFGDSBUSNUMBER0 CFGDSBUSNUMBER0)
			(conn PCIE_3_0 CFGDSBUSNUMBER1 <== CFGDSBUSNUMBER1 CFGDSBUSNUMBER1)
			(conn PCIE_3_0 CFGDSBUSNUMBER2 <== CFGDSBUSNUMBER2 CFGDSBUSNUMBER2)
			(conn PCIE_3_0 CFGDSBUSNUMBER3 <== CFGDSBUSNUMBER3 CFGDSBUSNUMBER3)
			(conn PCIE_3_0 CFGDSBUSNUMBER4 <== CFGDSBUSNUMBER4 CFGDSBUSNUMBER4)
			(conn PCIE_3_0 CFGDSBUSNUMBER5 <== CFGDSBUSNUMBER5 CFGDSBUSNUMBER5)
			(conn PCIE_3_0 CFGDSBUSNUMBER6 <== CFGDSBUSNUMBER6 CFGDSBUSNUMBER6)
			(conn PCIE_3_0 CFGDSBUSNUMBER7 <== CFGDSBUSNUMBER7 CFGDSBUSNUMBER7)
			(conn PCIE_3_0 CFGDSDEVICENUMBER0 <== CFGDSDEVICENUMBER0 CFGDSDEVICENUMBER0)
			(conn PCIE_3_0 CFGDSDEVICENUMBER1 <== CFGDSDEVICENUMBER1 CFGDSDEVICENUMBER1)
			(conn PCIE_3_0 CFGDSDEVICENUMBER2 <== CFGDSDEVICENUMBER2 CFGDSDEVICENUMBER2)
			(conn PCIE_3_0 CFGDSDEVICENUMBER3 <== CFGDSDEVICENUMBER3 CFGDSDEVICENUMBER3)
			(conn PCIE_3_0 CFGDSDEVICENUMBER4 <== CFGDSDEVICENUMBER4 CFGDSDEVICENUMBER4)
			(conn PCIE_3_0 CFGDSFUNCTIONNUMBER0 <== CFGDSFUNCTIONNUMBER0 CFGDSFUNCTIONNUMBER0)
			(conn PCIE_3_0 CFGDSFUNCTIONNUMBER1 <== CFGDSFUNCTIONNUMBER1 CFGDSFUNCTIONNUMBER1)
			(conn PCIE_3_0 CFGDSFUNCTIONNUMBER2 <== CFGDSFUNCTIONNUMBER2 CFGDSFUNCTIONNUMBER2)
			(conn PCIE_3_0 CFGDSN0 <== CFGDSN0 CFGDSN0)
			(conn PCIE_3_0 CFGDSN1 <== CFGDSN1 CFGDSN1)
			(conn PCIE_3_0 CFGDSN2 <== CFGDSN2 CFGDSN2)
			(conn PCIE_3_0 CFGDSN3 <== CFGDSN3 CFGDSN3)
			(conn PCIE_3_0 CFGDSN4 <== CFGDSN4 CFGDSN4)
			(conn PCIE_3_0 CFGDSN5 <== CFGDSN5 CFGDSN5)
			(conn PCIE_3_0 CFGDSN6 <== CFGDSN6 CFGDSN6)
			(conn PCIE_3_0 CFGDSN7 <== CFGDSN7 CFGDSN7)
			(conn PCIE_3_0 CFGDSN8 <== CFGDSN8 CFGDSN8)
			(conn PCIE_3_0 CFGDSN9 <== CFGDSN9 CFGDSN9)
			(conn PCIE_3_0 CFGDSN10 <== CFGDSN10 CFGDSN10)
			(conn PCIE_3_0 CFGDSN11 <== CFGDSN11 CFGDSN11)
			(conn PCIE_3_0 CFGDSN12 <== CFGDSN12 CFGDSN12)
			(conn PCIE_3_0 CFGDSN13 <== CFGDSN13 CFGDSN13)
			(conn PCIE_3_0 CFGDSN14 <== CFGDSN14 CFGDSN14)
			(conn PCIE_3_0 CFGDSN15 <== CFGDSN15 CFGDSN15)
			(conn PCIE_3_0 CFGDSN16 <== CFGDSN16 CFGDSN16)
			(conn PCIE_3_0 CFGDSN17 <== CFGDSN17 CFGDSN17)
			(conn PCIE_3_0 CFGDSN18 <== CFGDSN18 CFGDSN18)
			(conn PCIE_3_0 CFGDSN19 <== CFGDSN19 CFGDSN19)
			(conn PCIE_3_0 CFGDSN20 <== CFGDSN20 CFGDSN20)
			(conn PCIE_3_0 CFGDSN21 <== CFGDSN21 CFGDSN21)
			(conn PCIE_3_0 CFGDSN22 <== CFGDSN22 CFGDSN22)
			(conn PCIE_3_0 CFGDSN23 <== CFGDSN23 CFGDSN23)
			(conn PCIE_3_0 CFGDSN24 <== CFGDSN24 CFGDSN24)
			(conn PCIE_3_0 CFGDSN25 <== CFGDSN25 CFGDSN25)
			(conn PCIE_3_0 CFGDSN26 <== CFGDSN26 CFGDSN26)
			(conn PCIE_3_0 CFGDSN27 <== CFGDSN27 CFGDSN27)
			(conn PCIE_3_0 CFGDSN28 <== CFGDSN28 CFGDSN28)
			(conn PCIE_3_0 CFGDSN29 <== CFGDSN29 CFGDSN29)
			(conn PCIE_3_0 CFGDSN30 <== CFGDSN30 CFGDSN30)
			(conn PCIE_3_0 CFGDSN31 <== CFGDSN31 CFGDSN31)
			(conn PCIE_3_0 CFGDSN32 <== CFGDSN32 CFGDSN32)
			(conn PCIE_3_0 CFGDSN33 <== CFGDSN33 CFGDSN33)
			(conn PCIE_3_0 CFGDSN34 <== CFGDSN34 CFGDSN34)
			(conn PCIE_3_0 CFGDSN35 <== CFGDSN35 CFGDSN35)
			(conn PCIE_3_0 CFGDSN36 <== CFGDSN36 CFGDSN36)
			(conn PCIE_3_0 CFGDSN37 <== CFGDSN37 CFGDSN37)
			(conn PCIE_3_0 CFGDSN38 <== CFGDSN38 CFGDSN38)
			(conn PCIE_3_0 CFGDSN39 <== CFGDSN39 CFGDSN39)
			(conn PCIE_3_0 CFGDSN40 <== CFGDSN40 CFGDSN40)
			(conn PCIE_3_0 CFGDSN41 <== CFGDSN41 CFGDSN41)
			(conn PCIE_3_0 CFGDSN42 <== CFGDSN42 CFGDSN42)
			(conn PCIE_3_0 CFGDSN43 <== CFGDSN43 CFGDSN43)
			(conn PCIE_3_0 CFGDSN44 <== CFGDSN44 CFGDSN44)
			(conn PCIE_3_0 CFGDSN45 <== CFGDSN45 CFGDSN45)
			(conn PCIE_3_0 CFGDSN46 <== CFGDSN46 CFGDSN46)
			(conn PCIE_3_0 CFGDSN47 <== CFGDSN47 CFGDSN47)
			(conn PCIE_3_0 CFGDSN48 <== CFGDSN48 CFGDSN48)
			(conn PCIE_3_0 CFGDSN49 <== CFGDSN49 CFGDSN49)
			(conn PCIE_3_0 CFGDSN50 <== CFGDSN50 CFGDSN50)
			(conn PCIE_3_0 CFGDSN51 <== CFGDSN51 CFGDSN51)
			(conn PCIE_3_0 CFGDSN52 <== CFGDSN52 CFGDSN52)
			(conn PCIE_3_0 CFGDSN53 <== CFGDSN53 CFGDSN53)
			(conn PCIE_3_0 CFGDSN54 <== CFGDSN54 CFGDSN54)
			(conn PCIE_3_0 CFGDSN55 <== CFGDSN55 CFGDSN55)
			(conn PCIE_3_0 CFGDSN56 <== CFGDSN56 CFGDSN56)
			(conn PCIE_3_0 CFGDSN57 <== CFGDSN57 CFGDSN57)
			(conn PCIE_3_0 CFGDSN58 <== CFGDSN58 CFGDSN58)
			(conn PCIE_3_0 CFGDSN59 <== CFGDSN59 CFGDSN59)
			(conn PCIE_3_0 CFGDSN60 <== CFGDSN60 CFGDSN60)
			(conn PCIE_3_0 CFGDSN61 <== CFGDSN61 CFGDSN61)
			(conn PCIE_3_0 CFGDSN62 <== CFGDSN62 CFGDSN62)
			(conn PCIE_3_0 CFGDSN63 <== CFGDSN63 CFGDSN63)
			(conn PCIE_3_0 CFGDSPORTNUMBER0 <== CFGDSPORTNUMBER0 CFGDSPORTNUMBER0)
			(conn PCIE_3_0 CFGDSPORTNUMBER1 <== CFGDSPORTNUMBER1 CFGDSPORTNUMBER1)
			(conn PCIE_3_0 CFGDSPORTNUMBER2 <== CFGDSPORTNUMBER2 CFGDSPORTNUMBER2)
			(conn PCIE_3_0 CFGDSPORTNUMBER3 <== CFGDSPORTNUMBER3 CFGDSPORTNUMBER3)
			(conn PCIE_3_0 CFGDSPORTNUMBER4 <== CFGDSPORTNUMBER4 CFGDSPORTNUMBER4)
			(conn PCIE_3_0 CFGDSPORTNUMBER5 <== CFGDSPORTNUMBER5 CFGDSPORTNUMBER5)
			(conn PCIE_3_0 CFGDSPORTNUMBER6 <== CFGDSPORTNUMBER6 CFGDSPORTNUMBER6)
			(conn PCIE_3_0 CFGDSPORTNUMBER7 <== CFGDSPORTNUMBER7 CFGDSPORTNUMBER7)
			(conn PCIE_3_0 CFGERRCORIN <== CFGERRCORIN CFGERRCORIN)
			(conn PCIE_3_0 CFGERRUNCORIN <== CFGERRUNCORIN CFGERRUNCORIN)
			(conn PCIE_3_0 CFGEXTREADDATAVALID <== CFGEXTREADDATAVALID CFGEXTREADDATAVALID)
			(conn PCIE_3_0 CFGEXTREADDATA0 <== CFGEXTREADDATA0 CFGEXTREADDATA0)
			(conn PCIE_3_0 CFGEXTREADDATA1 <== CFGEXTREADDATA1 CFGEXTREADDATA1)
			(conn PCIE_3_0 CFGEXTREADDATA2 <== CFGEXTREADDATA2 CFGEXTREADDATA2)
			(conn PCIE_3_0 CFGEXTREADDATA3 <== CFGEXTREADDATA3 CFGEXTREADDATA3)
			(conn PCIE_3_0 CFGEXTREADDATA4 <== CFGEXTREADDATA4 CFGEXTREADDATA4)
			(conn PCIE_3_0 CFGEXTREADDATA5 <== CFGEXTREADDATA5 CFGEXTREADDATA5)
			(conn PCIE_3_0 CFGEXTREADDATA6 <== CFGEXTREADDATA6 CFGEXTREADDATA6)
			(conn PCIE_3_0 CFGEXTREADDATA7 <== CFGEXTREADDATA7 CFGEXTREADDATA7)
			(conn PCIE_3_0 CFGEXTREADDATA8 <== CFGEXTREADDATA8 CFGEXTREADDATA8)
			(conn PCIE_3_0 CFGEXTREADDATA9 <== CFGEXTREADDATA9 CFGEXTREADDATA9)
			(conn PCIE_3_0 CFGEXTREADDATA10 <== CFGEXTREADDATA10 CFGEXTREADDATA10)
			(conn PCIE_3_0 CFGEXTREADDATA11 <== CFGEXTREADDATA11 CFGEXTREADDATA11)
			(conn PCIE_3_0 CFGEXTREADDATA12 <== CFGEXTREADDATA12 CFGEXTREADDATA12)
			(conn PCIE_3_0 CFGEXTREADDATA13 <== CFGEXTREADDATA13 CFGEXTREADDATA13)
			(conn PCIE_3_0 CFGEXTREADDATA14 <== CFGEXTREADDATA14 CFGEXTREADDATA14)
			(conn PCIE_3_0 CFGEXTREADDATA15 <== CFGEXTREADDATA15 CFGEXTREADDATA15)
			(conn PCIE_3_0 CFGEXTREADDATA16 <== CFGEXTREADDATA16 CFGEXTREADDATA16)
			(conn PCIE_3_0 CFGEXTREADDATA17 <== CFGEXTREADDATA17 CFGEXTREADDATA17)
			(conn PCIE_3_0 CFGEXTREADDATA18 <== CFGEXTREADDATA18 CFGEXTREADDATA18)
			(conn PCIE_3_0 CFGEXTREADDATA19 <== CFGEXTREADDATA19 CFGEXTREADDATA19)
			(conn PCIE_3_0 CFGEXTREADDATA20 <== CFGEXTREADDATA20 CFGEXTREADDATA20)
			(conn PCIE_3_0 CFGEXTREADDATA21 <== CFGEXTREADDATA21 CFGEXTREADDATA21)
			(conn PCIE_3_0 CFGEXTREADDATA22 <== CFGEXTREADDATA22 CFGEXTREADDATA22)
			(conn PCIE_3_0 CFGEXTREADDATA23 <== CFGEXTREADDATA23 CFGEXTREADDATA23)
			(conn PCIE_3_0 CFGEXTREADDATA24 <== CFGEXTREADDATA24 CFGEXTREADDATA24)
			(conn PCIE_3_0 CFGEXTREADDATA25 <== CFGEXTREADDATA25 CFGEXTREADDATA25)
			(conn PCIE_3_0 CFGEXTREADDATA26 <== CFGEXTREADDATA26 CFGEXTREADDATA26)
			(conn PCIE_3_0 CFGEXTREADDATA27 <== CFGEXTREADDATA27 CFGEXTREADDATA27)
			(conn PCIE_3_0 CFGEXTREADDATA28 <== CFGEXTREADDATA28 CFGEXTREADDATA28)
			(conn PCIE_3_0 CFGEXTREADDATA29 <== CFGEXTREADDATA29 CFGEXTREADDATA29)
			(conn PCIE_3_0 CFGEXTREADDATA30 <== CFGEXTREADDATA30 CFGEXTREADDATA30)
			(conn PCIE_3_0 CFGEXTREADDATA31 <== CFGEXTREADDATA31 CFGEXTREADDATA31)
			(conn PCIE_3_0 CFGFCSEL0 <== CFGFCSEL0 CFGFCSEL0)
			(conn PCIE_3_0 CFGFCSEL1 <== CFGFCSEL1 CFGFCSEL1)
			(conn PCIE_3_0 CFGFCSEL2 <== CFGFCSEL2 CFGFCSEL2)
			(conn PCIE_3_0 CFGFLRDONE0 <== CFGFLRDONE0 CFGFLRDONE0)
			(conn PCIE_3_0 CFGFLRDONE1 <== CFGFLRDONE1 CFGFLRDONE1)
			(conn PCIE_3_0 CFGHOTRESETIN <== CFGHOTRESETIN CFGHOTRESETIN)
			(conn PCIE_3_0 CFGINPUTUPDATEREQUEST <== CFGINPUTUPDATEREQUEST CFGINPUTUPDATEREQUEST)
			(conn PCIE_3_0 CFGINTERRUPTINT0 <== CFGINTERRUPTINT0 CFGINTERRUPTINT0)
			(conn PCIE_3_0 CFGINTERRUPTINT1 <== CFGINTERRUPTINT1 CFGINTERRUPTINT1)
			(conn PCIE_3_0 CFGINTERRUPTINT2 <== CFGINTERRUPTINT2 CFGINTERRUPTINT2)
			(conn PCIE_3_0 CFGINTERRUPTINT3 <== CFGINTERRUPTINT3 CFGINTERRUPTINT3)
			(conn PCIE_3_0 CFGINTERRUPTMSIATTR0 <== CFGINTERRUPTMSIATTR0 CFGINTERRUPTMSIATTR0)
			(conn PCIE_3_0 CFGINTERRUPTMSIATTR1 <== CFGINTERRUPTMSIATTR1 CFGINTERRUPTMSIATTR1)
			(conn PCIE_3_0 CFGINTERRUPTMSIATTR2 <== CFGINTERRUPTMSIATTR2 CFGINTERRUPTMSIATTR2)
			(conn PCIE_3_0 CFGINTERRUPTMSIFUNCTIONNUMBER0 <== CFGINTERRUPTMSIFUNCTIONNUMBER0 CFGINTERRUPTMSIFUNCTIONNUMBER0)
			(conn PCIE_3_0 CFGINTERRUPTMSIFUNCTIONNUMBER1 <== CFGINTERRUPTMSIFUNCTIONNUMBER1 CFGINTERRUPTMSIFUNCTIONNUMBER1)
			(conn PCIE_3_0 CFGINTERRUPTMSIFUNCTIONNUMBER2 <== CFGINTERRUPTMSIFUNCTIONNUMBER2 CFGINTERRUPTMSIFUNCTIONNUMBER2)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT0 <== CFGINTERRUPTMSIINT0 CFGINTERRUPTMSIINT0)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT1 <== CFGINTERRUPTMSIINT1 CFGINTERRUPTMSIINT1)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT2 <== CFGINTERRUPTMSIINT2 CFGINTERRUPTMSIINT2)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT3 <== CFGINTERRUPTMSIINT3 CFGINTERRUPTMSIINT3)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT4 <== CFGINTERRUPTMSIINT4 CFGINTERRUPTMSIINT4)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT5 <== CFGINTERRUPTMSIINT5 CFGINTERRUPTMSIINT5)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT6 <== CFGINTERRUPTMSIINT6 CFGINTERRUPTMSIINT6)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT7 <== CFGINTERRUPTMSIINT7 CFGINTERRUPTMSIINT7)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT8 <== CFGINTERRUPTMSIINT8 CFGINTERRUPTMSIINT8)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT9 <== CFGINTERRUPTMSIINT9 CFGINTERRUPTMSIINT9)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT10 <== CFGINTERRUPTMSIINT10 CFGINTERRUPTMSIINT10)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT11 <== CFGINTERRUPTMSIINT11 CFGINTERRUPTMSIINT11)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT12 <== CFGINTERRUPTMSIINT12 CFGINTERRUPTMSIINT12)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT13 <== CFGINTERRUPTMSIINT13 CFGINTERRUPTMSIINT13)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT14 <== CFGINTERRUPTMSIINT14 CFGINTERRUPTMSIINT14)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT15 <== CFGINTERRUPTMSIINT15 CFGINTERRUPTMSIINT15)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT16 <== CFGINTERRUPTMSIINT16 CFGINTERRUPTMSIINT16)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT17 <== CFGINTERRUPTMSIINT17 CFGINTERRUPTMSIINT17)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT18 <== CFGINTERRUPTMSIINT18 CFGINTERRUPTMSIINT18)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT19 <== CFGINTERRUPTMSIINT19 CFGINTERRUPTMSIINT19)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT20 <== CFGINTERRUPTMSIINT20 CFGINTERRUPTMSIINT20)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT21 <== CFGINTERRUPTMSIINT21 CFGINTERRUPTMSIINT21)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT22 <== CFGINTERRUPTMSIINT22 CFGINTERRUPTMSIINT22)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT23 <== CFGINTERRUPTMSIINT23 CFGINTERRUPTMSIINT23)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT24 <== CFGINTERRUPTMSIINT24 CFGINTERRUPTMSIINT24)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT25 <== CFGINTERRUPTMSIINT25 CFGINTERRUPTMSIINT25)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT26 <== CFGINTERRUPTMSIINT26 CFGINTERRUPTMSIINT26)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT27 <== CFGINTERRUPTMSIINT27 CFGINTERRUPTMSIINT27)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT28 <== CFGINTERRUPTMSIINT28 CFGINTERRUPTMSIINT28)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT29 <== CFGINTERRUPTMSIINT29 CFGINTERRUPTMSIINT29)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT30 <== CFGINTERRUPTMSIINT30 CFGINTERRUPTMSIINT30)
			(conn PCIE_3_0 CFGINTERRUPTMSIINT31 <== CFGINTERRUPTMSIINT31 CFGINTERRUPTMSIINT31)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS0 <== CFGINTERRUPTMSIPENDINGSTATUS0 CFGINTERRUPTMSIPENDINGSTATUS0)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS1 <== CFGINTERRUPTMSIPENDINGSTATUS1 CFGINTERRUPTMSIPENDINGSTATUS1)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS2 <== CFGINTERRUPTMSIPENDINGSTATUS2 CFGINTERRUPTMSIPENDINGSTATUS2)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS3 <== CFGINTERRUPTMSIPENDINGSTATUS3 CFGINTERRUPTMSIPENDINGSTATUS3)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS4 <== CFGINTERRUPTMSIPENDINGSTATUS4 CFGINTERRUPTMSIPENDINGSTATUS4)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS5 <== CFGINTERRUPTMSIPENDINGSTATUS5 CFGINTERRUPTMSIPENDINGSTATUS5)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS6 <== CFGINTERRUPTMSIPENDINGSTATUS6 CFGINTERRUPTMSIPENDINGSTATUS6)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS7 <== CFGINTERRUPTMSIPENDINGSTATUS7 CFGINTERRUPTMSIPENDINGSTATUS7)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS8 <== CFGINTERRUPTMSIPENDINGSTATUS8 CFGINTERRUPTMSIPENDINGSTATUS8)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS9 <== CFGINTERRUPTMSIPENDINGSTATUS9 CFGINTERRUPTMSIPENDINGSTATUS9)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS10 <== CFGINTERRUPTMSIPENDINGSTATUS10 CFGINTERRUPTMSIPENDINGSTATUS10)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS11 <== CFGINTERRUPTMSIPENDINGSTATUS11 CFGINTERRUPTMSIPENDINGSTATUS11)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS12 <== CFGINTERRUPTMSIPENDINGSTATUS12 CFGINTERRUPTMSIPENDINGSTATUS12)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS13 <== CFGINTERRUPTMSIPENDINGSTATUS13 CFGINTERRUPTMSIPENDINGSTATUS13)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS14 <== CFGINTERRUPTMSIPENDINGSTATUS14 CFGINTERRUPTMSIPENDINGSTATUS14)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS15 <== CFGINTERRUPTMSIPENDINGSTATUS15 CFGINTERRUPTMSIPENDINGSTATUS15)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS16 <== CFGINTERRUPTMSIPENDINGSTATUS16 CFGINTERRUPTMSIPENDINGSTATUS16)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS17 <== CFGINTERRUPTMSIPENDINGSTATUS17 CFGINTERRUPTMSIPENDINGSTATUS17)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS18 <== CFGINTERRUPTMSIPENDINGSTATUS18 CFGINTERRUPTMSIPENDINGSTATUS18)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS19 <== CFGINTERRUPTMSIPENDINGSTATUS19 CFGINTERRUPTMSIPENDINGSTATUS19)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS20 <== CFGINTERRUPTMSIPENDINGSTATUS20 CFGINTERRUPTMSIPENDINGSTATUS20)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS21 <== CFGINTERRUPTMSIPENDINGSTATUS21 CFGINTERRUPTMSIPENDINGSTATUS21)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS22 <== CFGINTERRUPTMSIPENDINGSTATUS22 CFGINTERRUPTMSIPENDINGSTATUS22)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS23 <== CFGINTERRUPTMSIPENDINGSTATUS23 CFGINTERRUPTMSIPENDINGSTATUS23)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS24 <== CFGINTERRUPTMSIPENDINGSTATUS24 CFGINTERRUPTMSIPENDINGSTATUS24)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS25 <== CFGINTERRUPTMSIPENDINGSTATUS25 CFGINTERRUPTMSIPENDINGSTATUS25)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS26 <== CFGINTERRUPTMSIPENDINGSTATUS26 CFGINTERRUPTMSIPENDINGSTATUS26)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS27 <== CFGINTERRUPTMSIPENDINGSTATUS27 CFGINTERRUPTMSIPENDINGSTATUS27)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS28 <== CFGINTERRUPTMSIPENDINGSTATUS28 CFGINTERRUPTMSIPENDINGSTATUS28)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS29 <== CFGINTERRUPTMSIPENDINGSTATUS29 CFGINTERRUPTMSIPENDINGSTATUS29)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS30 <== CFGINTERRUPTMSIPENDINGSTATUS30 CFGINTERRUPTMSIPENDINGSTATUS30)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS31 <== CFGINTERRUPTMSIPENDINGSTATUS31 CFGINTERRUPTMSIPENDINGSTATUS31)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS32 <== CFGINTERRUPTMSIPENDINGSTATUS32 CFGINTERRUPTMSIPENDINGSTATUS32)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS33 <== CFGINTERRUPTMSIPENDINGSTATUS33 CFGINTERRUPTMSIPENDINGSTATUS33)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS34 <== CFGINTERRUPTMSIPENDINGSTATUS34 CFGINTERRUPTMSIPENDINGSTATUS34)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS35 <== CFGINTERRUPTMSIPENDINGSTATUS35 CFGINTERRUPTMSIPENDINGSTATUS35)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS36 <== CFGINTERRUPTMSIPENDINGSTATUS36 CFGINTERRUPTMSIPENDINGSTATUS36)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS37 <== CFGINTERRUPTMSIPENDINGSTATUS37 CFGINTERRUPTMSIPENDINGSTATUS37)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS38 <== CFGINTERRUPTMSIPENDINGSTATUS38 CFGINTERRUPTMSIPENDINGSTATUS38)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS39 <== CFGINTERRUPTMSIPENDINGSTATUS39 CFGINTERRUPTMSIPENDINGSTATUS39)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS40 <== CFGINTERRUPTMSIPENDINGSTATUS40 CFGINTERRUPTMSIPENDINGSTATUS40)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS41 <== CFGINTERRUPTMSIPENDINGSTATUS41 CFGINTERRUPTMSIPENDINGSTATUS41)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS42 <== CFGINTERRUPTMSIPENDINGSTATUS42 CFGINTERRUPTMSIPENDINGSTATUS42)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS43 <== CFGINTERRUPTMSIPENDINGSTATUS43 CFGINTERRUPTMSIPENDINGSTATUS43)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS44 <== CFGINTERRUPTMSIPENDINGSTATUS44 CFGINTERRUPTMSIPENDINGSTATUS44)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS45 <== CFGINTERRUPTMSIPENDINGSTATUS45 CFGINTERRUPTMSIPENDINGSTATUS45)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS46 <== CFGINTERRUPTMSIPENDINGSTATUS46 CFGINTERRUPTMSIPENDINGSTATUS46)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS47 <== CFGINTERRUPTMSIPENDINGSTATUS47 CFGINTERRUPTMSIPENDINGSTATUS47)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS48 <== CFGINTERRUPTMSIPENDINGSTATUS48 CFGINTERRUPTMSIPENDINGSTATUS48)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS49 <== CFGINTERRUPTMSIPENDINGSTATUS49 CFGINTERRUPTMSIPENDINGSTATUS49)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS50 <== CFGINTERRUPTMSIPENDINGSTATUS50 CFGINTERRUPTMSIPENDINGSTATUS50)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS51 <== CFGINTERRUPTMSIPENDINGSTATUS51 CFGINTERRUPTMSIPENDINGSTATUS51)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS52 <== CFGINTERRUPTMSIPENDINGSTATUS52 CFGINTERRUPTMSIPENDINGSTATUS52)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS53 <== CFGINTERRUPTMSIPENDINGSTATUS53 CFGINTERRUPTMSIPENDINGSTATUS53)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS54 <== CFGINTERRUPTMSIPENDINGSTATUS54 CFGINTERRUPTMSIPENDINGSTATUS54)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS55 <== CFGINTERRUPTMSIPENDINGSTATUS55 CFGINTERRUPTMSIPENDINGSTATUS55)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS56 <== CFGINTERRUPTMSIPENDINGSTATUS56 CFGINTERRUPTMSIPENDINGSTATUS56)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS57 <== CFGINTERRUPTMSIPENDINGSTATUS57 CFGINTERRUPTMSIPENDINGSTATUS57)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS58 <== CFGINTERRUPTMSIPENDINGSTATUS58 CFGINTERRUPTMSIPENDINGSTATUS58)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS59 <== CFGINTERRUPTMSIPENDINGSTATUS59 CFGINTERRUPTMSIPENDINGSTATUS59)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS60 <== CFGINTERRUPTMSIPENDINGSTATUS60 CFGINTERRUPTMSIPENDINGSTATUS60)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS61 <== CFGINTERRUPTMSIPENDINGSTATUS61 CFGINTERRUPTMSIPENDINGSTATUS61)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS62 <== CFGINTERRUPTMSIPENDINGSTATUS62 CFGINTERRUPTMSIPENDINGSTATUS62)
			(conn PCIE_3_0 CFGINTERRUPTMSIPENDINGSTATUS63 <== CFGINTERRUPTMSIPENDINGSTATUS63 CFGINTERRUPTMSIPENDINGSTATUS63)
			(conn PCIE_3_0 CFGINTERRUPTMSISELECT0 <== CFGINTERRUPTMSISELECT0 CFGINTERRUPTMSISELECT0)
			(conn PCIE_3_0 CFGINTERRUPTMSISELECT1 <== CFGINTERRUPTMSISELECT1 CFGINTERRUPTMSISELECT1)
			(conn PCIE_3_0 CFGINTERRUPTMSISELECT2 <== CFGINTERRUPTMSISELECT2 CFGINTERRUPTMSISELECT2)
			(conn PCIE_3_0 CFGINTERRUPTMSISELECT3 <== CFGINTERRUPTMSISELECT3 CFGINTERRUPTMSISELECT3)
			(conn PCIE_3_0 CFGINTERRUPTMSITPHPRESENT <== CFGINTERRUPTMSITPHPRESENT CFGINTERRUPTMSITPHPRESENT)
			(conn PCIE_3_0 CFGINTERRUPTMSITPHSTTAG0 <== CFGINTERRUPTMSITPHSTTAG0 CFGINTERRUPTMSITPHSTTAG0)
			(conn PCIE_3_0 CFGINTERRUPTMSITPHSTTAG1 <== CFGINTERRUPTMSITPHSTTAG1 CFGINTERRUPTMSITPHSTTAG1)
			(conn PCIE_3_0 CFGINTERRUPTMSITPHSTTAG2 <== CFGINTERRUPTMSITPHSTTAG2 CFGINTERRUPTMSITPHSTTAG2)
			(conn PCIE_3_0 CFGINTERRUPTMSITPHSTTAG3 <== CFGINTERRUPTMSITPHSTTAG3 CFGINTERRUPTMSITPHSTTAG3)
			(conn PCIE_3_0 CFGINTERRUPTMSITPHSTTAG4 <== CFGINTERRUPTMSITPHSTTAG4 CFGINTERRUPTMSITPHSTTAG4)
			(conn PCIE_3_0 CFGINTERRUPTMSITPHSTTAG5 <== CFGINTERRUPTMSITPHSTTAG5 CFGINTERRUPTMSITPHSTTAG5)
			(conn PCIE_3_0 CFGINTERRUPTMSITPHSTTAG6 <== CFGINTERRUPTMSITPHSTTAG6 CFGINTERRUPTMSITPHSTTAG6)
			(conn PCIE_3_0 CFGINTERRUPTMSITPHSTTAG7 <== CFGINTERRUPTMSITPHSTTAG7 CFGINTERRUPTMSITPHSTTAG7)
			(conn PCIE_3_0 CFGINTERRUPTMSITPHSTTAG8 <== CFGINTERRUPTMSITPHSTTAG8 CFGINTERRUPTMSITPHSTTAG8)
			(conn PCIE_3_0 CFGINTERRUPTMSITPHTYPE0 <== CFGINTERRUPTMSITPHTYPE0 CFGINTERRUPTMSITPHTYPE0)
			(conn PCIE_3_0 CFGINTERRUPTMSITPHTYPE1 <== CFGINTERRUPTMSITPHTYPE1 CFGINTERRUPTMSITPHTYPE1)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS0 <== CFGINTERRUPTMSIXADDRESS0 CFGINTERRUPTMSIXADDRESS0)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS1 <== CFGINTERRUPTMSIXADDRESS1 CFGINTERRUPTMSIXADDRESS1)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS2 <== CFGINTERRUPTMSIXADDRESS2 CFGINTERRUPTMSIXADDRESS2)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS3 <== CFGINTERRUPTMSIXADDRESS3 CFGINTERRUPTMSIXADDRESS3)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS4 <== CFGINTERRUPTMSIXADDRESS4 CFGINTERRUPTMSIXADDRESS4)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS5 <== CFGINTERRUPTMSIXADDRESS5 CFGINTERRUPTMSIXADDRESS5)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS6 <== CFGINTERRUPTMSIXADDRESS6 CFGINTERRUPTMSIXADDRESS6)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS7 <== CFGINTERRUPTMSIXADDRESS7 CFGINTERRUPTMSIXADDRESS7)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS8 <== CFGINTERRUPTMSIXADDRESS8 CFGINTERRUPTMSIXADDRESS8)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS9 <== CFGINTERRUPTMSIXADDRESS9 CFGINTERRUPTMSIXADDRESS9)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS10 <== CFGINTERRUPTMSIXADDRESS10 CFGINTERRUPTMSIXADDRESS10)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS11 <== CFGINTERRUPTMSIXADDRESS11 CFGINTERRUPTMSIXADDRESS11)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS12 <== CFGINTERRUPTMSIXADDRESS12 CFGINTERRUPTMSIXADDRESS12)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS13 <== CFGINTERRUPTMSIXADDRESS13 CFGINTERRUPTMSIXADDRESS13)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS14 <== CFGINTERRUPTMSIXADDRESS14 CFGINTERRUPTMSIXADDRESS14)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS15 <== CFGINTERRUPTMSIXADDRESS15 CFGINTERRUPTMSIXADDRESS15)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS16 <== CFGINTERRUPTMSIXADDRESS16 CFGINTERRUPTMSIXADDRESS16)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS17 <== CFGINTERRUPTMSIXADDRESS17 CFGINTERRUPTMSIXADDRESS17)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS18 <== CFGINTERRUPTMSIXADDRESS18 CFGINTERRUPTMSIXADDRESS18)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS19 <== CFGINTERRUPTMSIXADDRESS19 CFGINTERRUPTMSIXADDRESS19)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS20 <== CFGINTERRUPTMSIXADDRESS20 CFGINTERRUPTMSIXADDRESS20)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS21 <== CFGINTERRUPTMSIXADDRESS21 CFGINTERRUPTMSIXADDRESS21)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS22 <== CFGINTERRUPTMSIXADDRESS22 CFGINTERRUPTMSIXADDRESS22)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS23 <== CFGINTERRUPTMSIXADDRESS23 CFGINTERRUPTMSIXADDRESS23)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS24 <== CFGINTERRUPTMSIXADDRESS24 CFGINTERRUPTMSIXADDRESS24)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS25 <== CFGINTERRUPTMSIXADDRESS25 CFGINTERRUPTMSIXADDRESS25)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS26 <== CFGINTERRUPTMSIXADDRESS26 CFGINTERRUPTMSIXADDRESS26)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS27 <== CFGINTERRUPTMSIXADDRESS27 CFGINTERRUPTMSIXADDRESS27)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS28 <== CFGINTERRUPTMSIXADDRESS28 CFGINTERRUPTMSIXADDRESS28)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS29 <== CFGINTERRUPTMSIXADDRESS29 CFGINTERRUPTMSIXADDRESS29)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS30 <== CFGINTERRUPTMSIXADDRESS30 CFGINTERRUPTMSIXADDRESS30)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS31 <== CFGINTERRUPTMSIXADDRESS31 CFGINTERRUPTMSIXADDRESS31)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS32 <== CFGINTERRUPTMSIXADDRESS32 CFGINTERRUPTMSIXADDRESS32)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS33 <== CFGINTERRUPTMSIXADDRESS33 CFGINTERRUPTMSIXADDRESS33)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS34 <== CFGINTERRUPTMSIXADDRESS34 CFGINTERRUPTMSIXADDRESS34)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS35 <== CFGINTERRUPTMSIXADDRESS35 CFGINTERRUPTMSIXADDRESS35)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS36 <== CFGINTERRUPTMSIXADDRESS36 CFGINTERRUPTMSIXADDRESS36)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS37 <== CFGINTERRUPTMSIXADDRESS37 CFGINTERRUPTMSIXADDRESS37)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS38 <== CFGINTERRUPTMSIXADDRESS38 CFGINTERRUPTMSIXADDRESS38)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS39 <== CFGINTERRUPTMSIXADDRESS39 CFGINTERRUPTMSIXADDRESS39)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS40 <== CFGINTERRUPTMSIXADDRESS40 CFGINTERRUPTMSIXADDRESS40)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS41 <== CFGINTERRUPTMSIXADDRESS41 CFGINTERRUPTMSIXADDRESS41)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS42 <== CFGINTERRUPTMSIXADDRESS42 CFGINTERRUPTMSIXADDRESS42)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS43 <== CFGINTERRUPTMSIXADDRESS43 CFGINTERRUPTMSIXADDRESS43)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS44 <== CFGINTERRUPTMSIXADDRESS44 CFGINTERRUPTMSIXADDRESS44)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS45 <== CFGINTERRUPTMSIXADDRESS45 CFGINTERRUPTMSIXADDRESS45)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS46 <== CFGINTERRUPTMSIXADDRESS46 CFGINTERRUPTMSIXADDRESS46)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS47 <== CFGINTERRUPTMSIXADDRESS47 CFGINTERRUPTMSIXADDRESS47)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS48 <== CFGINTERRUPTMSIXADDRESS48 CFGINTERRUPTMSIXADDRESS48)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS49 <== CFGINTERRUPTMSIXADDRESS49 CFGINTERRUPTMSIXADDRESS49)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS50 <== CFGINTERRUPTMSIXADDRESS50 CFGINTERRUPTMSIXADDRESS50)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS51 <== CFGINTERRUPTMSIXADDRESS51 CFGINTERRUPTMSIXADDRESS51)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS52 <== CFGINTERRUPTMSIXADDRESS52 CFGINTERRUPTMSIXADDRESS52)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS53 <== CFGINTERRUPTMSIXADDRESS53 CFGINTERRUPTMSIXADDRESS53)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS54 <== CFGINTERRUPTMSIXADDRESS54 CFGINTERRUPTMSIXADDRESS54)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS55 <== CFGINTERRUPTMSIXADDRESS55 CFGINTERRUPTMSIXADDRESS55)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS56 <== CFGINTERRUPTMSIXADDRESS56 CFGINTERRUPTMSIXADDRESS56)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS57 <== CFGINTERRUPTMSIXADDRESS57 CFGINTERRUPTMSIXADDRESS57)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS58 <== CFGINTERRUPTMSIXADDRESS58 CFGINTERRUPTMSIXADDRESS58)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS59 <== CFGINTERRUPTMSIXADDRESS59 CFGINTERRUPTMSIXADDRESS59)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS60 <== CFGINTERRUPTMSIXADDRESS60 CFGINTERRUPTMSIXADDRESS60)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS61 <== CFGINTERRUPTMSIXADDRESS61 CFGINTERRUPTMSIXADDRESS61)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS62 <== CFGINTERRUPTMSIXADDRESS62 CFGINTERRUPTMSIXADDRESS62)
			(conn PCIE_3_0 CFGINTERRUPTMSIXADDRESS63 <== CFGINTERRUPTMSIXADDRESS63 CFGINTERRUPTMSIXADDRESS63)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA0 <== CFGINTERRUPTMSIXDATA0 CFGINTERRUPTMSIXDATA0)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA1 <== CFGINTERRUPTMSIXDATA1 CFGINTERRUPTMSIXDATA1)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA2 <== CFGINTERRUPTMSIXDATA2 CFGINTERRUPTMSIXDATA2)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA3 <== CFGINTERRUPTMSIXDATA3 CFGINTERRUPTMSIXDATA3)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA4 <== CFGINTERRUPTMSIXDATA4 CFGINTERRUPTMSIXDATA4)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA5 <== CFGINTERRUPTMSIXDATA5 CFGINTERRUPTMSIXDATA5)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA6 <== CFGINTERRUPTMSIXDATA6 CFGINTERRUPTMSIXDATA6)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA7 <== CFGINTERRUPTMSIXDATA7 CFGINTERRUPTMSIXDATA7)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA8 <== CFGINTERRUPTMSIXDATA8 CFGINTERRUPTMSIXDATA8)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA9 <== CFGINTERRUPTMSIXDATA9 CFGINTERRUPTMSIXDATA9)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA10 <== CFGINTERRUPTMSIXDATA10 CFGINTERRUPTMSIXDATA10)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA11 <== CFGINTERRUPTMSIXDATA11 CFGINTERRUPTMSIXDATA11)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA12 <== CFGINTERRUPTMSIXDATA12 CFGINTERRUPTMSIXDATA12)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA13 <== CFGINTERRUPTMSIXDATA13 CFGINTERRUPTMSIXDATA13)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA14 <== CFGINTERRUPTMSIXDATA14 CFGINTERRUPTMSIXDATA14)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA15 <== CFGINTERRUPTMSIXDATA15 CFGINTERRUPTMSIXDATA15)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA16 <== CFGINTERRUPTMSIXDATA16 CFGINTERRUPTMSIXDATA16)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA17 <== CFGINTERRUPTMSIXDATA17 CFGINTERRUPTMSIXDATA17)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA18 <== CFGINTERRUPTMSIXDATA18 CFGINTERRUPTMSIXDATA18)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA19 <== CFGINTERRUPTMSIXDATA19 CFGINTERRUPTMSIXDATA19)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA20 <== CFGINTERRUPTMSIXDATA20 CFGINTERRUPTMSIXDATA20)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA21 <== CFGINTERRUPTMSIXDATA21 CFGINTERRUPTMSIXDATA21)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA22 <== CFGINTERRUPTMSIXDATA22 CFGINTERRUPTMSIXDATA22)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA23 <== CFGINTERRUPTMSIXDATA23 CFGINTERRUPTMSIXDATA23)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA24 <== CFGINTERRUPTMSIXDATA24 CFGINTERRUPTMSIXDATA24)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA25 <== CFGINTERRUPTMSIXDATA25 CFGINTERRUPTMSIXDATA25)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA26 <== CFGINTERRUPTMSIXDATA26 CFGINTERRUPTMSIXDATA26)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA27 <== CFGINTERRUPTMSIXDATA27 CFGINTERRUPTMSIXDATA27)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA28 <== CFGINTERRUPTMSIXDATA28 CFGINTERRUPTMSIXDATA28)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA29 <== CFGINTERRUPTMSIXDATA29 CFGINTERRUPTMSIXDATA29)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA30 <== CFGINTERRUPTMSIXDATA30 CFGINTERRUPTMSIXDATA30)
			(conn PCIE_3_0 CFGINTERRUPTMSIXDATA31 <== CFGINTERRUPTMSIXDATA31 CFGINTERRUPTMSIXDATA31)
			(conn PCIE_3_0 CFGINTERRUPTMSIXINT <== CFGINTERRUPTMSIXINT CFGINTERRUPTMSIXINT)
			(conn PCIE_3_0 CFGINTERRUPTPENDING0 <== CFGINTERRUPTPENDING0 CFGINTERRUPTPENDING0)
			(conn PCIE_3_0 CFGINTERRUPTPENDING1 <== CFGINTERRUPTPENDING1 CFGINTERRUPTPENDING1)
			(conn PCIE_3_0 CFGLINKTRAININGENABLE <== CFGLINKTRAININGENABLE CFGLINKTRAININGENABLE)
			(conn PCIE_3_0 CFGMCUPDATEREQUEST <== CFGMCUPDATEREQUEST CFGMCUPDATEREQUEST)
			(conn PCIE_3_0 CFGMGMTADDR0 <== CFGMGMTADDR0 CFGMGMTADDR0)
			(conn PCIE_3_0 CFGMGMTADDR1 <== CFGMGMTADDR1 CFGMGMTADDR1)
			(conn PCIE_3_0 CFGMGMTADDR2 <== CFGMGMTADDR2 CFGMGMTADDR2)
			(conn PCIE_3_0 CFGMGMTADDR3 <== CFGMGMTADDR3 CFGMGMTADDR3)
			(conn PCIE_3_0 CFGMGMTADDR4 <== CFGMGMTADDR4 CFGMGMTADDR4)
			(conn PCIE_3_0 CFGMGMTADDR5 <== CFGMGMTADDR5 CFGMGMTADDR5)
			(conn PCIE_3_0 CFGMGMTADDR6 <== CFGMGMTADDR6 CFGMGMTADDR6)
			(conn PCIE_3_0 CFGMGMTADDR7 <== CFGMGMTADDR7 CFGMGMTADDR7)
			(conn PCIE_3_0 CFGMGMTADDR8 <== CFGMGMTADDR8 CFGMGMTADDR8)
			(conn PCIE_3_0 CFGMGMTADDR9 <== CFGMGMTADDR9 CFGMGMTADDR9)
			(conn PCIE_3_0 CFGMGMTADDR10 <== CFGMGMTADDR10 CFGMGMTADDR10)
			(conn PCIE_3_0 CFGMGMTADDR11 <== CFGMGMTADDR11 CFGMGMTADDR11)
			(conn PCIE_3_0 CFGMGMTADDR12 <== CFGMGMTADDR12 CFGMGMTADDR12)
			(conn PCIE_3_0 CFGMGMTADDR13 <== CFGMGMTADDR13 CFGMGMTADDR13)
			(conn PCIE_3_0 CFGMGMTADDR14 <== CFGMGMTADDR14 CFGMGMTADDR14)
			(conn PCIE_3_0 CFGMGMTADDR15 <== CFGMGMTADDR15 CFGMGMTADDR15)
			(conn PCIE_3_0 CFGMGMTADDR16 <== CFGMGMTADDR16 CFGMGMTADDR16)
			(conn PCIE_3_0 CFGMGMTADDR17 <== CFGMGMTADDR17 CFGMGMTADDR17)
			(conn PCIE_3_0 CFGMGMTADDR18 <== CFGMGMTADDR18 CFGMGMTADDR18)
			(conn PCIE_3_0 CFGMGMTBYTEENABLE0 <== CFGMGMTBYTEENABLE0 CFGMGMTBYTEENABLE0)
			(conn PCIE_3_0 CFGMGMTBYTEENABLE1 <== CFGMGMTBYTEENABLE1 CFGMGMTBYTEENABLE1)
			(conn PCIE_3_0 CFGMGMTBYTEENABLE2 <== CFGMGMTBYTEENABLE2 CFGMGMTBYTEENABLE2)
			(conn PCIE_3_0 CFGMGMTBYTEENABLE3 <== CFGMGMTBYTEENABLE3 CFGMGMTBYTEENABLE3)
			(conn PCIE_3_0 CFGMGMTREAD <== CFGMGMTREAD CFGMGMTREAD)
			(conn PCIE_3_0 CFGMGMTTYPE1CFGREGACCESS <== CFGMGMTTYPE1CFGREGACCESS CFGMGMTTYPE1CFGREGACCESS)
			(conn PCIE_3_0 CFGMGMTWRITE <== CFGMGMTWRITE CFGMGMTWRITE)
			(conn PCIE_3_0 CFGMGMTWRITEDATA0 <== CFGMGMTWRITEDATA0 CFGMGMTWRITEDATA0)
			(conn PCIE_3_0 CFGMGMTWRITEDATA1 <== CFGMGMTWRITEDATA1 CFGMGMTWRITEDATA1)
			(conn PCIE_3_0 CFGMGMTWRITEDATA2 <== CFGMGMTWRITEDATA2 CFGMGMTWRITEDATA2)
			(conn PCIE_3_0 CFGMGMTWRITEDATA3 <== CFGMGMTWRITEDATA3 CFGMGMTWRITEDATA3)
			(conn PCIE_3_0 CFGMGMTWRITEDATA4 <== CFGMGMTWRITEDATA4 CFGMGMTWRITEDATA4)
			(conn PCIE_3_0 CFGMGMTWRITEDATA5 <== CFGMGMTWRITEDATA5 CFGMGMTWRITEDATA5)
			(conn PCIE_3_0 CFGMGMTWRITEDATA6 <== CFGMGMTWRITEDATA6 CFGMGMTWRITEDATA6)
			(conn PCIE_3_0 CFGMGMTWRITEDATA7 <== CFGMGMTWRITEDATA7 CFGMGMTWRITEDATA7)
			(conn PCIE_3_0 CFGMGMTWRITEDATA8 <== CFGMGMTWRITEDATA8 CFGMGMTWRITEDATA8)
			(conn PCIE_3_0 CFGMGMTWRITEDATA9 <== CFGMGMTWRITEDATA9 CFGMGMTWRITEDATA9)
			(conn PCIE_3_0 CFGMGMTWRITEDATA10 <== CFGMGMTWRITEDATA10 CFGMGMTWRITEDATA10)
			(conn PCIE_3_0 CFGMGMTWRITEDATA11 <== CFGMGMTWRITEDATA11 CFGMGMTWRITEDATA11)
			(conn PCIE_3_0 CFGMGMTWRITEDATA12 <== CFGMGMTWRITEDATA12 CFGMGMTWRITEDATA12)
			(conn PCIE_3_0 CFGMGMTWRITEDATA13 <== CFGMGMTWRITEDATA13 CFGMGMTWRITEDATA13)
			(conn PCIE_3_0 CFGMGMTWRITEDATA14 <== CFGMGMTWRITEDATA14 CFGMGMTWRITEDATA14)
			(conn PCIE_3_0 CFGMGMTWRITEDATA15 <== CFGMGMTWRITEDATA15 CFGMGMTWRITEDATA15)
			(conn PCIE_3_0 CFGMGMTWRITEDATA16 <== CFGMGMTWRITEDATA16 CFGMGMTWRITEDATA16)
			(conn PCIE_3_0 CFGMGMTWRITEDATA17 <== CFGMGMTWRITEDATA17 CFGMGMTWRITEDATA17)
			(conn PCIE_3_0 CFGMGMTWRITEDATA18 <== CFGMGMTWRITEDATA18 CFGMGMTWRITEDATA18)
			(conn PCIE_3_0 CFGMGMTWRITEDATA19 <== CFGMGMTWRITEDATA19 CFGMGMTWRITEDATA19)
			(conn PCIE_3_0 CFGMGMTWRITEDATA20 <== CFGMGMTWRITEDATA20 CFGMGMTWRITEDATA20)
			(conn PCIE_3_0 CFGMGMTWRITEDATA21 <== CFGMGMTWRITEDATA21 CFGMGMTWRITEDATA21)
			(conn PCIE_3_0 CFGMGMTWRITEDATA22 <== CFGMGMTWRITEDATA22 CFGMGMTWRITEDATA22)
			(conn PCIE_3_0 CFGMGMTWRITEDATA23 <== CFGMGMTWRITEDATA23 CFGMGMTWRITEDATA23)
			(conn PCIE_3_0 CFGMGMTWRITEDATA24 <== CFGMGMTWRITEDATA24 CFGMGMTWRITEDATA24)
			(conn PCIE_3_0 CFGMGMTWRITEDATA25 <== CFGMGMTWRITEDATA25 CFGMGMTWRITEDATA25)
			(conn PCIE_3_0 CFGMGMTWRITEDATA26 <== CFGMGMTWRITEDATA26 CFGMGMTWRITEDATA26)
			(conn PCIE_3_0 CFGMGMTWRITEDATA27 <== CFGMGMTWRITEDATA27 CFGMGMTWRITEDATA27)
			(conn PCIE_3_0 CFGMGMTWRITEDATA28 <== CFGMGMTWRITEDATA28 CFGMGMTWRITEDATA28)
			(conn PCIE_3_0 CFGMGMTWRITEDATA29 <== CFGMGMTWRITEDATA29 CFGMGMTWRITEDATA29)
			(conn PCIE_3_0 CFGMGMTWRITEDATA30 <== CFGMGMTWRITEDATA30 CFGMGMTWRITEDATA30)
			(conn PCIE_3_0 CFGMGMTWRITEDATA31 <== CFGMGMTWRITEDATA31 CFGMGMTWRITEDATA31)
			(conn PCIE_3_0 CFGMSGTRANSMIT <== CFGMSGTRANSMIT CFGMSGTRANSMIT)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA0 <== CFGMSGTRANSMITDATA0 CFGMSGTRANSMITDATA0)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA1 <== CFGMSGTRANSMITDATA1 CFGMSGTRANSMITDATA1)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA2 <== CFGMSGTRANSMITDATA2 CFGMSGTRANSMITDATA2)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA3 <== CFGMSGTRANSMITDATA3 CFGMSGTRANSMITDATA3)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA4 <== CFGMSGTRANSMITDATA4 CFGMSGTRANSMITDATA4)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA5 <== CFGMSGTRANSMITDATA5 CFGMSGTRANSMITDATA5)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA6 <== CFGMSGTRANSMITDATA6 CFGMSGTRANSMITDATA6)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA7 <== CFGMSGTRANSMITDATA7 CFGMSGTRANSMITDATA7)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA8 <== CFGMSGTRANSMITDATA8 CFGMSGTRANSMITDATA8)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA9 <== CFGMSGTRANSMITDATA9 CFGMSGTRANSMITDATA9)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA10 <== CFGMSGTRANSMITDATA10 CFGMSGTRANSMITDATA10)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA11 <== CFGMSGTRANSMITDATA11 CFGMSGTRANSMITDATA11)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA12 <== CFGMSGTRANSMITDATA12 CFGMSGTRANSMITDATA12)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA13 <== CFGMSGTRANSMITDATA13 CFGMSGTRANSMITDATA13)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA14 <== CFGMSGTRANSMITDATA14 CFGMSGTRANSMITDATA14)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA15 <== CFGMSGTRANSMITDATA15 CFGMSGTRANSMITDATA15)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA16 <== CFGMSGTRANSMITDATA16 CFGMSGTRANSMITDATA16)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA17 <== CFGMSGTRANSMITDATA17 CFGMSGTRANSMITDATA17)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA18 <== CFGMSGTRANSMITDATA18 CFGMSGTRANSMITDATA18)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA19 <== CFGMSGTRANSMITDATA19 CFGMSGTRANSMITDATA19)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA20 <== CFGMSGTRANSMITDATA20 CFGMSGTRANSMITDATA20)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA21 <== CFGMSGTRANSMITDATA21 CFGMSGTRANSMITDATA21)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA22 <== CFGMSGTRANSMITDATA22 CFGMSGTRANSMITDATA22)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA23 <== CFGMSGTRANSMITDATA23 CFGMSGTRANSMITDATA23)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA24 <== CFGMSGTRANSMITDATA24 CFGMSGTRANSMITDATA24)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA25 <== CFGMSGTRANSMITDATA25 CFGMSGTRANSMITDATA25)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA26 <== CFGMSGTRANSMITDATA26 CFGMSGTRANSMITDATA26)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA27 <== CFGMSGTRANSMITDATA27 CFGMSGTRANSMITDATA27)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA28 <== CFGMSGTRANSMITDATA28 CFGMSGTRANSMITDATA28)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA29 <== CFGMSGTRANSMITDATA29 CFGMSGTRANSMITDATA29)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA30 <== CFGMSGTRANSMITDATA30 CFGMSGTRANSMITDATA30)
			(conn PCIE_3_0 CFGMSGTRANSMITDATA31 <== CFGMSGTRANSMITDATA31 CFGMSGTRANSMITDATA31)
			(conn PCIE_3_0 CFGMSGTRANSMITTYPE0 <== CFGMSGTRANSMITTYPE0 CFGMSGTRANSMITTYPE0)
			(conn PCIE_3_0 CFGMSGTRANSMITTYPE1 <== CFGMSGTRANSMITTYPE1 CFGMSGTRANSMITTYPE1)
			(conn PCIE_3_0 CFGMSGTRANSMITTYPE2 <== CFGMSGTRANSMITTYPE2 CFGMSGTRANSMITTYPE2)
			(conn PCIE_3_0 CFGPERFUNCSTATUSCONTROL0 <== CFGPERFUNCSTATUSCONTROL0 CFGPERFUNCSTATUSCONTROL0)
			(conn PCIE_3_0 CFGPERFUNCSTATUSCONTROL1 <== CFGPERFUNCSTATUSCONTROL1 CFGPERFUNCSTATUSCONTROL1)
			(conn PCIE_3_0 CFGPERFUNCSTATUSCONTROL2 <== CFGPERFUNCSTATUSCONTROL2 CFGPERFUNCSTATUSCONTROL2)
			(conn PCIE_3_0 CFGPERFUNCTIONNUMBER0 <== CFGPERFUNCTIONNUMBER0 CFGPERFUNCTIONNUMBER0)
			(conn PCIE_3_0 CFGPERFUNCTIONNUMBER1 <== CFGPERFUNCTIONNUMBER1 CFGPERFUNCTIONNUMBER1)
			(conn PCIE_3_0 CFGPERFUNCTIONNUMBER2 <== CFGPERFUNCTIONNUMBER2 CFGPERFUNCTIONNUMBER2)
			(conn PCIE_3_0 CFGPERFUNCTIONOUTPUTREQUEST <== CFGPERFUNCTIONOUTPUTREQUEST CFGPERFUNCTIONOUTPUTREQUEST)
			(conn PCIE_3_0 CFGPOWERSTATECHANGEACK <== CFGPOWERSTATECHANGEACK CFGPOWERSTATECHANGEACK)
			(conn PCIE_3_0 CFGREQPMTRANSITIONL23READY <== CFGREQPMTRANSITIONL23READY CFGREQPMTRANSITIONL23READY)
			(conn PCIE_3_0 CFGREVID0 <== CFGREVID0 CFGREVID0)
			(conn PCIE_3_0 CFGREVID1 <== CFGREVID1 CFGREVID1)
			(conn PCIE_3_0 CFGREVID2 <== CFGREVID2 CFGREVID2)
			(conn PCIE_3_0 CFGREVID3 <== CFGREVID3 CFGREVID3)
			(conn PCIE_3_0 CFGREVID4 <== CFGREVID4 CFGREVID4)
			(conn PCIE_3_0 CFGREVID5 <== CFGREVID5 CFGREVID5)
			(conn PCIE_3_0 CFGREVID6 <== CFGREVID6 CFGREVID6)
			(conn PCIE_3_0 CFGREVID7 <== CFGREVID7 CFGREVID7)
			(conn PCIE_3_0 CFGSUBSYSID0 <== CFGSUBSYSID0 CFGSUBSYSID0)
			(conn PCIE_3_0 CFGSUBSYSID1 <== CFGSUBSYSID1 CFGSUBSYSID1)
			(conn PCIE_3_0 CFGSUBSYSID2 <== CFGSUBSYSID2 CFGSUBSYSID2)
			(conn PCIE_3_0 CFGSUBSYSID3 <== CFGSUBSYSID3 CFGSUBSYSID3)
			(conn PCIE_3_0 CFGSUBSYSID4 <== CFGSUBSYSID4 CFGSUBSYSID4)
			(conn PCIE_3_0 CFGSUBSYSID5 <== CFGSUBSYSID5 CFGSUBSYSID5)
			(conn PCIE_3_0 CFGSUBSYSID6 <== CFGSUBSYSID6 CFGSUBSYSID6)
			(conn PCIE_3_0 CFGSUBSYSID7 <== CFGSUBSYSID7 CFGSUBSYSID7)
			(conn PCIE_3_0 CFGSUBSYSID8 <== CFGSUBSYSID8 CFGSUBSYSID8)
			(conn PCIE_3_0 CFGSUBSYSID9 <== CFGSUBSYSID9 CFGSUBSYSID9)
			(conn PCIE_3_0 CFGSUBSYSID10 <== CFGSUBSYSID10 CFGSUBSYSID10)
			(conn PCIE_3_0 CFGSUBSYSID11 <== CFGSUBSYSID11 CFGSUBSYSID11)
			(conn PCIE_3_0 CFGSUBSYSID12 <== CFGSUBSYSID12 CFGSUBSYSID12)
			(conn PCIE_3_0 CFGSUBSYSID13 <== CFGSUBSYSID13 CFGSUBSYSID13)
			(conn PCIE_3_0 CFGSUBSYSID14 <== CFGSUBSYSID14 CFGSUBSYSID14)
			(conn PCIE_3_0 CFGSUBSYSID15 <== CFGSUBSYSID15 CFGSUBSYSID15)
			(conn PCIE_3_0 CFGSUBSYSVENDID0 <== CFGSUBSYSVENDID0 CFGSUBSYSVENDID0)
			(conn PCIE_3_0 CFGSUBSYSVENDID1 <== CFGSUBSYSVENDID1 CFGSUBSYSVENDID1)
			(conn PCIE_3_0 CFGSUBSYSVENDID2 <== CFGSUBSYSVENDID2 CFGSUBSYSVENDID2)
			(conn PCIE_3_0 CFGSUBSYSVENDID3 <== CFGSUBSYSVENDID3 CFGSUBSYSVENDID3)
			(conn PCIE_3_0 CFGSUBSYSVENDID4 <== CFGSUBSYSVENDID4 CFGSUBSYSVENDID4)
			(conn PCIE_3_0 CFGSUBSYSVENDID5 <== CFGSUBSYSVENDID5 CFGSUBSYSVENDID5)
			(conn PCIE_3_0 CFGSUBSYSVENDID6 <== CFGSUBSYSVENDID6 CFGSUBSYSVENDID6)
			(conn PCIE_3_0 CFGSUBSYSVENDID7 <== CFGSUBSYSVENDID7 CFGSUBSYSVENDID7)
			(conn PCIE_3_0 CFGSUBSYSVENDID8 <== CFGSUBSYSVENDID8 CFGSUBSYSVENDID8)
			(conn PCIE_3_0 CFGSUBSYSVENDID9 <== CFGSUBSYSVENDID9 CFGSUBSYSVENDID9)
			(conn PCIE_3_0 CFGSUBSYSVENDID10 <== CFGSUBSYSVENDID10 CFGSUBSYSVENDID10)
			(conn PCIE_3_0 CFGSUBSYSVENDID11 <== CFGSUBSYSVENDID11 CFGSUBSYSVENDID11)
			(conn PCIE_3_0 CFGSUBSYSVENDID12 <== CFGSUBSYSVENDID12 CFGSUBSYSVENDID12)
			(conn PCIE_3_0 CFGSUBSYSVENDID13 <== CFGSUBSYSVENDID13 CFGSUBSYSVENDID13)
			(conn PCIE_3_0 CFGSUBSYSVENDID14 <== CFGSUBSYSVENDID14 CFGSUBSYSVENDID14)
			(conn PCIE_3_0 CFGSUBSYSVENDID15 <== CFGSUBSYSVENDID15 CFGSUBSYSVENDID15)
			(conn PCIE_3_0 CFGTPHSTTREADDATAVALID <== CFGTPHSTTREADDATAVALID CFGTPHSTTREADDATAVALID)
			(conn PCIE_3_0 CFGTPHSTTREADDATA0 <== CFGTPHSTTREADDATA0 CFGTPHSTTREADDATA0)
			(conn PCIE_3_0 CFGTPHSTTREADDATA1 <== CFGTPHSTTREADDATA1 CFGTPHSTTREADDATA1)
			(conn PCIE_3_0 CFGTPHSTTREADDATA2 <== CFGTPHSTTREADDATA2 CFGTPHSTTREADDATA2)
			(conn PCIE_3_0 CFGTPHSTTREADDATA3 <== CFGTPHSTTREADDATA3 CFGTPHSTTREADDATA3)
			(conn PCIE_3_0 CFGTPHSTTREADDATA4 <== CFGTPHSTTREADDATA4 CFGTPHSTTREADDATA4)
			(conn PCIE_3_0 CFGTPHSTTREADDATA5 <== CFGTPHSTTREADDATA5 CFGTPHSTTREADDATA5)
			(conn PCIE_3_0 CFGTPHSTTREADDATA6 <== CFGTPHSTTREADDATA6 CFGTPHSTTREADDATA6)
			(conn PCIE_3_0 CFGTPHSTTREADDATA7 <== CFGTPHSTTREADDATA7 CFGTPHSTTREADDATA7)
			(conn PCIE_3_0 CFGTPHSTTREADDATA8 <== CFGTPHSTTREADDATA8 CFGTPHSTTREADDATA8)
			(conn PCIE_3_0 CFGTPHSTTREADDATA9 <== CFGTPHSTTREADDATA9 CFGTPHSTTREADDATA9)
			(conn PCIE_3_0 CFGTPHSTTREADDATA10 <== CFGTPHSTTREADDATA10 CFGTPHSTTREADDATA10)
			(conn PCIE_3_0 CFGTPHSTTREADDATA11 <== CFGTPHSTTREADDATA11 CFGTPHSTTREADDATA11)
			(conn PCIE_3_0 CFGTPHSTTREADDATA12 <== CFGTPHSTTREADDATA12 CFGTPHSTTREADDATA12)
			(conn PCIE_3_0 CFGTPHSTTREADDATA13 <== CFGTPHSTTREADDATA13 CFGTPHSTTREADDATA13)
			(conn PCIE_3_0 CFGTPHSTTREADDATA14 <== CFGTPHSTTREADDATA14 CFGTPHSTTREADDATA14)
			(conn PCIE_3_0 CFGTPHSTTREADDATA15 <== CFGTPHSTTREADDATA15 CFGTPHSTTREADDATA15)
			(conn PCIE_3_0 CFGTPHSTTREADDATA16 <== CFGTPHSTTREADDATA16 CFGTPHSTTREADDATA16)
			(conn PCIE_3_0 CFGTPHSTTREADDATA17 <== CFGTPHSTTREADDATA17 CFGTPHSTTREADDATA17)
			(conn PCIE_3_0 CFGTPHSTTREADDATA18 <== CFGTPHSTTREADDATA18 CFGTPHSTTREADDATA18)
			(conn PCIE_3_0 CFGTPHSTTREADDATA19 <== CFGTPHSTTREADDATA19 CFGTPHSTTREADDATA19)
			(conn PCIE_3_0 CFGTPHSTTREADDATA20 <== CFGTPHSTTREADDATA20 CFGTPHSTTREADDATA20)
			(conn PCIE_3_0 CFGTPHSTTREADDATA21 <== CFGTPHSTTREADDATA21 CFGTPHSTTREADDATA21)
			(conn PCIE_3_0 CFGTPHSTTREADDATA22 <== CFGTPHSTTREADDATA22 CFGTPHSTTREADDATA22)
			(conn PCIE_3_0 CFGTPHSTTREADDATA23 <== CFGTPHSTTREADDATA23 CFGTPHSTTREADDATA23)
			(conn PCIE_3_0 CFGTPHSTTREADDATA24 <== CFGTPHSTTREADDATA24 CFGTPHSTTREADDATA24)
			(conn PCIE_3_0 CFGTPHSTTREADDATA25 <== CFGTPHSTTREADDATA25 CFGTPHSTTREADDATA25)
			(conn PCIE_3_0 CFGTPHSTTREADDATA26 <== CFGTPHSTTREADDATA26 CFGTPHSTTREADDATA26)
			(conn PCIE_3_0 CFGTPHSTTREADDATA27 <== CFGTPHSTTREADDATA27 CFGTPHSTTREADDATA27)
			(conn PCIE_3_0 CFGTPHSTTREADDATA28 <== CFGTPHSTTREADDATA28 CFGTPHSTTREADDATA28)
			(conn PCIE_3_0 CFGTPHSTTREADDATA29 <== CFGTPHSTTREADDATA29 CFGTPHSTTREADDATA29)
			(conn PCIE_3_0 CFGTPHSTTREADDATA30 <== CFGTPHSTTREADDATA30 CFGTPHSTTREADDATA30)
			(conn PCIE_3_0 CFGTPHSTTREADDATA31 <== CFGTPHSTTREADDATA31 CFGTPHSTTREADDATA31)
			(conn PCIE_3_0 CFGVENDID0 <== CFGVENDID0 CFGVENDID0)
			(conn PCIE_3_0 CFGVENDID1 <== CFGVENDID1 CFGVENDID1)
			(conn PCIE_3_0 CFGVENDID2 <== CFGVENDID2 CFGVENDID2)
			(conn PCIE_3_0 CFGVENDID3 <== CFGVENDID3 CFGVENDID3)
			(conn PCIE_3_0 CFGVENDID4 <== CFGVENDID4 CFGVENDID4)
			(conn PCIE_3_0 CFGVENDID5 <== CFGVENDID5 CFGVENDID5)
			(conn PCIE_3_0 CFGVENDID6 <== CFGVENDID6 CFGVENDID6)
			(conn PCIE_3_0 CFGVENDID7 <== CFGVENDID7 CFGVENDID7)
			(conn PCIE_3_0 CFGVENDID8 <== CFGVENDID8 CFGVENDID8)
			(conn PCIE_3_0 CFGVENDID9 <== CFGVENDID9 CFGVENDID9)
			(conn PCIE_3_0 CFGVENDID10 <== CFGVENDID10 CFGVENDID10)
			(conn PCIE_3_0 CFGVENDID11 <== CFGVENDID11 CFGVENDID11)
			(conn PCIE_3_0 CFGVENDID12 <== CFGVENDID12 CFGVENDID12)
			(conn PCIE_3_0 CFGVENDID13 <== CFGVENDID13 CFGVENDID13)
			(conn PCIE_3_0 CFGVENDID14 <== CFGVENDID14 CFGVENDID14)
			(conn PCIE_3_0 CFGVENDID15 <== CFGVENDID15 CFGVENDID15)
			(conn PCIE_3_0 CFGVFFLRDONE0 <== CFGVFFLRDONE0 CFGVFFLRDONE0)
			(conn PCIE_3_0 CFGVFFLRDONE1 <== CFGVFFLRDONE1 CFGVFFLRDONE1)
			(conn PCIE_3_0 CFGVFFLRDONE2 <== CFGVFFLRDONE2 CFGVFFLRDONE2)
			(conn PCIE_3_0 CFGVFFLRDONE3 <== CFGVFFLRDONE3 CFGVFFLRDONE3)
			(conn PCIE_3_0 CFGVFFLRDONE4 <== CFGVFFLRDONE4 CFGVFFLRDONE4)
			(conn PCIE_3_0 CFGVFFLRDONE5 <== CFGVFFLRDONE5 CFGVFFLRDONE5)
			(conn PCIE_3_0 CORECLK <== CORECLK CORECLK)
			(conn PCIE_3_0 CORECLKMICOMPLETIONRAML <== CORECLKMICOMPLETIONRAML CORECLKMICOMPLETIONRAML)
			(conn PCIE_3_0 CORECLKMICOMPLETIONRAMU <== CORECLKMICOMPLETIONRAMU CORECLKMICOMPLETIONRAMU)
			(conn PCIE_3_0 CORECLKMIREPLAYRAM <== CORECLKMIREPLAYRAM CORECLKMIREPLAYRAM)
			(conn PCIE_3_0 CORECLKMIREQUESTRAM <== CORECLKMIREQUESTRAM CORECLKMIREQUESTRAM)
			(conn PCIE_3_0 DRPADDR0 <== DRPADDR0 DRPADDR0)
			(conn PCIE_3_0 DRPADDR1 <== DRPADDR1 DRPADDR1)
			(conn PCIE_3_0 DRPADDR2 <== DRPADDR2 DRPADDR2)
			(conn PCIE_3_0 DRPADDR3 <== DRPADDR3 DRPADDR3)
			(conn PCIE_3_0 DRPADDR4 <== DRPADDR4 DRPADDR4)
			(conn PCIE_3_0 DRPADDR5 <== DRPADDR5 DRPADDR5)
			(conn PCIE_3_0 DRPADDR6 <== DRPADDR6 DRPADDR6)
			(conn PCIE_3_0 DRPADDR7 <== DRPADDR7 DRPADDR7)
			(conn PCIE_3_0 DRPADDR8 <== DRPADDR8 DRPADDR8)
			(conn PCIE_3_0 DRPADDR9 <== DRPADDR9 DRPADDR9)
			(conn PCIE_3_0 DRPADDR10 <== DRPADDR10 DRPADDR10)
			(conn PCIE_3_0 DRPCLK <== DRPCLK DRPCLK)
			(conn PCIE_3_0 DRPDI0 <== DRPDI0 DRPDI0)
			(conn PCIE_3_0 DRPDI1 <== DRPDI1 DRPDI1)
			(conn PCIE_3_0 DRPDI2 <== DRPDI2 DRPDI2)
			(conn PCIE_3_0 DRPDI3 <== DRPDI3 DRPDI3)
			(conn PCIE_3_0 DRPDI4 <== DRPDI4 DRPDI4)
			(conn PCIE_3_0 DRPDI5 <== DRPDI5 DRPDI5)
			(conn PCIE_3_0 DRPDI6 <== DRPDI6 DRPDI6)
			(conn PCIE_3_0 DRPDI7 <== DRPDI7 DRPDI7)
			(conn PCIE_3_0 DRPDI8 <== DRPDI8 DRPDI8)
			(conn PCIE_3_0 DRPDI9 <== DRPDI9 DRPDI9)
			(conn PCIE_3_0 DRPDI10 <== DRPDI10 DRPDI10)
			(conn PCIE_3_0 DRPDI11 <== DRPDI11 DRPDI11)
			(conn PCIE_3_0 DRPDI12 <== DRPDI12 DRPDI12)
			(conn PCIE_3_0 DRPDI13 <== DRPDI13 DRPDI13)
			(conn PCIE_3_0 DRPDI14 <== DRPDI14 DRPDI14)
			(conn PCIE_3_0 DRPDI15 <== DRPDI15 DRPDI15)
			(conn PCIE_3_0 DRPEN <== DRPEN DRPEN)
			(conn PCIE_3_0 DRPWE <== DRPWE DRPWE)
			(conn PCIE_3_0 MAXISCQTREADY0 <== MAXISCQTREADY0 MAXISCQTREADY0)
			(conn PCIE_3_0 MAXISCQTREADY1 <== MAXISCQTREADY1 MAXISCQTREADY1)
			(conn PCIE_3_0 MAXISCQTREADY2 <== MAXISCQTREADY2 MAXISCQTREADY2)
			(conn PCIE_3_0 MAXISCQTREADY3 <== MAXISCQTREADY3 MAXISCQTREADY3)
			(conn PCIE_3_0 MAXISCQTREADY4 <== MAXISCQTREADY4 MAXISCQTREADY4)
			(conn PCIE_3_0 MAXISCQTREADY5 <== MAXISCQTREADY5 MAXISCQTREADY5)
			(conn PCIE_3_0 MAXISCQTREADY6 <== MAXISCQTREADY6 MAXISCQTREADY6)
			(conn PCIE_3_0 MAXISCQTREADY7 <== MAXISCQTREADY7 MAXISCQTREADY7)
			(conn PCIE_3_0 MAXISCQTREADY8 <== MAXISCQTREADY8 MAXISCQTREADY8)
			(conn PCIE_3_0 MAXISCQTREADY9 <== MAXISCQTREADY9 MAXISCQTREADY9)
			(conn PCIE_3_0 MAXISCQTREADY10 <== MAXISCQTREADY10 MAXISCQTREADY10)
			(conn PCIE_3_0 MAXISCQTREADY11 <== MAXISCQTREADY11 MAXISCQTREADY11)
			(conn PCIE_3_0 MAXISCQTREADY12 <== MAXISCQTREADY12 MAXISCQTREADY12)
			(conn PCIE_3_0 MAXISCQTREADY13 <== MAXISCQTREADY13 MAXISCQTREADY13)
			(conn PCIE_3_0 MAXISCQTREADY14 <== MAXISCQTREADY14 MAXISCQTREADY14)
			(conn PCIE_3_0 MAXISCQTREADY15 <== MAXISCQTREADY15 MAXISCQTREADY15)
			(conn PCIE_3_0 MAXISCQTREADY16 <== MAXISCQTREADY16 MAXISCQTREADY16)
			(conn PCIE_3_0 MAXISCQTREADY17 <== MAXISCQTREADY17 MAXISCQTREADY17)
			(conn PCIE_3_0 MAXISCQTREADY18 <== MAXISCQTREADY18 MAXISCQTREADY18)
			(conn PCIE_3_0 MAXISCQTREADY19 <== MAXISCQTREADY19 MAXISCQTREADY19)
			(conn PCIE_3_0 MAXISCQTREADY20 <== MAXISCQTREADY20 MAXISCQTREADY20)
			(conn PCIE_3_0 MAXISCQTREADY21 <== MAXISCQTREADY21 MAXISCQTREADY21)
			(conn PCIE_3_0 MAXISRCTREADY0 <== MAXISRCTREADY0 MAXISRCTREADY0)
			(conn PCIE_3_0 MAXISRCTREADY1 <== MAXISRCTREADY1 MAXISRCTREADY1)
			(conn PCIE_3_0 MAXISRCTREADY2 <== MAXISRCTREADY2 MAXISRCTREADY2)
			(conn PCIE_3_0 MAXISRCTREADY3 <== MAXISRCTREADY3 MAXISRCTREADY3)
			(conn PCIE_3_0 MAXISRCTREADY4 <== MAXISRCTREADY4 MAXISRCTREADY4)
			(conn PCIE_3_0 MAXISRCTREADY5 <== MAXISRCTREADY5 MAXISRCTREADY5)
			(conn PCIE_3_0 MAXISRCTREADY6 <== MAXISRCTREADY6 MAXISRCTREADY6)
			(conn PCIE_3_0 MAXISRCTREADY7 <== MAXISRCTREADY7 MAXISRCTREADY7)
			(conn PCIE_3_0 MAXISRCTREADY8 <== MAXISRCTREADY8 MAXISRCTREADY8)
			(conn PCIE_3_0 MAXISRCTREADY9 <== MAXISRCTREADY9 MAXISRCTREADY9)
			(conn PCIE_3_0 MAXISRCTREADY10 <== MAXISRCTREADY10 MAXISRCTREADY10)
			(conn PCIE_3_0 MAXISRCTREADY11 <== MAXISRCTREADY11 MAXISRCTREADY11)
			(conn PCIE_3_0 MAXISRCTREADY12 <== MAXISRCTREADY12 MAXISRCTREADY12)
			(conn PCIE_3_0 MAXISRCTREADY13 <== MAXISRCTREADY13 MAXISRCTREADY13)
			(conn PCIE_3_0 MAXISRCTREADY14 <== MAXISRCTREADY14 MAXISRCTREADY14)
			(conn PCIE_3_0 MAXISRCTREADY15 <== MAXISRCTREADY15 MAXISRCTREADY15)
			(conn PCIE_3_0 MAXISRCTREADY16 <== MAXISRCTREADY16 MAXISRCTREADY16)
			(conn PCIE_3_0 MAXISRCTREADY17 <== MAXISRCTREADY17 MAXISRCTREADY17)
			(conn PCIE_3_0 MAXISRCTREADY18 <== MAXISRCTREADY18 MAXISRCTREADY18)
			(conn PCIE_3_0 MAXISRCTREADY19 <== MAXISRCTREADY19 MAXISRCTREADY19)
			(conn PCIE_3_0 MAXISRCTREADY20 <== MAXISRCTREADY20 MAXISRCTREADY20)
			(conn PCIE_3_0 MAXISRCTREADY21 <== MAXISRCTREADY21 MAXISRCTREADY21)
			(conn PCIE_3_0 MGMTRESETN <== MGMTRESETN MGMTRESETN)
			(conn PCIE_3_0 MGMTSTICKYRESETN <== MGMTSTICKYRESETN MGMTSTICKYRESETN)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA0 <== MICOMPLETIONRAMREADDATA0 MICOMPLETIONRAMREADDATA0)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA1 <== MICOMPLETIONRAMREADDATA1 MICOMPLETIONRAMREADDATA1)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA2 <== MICOMPLETIONRAMREADDATA2 MICOMPLETIONRAMREADDATA2)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA3 <== MICOMPLETIONRAMREADDATA3 MICOMPLETIONRAMREADDATA3)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA4 <== MICOMPLETIONRAMREADDATA4 MICOMPLETIONRAMREADDATA4)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA5 <== MICOMPLETIONRAMREADDATA5 MICOMPLETIONRAMREADDATA5)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA6 <== MICOMPLETIONRAMREADDATA6 MICOMPLETIONRAMREADDATA6)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA7 <== MICOMPLETIONRAMREADDATA7 MICOMPLETIONRAMREADDATA7)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA8 <== MICOMPLETIONRAMREADDATA8 MICOMPLETIONRAMREADDATA8)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA9 <== MICOMPLETIONRAMREADDATA9 MICOMPLETIONRAMREADDATA9)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA10 <== MICOMPLETIONRAMREADDATA10 MICOMPLETIONRAMREADDATA10)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA11 <== MICOMPLETIONRAMREADDATA11 MICOMPLETIONRAMREADDATA11)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA12 <== MICOMPLETIONRAMREADDATA12 MICOMPLETIONRAMREADDATA12)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA13 <== MICOMPLETIONRAMREADDATA13 MICOMPLETIONRAMREADDATA13)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA14 <== MICOMPLETIONRAMREADDATA14 MICOMPLETIONRAMREADDATA14)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA15 <== MICOMPLETIONRAMREADDATA15 MICOMPLETIONRAMREADDATA15)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA16 <== MICOMPLETIONRAMREADDATA16 MICOMPLETIONRAMREADDATA16)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA17 <== MICOMPLETIONRAMREADDATA17 MICOMPLETIONRAMREADDATA17)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA18 <== MICOMPLETIONRAMREADDATA18 MICOMPLETIONRAMREADDATA18)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA19 <== MICOMPLETIONRAMREADDATA19 MICOMPLETIONRAMREADDATA19)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA20 <== MICOMPLETIONRAMREADDATA20 MICOMPLETIONRAMREADDATA20)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA21 <== MICOMPLETIONRAMREADDATA21 MICOMPLETIONRAMREADDATA21)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA22 <== MICOMPLETIONRAMREADDATA22 MICOMPLETIONRAMREADDATA22)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA23 <== MICOMPLETIONRAMREADDATA23 MICOMPLETIONRAMREADDATA23)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA24 <== MICOMPLETIONRAMREADDATA24 MICOMPLETIONRAMREADDATA24)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA25 <== MICOMPLETIONRAMREADDATA25 MICOMPLETIONRAMREADDATA25)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA26 <== MICOMPLETIONRAMREADDATA26 MICOMPLETIONRAMREADDATA26)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA27 <== MICOMPLETIONRAMREADDATA27 MICOMPLETIONRAMREADDATA27)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA28 <== MICOMPLETIONRAMREADDATA28 MICOMPLETIONRAMREADDATA28)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA29 <== MICOMPLETIONRAMREADDATA29 MICOMPLETIONRAMREADDATA29)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA30 <== MICOMPLETIONRAMREADDATA30 MICOMPLETIONRAMREADDATA30)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA31 <== MICOMPLETIONRAMREADDATA31 MICOMPLETIONRAMREADDATA31)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA32 <== MICOMPLETIONRAMREADDATA32 MICOMPLETIONRAMREADDATA32)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA33 <== MICOMPLETIONRAMREADDATA33 MICOMPLETIONRAMREADDATA33)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA34 <== MICOMPLETIONRAMREADDATA34 MICOMPLETIONRAMREADDATA34)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA35 <== MICOMPLETIONRAMREADDATA35 MICOMPLETIONRAMREADDATA35)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA36 <== MICOMPLETIONRAMREADDATA36 MICOMPLETIONRAMREADDATA36)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA37 <== MICOMPLETIONRAMREADDATA37 MICOMPLETIONRAMREADDATA37)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA38 <== MICOMPLETIONRAMREADDATA38 MICOMPLETIONRAMREADDATA38)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA39 <== MICOMPLETIONRAMREADDATA39 MICOMPLETIONRAMREADDATA39)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA40 <== MICOMPLETIONRAMREADDATA40 MICOMPLETIONRAMREADDATA40)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA41 <== MICOMPLETIONRAMREADDATA41 MICOMPLETIONRAMREADDATA41)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA42 <== MICOMPLETIONRAMREADDATA42 MICOMPLETIONRAMREADDATA42)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA43 <== MICOMPLETIONRAMREADDATA43 MICOMPLETIONRAMREADDATA43)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA44 <== MICOMPLETIONRAMREADDATA44 MICOMPLETIONRAMREADDATA44)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA45 <== MICOMPLETIONRAMREADDATA45 MICOMPLETIONRAMREADDATA45)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA46 <== MICOMPLETIONRAMREADDATA46 MICOMPLETIONRAMREADDATA46)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA47 <== MICOMPLETIONRAMREADDATA47 MICOMPLETIONRAMREADDATA47)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA48 <== MICOMPLETIONRAMREADDATA48 MICOMPLETIONRAMREADDATA48)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA49 <== MICOMPLETIONRAMREADDATA49 MICOMPLETIONRAMREADDATA49)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA50 <== MICOMPLETIONRAMREADDATA50 MICOMPLETIONRAMREADDATA50)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA51 <== MICOMPLETIONRAMREADDATA51 MICOMPLETIONRAMREADDATA51)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA52 <== MICOMPLETIONRAMREADDATA52 MICOMPLETIONRAMREADDATA52)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA53 <== MICOMPLETIONRAMREADDATA53 MICOMPLETIONRAMREADDATA53)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA54 <== MICOMPLETIONRAMREADDATA54 MICOMPLETIONRAMREADDATA54)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA55 <== MICOMPLETIONRAMREADDATA55 MICOMPLETIONRAMREADDATA55)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA56 <== MICOMPLETIONRAMREADDATA56 MICOMPLETIONRAMREADDATA56)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA57 <== MICOMPLETIONRAMREADDATA57 MICOMPLETIONRAMREADDATA57)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA58 <== MICOMPLETIONRAMREADDATA58 MICOMPLETIONRAMREADDATA58)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA59 <== MICOMPLETIONRAMREADDATA59 MICOMPLETIONRAMREADDATA59)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA60 <== MICOMPLETIONRAMREADDATA60 MICOMPLETIONRAMREADDATA60)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA61 <== MICOMPLETIONRAMREADDATA61 MICOMPLETIONRAMREADDATA61)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA62 <== MICOMPLETIONRAMREADDATA62 MICOMPLETIONRAMREADDATA62)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA63 <== MICOMPLETIONRAMREADDATA63 MICOMPLETIONRAMREADDATA63)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA64 <== MICOMPLETIONRAMREADDATA64 MICOMPLETIONRAMREADDATA64)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA65 <== MICOMPLETIONRAMREADDATA65 MICOMPLETIONRAMREADDATA65)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA66 <== MICOMPLETIONRAMREADDATA66 MICOMPLETIONRAMREADDATA66)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA67 <== MICOMPLETIONRAMREADDATA67 MICOMPLETIONRAMREADDATA67)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA68 <== MICOMPLETIONRAMREADDATA68 MICOMPLETIONRAMREADDATA68)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA69 <== MICOMPLETIONRAMREADDATA69 MICOMPLETIONRAMREADDATA69)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA70 <== MICOMPLETIONRAMREADDATA70 MICOMPLETIONRAMREADDATA70)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA71 <== MICOMPLETIONRAMREADDATA71 MICOMPLETIONRAMREADDATA71)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA72 <== MICOMPLETIONRAMREADDATA72 MICOMPLETIONRAMREADDATA72)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA73 <== MICOMPLETIONRAMREADDATA73 MICOMPLETIONRAMREADDATA73)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA74 <== MICOMPLETIONRAMREADDATA74 MICOMPLETIONRAMREADDATA74)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA75 <== MICOMPLETIONRAMREADDATA75 MICOMPLETIONRAMREADDATA75)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA76 <== MICOMPLETIONRAMREADDATA76 MICOMPLETIONRAMREADDATA76)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA77 <== MICOMPLETIONRAMREADDATA77 MICOMPLETIONRAMREADDATA77)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA78 <== MICOMPLETIONRAMREADDATA78 MICOMPLETIONRAMREADDATA78)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA79 <== MICOMPLETIONRAMREADDATA79 MICOMPLETIONRAMREADDATA79)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA80 <== MICOMPLETIONRAMREADDATA80 MICOMPLETIONRAMREADDATA80)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA81 <== MICOMPLETIONRAMREADDATA81 MICOMPLETIONRAMREADDATA81)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA82 <== MICOMPLETIONRAMREADDATA82 MICOMPLETIONRAMREADDATA82)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA83 <== MICOMPLETIONRAMREADDATA83 MICOMPLETIONRAMREADDATA83)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA84 <== MICOMPLETIONRAMREADDATA84 MICOMPLETIONRAMREADDATA84)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA85 <== MICOMPLETIONRAMREADDATA85 MICOMPLETIONRAMREADDATA85)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA86 <== MICOMPLETIONRAMREADDATA86 MICOMPLETIONRAMREADDATA86)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA87 <== MICOMPLETIONRAMREADDATA87 MICOMPLETIONRAMREADDATA87)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA88 <== MICOMPLETIONRAMREADDATA88 MICOMPLETIONRAMREADDATA88)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA89 <== MICOMPLETIONRAMREADDATA89 MICOMPLETIONRAMREADDATA89)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA90 <== MICOMPLETIONRAMREADDATA90 MICOMPLETIONRAMREADDATA90)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA91 <== MICOMPLETIONRAMREADDATA91 MICOMPLETIONRAMREADDATA91)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA92 <== MICOMPLETIONRAMREADDATA92 MICOMPLETIONRAMREADDATA92)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA93 <== MICOMPLETIONRAMREADDATA93 MICOMPLETIONRAMREADDATA93)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA94 <== MICOMPLETIONRAMREADDATA94 MICOMPLETIONRAMREADDATA94)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA95 <== MICOMPLETIONRAMREADDATA95 MICOMPLETIONRAMREADDATA95)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA96 <== MICOMPLETIONRAMREADDATA96 MICOMPLETIONRAMREADDATA96)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA97 <== MICOMPLETIONRAMREADDATA97 MICOMPLETIONRAMREADDATA97)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA98 <== MICOMPLETIONRAMREADDATA98 MICOMPLETIONRAMREADDATA98)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA99 <== MICOMPLETIONRAMREADDATA99 MICOMPLETIONRAMREADDATA99)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA100 <== MICOMPLETIONRAMREADDATA100 MICOMPLETIONRAMREADDATA100)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA101 <== MICOMPLETIONRAMREADDATA101 MICOMPLETIONRAMREADDATA101)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA102 <== MICOMPLETIONRAMREADDATA102 MICOMPLETIONRAMREADDATA102)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA103 <== MICOMPLETIONRAMREADDATA103 MICOMPLETIONRAMREADDATA103)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA104 <== MICOMPLETIONRAMREADDATA104 MICOMPLETIONRAMREADDATA104)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA105 <== MICOMPLETIONRAMREADDATA105 MICOMPLETIONRAMREADDATA105)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA106 <== MICOMPLETIONRAMREADDATA106 MICOMPLETIONRAMREADDATA106)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA107 <== MICOMPLETIONRAMREADDATA107 MICOMPLETIONRAMREADDATA107)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA108 <== MICOMPLETIONRAMREADDATA108 MICOMPLETIONRAMREADDATA108)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA109 <== MICOMPLETIONRAMREADDATA109 MICOMPLETIONRAMREADDATA109)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA110 <== MICOMPLETIONRAMREADDATA110 MICOMPLETIONRAMREADDATA110)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA111 <== MICOMPLETIONRAMREADDATA111 MICOMPLETIONRAMREADDATA111)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA112 <== MICOMPLETIONRAMREADDATA112 MICOMPLETIONRAMREADDATA112)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA113 <== MICOMPLETIONRAMREADDATA113 MICOMPLETIONRAMREADDATA113)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA114 <== MICOMPLETIONRAMREADDATA114 MICOMPLETIONRAMREADDATA114)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA115 <== MICOMPLETIONRAMREADDATA115 MICOMPLETIONRAMREADDATA115)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA116 <== MICOMPLETIONRAMREADDATA116 MICOMPLETIONRAMREADDATA116)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA117 <== MICOMPLETIONRAMREADDATA117 MICOMPLETIONRAMREADDATA117)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA118 <== MICOMPLETIONRAMREADDATA118 MICOMPLETIONRAMREADDATA118)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA119 <== MICOMPLETIONRAMREADDATA119 MICOMPLETIONRAMREADDATA119)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA120 <== MICOMPLETIONRAMREADDATA120 MICOMPLETIONRAMREADDATA120)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA121 <== MICOMPLETIONRAMREADDATA121 MICOMPLETIONRAMREADDATA121)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA122 <== MICOMPLETIONRAMREADDATA122 MICOMPLETIONRAMREADDATA122)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA123 <== MICOMPLETIONRAMREADDATA123 MICOMPLETIONRAMREADDATA123)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA124 <== MICOMPLETIONRAMREADDATA124 MICOMPLETIONRAMREADDATA124)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA125 <== MICOMPLETIONRAMREADDATA125 MICOMPLETIONRAMREADDATA125)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA126 <== MICOMPLETIONRAMREADDATA126 MICOMPLETIONRAMREADDATA126)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA127 <== MICOMPLETIONRAMREADDATA127 MICOMPLETIONRAMREADDATA127)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA128 <== MICOMPLETIONRAMREADDATA128 MICOMPLETIONRAMREADDATA128)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA129 <== MICOMPLETIONRAMREADDATA129 MICOMPLETIONRAMREADDATA129)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA130 <== MICOMPLETIONRAMREADDATA130 MICOMPLETIONRAMREADDATA130)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA131 <== MICOMPLETIONRAMREADDATA131 MICOMPLETIONRAMREADDATA131)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA132 <== MICOMPLETIONRAMREADDATA132 MICOMPLETIONRAMREADDATA132)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA133 <== MICOMPLETIONRAMREADDATA133 MICOMPLETIONRAMREADDATA133)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA134 <== MICOMPLETIONRAMREADDATA134 MICOMPLETIONRAMREADDATA134)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA135 <== MICOMPLETIONRAMREADDATA135 MICOMPLETIONRAMREADDATA135)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA136 <== MICOMPLETIONRAMREADDATA136 MICOMPLETIONRAMREADDATA136)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA137 <== MICOMPLETIONRAMREADDATA137 MICOMPLETIONRAMREADDATA137)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA138 <== MICOMPLETIONRAMREADDATA138 MICOMPLETIONRAMREADDATA138)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA139 <== MICOMPLETIONRAMREADDATA139 MICOMPLETIONRAMREADDATA139)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA140 <== MICOMPLETIONRAMREADDATA140 MICOMPLETIONRAMREADDATA140)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA141 <== MICOMPLETIONRAMREADDATA141 MICOMPLETIONRAMREADDATA141)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA142 <== MICOMPLETIONRAMREADDATA142 MICOMPLETIONRAMREADDATA142)
			(conn PCIE_3_0 MICOMPLETIONRAMREADDATA143 <== MICOMPLETIONRAMREADDATA143 MICOMPLETIONRAMREADDATA143)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA0 <== MIREPLAYRAMREADDATA0 MIREPLAYRAMREADDATA0)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA1 <== MIREPLAYRAMREADDATA1 MIREPLAYRAMREADDATA1)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA2 <== MIREPLAYRAMREADDATA2 MIREPLAYRAMREADDATA2)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA3 <== MIREPLAYRAMREADDATA3 MIREPLAYRAMREADDATA3)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA4 <== MIREPLAYRAMREADDATA4 MIREPLAYRAMREADDATA4)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA5 <== MIREPLAYRAMREADDATA5 MIREPLAYRAMREADDATA5)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA6 <== MIREPLAYRAMREADDATA6 MIREPLAYRAMREADDATA6)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA7 <== MIREPLAYRAMREADDATA7 MIREPLAYRAMREADDATA7)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA8 <== MIREPLAYRAMREADDATA8 MIREPLAYRAMREADDATA8)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA9 <== MIREPLAYRAMREADDATA9 MIREPLAYRAMREADDATA9)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA10 <== MIREPLAYRAMREADDATA10 MIREPLAYRAMREADDATA10)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA11 <== MIREPLAYRAMREADDATA11 MIREPLAYRAMREADDATA11)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA12 <== MIREPLAYRAMREADDATA12 MIREPLAYRAMREADDATA12)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA13 <== MIREPLAYRAMREADDATA13 MIREPLAYRAMREADDATA13)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA14 <== MIREPLAYRAMREADDATA14 MIREPLAYRAMREADDATA14)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA15 <== MIREPLAYRAMREADDATA15 MIREPLAYRAMREADDATA15)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA16 <== MIREPLAYRAMREADDATA16 MIREPLAYRAMREADDATA16)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA17 <== MIREPLAYRAMREADDATA17 MIREPLAYRAMREADDATA17)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA18 <== MIREPLAYRAMREADDATA18 MIREPLAYRAMREADDATA18)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA19 <== MIREPLAYRAMREADDATA19 MIREPLAYRAMREADDATA19)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA20 <== MIREPLAYRAMREADDATA20 MIREPLAYRAMREADDATA20)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA21 <== MIREPLAYRAMREADDATA21 MIREPLAYRAMREADDATA21)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA22 <== MIREPLAYRAMREADDATA22 MIREPLAYRAMREADDATA22)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA23 <== MIREPLAYRAMREADDATA23 MIREPLAYRAMREADDATA23)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA24 <== MIREPLAYRAMREADDATA24 MIREPLAYRAMREADDATA24)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA25 <== MIREPLAYRAMREADDATA25 MIREPLAYRAMREADDATA25)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA26 <== MIREPLAYRAMREADDATA26 MIREPLAYRAMREADDATA26)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA27 <== MIREPLAYRAMREADDATA27 MIREPLAYRAMREADDATA27)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA28 <== MIREPLAYRAMREADDATA28 MIREPLAYRAMREADDATA28)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA29 <== MIREPLAYRAMREADDATA29 MIREPLAYRAMREADDATA29)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA30 <== MIREPLAYRAMREADDATA30 MIREPLAYRAMREADDATA30)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA31 <== MIREPLAYRAMREADDATA31 MIREPLAYRAMREADDATA31)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA32 <== MIREPLAYRAMREADDATA32 MIREPLAYRAMREADDATA32)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA33 <== MIREPLAYRAMREADDATA33 MIREPLAYRAMREADDATA33)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA34 <== MIREPLAYRAMREADDATA34 MIREPLAYRAMREADDATA34)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA35 <== MIREPLAYRAMREADDATA35 MIREPLAYRAMREADDATA35)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA36 <== MIREPLAYRAMREADDATA36 MIREPLAYRAMREADDATA36)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA37 <== MIREPLAYRAMREADDATA37 MIREPLAYRAMREADDATA37)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA38 <== MIREPLAYRAMREADDATA38 MIREPLAYRAMREADDATA38)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA39 <== MIREPLAYRAMREADDATA39 MIREPLAYRAMREADDATA39)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA40 <== MIREPLAYRAMREADDATA40 MIREPLAYRAMREADDATA40)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA41 <== MIREPLAYRAMREADDATA41 MIREPLAYRAMREADDATA41)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA42 <== MIREPLAYRAMREADDATA42 MIREPLAYRAMREADDATA42)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA43 <== MIREPLAYRAMREADDATA43 MIREPLAYRAMREADDATA43)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA44 <== MIREPLAYRAMREADDATA44 MIREPLAYRAMREADDATA44)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA45 <== MIREPLAYRAMREADDATA45 MIREPLAYRAMREADDATA45)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA46 <== MIREPLAYRAMREADDATA46 MIREPLAYRAMREADDATA46)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA47 <== MIREPLAYRAMREADDATA47 MIREPLAYRAMREADDATA47)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA48 <== MIREPLAYRAMREADDATA48 MIREPLAYRAMREADDATA48)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA49 <== MIREPLAYRAMREADDATA49 MIREPLAYRAMREADDATA49)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA50 <== MIREPLAYRAMREADDATA50 MIREPLAYRAMREADDATA50)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA51 <== MIREPLAYRAMREADDATA51 MIREPLAYRAMREADDATA51)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA52 <== MIREPLAYRAMREADDATA52 MIREPLAYRAMREADDATA52)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA53 <== MIREPLAYRAMREADDATA53 MIREPLAYRAMREADDATA53)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA54 <== MIREPLAYRAMREADDATA54 MIREPLAYRAMREADDATA54)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA55 <== MIREPLAYRAMREADDATA55 MIREPLAYRAMREADDATA55)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA56 <== MIREPLAYRAMREADDATA56 MIREPLAYRAMREADDATA56)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA57 <== MIREPLAYRAMREADDATA57 MIREPLAYRAMREADDATA57)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA58 <== MIREPLAYRAMREADDATA58 MIREPLAYRAMREADDATA58)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA59 <== MIREPLAYRAMREADDATA59 MIREPLAYRAMREADDATA59)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA60 <== MIREPLAYRAMREADDATA60 MIREPLAYRAMREADDATA60)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA61 <== MIREPLAYRAMREADDATA61 MIREPLAYRAMREADDATA61)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA62 <== MIREPLAYRAMREADDATA62 MIREPLAYRAMREADDATA62)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA63 <== MIREPLAYRAMREADDATA63 MIREPLAYRAMREADDATA63)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA64 <== MIREPLAYRAMREADDATA64 MIREPLAYRAMREADDATA64)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA65 <== MIREPLAYRAMREADDATA65 MIREPLAYRAMREADDATA65)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA66 <== MIREPLAYRAMREADDATA66 MIREPLAYRAMREADDATA66)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA67 <== MIREPLAYRAMREADDATA67 MIREPLAYRAMREADDATA67)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA68 <== MIREPLAYRAMREADDATA68 MIREPLAYRAMREADDATA68)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA69 <== MIREPLAYRAMREADDATA69 MIREPLAYRAMREADDATA69)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA70 <== MIREPLAYRAMREADDATA70 MIREPLAYRAMREADDATA70)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA71 <== MIREPLAYRAMREADDATA71 MIREPLAYRAMREADDATA71)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA72 <== MIREPLAYRAMREADDATA72 MIREPLAYRAMREADDATA72)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA73 <== MIREPLAYRAMREADDATA73 MIREPLAYRAMREADDATA73)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA74 <== MIREPLAYRAMREADDATA74 MIREPLAYRAMREADDATA74)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA75 <== MIREPLAYRAMREADDATA75 MIREPLAYRAMREADDATA75)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA76 <== MIREPLAYRAMREADDATA76 MIREPLAYRAMREADDATA76)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA77 <== MIREPLAYRAMREADDATA77 MIREPLAYRAMREADDATA77)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA78 <== MIREPLAYRAMREADDATA78 MIREPLAYRAMREADDATA78)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA79 <== MIREPLAYRAMREADDATA79 MIREPLAYRAMREADDATA79)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA80 <== MIREPLAYRAMREADDATA80 MIREPLAYRAMREADDATA80)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA81 <== MIREPLAYRAMREADDATA81 MIREPLAYRAMREADDATA81)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA82 <== MIREPLAYRAMREADDATA82 MIREPLAYRAMREADDATA82)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA83 <== MIREPLAYRAMREADDATA83 MIREPLAYRAMREADDATA83)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA84 <== MIREPLAYRAMREADDATA84 MIREPLAYRAMREADDATA84)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA85 <== MIREPLAYRAMREADDATA85 MIREPLAYRAMREADDATA85)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA86 <== MIREPLAYRAMREADDATA86 MIREPLAYRAMREADDATA86)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA87 <== MIREPLAYRAMREADDATA87 MIREPLAYRAMREADDATA87)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA88 <== MIREPLAYRAMREADDATA88 MIREPLAYRAMREADDATA88)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA89 <== MIREPLAYRAMREADDATA89 MIREPLAYRAMREADDATA89)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA90 <== MIREPLAYRAMREADDATA90 MIREPLAYRAMREADDATA90)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA91 <== MIREPLAYRAMREADDATA91 MIREPLAYRAMREADDATA91)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA92 <== MIREPLAYRAMREADDATA92 MIREPLAYRAMREADDATA92)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA93 <== MIREPLAYRAMREADDATA93 MIREPLAYRAMREADDATA93)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA94 <== MIREPLAYRAMREADDATA94 MIREPLAYRAMREADDATA94)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA95 <== MIREPLAYRAMREADDATA95 MIREPLAYRAMREADDATA95)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA96 <== MIREPLAYRAMREADDATA96 MIREPLAYRAMREADDATA96)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA97 <== MIREPLAYRAMREADDATA97 MIREPLAYRAMREADDATA97)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA98 <== MIREPLAYRAMREADDATA98 MIREPLAYRAMREADDATA98)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA99 <== MIREPLAYRAMREADDATA99 MIREPLAYRAMREADDATA99)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA100 <== MIREPLAYRAMREADDATA100 MIREPLAYRAMREADDATA100)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA101 <== MIREPLAYRAMREADDATA101 MIREPLAYRAMREADDATA101)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA102 <== MIREPLAYRAMREADDATA102 MIREPLAYRAMREADDATA102)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA103 <== MIREPLAYRAMREADDATA103 MIREPLAYRAMREADDATA103)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA104 <== MIREPLAYRAMREADDATA104 MIREPLAYRAMREADDATA104)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA105 <== MIREPLAYRAMREADDATA105 MIREPLAYRAMREADDATA105)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA106 <== MIREPLAYRAMREADDATA106 MIREPLAYRAMREADDATA106)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA107 <== MIREPLAYRAMREADDATA107 MIREPLAYRAMREADDATA107)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA108 <== MIREPLAYRAMREADDATA108 MIREPLAYRAMREADDATA108)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA109 <== MIREPLAYRAMREADDATA109 MIREPLAYRAMREADDATA109)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA110 <== MIREPLAYRAMREADDATA110 MIREPLAYRAMREADDATA110)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA111 <== MIREPLAYRAMREADDATA111 MIREPLAYRAMREADDATA111)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA112 <== MIREPLAYRAMREADDATA112 MIREPLAYRAMREADDATA112)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA113 <== MIREPLAYRAMREADDATA113 MIREPLAYRAMREADDATA113)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA114 <== MIREPLAYRAMREADDATA114 MIREPLAYRAMREADDATA114)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA115 <== MIREPLAYRAMREADDATA115 MIREPLAYRAMREADDATA115)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA116 <== MIREPLAYRAMREADDATA116 MIREPLAYRAMREADDATA116)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA117 <== MIREPLAYRAMREADDATA117 MIREPLAYRAMREADDATA117)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA118 <== MIREPLAYRAMREADDATA118 MIREPLAYRAMREADDATA118)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA119 <== MIREPLAYRAMREADDATA119 MIREPLAYRAMREADDATA119)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA120 <== MIREPLAYRAMREADDATA120 MIREPLAYRAMREADDATA120)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA121 <== MIREPLAYRAMREADDATA121 MIREPLAYRAMREADDATA121)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA122 <== MIREPLAYRAMREADDATA122 MIREPLAYRAMREADDATA122)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA123 <== MIREPLAYRAMREADDATA123 MIREPLAYRAMREADDATA123)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA124 <== MIREPLAYRAMREADDATA124 MIREPLAYRAMREADDATA124)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA125 <== MIREPLAYRAMREADDATA125 MIREPLAYRAMREADDATA125)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA126 <== MIREPLAYRAMREADDATA126 MIREPLAYRAMREADDATA126)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA127 <== MIREPLAYRAMREADDATA127 MIREPLAYRAMREADDATA127)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA128 <== MIREPLAYRAMREADDATA128 MIREPLAYRAMREADDATA128)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA129 <== MIREPLAYRAMREADDATA129 MIREPLAYRAMREADDATA129)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA130 <== MIREPLAYRAMREADDATA130 MIREPLAYRAMREADDATA130)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA131 <== MIREPLAYRAMREADDATA131 MIREPLAYRAMREADDATA131)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA132 <== MIREPLAYRAMREADDATA132 MIREPLAYRAMREADDATA132)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA133 <== MIREPLAYRAMREADDATA133 MIREPLAYRAMREADDATA133)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA134 <== MIREPLAYRAMREADDATA134 MIREPLAYRAMREADDATA134)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA135 <== MIREPLAYRAMREADDATA135 MIREPLAYRAMREADDATA135)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA136 <== MIREPLAYRAMREADDATA136 MIREPLAYRAMREADDATA136)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA137 <== MIREPLAYRAMREADDATA137 MIREPLAYRAMREADDATA137)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA138 <== MIREPLAYRAMREADDATA138 MIREPLAYRAMREADDATA138)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA139 <== MIREPLAYRAMREADDATA139 MIREPLAYRAMREADDATA139)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA140 <== MIREPLAYRAMREADDATA140 MIREPLAYRAMREADDATA140)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA141 <== MIREPLAYRAMREADDATA141 MIREPLAYRAMREADDATA141)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA142 <== MIREPLAYRAMREADDATA142 MIREPLAYRAMREADDATA142)
			(conn PCIE_3_0 MIREPLAYRAMREADDATA143 <== MIREPLAYRAMREADDATA143 MIREPLAYRAMREADDATA143)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA0 <== MIREQUESTRAMREADDATA0 MIREQUESTRAMREADDATA0)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA1 <== MIREQUESTRAMREADDATA1 MIREQUESTRAMREADDATA1)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA2 <== MIREQUESTRAMREADDATA2 MIREQUESTRAMREADDATA2)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA3 <== MIREQUESTRAMREADDATA3 MIREQUESTRAMREADDATA3)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA4 <== MIREQUESTRAMREADDATA4 MIREQUESTRAMREADDATA4)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA5 <== MIREQUESTRAMREADDATA5 MIREQUESTRAMREADDATA5)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA6 <== MIREQUESTRAMREADDATA6 MIREQUESTRAMREADDATA6)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA7 <== MIREQUESTRAMREADDATA7 MIREQUESTRAMREADDATA7)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA8 <== MIREQUESTRAMREADDATA8 MIREQUESTRAMREADDATA8)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA9 <== MIREQUESTRAMREADDATA9 MIREQUESTRAMREADDATA9)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA10 <== MIREQUESTRAMREADDATA10 MIREQUESTRAMREADDATA10)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA11 <== MIREQUESTRAMREADDATA11 MIREQUESTRAMREADDATA11)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA12 <== MIREQUESTRAMREADDATA12 MIREQUESTRAMREADDATA12)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA13 <== MIREQUESTRAMREADDATA13 MIREQUESTRAMREADDATA13)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA14 <== MIREQUESTRAMREADDATA14 MIREQUESTRAMREADDATA14)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA15 <== MIREQUESTRAMREADDATA15 MIREQUESTRAMREADDATA15)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA16 <== MIREQUESTRAMREADDATA16 MIREQUESTRAMREADDATA16)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA17 <== MIREQUESTRAMREADDATA17 MIREQUESTRAMREADDATA17)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA18 <== MIREQUESTRAMREADDATA18 MIREQUESTRAMREADDATA18)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA19 <== MIREQUESTRAMREADDATA19 MIREQUESTRAMREADDATA19)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA20 <== MIREQUESTRAMREADDATA20 MIREQUESTRAMREADDATA20)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA21 <== MIREQUESTRAMREADDATA21 MIREQUESTRAMREADDATA21)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA22 <== MIREQUESTRAMREADDATA22 MIREQUESTRAMREADDATA22)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA23 <== MIREQUESTRAMREADDATA23 MIREQUESTRAMREADDATA23)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA24 <== MIREQUESTRAMREADDATA24 MIREQUESTRAMREADDATA24)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA25 <== MIREQUESTRAMREADDATA25 MIREQUESTRAMREADDATA25)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA26 <== MIREQUESTRAMREADDATA26 MIREQUESTRAMREADDATA26)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA27 <== MIREQUESTRAMREADDATA27 MIREQUESTRAMREADDATA27)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA28 <== MIREQUESTRAMREADDATA28 MIREQUESTRAMREADDATA28)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA29 <== MIREQUESTRAMREADDATA29 MIREQUESTRAMREADDATA29)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA30 <== MIREQUESTRAMREADDATA30 MIREQUESTRAMREADDATA30)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA31 <== MIREQUESTRAMREADDATA31 MIREQUESTRAMREADDATA31)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA32 <== MIREQUESTRAMREADDATA32 MIREQUESTRAMREADDATA32)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA33 <== MIREQUESTRAMREADDATA33 MIREQUESTRAMREADDATA33)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA34 <== MIREQUESTRAMREADDATA34 MIREQUESTRAMREADDATA34)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA35 <== MIREQUESTRAMREADDATA35 MIREQUESTRAMREADDATA35)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA36 <== MIREQUESTRAMREADDATA36 MIREQUESTRAMREADDATA36)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA37 <== MIREQUESTRAMREADDATA37 MIREQUESTRAMREADDATA37)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA38 <== MIREQUESTRAMREADDATA38 MIREQUESTRAMREADDATA38)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA39 <== MIREQUESTRAMREADDATA39 MIREQUESTRAMREADDATA39)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA40 <== MIREQUESTRAMREADDATA40 MIREQUESTRAMREADDATA40)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA41 <== MIREQUESTRAMREADDATA41 MIREQUESTRAMREADDATA41)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA42 <== MIREQUESTRAMREADDATA42 MIREQUESTRAMREADDATA42)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA43 <== MIREQUESTRAMREADDATA43 MIREQUESTRAMREADDATA43)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA44 <== MIREQUESTRAMREADDATA44 MIREQUESTRAMREADDATA44)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA45 <== MIREQUESTRAMREADDATA45 MIREQUESTRAMREADDATA45)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA46 <== MIREQUESTRAMREADDATA46 MIREQUESTRAMREADDATA46)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA47 <== MIREQUESTRAMREADDATA47 MIREQUESTRAMREADDATA47)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA48 <== MIREQUESTRAMREADDATA48 MIREQUESTRAMREADDATA48)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA49 <== MIREQUESTRAMREADDATA49 MIREQUESTRAMREADDATA49)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA50 <== MIREQUESTRAMREADDATA50 MIREQUESTRAMREADDATA50)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA51 <== MIREQUESTRAMREADDATA51 MIREQUESTRAMREADDATA51)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA52 <== MIREQUESTRAMREADDATA52 MIREQUESTRAMREADDATA52)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA53 <== MIREQUESTRAMREADDATA53 MIREQUESTRAMREADDATA53)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA54 <== MIREQUESTRAMREADDATA54 MIREQUESTRAMREADDATA54)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA55 <== MIREQUESTRAMREADDATA55 MIREQUESTRAMREADDATA55)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA56 <== MIREQUESTRAMREADDATA56 MIREQUESTRAMREADDATA56)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA57 <== MIREQUESTRAMREADDATA57 MIREQUESTRAMREADDATA57)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA58 <== MIREQUESTRAMREADDATA58 MIREQUESTRAMREADDATA58)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA59 <== MIREQUESTRAMREADDATA59 MIREQUESTRAMREADDATA59)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA60 <== MIREQUESTRAMREADDATA60 MIREQUESTRAMREADDATA60)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA61 <== MIREQUESTRAMREADDATA61 MIREQUESTRAMREADDATA61)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA62 <== MIREQUESTRAMREADDATA62 MIREQUESTRAMREADDATA62)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA63 <== MIREQUESTRAMREADDATA63 MIREQUESTRAMREADDATA63)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA64 <== MIREQUESTRAMREADDATA64 MIREQUESTRAMREADDATA64)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA65 <== MIREQUESTRAMREADDATA65 MIREQUESTRAMREADDATA65)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA66 <== MIREQUESTRAMREADDATA66 MIREQUESTRAMREADDATA66)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA67 <== MIREQUESTRAMREADDATA67 MIREQUESTRAMREADDATA67)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA68 <== MIREQUESTRAMREADDATA68 MIREQUESTRAMREADDATA68)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA69 <== MIREQUESTRAMREADDATA69 MIREQUESTRAMREADDATA69)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA70 <== MIREQUESTRAMREADDATA70 MIREQUESTRAMREADDATA70)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA71 <== MIREQUESTRAMREADDATA71 MIREQUESTRAMREADDATA71)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA72 <== MIREQUESTRAMREADDATA72 MIREQUESTRAMREADDATA72)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA73 <== MIREQUESTRAMREADDATA73 MIREQUESTRAMREADDATA73)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA74 <== MIREQUESTRAMREADDATA74 MIREQUESTRAMREADDATA74)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA75 <== MIREQUESTRAMREADDATA75 MIREQUESTRAMREADDATA75)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA76 <== MIREQUESTRAMREADDATA76 MIREQUESTRAMREADDATA76)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA77 <== MIREQUESTRAMREADDATA77 MIREQUESTRAMREADDATA77)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA78 <== MIREQUESTRAMREADDATA78 MIREQUESTRAMREADDATA78)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA79 <== MIREQUESTRAMREADDATA79 MIREQUESTRAMREADDATA79)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA80 <== MIREQUESTRAMREADDATA80 MIREQUESTRAMREADDATA80)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA81 <== MIREQUESTRAMREADDATA81 MIREQUESTRAMREADDATA81)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA82 <== MIREQUESTRAMREADDATA82 MIREQUESTRAMREADDATA82)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA83 <== MIREQUESTRAMREADDATA83 MIREQUESTRAMREADDATA83)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA84 <== MIREQUESTRAMREADDATA84 MIREQUESTRAMREADDATA84)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA85 <== MIREQUESTRAMREADDATA85 MIREQUESTRAMREADDATA85)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA86 <== MIREQUESTRAMREADDATA86 MIREQUESTRAMREADDATA86)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA87 <== MIREQUESTRAMREADDATA87 MIREQUESTRAMREADDATA87)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA88 <== MIREQUESTRAMREADDATA88 MIREQUESTRAMREADDATA88)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA89 <== MIREQUESTRAMREADDATA89 MIREQUESTRAMREADDATA89)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA90 <== MIREQUESTRAMREADDATA90 MIREQUESTRAMREADDATA90)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA91 <== MIREQUESTRAMREADDATA91 MIREQUESTRAMREADDATA91)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA92 <== MIREQUESTRAMREADDATA92 MIREQUESTRAMREADDATA92)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA93 <== MIREQUESTRAMREADDATA93 MIREQUESTRAMREADDATA93)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA94 <== MIREQUESTRAMREADDATA94 MIREQUESTRAMREADDATA94)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA95 <== MIREQUESTRAMREADDATA95 MIREQUESTRAMREADDATA95)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA96 <== MIREQUESTRAMREADDATA96 MIREQUESTRAMREADDATA96)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA97 <== MIREQUESTRAMREADDATA97 MIREQUESTRAMREADDATA97)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA98 <== MIREQUESTRAMREADDATA98 MIREQUESTRAMREADDATA98)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA99 <== MIREQUESTRAMREADDATA99 MIREQUESTRAMREADDATA99)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA100 <== MIREQUESTRAMREADDATA100 MIREQUESTRAMREADDATA100)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA101 <== MIREQUESTRAMREADDATA101 MIREQUESTRAMREADDATA101)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA102 <== MIREQUESTRAMREADDATA102 MIREQUESTRAMREADDATA102)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA103 <== MIREQUESTRAMREADDATA103 MIREQUESTRAMREADDATA103)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA104 <== MIREQUESTRAMREADDATA104 MIREQUESTRAMREADDATA104)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA105 <== MIREQUESTRAMREADDATA105 MIREQUESTRAMREADDATA105)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA106 <== MIREQUESTRAMREADDATA106 MIREQUESTRAMREADDATA106)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA107 <== MIREQUESTRAMREADDATA107 MIREQUESTRAMREADDATA107)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA108 <== MIREQUESTRAMREADDATA108 MIREQUESTRAMREADDATA108)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA109 <== MIREQUESTRAMREADDATA109 MIREQUESTRAMREADDATA109)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA110 <== MIREQUESTRAMREADDATA110 MIREQUESTRAMREADDATA110)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA111 <== MIREQUESTRAMREADDATA111 MIREQUESTRAMREADDATA111)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA112 <== MIREQUESTRAMREADDATA112 MIREQUESTRAMREADDATA112)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA113 <== MIREQUESTRAMREADDATA113 MIREQUESTRAMREADDATA113)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA114 <== MIREQUESTRAMREADDATA114 MIREQUESTRAMREADDATA114)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA115 <== MIREQUESTRAMREADDATA115 MIREQUESTRAMREADDATA115)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA116 <== MIREQUESTRAMREADDATA116 MIREQUESTRAMREADDATA116)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA117 <== MIREQUESTRAMREADDATA117 MIREQUESTRAMREADDATA117)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA118 <== MIREQUESTRAMREADDATA118 MIREQUESTRAMREADDATA118)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA119 <== MIREQUESTRAMREADDATA119 MIREQUESTRAMREADDATA119)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA120 <== MIREQUESTRAMREADDATA120 MIREQUESTRAMREADDATA120)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA121 <== MIREQUESTRAMREADDATA121 MIREQUESTRAMREADDATA121)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA122 <== MIREQUESTRAMREADDATA122 MIREQUESTRAMREADDATA122)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA123 <== MIREQUESTRAMREADDATA123 MIREQUESTRAMREADDATA123)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA124 <== MIREQUESTRAMREADDATA124 MIREQUESTRAMREADDATA124)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA125 <== MIREQUESTRAMREADDATA125 MIREQUESTRAMREADDATA125)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA126 <== MIREQUESTRAMREADDATA126 MIREQUESTRAMREADDATA126)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA127 <== MIREQUESTRAMREADDATA127 MIREQUESTRAMREADDATA127)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA128 <== MIREQUESTRAMREADDATA128 MIREQUESTRAMREADDATA128)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA129 <== MIREQUESTRAMREADDATA129 MIREQUESTRAMREADDATA129)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA130 <== MIREQUESTRAMREADDATA130 MIREQUESTRAMREADDATA130)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA131 <== MIREQUESTRAMREADDATA131 MIREQUESTRAMREADDATA131)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA132 <== MIREQUESTRAMREADDATA132 MIREQUESTRAMREADDATA132)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA133 <== MIREQUESTRAMREADDATA133 MIREQUESTRAMREADDATA133)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA134 <== MIREQUESTRAMREADDATA134 MIREQUESTRAMREADDATA134)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA135 <== MIREQUESTRAMREADDATA135 MIREQUESTRAMREADDATA135)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA136 <== MIREQUESTRAMREADDATA136 MIREQUESTRAMREADDATA136)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA137 <== MIREQUESTRAMREADDATA137 MIREQUESTRAMREADDATA137)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA138 <== MIREQUESTRAMREADDATA138 MIREQUESTRAMREADDATA138)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA139 <== MIREQUESTRAMREADDATA139 MIREQUESTRAMREADDATA139)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA140 <== MIREQUESTRAMREADDATA140 MIREQUESTRAMREADDATA140)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA141 <== MIREQUESTRAMREADDATA141 MIREQUESTRAMREADDATA141)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA142 <== MIREQUESTRAMREADDATA142 MIREQUESTRAMREADDATA142)
			(conn PCIE_3_0 MIREQUESTRAMREADDATA143 <== MIREQUESTRAMREADDATA143 MIREQUESTRAMREADDATA143)
			(conn PCIE_3_0 PCIECQNPREQ <== PCIECQNPREQ PCIECQNPREQ)
			(conn PCIE_3_0 PIPECLK <== PIPECLK PIPECLK)
			(conn PCIE_3_0 PIPEEQFS0 <== PIPEEQFS0 PIPEEQFS0)
			(conn PCIE_3_0 PIPEEQFS1 <== PIPEEQFS1 PIPEEQFS1)
			(conn PCIE_3_0 PIPEEQFS2 <== PIPEEQFS2 PIPEEQFS2)
			(conn PCIE_3_0 PIPEEQFS3 <== PIPEEQFS3 PIPEEQFS3)
			(conn PCIE_3_0 PIPEEQFS4 <== PIPEEQFS4 PIPEEQFS4)
			(conn PCIE_3_0 PIPEEQFS5 <== PIPEEQFS5 PIPEEQFS5)
			(conn PCIE_3_0 PIPEEQLF0 <== PIPEEQLF0 PIPEEQLF0)
			(conn PCIE_3_0 PIPEEQLF1 <== PIPEEQLF1 PIPEEQLF1)
			(conn PCIE_3_0 PIPEEQLF2 <== PIPEEQLF2 PIPEEQLF2)
			(conn PCIE_3_0 PIPEEQLF3 <== PIPEEQLF3 PIPEEQLF3)
			(conn PCIE_3_0 PIPEEQLF4 <== PIPEEQLF4 PIPEEQLF4)
			(conn PCIE_3_0 PIPEEQLF5 <== PIPEEQLF5 PIPEEQLF5)
			(conn PCIE_3_0 PIPERESETN <== PIPERESETN PIPERESETN)
			(conn PCIE_3_0 PIPERX0CHARISK0 <== PIPERX0CHARISK0 PIPERX0CHARISK0)
			(conn PCIE_3_0 PIPERX0CHARISK1 <== PIPERX0CHARISK1 PIPERX0CHARISK1)
			(conn PCIE_3_0 PIPERX0DATAVALID <== PIPERX0DATAVALID PIPERX0DATAVALID)
			(conn PCIE_3_0 PIPERX0DATA0 <== PIPERX0DATA0 PIPERX0DATA0)
			(conn PCIE_3_0 PIPERX0DATA1 <== PIPERX0DATA1 PIPERX0DATA1)
			(conn PCIE_3_0 PIPERX0DATA2 <== PIPERX0DATA2 PIPERX0DATA2)
			(conn PCIE_3_0 PIPERX0DATA3 <== PIPERX0DATA3 PIPERX0DATA3)
			(conn PCIE_3_0 PIPERX0DATA4 <== PIPERX0DATA4 PIPERX0DATA4)
			(conn PCIE_3_0 PIPERX0DATA5 <== PIPERX0DATA5 PIPERX0DATA5)
			(conn PCIE_3_0 PIPERX0DATA6 <== PIPERX0DATA6 PIPERX0DATA6)
			(conn PCIE_3_0 PIPERX0DATA7 <== PIPERX0DATA7 PIPERX0DATA7)
			(conn PCIE_3_0 PIPERX0DATA8 <== PIPERX0DATA8 PIPERX0DATA8)
			(conn PCIE_3_0 PIPERX0DATA9 <== PIPERX0DATA9 PIPERX0DATA9)
			(conn PCIE_3_0 PIPERX0DATA10 <== PIPERX0DATA10 PIPERX0DATA10)
			(conn PCIE_3_0 PIPERX0DATA11 <== PIPERX0DATA11 PIPERX0DATA11)
			(conn PCIE_3_0 PIPERX0DATA12 <== PIPERX0DATA12 PIPERX0DATA12)
			(conn PCIE_3_0 PIPERX0DATA13 <== PIPERX0DATA13 PIPERX0DATA13)
			(conn PCIE_3_0 PIPERX0DATA14 <== PIPERX0DATA14 PIPERX0DATA14)
			(conn PCIE_3_0 PIPERX0DATA15 <== PIPERX0DATA15 PIPERX0DATA15)
			(conn PCIE_3_0 PIPERX0DATA16 <== PIPERX0DATA16 PIPERX0DATA16)
			(conn PCIE_3_0 PIPERX0DATA17 <== PIPERX0DATA17 PIPERX0DATA17)
			(conn PCIE_3_0 PIPERX0DATA18 <== PIPERX0DATA18 PIPERX0DATA18)
			(conn PCIE_3_0 PIPERX0DATA19 <== PIPERX0DATA19 PIPERX0DATA19)
			(conn PCIE_3_0 PIPERX0DATA20 <== PIPERX0DATA20 PIPERX0DATA20)
			(conn PCIE_3_0 PIPERX0DATA21 <== PIPERX0DATA21 PIPERX0DATA21)
			(conn PCIE_3_0 PIPERX0DATA22 <== PIPERX0DATA22 PIPERX0DATA22)
			(conn PCIE_3_0 PIPERX0DATA23 <== PIPERX0DATA23 PIPERX0DATA23)
			(conn PCIE_3_0 PIPERX0DATA24 <== PIPERX0DATA24 PIPERX0DATA24)
			(conn PCIE_3_0 PIPERX0DATA25 <== PIPERX0DATA25 PIPERX0DATA25)
			(conn PCIE_3_0 PIPERX0DATA26 <== PIPERX0DATA26 PIPERX0DATA26)
			(conn PCIE_3_0 PIPERX0DATA27 <== PIPERX0DATA27 PIPERX0DATA27)
			(conn PCIE_3_0 PIPERX0DATA28 <== PIPERX0DATA28 PIPERX0DATA28)
			(conn PCIE_3_0 PIPERX0DATA29 <== PIPERX0DATA29 PIPERX0DATA29)
			(conn PCIE_3_0 PIPERX0DATA30 <== PIPERX0DATA30 PIPERX0DATA30)
			(conn PCIE_3_0 PIPERX0DATA31 <== PIPERX0DATA31 PIPERX0DATA31)
			(conn PCIE_3_0 PIPERX0ELECIDLE <== PIPERX0ELECIDLE PIPERX0ELECIDLE)
			(conn PCIE_3_0 PIPERX0EQDONE <== PIPERX0EQDONE PIPERX0EQDONE)
			(conn PCIE_3_0 PIPERX0EQLPADAPTDONE <== PIPERX0EQLPADAPTDONE PIPERX0EQLPADAPTDONE)
			(conn PCIE_3_0 PIPERX0EQLPLFFSSEL <== PIPERX0EQLPLFFSSEL PIPERX0EQLPLFFSSEL)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET0 <== PIPERX0EQLPNEWTXCOEFFORPRESET0 PIPERX0EQLPNEWTXCOEFFORPRESET0)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET1 <== PIPERX0EQLPNEWTXCOEFFORPRESET1 PIPERX0EQLPNEWTXCOEFFORPRESET1)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET2 <== PIPERX0EQLPNEWTXCOEFFORPRESET2 PIPERX0EQLPNEWTXCOEFFORPRESET2)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET3 <== PIPERX0EQLPNEWTXCOEFFORPRESET3 PIPERX0EQLPNEWTXCOEFFORPRESET3)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET4 <== PIPERX0EQLPNEWTXCOEFFORPRESET4 PIPERX0EQLPNEWTXCOEFFORPRESET4)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET5 <== PIPERX0EQLPNEWTXCOEFFORPRESET5 PIPERX0EQLPNEWTXCOEFFORPRESET5)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET6 <== PIPERX0EQLPNEWTXCOEFFORPRESET6 PIPERX0EQLPNEWTXCOEFFORPRESET6)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET7 <== PIPERX0EQLPNEWTXCOEFFORPRESET7 PIPERX0EQLPNEWTXCOEFFORPRESET7)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET8 <== PIPERX0EQLPNEWTXCOEFFORPRESET8 PIPERX0EQLPNEWTXCOEFFORPRESET8)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET9 <== PIPERX0EQLPNEWTXCOEFFORPRESET9 PIPERX0EQLPNEWTXCOEFFORPRESET9)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET10 <== PIPERX0EQLPNEWTXCOEFFORPRESET10 PIPERX0EQLPNEWTXCOEFFORPRESET10)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET11 <== PIPERX0EQLPNEWTXCOEFFORPRESET11 PIPERX0EQLPNEWTXCOEFFORPRESET11)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET12 <== PIPERX0EQLPNEWTXCOEFFORPRESET12 PIPERX0EQLPNEWTXCOEFFORPRESET12)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET13 <== PIPERX0EQLPNEWTXCOEFFORPRESET13 PIPERX0EQLPNEWTXCOEFFORPRESET13)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET14 <== PIPERX0EQLPNEWTXCOEFFORPRESET14 PIPERX0EQLPNEWTXCOEFFORPRESET14)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET15 <== PIPERX0EQLPNEWTXCOEFFORPRESET15 PIPERX0EQLPNEWTXCOEFFORPRESET15)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET16 <== PIPERX0EQLPNEWTXCOEFFORPRESET16 PIPERX0EQLPNEWTXCOEFFORPRESET16)
			(conn PCIE_3_0 PIPERX0EQLPNEWTXCOEFFORPRESET17 <== PIPERX0EQLPNEWTXCOEFFORPRESET17 PIPERX0EQLPNEWTXCOEFFORPRESET17)
			(conn PCIE_3_0 PIPERX0PHYSTATUS <== PIPERX0PHYSTATUS PIPERX0PHYSTATUS)
			(conn PCIE_3_0 PIPERX0STARTBLOCK <== PIPERX0STARTBLOCK PIPERX0STARTBLOCK)
			(conn PCIE_3_0 PIPERX0STATUS0 <== PIPERX0STATUS0 PIPERX0STATUS0)
			(conn PCIE_3_0 PIPERX0STATUS1 <== PIPERX0STATUS1 PIPERX0STATUS1)
			(conn PCIE_3_0 PIPERX0STATUS2 <== PIPERX0STATUS2 PIPERX0STATUS2)
			(conn PCIE_3_0 PIPERX0SYNCHEADER0 <== PIPERX0SYNCHEADER0 PIPERX0SYNCHEADER0)
			(conn PCIE_3_0 PIPERX0SYNCHEADER1 <== PIPERX0SYNCHEADER1 PIPERX0SYNCHEADER1)
			(conn PCIE_3_0 PIPERX0VALID <== PIPERX0VALID PIPERX0VALID)
			(conn PCIE_3_0 PIPERX1CHARISK0 <== PIPERX1CHARISK0 PIPERX1CHARISK0)
			(conn PCIE_3_0 PIPERX1CHARISK1 <== PIPERX1CHARISK1 PIPERX1CHARISK1)
			(conn PCIE_3_0 PIPERX1DATAVALID <== PIPERX1DATAVALID PIPERX1DATAVALID)
			(conn PCIE_3_0 PIPERX1DATA0 <== PIPERX1DATA0 PIPERX1DATA0)
			(conn PCIE_3_0 PIPERX1DATA1 <== PIPERX1DATA1 PIPERX1DATA1)
			(conn PCIE_3_0 PIPERX1DATA2 <== PIPERX1DATA2 PIPERX1DATA2)
			(conn PCIE_3_0 PIPERX1DATA3 <== PIPERX1DATA3 PIPERX1DATA3)
			(conn PCIE_3_0 PIPERX1DATA4 <== PIPERX1DATA4 PIPERX1DATA4)
			(conn PCIE_3_0 PIPERX1DATA5 <== PIPERX1DATA5 PIPERX1DATA5)
			(conn PCIE_3_0 PIPERX1DATA6 <== PIPERX1DATA6 PIPERX1DATA6)
			(conn PCIE_3_0 PIPERX1DATA7 <== PIPERX1DATA7 PIPERX1DATA7)
			(conn PCIE_3_0 PIPERX1DATA8 <== PIPERX1DATA8 PIPERX1DATA8)
			(conn PCIE_3_0 PIPERX1DATA9 <== PIPERX1DATA9 PIPERX1DATA9)
			(conn PCIE_3_0 PIPERX1DATA10 <== PIPERX1DATA10 PIPERX1DATA10)
			(conn PCIE_3_0 PIPERX1DATA11 <== PIPERX1DATA11 PIPERX1DATA11)
			(conn PCIE_3_0 PIPERX1DATA12 <== PIPERX1DATA12 PIPERX1DATA12)
			(conn PCIE_3_0 PIPERX1DATA13 <== PIPERX1DATA13 PIPERX1DATA13)
			(conn PCIE_3_0 PIPERX1DATA14 <== PIPERX1DATA14 PIPERX1DATA14)
			(conn PCIE_3_0 PIPERX1DATA15 <== PIPERX1DATA15 PIPERX1DATA15)
			(conn PCIE_3_0 PIPERX1DATA16 <== PIPERX1DATA16 PIPERX1DATA16)
			(conn PCIE_3_0 PIPERX1DATA17 <== PIPERX1DATA17 PIPERX1DATA17)
			(conn PCIE_3_0 PIPERX1DATA18 <== PIPERX1DATA18 PIPERX1DATA18)
			(conn PCIE_3_0 PIPERX1DATA19 <== PIPERX1DATA19 PIPERX1DATA19)
			(conn PCIE_3_0 PIPERX1DATA20 <== PIPERX1DATA20 PIPERX1DATA20)
			(conn PCIE_3_0 PIPERX1DATA21 <== PIPERX1DATA21 PIPERX1DATA21)
			(conn PCIE_3_0 PIPERX1DATA22 <== PIPERX1DATA22 PIPERX1DATA22)
			(conn PCIE_3_0 PIPERX1DATA23 <== PIPERX1DATA23 PIPERX1DATA23)
			(conn PCIE_3_0 PIPERX1DATA24 <== PIPERX1DATA24 PIPERX1DATA24)
			(conn PCIE_3_0 PIPERX1DATA25 <== PIPERX1DATA25 PIPERX1DATA25)
			(conn PCIE_3_0 PIPERX1DATA26 <== PIPERX1DATA26 PIPERX1DATA26)
			(conn PCIE_3_0 PIPERX1DATA27 <== PIPERX1DATA27 PIPERX1DATA27)
			(conn PCIE_3_0 PIPERX1DATA28 <== PIPERX1DATA28 PIPERX1DATA28)
			(conn PCIE_3_0 PIPERX1DATA29 <== PIPERX1DATA29 PIPERX1DATA29)
			(conn PCIE_3_0 PIPERX1DATA30 <== PIPERX1DATA30 PIPERX1DATA30)
			(conn PCIE_3_0 PIPERX1DATA31 <== PIPERX1DATA31 PIPERX1DATA31)
			(conn PCIE_3_0 PIPERX1ELECIDLE <== PIPERX1ELECIDLE PIPERX1ELECIDLE)
			(conn PCIE_3_0 PIPERX1EQDONE <== PIPERX1EQDONE PIPERX1EQDONE)
			(conn PCIE_3_0 PIPERX1EQLPADAPTDONE <== PIPERX1EQLPADAPTDONE PIPERX1EQLPADAPTDONE)
			(conn PCIE_3_0 PIPERX1EQLPLFFSSEL <== PIPERX1EQLPLFFSSEL PIPERX1EQLPLFFSSEL)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET0 <== PIPERX1EQLPNEWTXCOEFFORPRESET0 PIPERX1EQLPNEWTXCOEFFORPRESET0)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET1 <== PIPERX1EQLPNEWTXCOEFFORPRESET1 PIPERX1EQLPNEWTXCOEFFORPRESET1)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET2 <== PIPERX1EQLPNEWTXCOEFFORPRESET2 PIPERX1EQLPNEWTXCOEFFORPRESET2)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET3 <== PIPERX1EQLPNEWTXCOEFFORPRESET3 PIPERX1EQLPNEWTXCOEFFORPRESET3)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET4 <== PIPERX1EQLPNEWTXCOEFFORPRESET4 PIPERX1EQLPNEWTXCOEFFORPRESET4)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET5 <== PIPERX1EQLPNEWTXCOEFFORPRESET5 PIPERX1EQLPNEWTXCOEFFORPRESET5)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET6 <== PIPERX1EQLPNEWTXCOEFFORPRESET6 PIPERX1EQLPNEWTXCOEFFORPRESET6)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET7 <== PIPERX1EQLPNEWTXCOEFFORPRESET7 PIPERX1EQLPNEWTXCOEFFORPRESET7)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET8 <== PIPERX1EQLPNEWTXCOEFFORPRESET8 PIPERX1EQLPNEWTXCOEFFORPRESET8)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET9 <== PIPERX1EQLPNEWTXCOEFFORPRESET9 PIPERX1EQLPNEWTXCOEFFORPRESET9)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET10 <== PIPERX1EQLPNEWTXCOEFFORPRESET10 PIPERX1EQLPNEWTXCOEFFORPRESET10)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET11 <== PIPERX1EQLPNEWTXCOEFFORPRESET11 PIPERX1EQLPNEWTXCOEFFORPRESET11)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET12 <== PIPERX1EQLPNEWTXCOEFFORPRESET12 PIPERX1EQLPNEWTXCOEFFORPRESET12)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET13 <== PIPERX1EQLPNEWTXCOEFFORPRESET13 PIPERX1EQLPNEWTXCOEFFORPRESET13)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET14 <== PIPERX1EQLPNEWTXCOEFFORPRESET14 PIPERX1EQLPNEWTXCOEFFORPRESET14)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET15 <== PIPERX1EQLPNEWTXCOEFFORPRESET15 PIPERX1EQLPNEWTXCOEFFORPRESET15)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET16 <== PIPERX1EQLPNEWTXCOEFFORPRESET16 PIPERX1EQLPNEWTXCOEFFORPRESET16)
			(conn PCIE_3_0 PIPERX1EQLPNEWTXCOEFFORPRESET17 <== PIPERX1EQLPNEWTXCOEFFORPRESET17 PIPERX1EQLPNEWTXCOEFFORPRESET17)
			(conn PCIE_3_0 PIPERX1PHYSTATUS <== PIPERX1PHYSTATUS PIPERX1PHYSTATUS)
			(conn PCIE_3_0 PIPERX1STARTBLOCK <== PIPERX1STARTBLOCK PIPERX1STARTBLOCK)
			(conn PCIE_3_0 PIPERX1STATUS0 <== PIPERX1STATUS0 PIPERX1STATUS0)
			(conn PCIE_3_0 PIPERX1STATUS1 <== PIPERX1STATUS1 PIPERX1STATUS1)
			(conn PCIE_3_0 PIPERX1STATUS2 <== PIPERX1STATUS2 PIPERX1STATUS2)
			(conn PCIE_3_0 PIPERX1SYNCHEADER0 <== PIPERX1SYNCHEADER0 PIPERX1SYNCHEADER0)
			(conn PCIE_3_0 PIPERX1SYNCHEADER1 <== PIPERX1SYNCHEADER1 PIPERX1SYNCHEADER1)
			(conn PCIE_3_0 PIPERX1VALID <== PIPERX1VALID PIPERX1VALID)
			(conn PCIE_3_0 PIPERX2CHARISK0 <== PIPERX2CHARISK0 PIPERX2CHARISK0)
			(conn PCIE_3_0 PIPERX2CHARISK1 <== PIPERX2CHARISK1 PIPERX2CHARISK1)
			(conn PCIE_3_0 PIPERX2DATAVALID <== PIPERX2DATAVALID PIPERX2DATAVALID)
			(conn PCIE_3_0 PIPERX2DATA0 <== PIPERX2DATA0 PIPERX2DATA0)
			(conn PCIE_3_0 PIPERX2DATA1 <== PIPERX2DATA1 PIPERX2DATA1)
			(conn PCIE_3_0 PIPERX2DATA2 <== PIPERX2DATA2 PIPERX2DATA2)
			(conn PCIE_3_0 PIPERX2DATA3 <== PIPERX2DATA3 PIPERX2DATA3)
			(conn PCIE_3_0 PIPERX2DATA4 <== PIPERX2DATA4 PIPERX2DATA4)
			(conn PCIE_3_0 PIPERX2DATA5 <== PIPERX2DATA5 PIPERX2DATA5)
			(conn PCIE_3_0 PIPERX2DATA6 <== PIPERX2DATA6 PIPERX2DATA6)
			(conn PCIE_3_0 PIPERX2DATA7 <== PIPERX2DATA7 PIPERX2DATA7)
			(conn PCIE_3_0 PIPERX2DATA8 <== PIPERX2DATA8 PIPERX2DATA8)
			(conn PCIE_3_0 PIPERX2DATA9 <== PIPERX2DATA9 PIPERX2DATA9)
			(conn PCIE_3_0 PIPERX2DATA10 <== PIPERX2DATA10 PIPERX2DATA10)
			(conn PCIE_3_0 PIPERX2DATA11 <== PIPERX2DATA11 PIPERX2DATA11)
			(conn PCIE_3_0 PIPERX2DATA12 <== PIPERX2DATA12 PIPERX2DATA12)
			(conn PCIE_3_0 PIPERX2DATA13 <== PIPERX2DATA13 PIPERX2DATA13)
			(conn PCIE_3_0 PIPERX2DATA14 <== PIPERX2DATA14 PIPERX2DATA14)
			(conn PCIE_3_0 PIPERX2DATA15 <== PIPERX2DATA15 PIPERX2DATA15)
			(conn PCIE_3_0 PIPERX2DATA16 <== PIPERX2DATA16 PIPERX2DATA16)
			(conn PCIE_3_0 PIPERX2DATA17 <== PIPERX2DATA17 PIPERX2DATA17)
			(conn PCIE_3_0 PIPERX2DATA18 <== PIPERX2DATA18 PIPERX2DATA18)
			(conn PCIE_3_0 PIPERX2DATA19 <== PIPERX2DATA19 PIPERX2DATA19)
			(conn PCIE_3_0 PIPERX2DATA20 <== PIPERX2DATA20 PIPERX2DATA20)
			(conn PCIE_3_0 PIPERX2DATA21 <== PIPERX2DATA21 PIPERX2DATA21)
			(conn PCIE_3_0 PIPERX2DATA22 <== PIPERX2DATA22 PIPERX2DATA22)
			(conn PCIE_3_0 PIPERX2DATA23 <== PIPERX2DATA23 PIPERX2DATA23)
			(conn PCIE_3_0 PIPERX2DATA24 <== PIPERX2DATA24 PIPERX2DATA24)
			(conn PCIE_3_0 PIPERX2DATA25 <== PIPERX2DATA25 PIPERX2DATA25)
			(conn PCIE_3_0 PIPERX2DATA26 <== PIPERX2DATA26 PIPERX2DATA26)
			(conn PCIE_3_0 PIPERX2DATA27 <== PIPERX2DATA27 PIPERX2DATA27)
			(conn PCIE_3_0 PIPERX2DATA28 <== PIPERX2DATA28 PIPERX2DATA28)
			(conn PCIE_3_0 PIPERX2DATA29 <== PIPERX2DATA29 PIPERX2DATA29)
			(conn PCIE_3_0 PIPERX2DATA30 <== PIPERX2DATA30 PIPERX2DATA30)
			(conn PCIE_3_0 PIPERX2DATA31 <== PIPERX2DATA31 PIPERX2DATA31)
			(conn PCIE_3_0 PIPERX2ELECIDLE <== PIPERX2ELECIDLE PIPERX2ELECIDLE)
			(conn PCIE_3_0 PIPERX2EQDONE <== PIPERX2EQDONE PIPERX2EQDONE)
			(conn PCIE_3_0 PIPERX2EQLPADAPTDONE <== PIPERX2EQLPADAPTDONE PIPERX2EQLPADAPTDONE)
			(conn PCIE_3_0 PIPERX2EQLPLFFSSEL <== PIPERX2EQLPLFFSSEL PIPERX2EQLPLFFSSEL)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET0 <== PIPERX2EQLPNEWTXCOEFFORPRESET0 PIPERX2EQLPNEWTXCOEFFORPRESET0)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET1 <== PIPERX2EQLPNEWTXCOEFFORPRESET1 PIPERX2EQLPNEWTXCOEFFORPRESET1)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET2 <== PIPERX2EQLPNEWTXCOEFFORPRESET2 PIPERX2EQLPNEWTXCOEFFORPRESET2)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET3 <== PIPERX2EQLPNEWTXCOEFFORPRESET3 PIPERX2EQLPNEWTXCOEFFORPRESET3)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET4 <== PIPERX2EQLPNEWTXCOEFFORPRESET4 PIPERX2EQLPNEWTXCOEFFORPRESET4)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET5 <== PIPERX2EQLPNEWTXCOEFFORPRESET5 PIPERX2EQLPNEWTXCOEFFORPRESET5)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET6 <== PIPERX2EQLPNEWTXCOEFFORPRESET6 PIPERX2EQLPNEWTXCOEFFORPRESET6)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET7 <== PIPERX2EQLPNEWTXCOEFFORPRESET7 PIPERX2EQLPNEWTXCOEFFORPRESET7)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET8 <== PIPERX2EQLPNEWTXCOEFFORPRESET8 PIPERX2EQLPNEWTXCOEFFORPRESET8)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET9 <== PIPERX2EQLPNEWTXCOEFFORPRESET9 PIPERX2EQLPNEWTXCOEFFORPRESET9)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET10 <== PIPERX2EQLPNEWTXCOEFFORPRESET10 PIPERX2EQLPNEWTXCOEFFORPRESET10)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET11 <== PIPERX2EQLPNEWTXCOEFFORPRESET11 PIPERX2EQLPNEWTXCOEFFORPRESET11)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET12 <== PIPERX2EQLPNEWTXCOEFFORPRESET12 PIPERX2EQLPNEWTXCOEFFORPRESET12)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET13 <== PIPERX2EQLPNEWTXCOEFFORPRESET13 PIPERX2EQLPNEWTXCOEFFORPRESET13)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET14 <== PIPERX2EQLPNEWTXCOEFFORPRESET14 PIPERX2EQLPNEWTXCOEFFORPRESET14)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET15 <== PIPERX2EQLPNEWTXCOEFFORPRESET15 PIPERX2EQLPNEWTXCOEFFORPRESET15)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET16 <== PIPERX2EQLPNEWTXCOEFFORPRESET16 PIPERX2EQLPNEWTXCOEFFORPRESET16)
			(conn PCIE_3_0 PIPERX2EQLPNEWTXCOEFFORPRESET17 <== PIPERX2EQLPNEWTXCOEFFORPRESET17 PIPERX2EQLPNEWTXCOEFFORPRESET17)
			(conn PCIE_3_0 PIPERX2PHYSTATUS <== PIPERX2PHYSTATUS PIPERX2PHYSTATUS)
			(conn PCIE_3_0 PIPERX2STARTBLOCK <== PIPERX2STARTBLOCK PIPERX2STARTBLOCK)
			(conn PCIE_3_0 PIPERX2STATUS0 <== PIPERX2STATUS0 PIPERX2STATUS0)
			(conn PCIE_3_0 PIPERX2STATUS1 <== PIPERX2STATUS1 PIPERX2STATUS1)
			(conn PCIE_3_0 PIPERX2STATUS2 <== PIPERX2STATUS2 PIPERX2STATUS2)
			(conn PCIE_3_0 PIPERX2SYNCHEADER0 <== PIPERX2SYNCHEADER0 PIPERX2SYNCHEADER0)
			(conn PCIE_3_0 PIPERX2SYNCHEADER1 <== PIPERX2SYNCHEADER1 PIPERX2SYNCHEADER1)
			(conn PCIE_3_0 PIPERX2VALID <== PIPERX2VALID PIPERX2VALID)
			(conn PCIE_3_0 PIPERX3CHARISK0 <== PIPERX3CHARISK0 PIPERX3CHARISK0)
			(conn PCIE_3_0 PIPERX3CHARISK1 <== PIPERX3CHARISK1 PIPERX3CHARISK1)
			(conn PCIE_3_0 PIPERX3DATAVALID <== PIPERX3DATAVALID PIPERX3DATAVALID)
			(conn PCIE_3_0 PIPERX3DATA0 <== PIPERX3DATA0 PIPERX3DATA0)
			(conn PCIE_3_0 PIPERX3DATA1 <== PIPERX3DATA1 PIPERX3DATA1)
			(conn PCIE_3_0 PIPERX3DATA2 <== PIPERX3DATA2 PIPERX3DATA2)
			(conn PCIE_3_0 PIPERX3DATA3 <== PIPERX3DATA3 PIPERX3DATA3)
			(conn PCIE_3_0 PIPERX3DATA4 <== PIPERX3DATA4 PIPERX3DATA4)
			(conn PCIE_3_0 PIPERX3DATA5 <== PIPERX3DATA5 PIPERX3DATA5)
			(conn PCIE_3_0 PIPERX3DATA6 <== PIPERX3DATA6 PIPERX3DATA6)
			(conn PCIE_3_0 PIPERX3DATA7 <== PIPERX3DATA7 PIPERX3DATA7)
			(conn PCIE_3_0 PIPERX3DATA8 <== PIPERX3DATA8 PIPERX3DATA8)
			(conn PCIE_3_0 PIPERX3DATA9 <== PIPERX3DATA9 PIPERX3DATA9)
			(conn PCIE_3_0 PIPERX3DATA10 <== PIPERX3DATA10 PIPERX3DATA10)
			(conn PCIE_3_0 PIPERX3DATA11 <== PIPERX3DATA11 PIPERX3DATA11)
			(conn PCIE_3_0 PIPERX3DATA12 <== PIPERX3DATA12 PIPERX3DATA12)
			(conn PCIE_3_0 PIPERX3DATA13 <== PIPERX3DATA13 PIPERX3DATA13)
			(conn PCIE_3_0 PIPERX3DATA14 <== PIPERX3DATA14 PIPERX3DATA14)
			(conn PCIE_3_0 PIPERX3DATA15 <== PIPERX3DATA15 PIPERX3DATA15)
			(conn PCIE_3_0 PIPERX3DATA16 <== PIPERX3DATA16 PIPERX3DATA16)
			(conn PCIE_3_0 PIPERX3DATA17 <== PIPERX3DATA17 PIPERX3DATA17)
			(conn PCIE_3_0 PIPERX3DATA18 <== PIPERX3DATA18 PIPERX3DATA18)
			(conn PCIE_3_0 PIPERX3DATA19 <== PIPERX3DATA19 PIPERX3DATA19)
			(conn PCIE_3_0 PIPERX3DATA20 <== PIPERX3DATA20 PIPERX3DATA20)
			(conn PCIE_3_0 PIPERX3DATA21 <== PIPERX3DATA21 PIPERX3DATA21)
			(conn PCIE_3_0 PIPERX3DATA22 <== PIPERX3DATA22 PIPERX3DATA22)
			(conn PCIE_3_0 PIPERX3DATA23 <== PIPERX3DATA23 PIPERX3DATA23)
			(conn PCIE_3_0 PIPERX3DATA24 <== PIPERX3DATA24 PIPERX3DATA24)
			(conn PCIE_3_0 PIPERX3DATA25 <== PIPERX3DATA25 PIPERX3DATA25)
			(conn PCIE_3_0 PIPERX3DATA26 <== PIPERX3DATA26 PIPERX3DATA26)
			(conn PCIE_3_0 PIPERX3DATA27 <== PIPERX3DATA27 PIPERX3DATA27)
			(conn PCIE_3_0 PIPERX3DATA28 <== PIPERX3DATA28 PIPERX3DATA28)
			(conn PCIE_3_0 PIPERX3DATA29 <== PIPERX3DATA29 PIPERX3DATA29)
			(conn PCIE_3_0 PIPERX3DATA30 <== PIPERX3DATA30 PIPERX3DATA30)
			(conn PCIE_3_0 PIPERX3DATA31 <== PIPERX3DATA31 PIPERX3DATA31)
			(conn PCIE_3_0 PIPERX3ELECIDLE <== PIPERX3ELECIDLE PIPERX3ELECIDLE)
			(conn PCIE_3_0 PIPERX3EQDONE <== PIPERX3EQDONE PIPERX3EQDONE)
			(conn PCIE_3_0 PIPERX3EQLPADAPTDONE <== PIPERX3EQLPADAPTDONE PIPERX3EQLPADAPTDONE)
			(conn PCIE_3_0 PIPERX3EQLPLFFSSEL <== PIPERX3EQLPLFFSSEL PIPERX3EQLPLFFSSEL)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET0 <== PIPERX3EQLPNEWTXCOEFFORPRESET0 PIPERX3EQLPNEWTXCOEFFORPRESET0)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET1 <== PIPERX3EQLPNEWTXCOEFFORPRESET1 PIPERX3EQLPNEWTXCOEFFORPRESET1)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET2 <== PIPERX3EQLPNEWTXCOEFFORPRESET2 PIPERX3EQLPNEWTXCOEFFORPRESET2)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET3 <== PIPERX3EQLPNEWTXCOEFFORPRESET3 PIPERX3EQLPNEWTXCOEFFORPRESET3)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET4 <== PIPERX3EQLPNEWTXCOEFFORPRESET4 PIPERX3EQLPNEWTXCOEFFORPRESET4)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET5 <== PIPERX3EQLPNEWTXCOEFFORPRESET5 PIPERX3EQLPNEWTXCOEFFORPRESET5)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET6 <== PIPERX3EQLPNEWTXCOEFFORPRESET6 PIPERX3EQLPNEWTXCOEFFORPRESET6)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET7 <== PIPERX3EQLPNEWTXCOEFFORPRESET7 PIPERX3EQLPNEWTXCOEFFORPRESET7)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET8 <== PIPERX3EQLPNEWTXCOEFFORPRESET8 PIPERX3EQLPNEWTXCOEFFORPRESET8)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET9 <== PIPERX3EQLPNEWTXCOEFFORPRESET9 PIPERX3EQLPNEWTXCOEFFORPRESET9)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET10 <== PIPERX3EQLPNEWTXCOEFFORPRESET10 PIPERX3EQLPNEWTXCOEFFORPRESET10)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET11 <== PIPERX3EQLPNEWTXCOEFFORPRESET11 PIPERX3EQLPNEWTXCOEFFORPRESET11)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET12 <== PIPERX3EQLPNEWTXCOEFFORPRESET12 PIPERX3EQLPNEWTXCOEFFORPRESET12)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET13 <== PIPERX3EQLPNEWTXCOEFFORPRESET13 PIPERX3EQLPNEWTXCOEFFORPRESET13)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET14 <== PIPERX3EQLPNEWTXCOEFFORPRESET14 PIPERX3EQLPNEWTXCOEFFORPRESET14)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET15 <== PIPERX3EQLPNEWTXCOEFFORPRESET15 PIPERX3EQLPNEWTXCOEFFORPRESET15)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET16 <== PIPERX3EQLPNEWTXCOEFFORPRESET16 PIPERX3EQLPNEWTXCOEFFORPRESET16)
			(conn PCIE_3_0 PIPERX3EQLPNEWTXCOEFFORPRESET17 <== PIPERX3EQLPNEWTXCOEFFORPRESET17 PIPERX3EQLPNEWTXCOEFFORPRESET17)
			(conn PCIE_3_0 PIPERX3PHYSTATUS <== PIPERX3PHYSTATUS PIPERX3PHYSTATUS)
			(conn PCIE_3_0 PIPERX3STARTBLOCK <== PIPERX3STARTBLOCK PIPERX3STARTBLOCK)
			(conn PCIE_3_0 PIPERX3STATUS0 <== PIPERX3STATUS0 PIPERX3STATUS0)
			(conn PCIE_3_0 PIPERX3STATUS1 <== PIPERX3STATUS1 PIPERX3STATUS1)
			(conn PCIE_3_0 PIPERX3STATUS2 <== PIPERX3STATUS2 PIPERX3STATUS2)
			(conn PCIE_3_0 PIPERX3SYNCHEADER0 <== PIPERX3SYNCHEADER0 PIPERX3SYNCHEADER0)
			(conn PCIE_3_0 PIPERX3SYNCHEADER1 <== PIPERX3SYNCHEADER1 PIPERX3SYNCHEADER1)
			(conn PCIE_3_0 PIPERX3VALID <== PIPERX3VALID PIPERX3VALID)
			(conn PCIE_3_0 PIPERX4CHARISK0 <== PIPERX4CHARISK0 PIPERX4CHARISK0)
			(conn PCIE_3_0 PIPERX4CHARISK1 <== PIPERX4CHARISK1 PIPERX4CHARISK1)
			(conn PCIE_3_0 PIPERX4DATAVALID <== PIPERX4DATAVALID PIPERX4DATAVALID)
			(conn PCIE_3_0 PIPERX4DATA0 <== PIPERX4DATA0 PIPERX4DATA0)
			(conn PCIE_3_0 PIPERX4DATA1 <== PIPERX4DATA1 PIPERX4DATA1)
			(conn PCIE_3_0 PIPERX4DATA2 <== PIPERX4DATA2 PIPERX4DATA2)
			(conn PCIE_3_0 PIPERX4DATA3 <== PIPERX4DATA3 PIPERX4DATA3)
			(conn PCIE_3_0 PIPERX4DATA4 <== PIPERX4DATA4 PIPERX4DATA4)
			(conn PCIE_3_0 PIPERX4DATA5 <== PIPERX4DATA5 PIPERX4DATA5)
			(conn PCIE_3_0 PIPERX4DATA6 <== PIPERX4DATA6 PIPERX4DATA6)
			(conn PCIE_3_0 PIPERX4DATA7 <== PIPERX4DATA7 PIPERX4DATA7)
			(conn PCIE_3_0 PIPERX4DATA8 <== PIPERX4DATA8 PIPERX4DATA8)
			(conn PCIE_3_0 PIPERX4DATA9 <== PIPERX4DATA9 PIPERX4DATA9)
			(conn PCIE_3_0 PIPERX4DATA10 <== PIPERX4DATA10 PIPERX4DATA10)
			(conn PCIE_3_0 PIPERX4DATA11 <== PIPERX4DATA11 PIPERX4DATA11)
			(conn PCIE_3_0 PIPERX4DATA12 <== PIPERX4DATA12 PIPERX4DATA12)
			(conn PCIE_3_0 PIPERX4DATA13 <== PIPERX4DATA13 PIPERX4DATA13)
			(conn PCIE_3_0 PIPERX4DATA14 <== PIPERX4DATA14 PIPERX4DATA14)
			(conn PCIE_3_0 PIPERX4DATA15 <== PIPERX4DATA15 PIPERX4DATA15)
			(conn PCIE_3_0 PIPERX4DATA16 <== PIPERX4DATA16 PIPERX4DATA16)
			(conn PCIE_3_0 PIPERX4DATA17 <== PIPERX4DATA17 PIPERX4DATA17)
			(conn PCIE_3_0 PIPERX4DATA18 <== PIPERX4DATA18 PIPERX4DATA18)
			(conn PCIE_3_0 PIPERX4DATA19 <== PIPERX4DATA19 PIPERX4DATA19)
			(conn PCIE_3_0 PIPERX4DATA20 <== PIPERX4DATA20 PIPERX4DATA20)
			(conn PCIE_3_0 PIPERX4DATA21 <== PIPERX4DATA21 PIPERX4DATA21)
			(conn PCIE_3_0 PIPERX4DATA22 <== PIPERX4DATA22 PIPERX4DATA22)
			(conn PCIE_3_0 PIPERX4DATA23 <== PIPERX4DATA23 PIPERX4DATA23)
			(conn PCIE_3_0 PIPERX4DATA24 <== PIPERX4DATA24 PIPERX4DATA24)
			(conn PCIE_3_0 PIPERX4DATA25 <== PIPERX4DATA25 PIPERX4DATA25)
			(conn PCIE_3_0 PIPERX4DATA26 <== PIPERX4DATA26 PIPERX4DATA26)
			(conn PCIE_3_0 PIPERX4DATA27 <== PIPERX4DATA27 PIPERX4DATA27)
			(conn PCIE_3_0 PIPERX4DATA28 <== PIPERX4DATA28 PIPERX4DATA28)
			(conn PCIE_3_0 PIPERX4DATA29 <== PIPERX4DATA29 PIPERX4DATA29)
			(conn PCIE_3_0 PIPERX4DATA30 <== PIPERX4DATA30 PIPERX4DATA30)
			(conn PCIE_3_0 PIPERX4DATA31 <== PIPERX4DATA31 PIPERX4DATA31)
			(conn PCIE_3_0 PIPERX4ELECIDLE <== PIPERX4ELECIDLE PIPERX4ELECIDLE)
			(conn PCIE_3_0 PIPERX4EQDONE <== PIPERX4EQDONE PIPERX4EQDONE)
			(conn PCIE_3_0 PIPERX4EQLPADAPTDONE <== PIPERX4EQLPADAPTDONE PIPERX4EQLPADAPTDONE)
			(conn PCIE_3_0 PIPERX4EQLPLFFSSEL <== PIPERX4EQLPLFFSSEL PIPERX4EQLPLFFSSEL)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET0 <== PIPERX4EQLPNEWTXCOEFFORPRESET0 PIPERX4EQLPNEWTXCOEFFORPRESET0)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET1 <== PIPERX4EQLPNEWTXCOEFFORPRESET1 PIPERX4EQLPNEWTXCOEFFORPRESET1)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET2 <== PIPERX4EQLPNEWTXCOEFFORPRESET2 PIPERX4EQLPNEWTXCOEFFORPRESET2)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET3 <== PIPERX4EQLPNEWTXCOEFFORPRESET3 PIPERX4EQLPNEWTXCOEFFORPRESET3)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET4 <== PIPERX4EQLPNEWTXCOEFFORPRESET4 PIPERX4EQLPNEWTXCOEFFORPRESET4)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET5 <== PIPERX4EQLPNEWTXCOEFFORPRESET5 PIPERX4EQLPNEWTXCOEFFORPRESET5)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET6 <== PIPERX4EQLPNEWTXCOEFFORPRESET6 PIPERX4EQLPNEWTXCOEFFORPRESET6)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET7 <== PIPERX4EQLPNEWTXCOEFFORPRESET7 PIPERX4EQLPNEWTXCOEFFORPRESET7)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET8 <== PIPERX4EQLPNEWTXCOEFFORPRESET8 PIPERX4EQLPNEWTXCOEFFORPRESET8)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET9 <== PIPERX4EQLPNEWTXCOEFFORPRESET9 PIPERX4EQLPNEWTXCOEFFORPRESET9)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET10 <== PIPERX4EQLPNEWTXCOEFFORPRESET10 PIPERX4EQLPNEWTXCOEFFORPRESET10)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET11 <== PIPERX4EQLPNEWTXCOEFFORPRESET11 PIPERX4EQLPNEWTXCOEFFORPRESET11)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET12 <== PIPERX4EQLPNEWTXCOEFFORPRESET12 PIPERX4EQLPNEWTXCOEFFORPRESET12)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET13 <== PIPERX4EQLPNEWTXCOEFFORPRESET13 PIPERX4EQLPNEWTXCOEFFORPRESET13)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET14 <== PIPERX4EQLPNEWTXCOEFFORPRESET14 PIPERX4EQLPNEWTXCOEFFORPRESET14)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET15 <== PIPERX4EQLPNEWTXCOEFFORPRESET15 PIPERX4EQLPNEWTXCOEFFORPRESET15)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET16 <== PIPERX4EQLPNEWTXCOEFFORPRESET16 PIPERX4EQLPNEWTXCOEFFORPRESET16)
			(conn PCIE_3_0 PIPERX4EQLPNEWTXCOEFFORPRESET17 <== PIPERX4EQLPNEWTXCOEFFORPRESET17 PIPERX4EQLPNEWTXCOEFFORPRESET17)
			(conn PCIE_3_0 PIPERX4PHYSTATUS <== PIPERX4PHYSTATUS PIPERX4PHYSTATUS)
			(conn PCIE_3_0 PIPERX4STARTBLOCK <== PIPERX4STARTBLOCK PIPERX4STARTBLOCK)
			(conn PCIE_3_0 PIPERX4STATUS0 <== PIPERX4STATUS0 PIPERX4STATUS0)
			(conn PCIE_3_0 PIPERX4STATUS1 <== PIPERX4STATUS1 PIPERX4STATUS1)
			(conn PCIE_3_0 PIPERX4STATUS2 <== PIPERX4STATUS2 PIPERX4STATUS2)
			(conn PCIE_3_0 PIPERX4SYNCHEADER0 <== PIPERX4SYNCHEADER0 PIPERX4SYNCHEADER0)
			(conn PCIE_3_0 PIPERX4SYNCHEADER1 <== PIPERX4SYNCHEADER1 PIPERX4SYNCHEADER1)
			(conn PCIE_3_0 PIPERX4VALID <== PIPERX4VALID PIPERX4VALID)
			(conn PCIE_3_0 PIPERX5CHARISK0 <== PIPERX5CHARISK0 PIPERX5CHARISK0)
			(conn PCIE_3_0 PIPERX5CHARISK1 <== PIPERX5CHARISK1 PIPERX5CHARISK1)
			(conn PCIE_3_0 PIPERX5DATAVALID <== PIPERX5DATAVALID PIPERX5DATAVALID)
			(conn PCIE_3_0 PIPERX5DATA0 <== PIPERX5DATA0 PIPERX5DATA0)
			(conn PCIE_3_0 PIPERX5DATA1 <== PIPERX5DATA1 PIPERX5DATA1)
			(conn PCIE_3_0 PIPERX5DATA2 <== PIPERX5DATA2 PIPERX5DATA2)
			(conn PCIE_3_0 PIPERX5DATA3 <== PIPERX5DATA3 PIPERX5DATA3)
			(conn PCIE_3_0 PIPERX5DATA4 <== PIPERX5DATA4 PIPERX5DATA4)
			(conn PCIE_3_0 PIPERX5DATA5 <== PIPERX5DATA5 PIPERX5DATA5)
			(conn PCIE_3_0 PIPERX5DATA6 <== PIPERX5DATA6 PIPERX5DATA6)
			(conn PCIE_3_0 PIPERX5DATA7 <== PIPERX5DATA7 PIPERX5DATA7)
			(conn PCIE_3_0 PIPERX5DATA8 <== PIPERX5DATA8 PIPERX5DATA8)
			(conn PCIE_3_0 PIPERX5DATA9 <== PIPERX5DATA9 PIPERX5DATA9)
			(conn PCIE_3_0 PIPERX5DATA10 <== PIPERX5DATA10 PIPERX5DATA10)
			(conn PCIE_3_0 PIPERX5DATA11 <== PIPERX5DATA11 PIPERX5DATA11)
			(conn PCIE_3_0 PIPERX5DATA12 <== PIPERX5DATA12 PIPERX5DATA12)
			(conn PCIE_3_0 PIPERX5DATA13 <== PIPERX5DATA13 PIPERX5DATA13)
			(conn PCIE_3_0 PIPERX5DATA14 <== PIPERX5DATA14 PIPERX5DATA14)
			(conn PCIE_3_0 PIPERX5DATA15 <== PIPERX5DATA15 PIPERX5DATA15)
			(conn PCIE_3_0 PIPERX5DATA16 <== PIPERX5DATA16 PIPERX5DATA16)
			(conn PCIE_3_0 PIPERX5DATA17 <== PIPERX5DATA17 PIPERX5DATA17)
			(conn PCIE_3_0 PIPERX5DATA18 <== PIPERX5DATA18 PIPERX5DATA18)
			(conn PCIE_3_0 PIPERX5DATA19 <== PIPERX5DATA19 PIPERX5DATA19)
			(conn PCIE_3_0 PIPERX5DATA20 <== PIPERX5DATA20 PIPERX5DATA20)
			(conn PCIE_3_0 PIPERX5DATA21 <== PIPERX5DATA21 PIPERX5DATA21)
			(conn PCIE_3_0 PIPERX5DATA22 <== PIPERX5DATA22 PIPERX5DATA22)
			(conn PCIE_3_0 PIPERX5DATA23 <== PIPERX5DATA23 PIPERX5DATA23)
			(conn PCIE_3_0 PIPERX5DATA24 <== PIPERX5DATA24 PIPERX5DATA24)
			(conn PCIE_3_0 PIPERX5DATA25 <== PIPERX5DATA25 PIPERX5DATA25)
			(conn PCIE_3_0 PIPERX5DATA26 <== PIPERX5DATA26 PIPERX5DATA26)
			(conn PCIE_3_0 PIPERX5DATA27 <== PIPERX5DATA27 PIPERX5DATA27)
			(conn PCIE_3_0 PIPERX5DATA28 <== PIPERX5DATA28 PIPERX5DATA28)
			(conn PCIE_3_0 PIPERX5DATA29 <== PIPERX5DATA29 PIPERX5DATA29)
			(conn PCIE_3_0 PIPERX5DATA30 <== PIPERX5DATA30 PIPERX5DATA30)
			(conn PCIE_3_0 PIPERX5DATA31 <== PIPERX5DATA31 PIPERX5DATA31)
			(conn PCIE_3_0 PIPERX5ELECIDLE <== PIPERX5ELECIDLE PIPERX5ELECIDLE)
			(conn PCIE_3_0 PIPERX5EQDONE <== PIPERX5EQDONE PIPERX5EQDONE)
			(conn PCIE_3_0 PIPERX5EQLPADAPTDONE <== PIPERX5EQLPADAPTDONE PIPERX5EQLPADAPTDONE)
			(conn PCIE_3_0 PIPERX5EQLPLFFSSEL <== PIPERX5EQLPLFFSSEL PIPERX5EQLPLFFSSEL)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET0 <== PIPERX5EQLPNEWTXCOEFFORPRESET0 PIPERX5EQLPNEWTXCOEFFORPRESET0)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET1 <== PIPERX5EQLPNEWTXCOEFFORPRESET1 PIPERX5EQLPNEWTXCOEFFORPRESET1)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET2 <== PIPERX5EQLPNEWTXCOEFFORPRESET2 PIPERX5EQLPNEWTXCOEFFORPRESET2)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET3 <== PIPERX5EQLPNEWTXCOEFFORPRESET3 PIPERX5EQLPNEWTXCOEFFORPRESET3)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET4 <== PIPERX5EQLPNEWTXCOEFFORPRESET4 PIPERX5EQLPNEWTXCOEFFORPRESET4)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET5 <== PIPERX5EQLPNEWTXCOEFFORPRESET5 PIPERX5EQLPNEWTXCOEFFORPRESET5)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET6 <== PIPERX5EQLPNEWTXCOEFFORPRESET6 PIPERX5EQLPNEWTXCOEFFORPRESET6)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET7 <== PIPERX5EQLPNEWTXCOEFFORPRESET7 PIPERX5EQLPNEWTXCOEFFORPRESET7)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET8 <== PIPERX5EQLPNEWTXCOEFFORPRESET8 PIPERX5EQLPNEWTXCOEFFORPRESET8)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET9 <== PIPERX5EQLPNEWTXCOEFFORPRESET9 PIPERX5EQLPNEWTXCOEFFORPRESET9)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET10 <== PIPERX5EQLPNEWTXCOEFFORPRESET10 PIPERX5EQLPNEWTXCOEFFORPRESET10)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET11 <== PIPERX5EQLPNEWTXCOEFFORPRESET11 PIPERX5EQLPNEWTXCOEFFORPRESET11)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET12 <== PIPERX5EQLPNEWTXCOEFFORPRESET12 PIPERX5EQLPNEWTXCOEFFORPRESET12)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET13 <== PIPERX5EQLPNEWTXCOEFFORPRESET13 PIPERX5EQLPNEWTXCOEFFORPRESET13)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET14 <== PIPERX5EQLPNEWTXCOEFFORPRESET14 PIPERX5EQLPNEWTXCOEFFORPRESET14)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET15 <== PIPERX5EQLPNEWTXCOEFFORPRESET15 PIPERX5EQLPNEWTXCOEFFORPRESET15)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET16 <== PIPERX5EQLPNEWTXCOEFFORPRESET16 PIPERX5EQLPNEWTXCOEFFORPRESET16)
			(conn PCIE_3_0 PIPERX5EQLPNEWTXCOEFFORPRESET17 <== PIPERX5EQLPNEWTXCOEFFORPRESET17 PIPERX5EQLPNEWTXCOEFFORPRESET17)
			(conn PCIE_3_0 PIPERX5PHYSTATUS <== PIPERX5PHYSTATUS PIPERX5PHYSTATUS)
			(conn PCIE_3_0 PIPERX5STARTBLOCK <== PIPERX5STARTBLOCK PIPERX5STARTBLOCK)
			(conn PCIE_3_0 PIPERX5STATUS0 <== PIPERX5STATUS0 PIPERX5STATUS0)
			(conn PCIE_3_0 PIPERX5STATUS1 <== PIPERX5STATUS1 PIPERX5STATUS1)
			(conn PCIE_3_0 PIPERX5STATUS2 <== PIPERX5STATUS2 PIPERX5STATUS2)
			(conn PCIE_3_0 PIPERX5SYNCHEADER0 <== PIPERX5SYNCHEADER0 PIPERX5SYNCHEADER0)
			(conn PCIE_3_0 PIPERX5SYNCHEADER1 <== PIPERX5SYNCHEADER1 PIPERX5SYNCHEADER1)
			(conn PCIE_3_0 PIPERX5VALID <== PIPERX5VALID PIPERX5VALID)
			(conn PCIE_3_0 PIPERX6CHARISK0 <== PIPERX6CHARISK0 PIPERX6CHARISK0)
			(conn PCIE_3_0 PIPERX6CHARISK1 <== PIPERX6CHARISK1 PIPERX6CHARISK1)
			(conn PCIE_3_0 PIPERX6DATAVALID <== PIPERX6DATAVALID PIPERX6DATAVALID)
			(conn PCIE_3_0 PIPERX6DATA0 <== PIPERX6DATA0 PIPERX6DATA0)
			(conn PCIE_3_0 PIPERX6DATA1 <== PIPERX6DATA1 PIPERX6DATA1)
			(conn PCIE_3_0 PIPERX6DATA2 <== PIPERX6DATA2 PIPERX6DATA2)
			(conn PCIE_3_0 PIPERX6DATA3 <== PIPERX6DATA3 PIPERX6DATA3)
			(conn PCIE_3_0 PIPERX6DATA4 <== PIPERX6DATA4 PIPERX6DATA4)
			(conn PCIE_3_0 PIPERX6DATA5 <== PIPERX6DATA5 PIPERX6DATA5)
			(conn PCIE_3_0 PIPERX6DATA6 <== PIPERX6DATA6 PIPERX6DATA6)
			(conn PCIE_3_0 PIPERX6DATA7 <== PIPERX6DATA7 PIPERX6DATA7)
			(conn PCIE_3_0 PIPERX6DATA8 <== PIPERX6DATA8 PIPERX6DATA8)
			(conn PCIE_3_0 PIPERX6DATA9 <== PIPERX6DATA9 PIPERX6DATA9)
			(conn PCIE_3_0 PIPERX6DATA10 <== PIPERX6DATA10 PIPERX6DATA10)
			(conn PCIE_3_0 PIPERX6DATA11 <== PIPERX6DATA11 PIPERX6DATA11)
			(conn PCIE_3_0 PIPERX6DATA12 <== PIPERX6DATA12 PIPERX6DATA12)
			(conn PCIE_3_0 PIPERX6DATA13 <== PIPERX6DATA13 PIPERX6DATA13)
			(conn PCIE_3_0 PIPERX6DATA14 <== PIPERX6DATA14 PIPERX6DATA14)
			(conn PCIE_3_0 PIPERX6DATA15 <== PIPERX6DATA15 PIPERX6DATA15)
			(conn PCIE_3_0 PIPERX6DATA16 <== PIPERX6DATA16 PIPERX6DATA16)
			(conn PCIE_3_0 PIPERX6DATA17 <== PIPERX6DATA17 PIPERX6DATA17)
			(conn PCIE_3_0 PIPERX6DATA18 <== PIPERX6DATA18 PIPERX6DATA18)
			(conn PCIE_3_0 PIPERX6DATA19 <== PIPERX6DATA19 PIPERX6DATA19)
			(conn PCIE_3_0 PIPERX6DATA20 <== PIPERX6DATA20 PIPERX6DATA20)
			(conn PCIE_3_0 PIPERX6DATA21 <== PIPERX6DATA21 PIPERX6DATA21)
			(conn PCIE_3_0 PIPERX6DATA22 <== PIPERX6DATA22 PIPERX6DATA22)
			(conn PCIE_3_0 PIPERX6DATA23 <== PIPERX6DATA23 PIPERX6DATA23)
			(conn PCIE_3_0 PIPERX6DATA24 <== PIPERX6DATA24 PIPERX6DATA24)
			(conn PCIE_3_0 PIPERX6DATA25 <== PIPERX6DATA25 PIPERX6DATA25)
			(conn PCIE_3_0 PIPERX6DATA26 <== PIPERX6DATA26 PIPERX6DATA26)
			(conn PCIE_3_0 PIPERX6DATA27 <== PIPERX6DATA27 PIPERX6DATA27)
			(conn PCIE_3_0 PIPERX6DATA28 <== PIPERX6DATA28 PIPERX6DATA28)
			(conn PCIE_3_0 PIPERX6DATA29 <== PIPERX6DATA29 PIPERX6DATA29)
			(conn PCIE_3_0 PIPERX6DATA30 <== PIPERX6DATA30 PIPERX6DATA30)
			(conn PCIE_3_0 PIPERX6DATA31 <== PIPERX6DATA31 PIPERX6DATA31)
			(conn PCIE_3_0 PIPERX6ELECIDLE <== PIPERX6ELECIDLE PIPERX6ELECIDLE)
			(conn PCIE_3_0 PIPERX6EQDONE <== PIPERX6EQDONE PIPERX6EQDONE)
			(conn PCIE_3_0 PIPERX6EQLPADAPTDONE <== PIPERX6EQLPADAPTDONE PIPERX6EQLPADAPTDONE)
			(conn PCIE_3_0 PIPERX6EQLPLFFSSEL <== PIPERX6EQLPLFFSSEL PIPERX6EQLPLFFSSEL)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET0 <== PIPERX6EQLPNEWTXCOEFFORPRESET0 PIPERX6EQLPNEWTXCOEFFORPRESET0)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET1 <== PIPERX6EQLPNEWTXCOEFFORPRESET1 PIPERX6EQLPNEWTXCOEFFORPRESET1)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET2 <== PIPERX6EQLPNEWTXCOEFFORPRESET2 PIPERX6EQLPNEWTXCOEFFORPRESET2)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET3 <== PIPERX6EQLPNEWTXCOEFFORPRESET3 PIPERX6EQLPNEWTXCOEFFORPRESET3)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET4 <== PIPERX6EQLPNEWTXCOEFFORPRESET4 PIPERX6EQLPNEWTXCOEFFORPRESET4)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET5 <== PIPERX6EQLPNEWTXCOEFFORPRESET5 PIPERX6EQLPNEWTXCOEFFORPRESET5)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET6 <== PIPERX6EQLPNEWTXCOEFFORPRESET6 PIPERX6EQLPNEWTXCOEFFORPRESET6)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET7 <== PIPERX6EQLPNEWTXCOEFFORPRESET7 PIPERX6EQLPNEWTXCOEFFORPRESET7)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET8 <== PIPERX6EQLPNEWTXCOEFFORPRESET8 PIPERX6EQLPNEWTXCOEFFORPRESET8)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET9 <== PIPERX6EQLPNEWTXCOEFFORPRESET9 PIPERX6EQLPNEWTXCOEFFORPRESET9)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET10 <== PIPERX6EQLPNEWTXCOEFFORPRESET10 PIPERX6EQLPNEWTXCOEFFORPRESET10)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET11 <== PIPERX6EQLPNEWTXCOEFFORPRESET11 PIPERX6EQLPNEWTXCOEFFORPRESET11)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET12 <== PIPERX6EQLPNEWTXCOEFFORPRESET12 PIPERX6EQLPNEWTXCOEFFORPRESET12)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET13 <== PIPERX6EQLPNEWTXCOEFFORPRESET13 PIPERX6EQLPNEWTXCOEFFORPRESET13)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET14 <== PIPERX6EQLPNEWTXCOEFFORPRESET14 PIPERX6EQLPNEWTXCOEFFORPRESET14)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET15 <== PIPERX6EQLPNEWTXCOEFFORPRESET15 PIPERX6EQLPNEWTXCOEFFORPRESET15)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET16 <== PIPERX6EQLPNEWTXCOEFFORPRESET16 PIPERX6EQLPNEWTXCOEFFORPRESET16)
			(conn PCIE_3_0 PIPERX6EQLPNEWTXCOEFFORPRESET17 <== PIPERX6EQLPNEWTXCOEFFORPRESET17 PIPERX6EQLPNEWTXCOEFFORPRESET17)
			(conn PCIE_3_0 PIPERX6PHYSTATUS <== PIPERX6PHYSTATUS PIPERX6PHYSTATUS)
			(conn PCIE_3_0 PIPERX6STARTBLOCK <== PIPERX6STARTBLOCK PIPERX6STARTBLOCK)
			(conn PCIE_3_0 PIPERX6STATUS0 <== PIPERX6STATUS0 PIPERX6STATUS0)
			(conn PCIE_3_0 PIPERX6STATUS1 <== PIPERX6STATUS1 PIPERX6STATUS1)
			(conn PCIE_3_0 PIPERX6STATUS2 <== PIPERX6STATUS2 PIPERX6STATUS2)
			(conn PCIE_3_0 PIPERX6SYNCHEADER0 <== PIPERX6SYNCHEADER0 PIPERX6SYNCHEADER0)
			(conn PCIE_3_0 PIPERX6SYNCHEADER1 <== PIPERX6SYNCHEADER1 PIPERX6SYNCHEADER1)
			(conn PCIE_3_0 PIPERX6VALID <== PIPERX6VALID PIPERX6VALID)
			(conn PCIE_3_0 PIPERX7CHARISK0 <== PIPERX7CHARISK0 PIPERX7CHARISK0)
			(conn PCIE_3_0 PIPERX7CHARISK1 <== PIPERX7CHARISK1 PIPERX7CHARISK1)
			(conn PCIE_3_0 PIPERX7DATAVALID <== PIPERX7DATAVALID PIPERX7DATAVALID)
			(conn PCIE_3_0 PIPERX7DATA0 <== PIPERX7DATA0 PIPERX7DATA0)
			(conn PCIE_3_0 PIPERX7DATA1 <== PIPERX7DATA1 PIPERX7DATA1)
			(conn PCIE_3_0 PIPERX7DATA2 <== PIPERX7DATA2 PIPERX7DATA2)
			(conn PCIE_3_0 PIPERX7DATA3 <== PIPERX7DATA3 PIPERX7DATA3)
			(conn PCIE_3_0 PIPERX7DATA4 <== PIPERX7DATA4 PIPERX7DATA4)
			(conn PCIE_3_0 PIPERX7DATA5 <== PIPERX7DATA5 PIPERX7DATA5)
			(conn PCIE_3_0 PIPERX7DATA6 <== PIPERX7DATA6 PIPERX7DATA6)
			(conn PCIE_3_0 PIPERX7DATA7 <== PIPERX7DATA7 PIPERX7DATA7)
			(conn PCIE_3_0 PIPERX7DATA8 <== PIPERX7DATA8 PIPERX7DATA8)
			(conn PCIE_3_0 PIPERX7DATA9 <== PIPERX7DATA9 PIPERX7DATA9)
			(conn PCIE_3_0 PIPERX7DATA10 <== PIPERX7DATA10 PIPERX7DATA10)
			(conn PCIE_3_0 PIPERX7DATA11 <== PIPERX7DATA11 PIPERX7DATA11)
			(conn PCIE_3_0 PIPERX7DATA12 <== PIPERX7DATA12 PIPERX7DATA12)
			(conn PCIE_3_0 PIPERX7DATA13 <== PIPERX7DATA13 PIPERX7DATA13)
			(conn PCIE_3_0 PIPERX7DATA14 <== PIPERX7DATA14 PIPERX7DATA14)
			(conn PCIE_3_0 PIPERX7DATA15 <== PIPERX7DATA15 PIPERX7DATA15)
			(conn PCIE_3_0 PIPERX7DATA16 <== PIPERX7DATA16 PIPERX7DATA16)
			(conn PCIE_3_0 PIPERX7DATA17 <== PIPERX7DATA17 PIPERX7DATA17)
			(conn PCIE_3_0 PIPERX7DATA18 <== PIPERX7DATA18 PIPERX7DATA18)
			(conn PCIE_3_0 PIPERX7DATA19 <== PIPERX7DATA19 PIPERX7DATA19)
			(conn PCIE_3_0 PIPERX7DATA20 <== PIPERX7DATA20 PIPERX7DATA20)
			(conn PCIE_3_0 PIPERX7DATA21 <== PIPERX7DATA21 PIPERX7DATA21)
			(conn PCIE_3_0 PIPERX7DATA22 <== PIPERX7DATA22 PIPERX7DATA22)
			(conn PCIE_3_0 PIPERX7DATA23 <== PIPERX7DATA23 PIPERX7DATA23)
			(conn PCIE_3_0 PIPERX7DATA24 <== PIPERX7DATA24 PIPERX7DATA24)
			(conn PCIE_3_0 PIPERX7DATA25 <== PIPERX7DATA25 PIPERX7DATA25)
			(conn PCIE_3_0 PIPERX7DATA26 <== PIPERX7DATA26 PIPERX7DATA26)
			(conn PCIE_3_0 PIPERX7DATA27 <== PIPERX7DATA27 PIPERX7DATA27)
			(conn PCIE_3_0 PIPERX7DATA28 <== PIPERX7DATA28 PIPERX7DATA28)
			(conn PCIE_3_0 PIPERX7DATA29 <== PIPERX7DATA29 PIPERX7DATA29)
			(conn PCIE_3_0 PIPERX7DATA30 <== PIPERX7DATA30 PIPERX7DATA30)
			(conn PCIE_3_0 PIPERX7DATA31 <== PIPERX7DATA31 PIPERX7DATA31)
			(conn PCIE_3_0 PIPERX7ELECIDLE <== PIPERX7ELECIDLE PIPERX7ELECIDLE)
			(conn PCIE_3_0 PIPERX7EQDONE <== PIPERX7EQDONE PIPERX7EQDONE)
			(conn PCIE_3_0 PIPERX7EQLPADAPTDONE <== PIPERX7EQLPADAPTDONE PIPERX7EQLPADAPTDONE)
			(conn PCIE_3_0 PIPERX7EQLPLFFSSEL <== PIPERX7EQLPLFFSSEL PIPERX7EQLPLFFSSEL)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET0 <== PIPERX7EQLPNEWTXCOEFFORPRESET0 PIPERX7EQLPNEWTXCOEFFORPRESET0)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET1 <== PIPERX7EQLPNEWTXCOEFFORPRESET1 PIPERX7EQLPNEWTXCOEFFORPRESET1)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET2 <== PIPERX7EQLPNEWTXCOEFFORPRESET2 PIPERX7EQLPNEWTXCOEFFORPRESET2)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET3 <== PIPERX7EQLPNEWTXCOEFFORPRESET3 PIPERX7EQLPNEWTXCOEFFORPRESET3)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET4 <== PIPERX7EQLPNEWTXCOEFFORPRESET4 PIPERX7EQLPNEWTXCOEFFORPRESET4)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET5 <== PIPERX7EQLPNEWTXCOEFFORPRESET5 PIPERX7EQLPNEWTXCOEFFORPRESET5)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET6 <== PIPERX7EQLPNEWTXCOEFFORPRESET6 PIPERX7EQLPNEWTXCOEFFORPRESET6)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET7 <== PIPERX7EQLPNEWTXCOEFFORPRESET7 PIPERX7EQLPNEWTXCOEFFORPRESET7)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET8 <== PIPERX7EQLPNEWTXCOEFFORPRESET8 PIPERX7EQLPNEWTXCOEFFORPRESET8)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET9 <== PIPERX7EQLPNEWTXCOEFFORPRESET9 PIPERX7EQLPNEWTXCOEFFORPRESET9)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET10 <== PIPERX7EQLPNEWTXCOEFFORPRESET10 PIPERX7EQLPNEWTXCOEFFORPRESET10)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET11 <== PIPERX7EQLPNEWTXCOEFFORPRESET11 PIPERX7EQLPNEWTXCOEFFORPRESET11)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET12 <== PIPERX7EQLPNEWTXCOEFFORPRESET12 PIPERX7EQLPNEWTXCOEFFORPRESET12)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET13 <== PIPERX7EQLPNEWTXCOEFFORPRESET13 PIPERX7EQLPNEWTXCOEFFORPRESET13)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET14 <== PIPERX7EQLPNEWTXCOEFFORPRESET14 PIPERX7EQLPNEWTXCOEFFORPRESET14)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET15 <== PIPERX7EQLPNEWTXCOEFFORPRESET15 PIPERX7EQLPNEWTXCOEFFORPRESET15)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET16 <== PIPERX7EQLPNEWTXCOEFFORPRESET16 PIPERX7EQLPNEWTXCOEFFORPRESET16)
			(conn PCIE_3_0 PIPERX7EQLPNEWTXCOEFFORPRESET17 <== PIPERX7EQLPNEWTXCOEFFORPRESET17 PIPERX7EQLPNEWTXCOEFFORPRESET17)
			(conn PCIE_3_0 PIPERX7PHYSTATUS <== PIPERX7PHYSTATUS PIPERX7PHYSTATUS)
			(conn PCIE_3_0 PIPERX7STARTBLOCK <== PIPERX7STARTBLOCK PIPERX7STARTBLOCK)
			(conn PCIE_3_0 PIPERX7STATUS0 <== PIPERX7STATUS0 PIPERX7STATUS0)
			(conn PCIE_3_0 PIPERX7STATUS1 <== PIPERX7STATUS1 PIPERX7STATUS1)
			(conn PCIE_3_0 PIPERX7STATUS2 <== PIPERX7STATUS2 PIPERX7STATUS2)
			(conn PCIE_3_0 PIPERX7SYNCHEADER0 <== PIPERX7SYNCHEADER0 PIPERX7SYNCHEADER0)
			(conn PCIE_3_0 PIPERX7SYNCHEADER1 <== PIPERX7SYNCHEADER1 PIPERX7SYNCHEADER1)
			(conn PCIE_3_0 PIPERX7VALID <== PIPERX7VALID PIPERX7VALID)
			(conn PCIE_3_0 PIPETX0EQCOEFF0 <== PIPETX0EQCOEFF0 PIPETX0EQCOEFF0)
			(conn PCIE_3_0 PIPETX0EQCOEFF1 <== PIPETX0EQCOEFF1 PIPETX0EQCOEFF1)
			(conn PCIE_3_0 PIPETX0EQCOEFF2 <== PIPETX0EQCOEFF2 PIPETX0EQCOEFF2)
			(conn PCIE_3_0 PIPETX0EQCOEFF3 <== PIPETX0EQCOEFF3 PIPETX0EQCOEFF3)
			(conn PCIE_3_0 PIPETX0EQCOEFF4 <== PIPETX0EQCOEFF4 PIPETX0EQCOEFF4)
			(conn PCIE_3_0 PIPETX0EQCOEFF5 <== PIPETX0EQCOEFF5 PIPETX0EQCOEFF5)
			(conn PCIE_3_0 PIPETX0EQCOEFF6 <== PIPETX0EQCOEFF6 PIPETX0EQCOEFF6)
			(conn PCIE_3_0 PIPETX0EQCOEFF7 <== PIPETX0EQCOEFF7 PIPETX0EQCOEFF7)
			(conn PCIE_3_0 PIPETX0EQCOEFF8 <== PIPETX0EQCOEFF8 PIPETX0EQCOEFF8)
			(conn PCIE_3_0 PIPETX0EQCOEFF9 <== PIPETX0EQCOEFF9 PIPETX0EQCOEFF9)
			(conn PCIE_3_0 PIPETX0EQCOEFF10 <== PIPETX0EQCOEFF10 PIPETX0EQCOEFF10)
			(conn PCIE_3_0 PIPETX0EQCOEFF11 <== PIPETX0EQCOEFF11 PIPETX0EQCOEFF11)
			(conn PCIE_3_0 PIPETX0EQCOEFF12 <== PIPETX0EQCOEFF12 PIPETX0EQCOEFF12)
			(conn PCIE_3_0 PIPETX0EQCOEFF13 <== PIPETX0EQCOEFF13 PIPETX0EQCOEFF13)
			(conn PCIE_3_0 PIPETX0EQCOEFF14 <== PIPETX0EQCOEFF14 PIPETX0EQCOEFF14)
			(conn PCIE_3_0 PIPETX0EQCOEFF15 <== PIPETX0EQCOEFF15 PIPETX0EQCOEFF15)
			(conn PCIE_3_0 PIPETX0EQCOEFF16 <== PIPETX0EQCOEFF16 PIPETX0EQCOEFF16)
			(conn PCIE_3_0 PIPETX0EQCOEFF17 <== PIPETX0EQCOEFF17 PIPETX0EQCOEFF17)
			(conn PCIE_3_0 PIPETX0EQDONE <== PIPETX0EQDONE PIPETX0EQDONE)
			(conn PCIE_3_0 PIPETX1EQCOEFF0 <== PIPETX1EQCOEFF0 PIPETX1EQCOEFF0)
			(conn PCIE_3_0 PIPETX1EQCOEFF1 <== PIPETX1EQCOEFF1 PIPETX1EQCOEFF1)
			(conn PCIE_3_0 PIPETX1EQCOEFF2 <== PIPETX1EQCOEFF2 PIPETX1EQCOEFF2)
			(conn PCIE_3_0 PIPETX1EQCOEFF3 <== PIPETX1EQCOEFF3 PIPETX1EQCOEFF3)
			(conn PCIE_3_0 PIPETX1EQCOEFF4 <== PIPETX1EQCOEFF4 PIPETX1EQCOEFF4)
			(conn PCIE_3_0 PIPETX1EQCOEFF5 <== PIPETX1EQCOEFF5 PIPETX1EQCOEFF5)
			(conn PCIE_3_0 PIPETX1EQCOEFF6 <== PIPETX1EQCOEFF6 PIPETX1EQCOEFF6)
			(conn PCIE_3_0 PIPETX1EQCOEFF7 <== PIPETX1EQCOEFF7 PIPETX1EQCOEFF7)
			(conn PCIE_3_0 PIPETX1EQCOEFF8 <== PIPETX1EQCOEFF8 PIPETX1EQCOEFF8)
			(conn PCIE_3_0 PIPETX1EQCOEFF9 <== PIPETX1EQCOEFF9 PIPETX1EQCOEFF9)
			(conn PCIE_3_0 PIPETX1EQCOEFF10 <== PIPETX1EQCOEFF10 PIPETX1EQCOEFF10)
			(conn PCIE_3_0 PIPETX1EQCOEFF11 <== PIPETX1EQCOEFF11 PIPETX1EQCOEFF11)
			(conn PCIE_3_0 PIPETX1EQCOEFF12 <== PIPETX1EQCOEFF12 PIPETX1EQCOEFF12)
			(conn PCIE_3_0 PIPETX1EQCOEFF13 <== PIPETX1EQCOEFF13 PIPETX1EQCOEFF13)
			(conn PCIE_3_0 PIPETX1EQCOEFF14 <== PIPETX1EQCOEFF14 PIPETX1EQCOEFF14)
			(conn PCIE_3_0 PIPETX1EQCOEFF15 <== PIPETX1EQCOEFF15 PIPETX1EQCOEFF15)
			(conn PCIE_3_0 PIPETX1EQCOEFF16 <== PIPETX1EQCOEFF16 PIPETX1EQCOEFF16)
			(conn PCIE_3_0 PIPETX1EQCOEFF17 <== PIPETX1EQCOEFF17 PIPETX1EQCOEFF17)
			(conn PCIE_3_0 PIPETX1EQDONE <== PIPETX1EQDONE PIPETX1EQDONE)
			(conn PCIE_3_0 PIPETX2EQCOEFF0 <== PIPETX2EQCOEFF0 PIPETX2EQCOEFF0)
			(conn PCIE_3_0 PIPETX2EQCOEFF1 <== PIPETX2EQCOEFF1 PIPETX2EQCOEFF1)
			(conn PCIE_3_0 PIPETX2EQCOEFF2 <== PIPETX2EQCOEFF2 PIPETX2EQCOEFF2)
			(conn PCIE_3_0 PIPETX2EQCOEFF3 <== PIPETX2EQCOEFF3 PIPETX2EQCOEFF3)
			(conn PCIE_3_0 PIPETX2EQCOEFF4 <== PIPETX2EQCOEFF4 PIPETX2EQCOEFF4)
			(conn PCIE_3_0 PIPETX2EQCOEFF5 <== PIPETX2EQCOEFF5 PIPETX2EQCOEFF5)
			(conn PCIE_3_0 PIPETX2EQCOEFF6 <== PIPETX2EQCOEFF6 PIPETX2EQCOEFF6)
			(conn PCIE_3_0 PIPETX2EQCOEFF7 <== PIPETX2EQCOEFF7 PIPETX2EQCOEFF7)
			(conn PCIE_3_0 PIPETX2EQCOEFF8 <== PIPETX2EQCOEFF8 PIPETX2EQCOEFF8)
			(conn PCIE_3_0 PIPETX2EQCOEFF9 <== PIPETX2EQCOEFF9 PIPETX2EQCOEFF9)
			(conn PCIE_3_0 PIPETX2EQCOEFF10 <== PIPETX2EQCOEFF10 PIPETX2EQCOEFF10)
			(conn PCIE_3_0 PIPETX2EQCOEFF11 <== PIPETX2EQCOEFF11 PIPETX2EQCOEFF11)
			(conn PCIE_3_0 PIPETX2EQCOEFF12 <== PIPETX2EQCOEFF12 PIPETX2EQCOEFF12)
			(conn PCIE_3_0 PIPETX2EQCOEFF13 <== PIPETX2EQCOEFF13 PIPETX2EQCOEFF13)
			(conn PCIE_3_0 PIPETX2EQCOEFF14 <== PIPETX2EQCOEFF14 PIPETX2EQCOEFF14)
			(conn PCIE_3_0 PIPETX2EQCOEFF15 <== PIPETX2EQCOEFF15 PIPETX2EQCOEFF15)
			(conn PCIE_3_0 PIPETX2EQCOEFF16 <== PIPETX2EQCOEFF16 PIPETX2EQCOEFF16)
			(conn PCIE_3_0 PIPETX2EQCOEFF17 <== PIPETX2EQCOEFF17 PIPETX2EQCOEFF17)
			(conn PCIE_3_0 PIPETX2EQDONE <== PIPETX2EQDONE PIPETX2EQDONE)
			(conn PCIE_3_0 PIPETX3EQCOEFF0 <== PIPETX3EQCOEFF0 PIPETX3EQCOEFF0)
			(conn PCIE_3_0 PIPETX3EQCOEFF1 <== PIPETX3EQCOEFF1 PIPETX3EQCOEFF1)
			(conn PCIE_3_0 PIPETX3EQCOEFF2 <== PIPETX3EQCOEFF2 PIPETX3EQCOEFF2)
			(conn PCIE_3_0 PIPETX3EQCOEFF3 <== PIPETX3EQCOEFF3 PIPETX3EQCOEFF3)
			(conn PCIE_3_0 PIPETX3EQCOEFF4 <== PIPETX3EQCOEFF4 PIPETX3EQCOEFF4)
			(conn PCIE_3_0 PIPETX3EQCOEFF5 <== PIPETX3EQCOEFF5 PIPETX3EQCOEFF5)
			(conn PCIE_3_0 PIPETX3EQCOEFF6 <== PIPETX3EQCOEFF6 PIPETX3EQCOEFF6)
			(conn PCIE_3_0 PIPETX3EQCOEFF7 <== PIPETX3EQCOEFF7 PIPETX3EQCOEFF7)
			(conn PCIE_3_0 PIPETX3EQCOEFF8 <== PIPETX3EQCOEFF8 PIPETX3EQCOEFF8)
			(conn PCIE_3_0 PIPETX3EQCOEFF9 <== PIPETX3EQCOEFF9 PIPETX3EQCOEFF9)
			(conn PCIE_3_0 PIPETX3EQCOEFF10 <== PIPETX3EQCOEFF10 PIPETX3EQCOEFF10)
			(conn PCIE_3_0 PIPETX3EQCOEFF11 <== PIPETX3EQCOEFF11 PIPETX3EQCOEFF11)
			(conn PCIE_3_0 PIPETX3EQCOEFF12 <== PIPETX3EQCOEFF12 PIPETX3EQCOEFF12)
			(conn PCIE_3_0 PIPETX3EQCOEFF13 <== PIPETX3EQCOEFF13 PIPETX3EQCOEFF13)
			(conn PCIE_3_0 PIPETX3EQCOEFF14 <== PIPETX3EQCOEFF14 PIPETX3EQCOEFF14)
			(conn PCIE_3_0 PIPETX3EQCOEFF15 <== PIPETX3EQCOEFF15 PIPETX3EQCOEFF15)
			(conn PCIE_3_0 PIPETX3EQCOEFF16 <== PIPETX3EQCOEFF16 PIPETX3EQCOEFF16)
			(conn PCIE_3_0 PIPETX3EQCOEFF17 <== PIPETX3EQCOEFF17 PIPETX3EQCOEFF17)
			(conn PCIE_3_0 PIPETX3EQDONE <== PIPETX3EQDONE PIPETX3EQDONE)
			(conn PCIE_3_0 PIPETX4EQCOEFF0 <== PIPETX4EQCOEFF0 PIPETX4EQCOEFF0)
			(conn PCIE_3_0 PIPETX4EQCOEFF1 <== PIPETX4EQCOEFF1 PIPETX4EQCOEFF1)
			(conn PCIE_3_0 PIPETX4EQCOEFF2 <== PIPETX4EQCOEFF2 PIPETX4EQCOEFF2)
			(conn PCIE_3_0 PIPETX4EQCOEFF3 <== PIPETX4EQCOEFF3 PIPETX4EQCOEFF3)
			(conn PCIE_3_0 PIPETX4EQCOEFF4 <== PIPETX4EQCOEFF4 PIPETX4EQCOEFF4)
			(conn PCIE_3_0 PIPETX4EQCOEFF5 <== PIPETX4EQCOEFF5 PIPETX4EQCOEFF5)
			(conn PCIE_3_0 PIPETX4EQCOEFF6 <== PIPETX4EQCOEFF6 PIPETX4EQCOEFF6)
			(conn PCIE_3_0 PIPETX4EQCOEFF7 <== PIPETX4EQCOEFF7 PIPETX4EQCOEFF7)
			(conn PCIE_3_0 PIPETX4EQCOEFF8 <== PIPETX4EQCOEFF8 PIPETX4EQCOEFF8)
			(conn PCIE_3_0 PIPETX4EQCOEFF9 <== PIPETX4EQCOEFF9 PIPETX4EQCOEFF9)
			(conn PCIE_3_0 PIPETX4EQCOEFF10 <== PIPETX4EQCOEFF10 PIPETX4EQCOEFF10)
			(conn PCIE_3_0 PIPETX4EQCOEFF11 <== PIPETX4EQCOEFF11 PIPETX4EQCOEFF11)
			(conn PCIE_3_0 PIPETX4EQCOEFF12 <== PIPETX4EQCOEFF12 PIPETX4EQCOEFF12)
			(conn PCIE_3_0 PIPETX4EQCOEFF13 <== PIPETX4EQCOEFF13 PIPETX4EQCOEFF13)
			(conn PCIE_3_0 PIPETX4EQCOEFF14 <== PIPETX4EQCOEFF14 PIPETX4EQCOEFF14)
			(conn PCIE_3_0 PIPETX4EQCOEFF15 <== PIPETX4EQCOEFF15 PIPETX4EQCOEFF15)
			(conn PCIE_3_0 PIPETX4EQCOEFF16 <== PIPETX4EQCOEFF16 PIPETX4EQCOEFF16)
			(conn PCIE_3_0 PIPETX4EQCOEFF17 <== PIPETX4EQCOEFF17 PIPETX4EQCOEFF17)
			(conn PCIE_3_0 PIPETX4EQDONE <== PIPETX4EQDONE PIPETX4EQDONE)
			(conn PCIE_3_0 PIPETX5EQCOEFF0 <== PIPETX5EQCOEFF0 PIPETX5EQCOEFF0)
			(conn PCIE_3_0 PIPETX5EQCOEFF1 <== PIPETX5EQCOEFF1 PIPETX5EQCOEFF1)
			(conn PCIE_3_0 PIPETX5EQCOEFF2 <== PIPETX5EQCOEFF2 PIPETX5EQCOEFF2)
			(conn PCIE_3_0 PIPETX5EQCOEFF3 <== PIPETX5EQCOEFF3 PIPETX5EQCOEFF3)
			(conn PCIE_3_0 PIPETX5EQCOEFF4 <== PIPETX5EQCOEFF4 PIPETX5EQCOEFF4)
			(conn PCIE_3_0 PIPETX5EQCOEFF5 <== PIPETX5EQCOEFF5 PIPETX5EQCOEFF5)
			(conn PCIE_3_0 PIPETX5EQCOEFF6 <== PIPETX5EQCOEFF6 PIPETX5EQCOEFF6)
			(conn PCIE_3_0 PIPETX5EQCOEFF7 <== PIPETX5EQCOEFF7 PIPETX5EQCOEFF7)
			(conn PCIE_3_0 PIPETX5EQCOEFF8 <== PIPETX5EQCOEFF8 PIPETX5EQCOEFF8)
			(conn PCIE_3_0 PIPETX5EQCOEFF9 <== PIPETX5EQCOEFF9 PIPETX5EQCOEFF9)
			(conn PCIE_3_0 PIPETX5EQCOEFF10 <== PIPETX5EQCOEFF10 PIPETX5EQCOEFF10)
			(conn PCIE_3_0 PIPETX5EQCOEFF11 <== PIPETX5EQCOEFF11 PIPETX5EQCOEFF11)
			(conn PCIE_3_0 PIPETX5EQCOEFF12 <== PIPETX5EQCOEFF12 PIPETX5EQCOEFF12)
			(conn PCIE_3_0 PIPETX5EQCOEFF13 <== PIPETX5EQCOEFF13 PIPETX5EQCOEFF13)
			(conn PCIE_3_0 PIPETX5EQCOEFF14 <== PIPETX5EQCOEFF14 PIPETX5EQCOEFF14)
			(conn PCIE_3_0 PIPETX5EQCOEFF15 <== PIPETX5EQCOEFF15 PIPETX5EQCOEFF15)
			(conn PCIE_3_0 PIPETX5EQCOEFF16 <== PIPETX5EQCOEFF16 PIPETX5EQCOEFF16)
			(conn PCIE_3_0 PIPETX5EQCOEFF17 <== PIPETX5EQCOEFF17 PIPETX5EQCOEFF17)
			(conn PCIE_3_0 PIPETX5EQDONE <== PIPETX5EQDONE PIPETX5EQDONE)
			(conn PCIE_3_0 PIPETX6EQCOEFF0 <== PIPETX6EQCOEFF0 PIPETX6EQCOEFF0)
			(conn PCIE_3_0 PIPETX6EQCOEFF1 <== PIPETX6EQCOEFF1 PIPETX6EQCOEFF1)
			(conn PCIE_3_0 PIPETX6EQCOEFF2 <== PIPETX6EQCOEFF2 PIPETX6EQCOEFF2)
			(conn PCIE_3_0 PIPETX6EQCOEFF3 <== PIPETX6EQCOEFF3 PIPETX6EQCOEFF3)
			(conn PCIE_3_0 PIPETX6EQCOEFF4 <== PIPETX6EQCOEFF4 PIPETX6EQCOEFF4)
			(conn PCIE_3_0 PIPETX6EQCOEFF5 <== PIPETX6EQCOEFF5 PIPETX6EQCOEFF5)
			(conn PCIE_3_0 PIPETX6EQCOEFF6 <== PIPETX6EQCOEFF6 PIPETX6EQCOEFF6)
			(conn PCIE_3_0 PIPETX6EQCOEFF7 <== PIPETX6EQCOEFF7 PIPETX6EQCOEFF7)
			(conn PCIE_3_0 PIPETX6EQCOEFF8 <== PIPETX6EQCOEFF8 PIPETX6EQCOEFF8)
			(conn PCIE_3_0 PIPETX6EQCOEFF9 <== PIPETX6EQCOEFF9 PIPETX6EQCOEFF9)
			(conn PCIE_3_0 PIPETX6EQCOEFF10 <== PIPETX6EQCOEFF10 PIPETX6EQCOEFF10)
			(conn PCIE_3_0 PIPETX6EQCOEFF11 <== PIPETX6EQCOEFF11 PIPETX6EQCOEFF11)
			(conn PCIE_3_0 PIPETX6EQCOEFF12 <== PIPETX6EQCOEFF12 PIPETX6EQCOEFF12)
			(conn PCIE_3_0 PIPETX6EQCOEFF13 <== PIPETX6EQCOEFF13 PIPETX6EQCOEFF13)
			(conn PCIE_3_0 PIPETX6EQCOEFF14 <== PIPETX6EQCOEFF14 PIPETX6EQCOEFF14)
			(conn PCIE_3_0 PIPETX6EQCOEFF15 <== PIPETX6EQCOEFF15 PIPETX6EQCOEFF15)
			(conn PCIE_3_0 PIPETX6EQCOEFF16 <== PIPETX6EQCOEFF16 PIPETX6EQCOEFF16)
			(conn PCIE_3_0 PIPETX6EQCOEFF17 <== PIPETX6EQCOEFF17 PIPETX6EQCOEFF17)
			(conn PCIE_3_0 PIPETX6EQDONE <== PIPETX6EQDONE PIPETX6EQDONE)
			(conn PCIE_3_0 PIPETX7EQCOEFF0 <== PIPETX7EQCOEFF0 PIPETX7EQCOEFF0)
			(conn PCIE_3_0 PIPETX7EQCOEFF1 <== PIPETX7EQCOEFF1 PIPETX7EQCOEFF1)
			(conn PCIE_3_0 PIPETX7EQCOEFF2 <== PIPETX7EQCOEFF2 PIPETX7EQCOEFF2)
			(conn PCIE_3_0 PIPETX7EQCOEFF3 <== PIPETX7EQCOEFF3 PIPETX7EQCOEFF3)
			(conn PCIE_3_0 PIPETX7EQCOEFF4 <== PIPETX7EQCOEFF4 PIPETX7EQCOEFF4)
			(conn PCIE_3_0 PIPETX7EQCOEFF5 <== PIPETX7EQCOEFF5 PIPETX7EQCOEFF5)
			(conn PCIE_3_0 PIPETX7EQCOEFF6 <== PIPETX7EQCOEFF6 PIPETX7EQCOEFF6)
			(conn PCIE_3_0 PIPETX7EQCOEFF7 <== PIPETX7EQCOEFF7 PIPETX7EQCOEFF7)
			(conn PCIE_3_0 PIPETX7EQCOEFF8 <== PIPETX7EQCOEFF8 PIPETX7EQCOEFF8)
			(conn PCIE_3_0 PIPETX7EQCOEFF9 <== PIPETX7EQCOEFF9 PIPETX7EQCOEFF9)
			(conn PCIE_3_0 PIPETX7EQCOEFF10 <== PIPETX7EQCOEFF10 PIPETX7EQCOEFF10)
			(conn PCIE_3_0 PIPETX7EQCOEFF11 <== PIPETX7EQCOEFF11 PIPETX7EQCOEFF11)
			(conn PCIE_3_0 PIPETX7EQCOEFF12 <== PIPETX7EQCOEFF12 PIPETX7EQCOEFF12)
			(conn PCIE_3_0 PIPETX7EQCOEFF13 <== PIPETX7EQCOEFF13 PIPETX7EQCOEFF13)
			(conn PCIE_3_0 PIPETX7EQCOEFF14 <== PIPETX7EQCOEFF14 PIPETX7EQCOEFF14)
			(conn PCIE_3_0 PIPETX7EQCOEFF15 <== PIPETX7EQCOEFF15 PIPETX7EQCOEFF15)
			(conn PCIE_3_0 PIPETX7EQCOEFF16 <== PIPETX7EQCOEFF16 PIPETX7EQCOEFF16)
			(conn PCIE_3_0 PIPETX7EQCOEFF17 <== PIPETX7EQCOEFF17 PIPETX7EQCOEFF17)
			(conn PCIE_3_0 PIPETX7EQDONE <== PIPETX7EQDONE PIPETX7EQDONE)
			(conn PCIE_3_0 PLDISABLESCRAMBLER <== PLDISABLESCRAMBLER PLDISABLESCRAMBLER)
			(conn PCIE_3_0 PLEQRESETEIEOSCOUNT <== PLEQRESETEIEOSCOUNT PLEQRESETEIEOSCOUNT)
			(conn PCIE_3_0 PLGEN3PCSDISABLE <== PLGEN3PCSDISABLE PLGEN3PCSDISABLE)
			(conn PCIE_3_0 PLGEN3PCSRXSYNCDONE0 <== PLGEN3PCSRXSYNCDONE0 PLGEN3PCSRXSYNCDONE0)
			(conn PCIE_3_0 PLGEN3PCSRXSYNCDONE1 <== PLGEN3PCSRXSYNCDONE1 PLGEN3PCSRXSYNCDONE1)
			(conn PCIE_3_0 PLGEN3PCSRXSYNCDONE2 <== PLGEN3PCSRXSYNCDONE2 PLGEN3PCSRXSYNCDONE2)
			(conn PCIE_3_0 PLGEN3PCSRXSYNCDONE3 <== PLGEN3PCSRXSYNCDONE3 PLGEN3PCSRXSYNCDONE3)
			(conn PCIE_3_0 PLGEN3PCSRXSYNCDONE4 <== PLGEN3PCSRXSYNCDONE4 PLGEN3PCSRXSYNCDONE4)
			(conn PCIE_3_0 PLGEN3PCSRXSYNCDONE5 <== PLGEN3PCSRXSYNCDONE5 PLGEN3PCSRXSYNCDONE5)
			(conn PCIE_3_0 PLGEN3PCSRXSYNCDONE6 <== PLGEN3PCSRXSYNCDONE6 PLGEN3PCSRXSYNCDONE6)
			(conn PCIE_3_0 PLGEN3PCSRXSYNCDONE7 <== PLGEN3PCSRXSYNCDONE7 PLGEN3PCSRXSYNCDONE7)
			(conn PCIE_3_0 RECCLK <== RECCLK RECCLK)
			(conn PCIE_3_0 RESETN <== RESETN RESETN)
			(conn PCIE_3_0 SAXISCCTDATA0 <== SAXISCCTDATA0 SAXISCCTDATA0)
			(conn PCIE_3_0 SAXISCCTDATA1 <== SAXISCCTDATA1 SAXISCCTDATA1)
			(conn PCIE_3_0 SAXISCCTDATA2 <== SAXISCCTDATA2 SAXISCCTDATA2)
			(conn PCIE_3_0 SAXISCCTDATA3 <== SAXISCCTDATA3 SAXISCCTDATA3)
			(conn PCIE_3_0 SAXISCCTDATA4 <== SAXISCCTDATA4 SAXISCCTDATA4)
			(conn PCIE_3_0 SAXISCCTDATA5 <== SAXISCCTDATA5 SAXISCCTDATA5)
			(conn PCIE_3_0 SAXISCCTDATA6 <== SAXISCCTDATA6 SAXISCCTDATA6)
			(conn PCIE_3_0 SAXISCCTDATA7 <== SAXISCCTDATA7 SAXISCCTDATA7)
			(conn PCIE_3_0 SAXISCCTDATA8 <== SAXISCCTDATA8 SAXISCCTDATA8)
			(conn PCIE_3_0 SAXISCCTDATA9 <== SAXISCCTDATA9 SAXISCCTDATA9)
			(conn PCIE_3_0 SAXISCCTDATA10 <== SAXISCCTDATA10 SAXISCCTDATA10)
			(conn PCIE_3_0 SAXISCCTDATA11 <== SAXISCCTDATA11 SAXISCCTDATA11)
			(conn PCIE_3_0 SAXISCCTDATA12 <== SAXISCCTDATA12 SAXISCCTDATA12)
			(conn PCIE_3_0 SAXISCCTDATA13 <== SAXISCCTDATA13 SAXISCCTDATA13)
			(conn PCIE_3_0 SAXISCCTDATA14 <== SAXISCCTDATA14 SAXISCCTDATA14)
			(conn PCIE_3_0 SAXISCCTDATA15 <== SAXISCCTDATA15 SAXISCCTDATA15)
			(conn PCIE_3_0 SAXISCCTDATA16 <== SAXISCCTDATA16 SAXISCCTDATA16)
			(conn PCIE_3_0 SAXISCCTDATA17 <== SAXISCCTDATA17 SAXISCCTDATA17)
			(conn PCIE_3_0 SAXISCCTDATA18 <== SAXISCCTDATA18 SAXISCCTDATA18)
			(conn PCIE_3_0 SAXISCCTDATA19 <== SAXISCCTDATA19 SAXISCCTDATA19)
			(conn PCIE_3_0 SAXISCCTDATA20 <== SAXISCCTDATA20 SAXISCCTDATA20)
			(conn PCIE_3_0 SAXISCCTDATA21 <== SAXISCCTDATA21 SAXISCCTDATA21)
			(conn PCIE_3_0 SAXISCCTDATA22 <== SAXISCCTDATA22 SAXISCCTDATA22)
			(conn PCIE_3_0 SAXISCCTDATA23 <== SAXISCCTDATA23 SAXISCCTDATA23)
			(conn PCIE_3_0 SAXISCCTDATA24 <== SAXISCCTDATA24 SAXISCCTDATA24)
			(conn PCIE_3_0 SAXISCCTDATA25 <== SAXISCCTDATA25 SAXISCCTDATA25)
			(conn PCIE_3_0 SAXISCCTDATA26 <== SAXISCCTDATA26 SAXISCCTDATA26)
			(conn PCIE_3_0 SAXISCCTDATA27 <== SAXISCCTDATA27 SAXISCCTDATA27)
			(conn PCIE_3_0 SAXISCCTDATA28 <== SAXISCCTDATA28 SAXISCCTDATA28)
			(conn PCIE_3_0 SAXISCCTDATA29 <== SAXISCCTDATA29 SAXISCCTDATA29)
			(conn PCIE_3_0 SAXISCCTDATA30 <== SAXISCCTDATA30 SAXISCCTDATA30)
			(conn PCIE_3_0 SAXISCCTDATA31 <== SAXISCCTDATA31 SAXISCCTDATA31)
			(conn PCIE_3_0 SAXISCCTDATA32 <== SAXISCCTDATA32 SAXISCCTDATA32)
			(conn PCIE_3_0 SAXISCCTDATA33 <== SAXISCCTDATA33 SAXISCCTDATA33)
			(conn PCIE_3_0 SAXISCCTDATA34 <== SAXISCCTDATA34 SAXISCCTDATA34)
			(conn PCIE_3_0 SAXISCCTDATA35 <== SAXISCCTDATA35 SAXISCCTDATA35)
			(conn PCIE_3_0 SAXISCCTDATA36 <== SAXISCCTDATA36 SAXISCCTDATA36)
			(conn PCIE_3_0 SAXISCCTDATA37 <== SAXISCCTDATA37 SAXISCCTDATA37)
			(conn PCIE_3_0 SAXISCCTDATA38 <== SAXISCCTDATA38 SAXISCCTDATA38)
			(conn PCIE_3_0 SAXISCCTDATA39 <== SAXISCCTDATA39 SAXISCCTDATA39)
			(conn PCIE_3_0 SAXISCCTDATA40 <== SAXISCCTDATA40 SAXISCCTDATA40)
			(conn PCIE_3_0 SAXISCCTDATA41 <== SAXISCCTDATA41 SAXISCCTDATA41)
			(conn PCIE_3_0 SAXISCCTDATA42 <== SAXISCCTDATA42 SAXISCCTDATA42)
			(conn PCIE_3_0 SAXISCCTDATA43 <== SAXISCCTDATA43 SAXISCCTDATA43)
			(conn PCIE_3_0 SAXISCCTDATA44 <== SAXISCCTDATA44 SAXISCCTDATA44)
			(conn PCIE_3_0 SAXISCCTDATA45 <== SAXISCCTDATA45 SAXISCCTDATA45)
			(conn PCIE_3_0 SAXISCCTDATA46 <== SAXISCCTDATA46 SAXISCCTDATA46)
			(conn PCIE_3_0 SAXISCCTDATA47 <== SAXISCCTDATA47 SAXISCCTDATA47)
			(conn PCIE_3_0 SAXISCCTDATA48 <== SAXISCCTDATA48 SAXISCCTDATA48)
			(conn PCIE_3_0 SAXISCCTDATA49 <== SAXISCCTDATA49 SAXISCCTDATA49)
			(conn PCIE_3_0 SAXISCCTDATA50 <== SAXISCCTDATA50 SAXISCCTDATA50)
			(conn PCIE_3_0 SAXISCCTDATA51 <== SAXISCCTDATA51 SAXISCCTDATA51)
			(conn PCIE_3_0 SAXISCCTDATA52 <== SAXISCCTDATA52 SAXISCCTDATA52)
			(conn PCIE_3_0 SAXISCCTDATA53 <== SAXISCCTDATA53 SAXISCCTDATA53)
			(conn PCIE_3_0 SAXISCCTDATA54 <== SAXISCCTDATA54 SAXISCCTDATA54)
			(conn PCIE_3_0 SAXISCCTDATA55 <== SAXISCCTDATA55 SAXISCCTDATA55)
			(conn PCIE_3_0 SAXISCCTDATA56 <== SAXISCCTDATA56 SAXISCCTDATA56)
			(conn PCIE_3_0 SAXISCCTDATA57 <== SAXISCCTDATA57 SAXISCCTDATA57)
			(conn PCIE_3_0 SAXISCCTDATA58 <== SAXISCCTDATA58 SAXISCCTDATA58)
			(conn PCIE_3_0 SAXISCCTDATA59 <== SAXISCCTDATA59 SAXISCCTDATA59)
			(conn PCIE_3_0 SAXISCCTDATA60 <== SAXISCCTDATA60 SAXISCCTDATA60)
			(conn PCIE_3_0 SAXISCCTDATA61 <== SAXISCCTDATA61 SAXISCCTDATA61)
			(conn PCIE_3_0 SAXISCCTDATA62 <== SAXISCCTDATA62 SAXISCCTDATA62)
			(conn PCIE_3_0 SAXISCCTDATA63 <== SAXISCCTDATA63 SAXISCCTDATA63)
			(conn PCIE_3_0 SAXISCCTDATA64 <== SAXISCCTDATA64 SAXISCCTDATA64)
			(conn PCIE_3_0 SAXISCCTDATA65 <== SAXISCCTDATA65 SAXISCCTDATA65)
			(conn PCIE_3_0 SAXISCCTDATA66 <== SAXISCCTDATA66 SAXISCCTDATA66)
			(conn PCIE_3_0 SAXISCCTDATA67 <== SAXISCCTDATA67 SAXISCCTDATA67)
			(conn PCIE_3_0 SAXISCCTDATA68 <== SAXISCCTDATA68 SAXISCCTDATA68)
			(conn PCIE_3_0 SAXISCCTDATA69 <== SAXISCCTDATA69 SAXISCCTDATA69)
			(conn PCIE_3_0 SAXISCCTDATA70 <== SAXISCCTDATA70 SAXISCCTDATA70)
			(conn PCIE_3_0 SAXISCCTDATA71 <== SAXISCCTDATA71 SAXISCCTDATA71)
			(conn PCIE_3_0 SAXISCCTDATA72 <== SAXISCCTDATA72 SAXISCCTDATA72)
			(conn PCIE_3_0 SAXISCCTDATA73 <== SAXISCCTDATA73 SAXISCCTDATA73)
			(conn PCIE_3_0 SAXISCCTDATA74 <== SAXISCCTDATA74 SAXISCCTDATA74)
			(conn PCIE_3_0 SAXISCCTDATA75 <== SAXISCCTDATA75 SAXISCCTDATA75)
			(conn PCIE_3_0 SAXISCCTDATA76 <== SAXISCCTDATA76 SAXISCCTDATA76)
			(conn PCIE_3_0 SAXISCCTDATA77 <== SAXISCCTDATA77 SAXISCCTDATA77)
			(conn PCIE_3_0 SAXISCCTDATA78 <== SAXISCCTDATA78 SAXISCCTDATA78)
			(conn PCIE_3_0 SAXISCCTDATA79 <== SAXISCCTDATA79 SAXISCCTDATA79)
			(conn PCIE_3_0 SAXISCCTDATA80 <== SAXISCCTDATA80 SAXISCCTDATA80)
			(conn PCIE_3_0 SAXISCCTDATA81 <== SAXISCCTDATA81 SAXISCCTDATA81)
			(conn PCIE_3_0 SAXISCCTDATA82 <== SAXISCCTDATA82 SAXISCCTDATA82)
			(conn PCIE_3_0 SAXISCCTDATA83 <== SAXISCCTDATA83 SAXISCCTDATA83)
			(conn PCIE_3_0 SAXISCCTDATA84 <== SAXISCCTDATA84 SAXISCCTDATA84)
			(conn PCIE_3_0 SAXISCCTDATA85 <== SAXISCCTDATA85 SAXISCCTDATA85)
			(conn PCIE_3_0 SAXISCCTDATA86 <== SAXISCCTDATA86 SAXISCCTDATA86)
			(conn PCIE_3_0 SAXISCCTDATA87 <== SAXISCCTDATA87 SAXISCCTDATA87)
			(conn PCIE_3_0 SAXISCCTDATA88 <== SAXISCCTDATA88 SAXISCCTDATA88)
			(conn PCIE_3_0 SAXISCCTDATA89 <== SAXISCCTDATA89 SAXISCCTDATA89)
			(conn PCIE_3_0 SAXISCCTDATA90 <== SAXISCCTDATA90 SAXISCCTDATA90)
			(conn PCIE_3_0 SAXISCCTDATA91 <== SAXISCCTDATA91 SAXISCCTDATA91)
			(conn PCIE_3_0 SAXISCCTDATA92 <== SAXISCCTDATA92 SAXISCCTDATA92)
			(conn PCIE_3_0 SAXISCCTDATA93 <== SAXISCCTDATA93 SAXISCCTDATA93)
			(conn PCIE_3_0 SAXISCCTDATA94 <== SAXISCCTDATA94 SAXISCCTDATA94)
			(conn PCIE_3_0 SAXISCCTDATA95 <== SAXISCCTDATA95 SAXISCCTDATA95)
			(conn PCIE_3_0 SAXISCCTDATA96 <== SAXISCCTDATA96 SAXISCCTDATA96)
			(conn PCIE_3_0 SAXISCCTDATA97 <== SAXISCCTDATA97 SAXISCCTDATA97)
			(conn PCIE_3_0 SAXISCCTDATA98 <== SAXISCCTDATA98 SAXISCCTDATA98)
			(conn PCIE_3_0 SAXISCCTDATA99 <== SAXISCCTDATA99 SAXISCCTDATA99)
			(conn PCIE_3_0 SAXISCCTDATA100 <== SAXISCCTDATA100 SAXISCCTDATA100)
			(conn PCIE_3_0 SAXISCCTDATA101 <== SAXISCCTDATA101 SAXISCCTDATA101)
			(conn PCIE_3_0 SAXISCCTDATA102 <== SAXISCCTDATA102 SAXISCCTDATA102)
			(conn PCIE_3_0 SAXISCCTDATA103 <== SAXISCCTDATA103 SAXISCCTDATA103)
			(conn PCIE_3_0 SAXISCCTDATA104 <== SAXISCCTDATA104 SAXISCCTDATA104)
			(conn PCIE_3_0 SAXISCCTDATA105 <== SAXISCCTDATA105 SAXISCCTDATA105)
			(conn PCIE_3_0 SAXISCCTDATA106 <== SAXISCCTDATA106 SAXISCCTDATA106)
			(conn PCIE_3_0 SAXISCCTDATA107 <== SAXISCCTDATA107 SAXISCCTDATA107)
			(conn PCIE_3_0 SAXISCCTDATA108 <== SAXISCCTDATA108 SAXISCCTDATA108)
			(conn PCIE_3_0 SAXISCCTDATA109 <== SAXISCCTDATA109 SAXISCCTDATA109)
			(conn PCIE_3_0 SAXISCCTDATA110 <== SAXISCCTDATA110 SAXISCCTDATA110)
			(conn PCIE_3_0 SAXISCCTDATA111 <== SAXISCCTDATA111 SAXISCCTDATA111)
			(conn PCIE_3_0 SAXISCCTDATA112 <== SAXISCCTDATA112 SAXISCCTDATA112)
			(conn PCIE_3_0 SAXISCCTDATA113 <== SAXISCCTDATA113 SAXISCCTDATA113)
			(conn PCIE_3_0 SAXISCCTDATA114 <== SAXISCCTDATA114 SAXISCCTDATA114)
			(conn PCIE_3_0 SAXISCCTDATA115 <== SAXISCCTDATA115 SAXISCCTDATA115)
			(conn PCIE_3_0 SAXISCCTDATA116 <== SAXISCCTDATA116 SAXISCCTDATA116)
			(conn PCIE_3_0 SAXISCCTDATA117 <== SAXISCCTDATA117 SAXISCCTDATA117)
			(conn PCIE_3_0 SAXISCCTDATA118 <== SAXISCCTDATA118 SAXISCCTDATA118)
			(conn PCIE_3_0 SAXISCCTDATA119 <== SAXISCCTDATA119 SAXISCCTDATA119)
			(conn PCIE_3_0 SAXISCCTDATA120 <== SAXISCCTDATA120 SAXISCCTDATA120)
			(conn PCIE_3_0 SAXISCCTDATA121 <== SAXISCCTDATA121 SAXISCCTDATA121)
			(conn PCIE_3_0 SAXISCCTDATA122 <== SAXISCCTDATA122 SAXISCCTDATA122)
			(conn PCIE_3_0 SAXISCCTDATA123 <== SAXISCCTDATA123 SAXISCCTDATA123)
			(conn PCIE_3_0 SAXISCCTDATA124 <== SAXISCCTDATA124 SAXISCCTDATA124)
			(conn PCIE_3_0 SAXISCCTDATA125 <== SAXISCCTDATA125 SAXISCCTDATA125)
			(conn PCIE_3_0 SAXISCCTDATA126 <== SAXISCCTDATA126 SAXISCCTDATA126)
			(conn PCIE_3_0 SAXISCCTDATA127 <== SAXISCCTDATA127 SAXISCCTDATA127)
			(conn PCIE_3_0 SAXISCCTDATA128 <== SAXISCCTDATA128 SAXISCCTDATA128)
			(conn PCIE_3_0 SAXISCCTDATA129 <== SAXISCCTDATA129 SAXISCCTDATA129)
			(conn PCIE_3_0 SAXISCCTDATA130 <== SAXISCCTDATA130 SAXISCCTDATA130)
			(conn PCIE_3_0 SAXISCCTDATA131 <== SAXISCCTDATA131 SAXISCCTDATA131)
			(conn PCIE_3_0 SAXISCCTDATA132 <== SAXISCCTDATA132 SAXISCCTDATA132)
			(conn PCIE_3_0 SAXISCCTDATA133 <== SAXISCCTDATA133 SAXISCCTDATA133)
			(conn PCIE_3_0 SAXISCCTDATA134 <== SAXISCCTDATA134 SAXISCCTDATA134)
			(conn PCIE_3_0 SAXISCCTDATA135 <== SAXISCCTDATA135 SAXISCCTDATA135)
			(conn PCIE_3_0 SAXISCCTDATA136 <== SAXISCCTDATA136 SAXISCCTDATA136)
			(conn PCIE_3_0 SAXISCCTDATA137 <== SAXISCCTDATA137 SAXISCCTDATA137)
			(conn PCIE_3_0 SAXISCCTDATA138 <== SAXISCCTDATA138 SAXISCCTDATA138)
			(conn PCIE_3_0 SAXISCCTDATA139 <== SAXISCCTDATA139 SAXISCCTDATA139)
			(conn PCIE_3_0 SAXISCCTDATA140 <== SAXISCCTDATA140 SAXISCCTDATA140)
			(conn PCIE_3_0 SAXISCCTDATA141 <== SAXISCCTDATA141 SAXISCCTDATA141)
			(conn PCIE_3_0 SAXISCCTDATA142 <== SAXISCCTDATA142 SAXISCCTDATA142)
			(conn PCIE_3_0 SAXISCCTDATA143 <== SAXISCCTDATA143 SAXISCCTDATA143)
			(conn PCIE_3_0 SAXISCCTDATA144 <== SAXISCCTDATA144 SAXISCCTDATA144)
			(conn PCIE_3_0 SAXISCCTDATA145 <== SAXISCCTDATA145 SAXISCCTDATA145)
			(conn PCIE_3_0 SAXISCCTDATA146 <== SAXISCCTDATA146 SAXISCCTDATA146)
			(conn PCIE_3_0 SAXISCCTDATA147 <== SAXISCCTDATA147 SAXISCCTDATA147)
			(conn PCIE_3_0 SAXISCCTDATA148 <== SAXISCCTDATA148 SAXISCCTDATA148)
			(conn PCIE_3_0 SAXISCCTDATA149 <== SAXISCCTDATA149 SAXISCCTDATA149)
			(conn PCIE_3_0 SAXISCCTDATA150 <== SAXISCCTDATA150 SAXISCCTDATA150)
			(conn PCIE_3_0 SAXISCCTDATA151 <== SAXISCCTDATA151 SAXISCCTDATA151)
			(conn PCIE_3_0 SAXISCCTDATA152 <== SAXISCCTDATA152 SAXISCCTDATA152)
			(conn PCIE_3_0 SAXISCCTDATA153 <== SAXISCCTDATA153 SAXISCCTDATA153)
			(conn PCIE_3_0 SAXISCCTDATA154 <== SAXISCCTDATA154 SAXISCCTDATA154)
			(conn PCIE_3_0 SAXISCCTDATA155 <== SAXISCCTDATA155 SAXISCCTDATA155)
			(conn PCIE_3_0 SAXISCCTDATA156 <== SAXISCCTDATA156 SAXISCCTDATA156)
			(conn PCIE_3_0 SAXISCCTDATA157 <== SAXISCCTDATA157 SAXISCCTDATA157)
			(conn PCIE_3_0 SAXISCCTDATA158 <== SAXISCCTDATA158 SAXISCCTDATA158)
			(conn PCIE_3_0 SAXISCCTDATA159 <== SAXISCCTDATA159 SAXISCCTDATA159)
			(conn PCIE_3_0 SAXISCCTDATA160 <== SAXISCCTDATA160 SAXISCCTDATA160)
			(conn PCIE_3_0 SAXISCCTDATA161 <== SAXISCCTDATA161 SAXISCCTDATA161)
			(conn PCIE_3_0 SAXISCCTDATA162 <== SAXISCCTDATA162 SAXISCCTDATA162)
			(conn PCIE_3_0 SAXISCCTDATA163 <== SAXISCCTDATA163 SAXISCCTDATA163)
			(conn PCIE_3_0 SAXISCCTDATA164 <== SAXISCCTDATA164 SAXISCCTDATA164)
			(conn PCIE_3_0 SAXISCCTDATA165 <== SAXISCCTDATA165 SAXISCCTDATA165)
			(conn PCIE_3_0 SAXISCCTDATA166 <== SAXISCCTDATA166 SAXISCCTDATA166)
			(conn PCIE_3_0 SAXISCCTDATA167 <== SAXISCCTDATA167 SAXISCCTDATA167)
			(conn PCIE_3_0 SAXISCCTDATA168 <== SAXISCCTDATA168 SAXISCCTDATA168)
			(conn PCIE_3_0 SAXISCCTDATA169 <== SAXISCCTDATA169 SAXISCCTDATA169)
			(conn PCIE_3_0 SAXISCCTDATA170 <== SAXISCCTDATA170 SAXISCCTDATA170)
			(conn PCIE_3_0 SAXISCCTDATA171 <== SAXISCCTDATA171 SAXISCCTDATA171)
			(conn PCIE_3_0 SAXISCCTDATA172 <== SAXISCCTDATA172 SAXISCCTDATA172)
			(conn PCIE_3_0 SAXISCCTDATA173 <== SAXISCCTDATA173 SAXISCCTDATA173)
			(conn PCIE_3_0 SAXISCCTDATA174 <== SAXISCCTDATA174 SAXISCCTDATA174)
			(conn PCIE_3_0 SAXISCCTDATA175 <== SAXISCCTDATA175 SAXISCCTDATA175)
			(conn PCIE_3_0 SAXISCCTDATA176 <== SAXISCCTDATA176 SAXISCCTDATA176)
			(conn PCIE_3_0 SAXISCCTDATA177 <== SAXISCCTDATA177 SAXISCCTDATA177)
			(conn PCIE_3_0 SAXISCCTDATA178 <== SAXISCCTDATA178 SAXISCCTDATA178)
			(conn PCIE_3_0 SAXISCCTDATA179 <== SAXISCCTDATA179 SAXISCCTDATA179)
			(conn PCIE_3_0 SAXISCCTDATA180 <== SAXISCCTDATA180 SAXISCCTDATA180)
			(conn PCIE_3_0 SAXISCCTDATA181 <== SAXISCCTDATA181 SAXISCCTDATA181)
			(conn PCIE_3_0 SAXISCCTDATA182 <== SAXISCCTDATA182 SAXISCCTDATA182)
			(conn PCIE_3_0 SAXISCCTDATA183 <== SAXISCCTDATA183 SAXISCCTDATA183)
			(conn PCIE_3_0 SAXISCCTDATA184 <== SAXISCCTDATA184 SAXISCCTDATA184)
			(conn PCIE_3_0 SAXISCCTDATA185 <== SAXISCCTDATA185 SAXISCCTDATA185)
			(conn PCIE_3_0 SAXISCCTDATA186 <== SAXISCCTDATA186 SAXISCCTDATA186)
			(conn PCIE_3_0 SAXISCCTDATA187 <== SAXISCCTDATA187 SAXISCCTDATA187)
			(conn PCIE_3_0 SAXISCCTDATA188 <== SAXISCCTDATA188 SAXISCCTDATA188)
			(conn PCIE_3_0 SAXISCCTDATA189 <== SAXISCCTDATA189 SAXISCCTDATA189)
			(conn PCIE_3_0 SAXISCCTDATA190 <== SAXISCCTDATA190 SAXISCCTDATA190)
			(conn PCIE_3_0 SAXISCCTDATA191 <== SAXISCCTDATA191 SAXISCCTDATA191)
			(conn PCIE_3_0 SAXISCCTDATA192 <== SAXISCCTDATA192 SAXISCCTDATA192)
			(conn PCIE_3_0 SAXISCCTDATA193 <== SAXISCCTDATA193 SAXISCCTDATA193)
			(conn PCIE_3_0 SAXISCCTDATA194 <== SAXISCCTDATA194 SAXISCCTDATA194)
			(conn PCIE_3_0 SAXISCCTDATA195 <== SAXISCCTDATA195 SAXISCCTDATA195)
			(conn PCIE_3_0 SAXISCCTDATA196 <== SAXISCCTDATA196 SAXISCCTDATA196)
			(conn PCIE_3_0 SAXISCCTDATA197 <== SAXISCCTDATA197 SAXISCCTDATA197)
			(conn PCIE_3_0 SAXISCCTDATA198 <== SAXISCCTDATA198 SAXISCCTDATA198)
			(conn PCIE_3_0 SAXISCCTDATA199 <== SAXISCCTDATA199 SAXISCCTDATA199)
			(conn PCIE_3_0 SAXISCCTDATA200 <== SAXISCCTDATA200 SAXISCCTDATA200)
			(conn PCIE_3_0 SAXISCCTDATA201 <== SAXISCCTDATA201 SAXISCCTDATA201)
			(conn PCIE_3_0 SAXISCCTDATA202 <== SAXISCCTDATA202 SAXISCCTDATA202)
			(conn PCIE_3_0 SAXISCCTDATA203 <== SAXISCCTDATA203 SAXISCCTDATA203)
			(conn PCIE_3_0 SAXISCCTDATA204 <== SAXISCCTDATA204 SAXISCCTDATA204)
			(conn PCIE_3_0 SAXISCCTDATA205 <== SAXISCCTDATA205 SAXISCCTDATA205)
			(conn PCIE_3_0 SAXISCCTDATA206 <== SAXISCCTDATA206 SAXISCCTDATA206)
			(conn PCIE_3_0 SAXISCCTDATA207 <== SAXISCCTDATA207 SAXISCCTDATA207)
			(conn PCIE_3_0 SAXISCCTDATA208 <== SAXISCCTDATA208 SAXISCCTDATA208)
			(conn PCIE_3_0 SAXISCCTDATA209 <== SAXISCCTDATA209 SAXISCCTDATA209)
			(conn PCIE_3_0 SAXISCCTDATA210 <== SAXISCCTDATA210 SAXISCCTDATA210)
			(conn PCIE_3_0 SAXISCCTDATA211 <== SAXISCCTDATA211 SAXISCCTDATA211)
			(conn PCIE_3_0 SAXISCCTDATA212 <== SAXISCCTDATA212 SAXISCCTDATA212)
			(conn PCIE_3_0 SAXISCCTDATA213 <== SAXISCCTDATA213 SAXISCCTDATA213)
			(conn PCIE_3_0 SAXISCCTDATA214 <== SAXISCCTDATA214 SAXISCCTDATA214)
			(conn PCIE_3_0 SAXISCCTDATA215 <== SAXISCCTDATA215 SAXISCCTDATA215)
			(conn PCIE_3_0 SAXISCCTDATA216 <== SAXISCCTDATA216 SAXISCCTDATA216)
			(conn PCIE_3_0 SAXISCCTDATA217 <== SAXISCCTDATA217 SAXISCCTDATA217)
			(conn PCIE_3_0 SAXISCCTDATA218 <== SAXISCCTDATA218 SAXISCCTDATA218)
			(conn PCIE_3_0 SAXISCCTDATA219 <== SAXISCCTDATA219 SAXISCCTDATA219)
			(conn PCIE_3_0 SAXISCCTDATA220 <== SAXISCCTDATA220 SAXISCCTDATA220)
			(conn PCIE_3_0 SAXISCCTDATA221 <== SAXISCCTDATA221 SAXISCCTDATA221)
			(conn PCIE_3_0 SAXISCCTDATA222 <== SAXISCCTDATA222 SAXISCCTDATA222)
			(conn PCIE_3_0 SAXISCCTDATA223 <== SAXISCCTDATA223 SAXISCCTDATA223)
			(conn PCIE_3_0 SAXISCCTDATA224 <== SAXISCCTDATA224 SAXISCCTDATA224)
			(conn PCIE_3_0 SAXISCCTDATA225 <== SAXISCCTDATA225 SAXISCCTDATA225)
			(conn PCIE_3_0 SAXISCCTDATA226 <== SAXISCCTDATA226 SAXISCCTDATA226)
			(conn PCIE_3_0 SAXISCCTDATA227 <== SAXISCCTDATA227 SAXISCCTDATA227)
			(conn PCIE_3_0 SAXISCCTDATA228 <== SAXISCCTDATA228 SAXISCCTDATA228)
			(conn PCIE_3_0 SAXISCCTDATA229 <== SAXISCCTDATA229 SAXISCCTDATA229)
			(conn PCIE_3_0 SAXISCCTDATA230 <== SAXISCCTDATA230 SAXISCCTDATA230)
			(conn PCIE_3_0 SAXISCCTDATA231 <== SAXISCCTDATA231 SAXISCCTDATA231)
			(conn PCIE_3_0 SAXISCCTDATA232 <== SAXISCCTDATA232 SAXISCCTDATA232)
			(conn PCIE_3_0 SAXISCCTDATA233 <== SAXISCCTDATA233 SAXISCCTDATA233)
			(conn PCIE_3_0 SAXISCCTDATA234 <== SAXISCCTDATA234 SAXISCCTDATA234)
			(conn PCIE_3_0 SAXISCCTDATA235 <== SAXISCCTDATA235 SAXISCCTDATA235)
			(conn PCIE_3_0 SAXISCCTDATA236 <== SAXISCCTDATA236 SAXISCCTDATA236)
			(conn PCIE_3_0 SAXISCCTDATA237 <== SAXISCCTDATA237 SAXISCCTDATA237)
			(conn PCIE_3_0 SAXISCCTDATA238 <== SAXISCCTDATA238 SAXISCCTDATA238)
			(conn PCIE_3_0 SAXISCCTDATA239 <== SAXISCCTDATA239 SAXISCCTDATA239)
			(conn PCIE_3_0 SAXISCCTDATA240 <== SAXISCCTDATA240 SAXISCCTDATA240)
			(conn PCIE_3_0 SAXISCCTDATA241 <== SAXISCCTDATA241 SAXISCCTDATA241)
			(conn PCIE_3_0 SAXISCCTDATA242 <== SAXISCCTDATA242 SAXISCCTDATA242)
			(conn PCIE_3_0 SAXISCCTDATA243 <== SAXISCCTDATA243 SAXISCCTDATA243)
			(conn PCIE_3_0 SAXISCCTDATA244 <== SAXISCCTDATA244 SAXISCCTDATA244)
			(conn PCIE_3_0 SAXISCCTDATA245 <== SAXISCCTDATA245 SAXISCCTDATA245)
			(conn PCIE_3_0 SAXISCCTDATA246 <== SAXISCCTDATA246 SAXISCCTDATA246)
			(conn PCIE_3_0 SAXISCCTDATA247 <== SAXISCCTDATA247 SAXISCCTDATA247)
			(conn PCIE_3_0 SAXISCCTDATA248 <== SAXISCCTDATA248 SAXISCCTDATA248)
			(conn PCIE_3_0 SAXISCCTDATA249 <== SAXISCCTDATA249 SAXISCCTDATA249)
			(conn PCIE_3_0 SAXISCCTDATA250 <== SAXISCCTDATA250 SAXISCCTDATA250)
			(conn PCIE_3_0 SAXISCCTDATA251 <== SAXISCCTDATA251 SAXISCCTDATA251)
			(conn PCIE_3_0 SAXISCCTDATA252 <== SAXISCCTDATA252 SAXISCCTDATA252)
			(conn PCIE_3_0 SAXISCCTDATA253 <== SAXISCCTDATA253 SAXISCCTDATA253)
			(conn PCIE_3_0 SAXISCCTDATA254 <== SAXISCCTDATA254 SAXISCCTDATA254)
			(conn PCIE_3_0 SAXISCCTDATA255 <== SAXISCCTDATA255 SAXISCCTDATA255)
			(conn PCIE_3_0 SAXISCCTKEEP0 <== SAXISCCTKEEP0 SAXISCCTKEEP0)
			(conn PCIE_3_0 SAXISCCTKEEP1 <== SAXISCCTKEEP1 SAXISCCTKEEP1)
			(conn PCIE_3_0 SAXISCCTKEEP2 <== SAXISCCTKEEP2 SAXISCCTKEEP2)
			(conn PCIE_3_0 SAXISCCTKEEP3 <== SAXISCCTKEEP3 SAXISCCTKEEP3)
			(conn PCIE_3_0 SAXISCCTKEEP4 <== SAXISCCTKEEP4 SAXISCCTKEEP4)
			(conn PCIE_3_0 SAXISCCTKEEP5 <== SAXISCCTKEEP5 SAXISCCTKEEP5)
			(conn PCIE_3_0 SAXISCCTKEEP6 <== SAXISCCTKEEP6 SAXISCCTKEEP6)
			(conn PCIE_3_0 SAXISCCTKEEP7 <== SAXISCCTKEEP7 SAXISCCTKEEP7)
			(conn PCIE_3_0 SAXISCCTLAST <== SAXISCCTLAST SAXISCCTLAST)
			(conn PCIE_3_0 SAXISCCTUSER0 <== SAXISCCTUSER0 SAXISCCTUSER0)
			(conn PCIE_3_0 SAXISCCTUSER1 <== SAXISCCTUSER1 SAXISCCTUSER1)
			(conn PCIE_3_0 SAXISCCTUSER2 <== SAXISCCTUSER2 SAXISCCTUSER2)
			(conn PCIE_3_0 SAXISCCTUSER3 <== SAXISCCTUSER3 SAXISCCTUSER3)
			(conn PCIE_3_0 SAXISCCTUSER4 <== SAXISCCTUSER4 SAXISCCTUSER4)
			(conn PCIE_3_0 SAXISCCTUSER5 <== SAXISCCTUSER5 SAXISCCTUSER5)
			(conn PCIE_3_0 SAXISCCTUSER6 <== SAXISCCTUSER6 SAXISCCTUSER6)
			(conn PCIE_3_0 SAXISCCTUSER7 <== SAXISCCTUSER7 SAXISCCTUSER7)
			(conn PCIE_3_0 SAXISCCTUSER8 <== SAXISCCTUSER8 SAXISCCTUSER8)
			(conn PCIE_3_0 SAXISCCTUSER9 <== SAXISCCTUSER9 SAXISCCTUSER9)
			(conn PCIE_3_0 SAXISCCTUSER10 <== SAXISCCTUSER10 SAXISCCTUSER10)
			(conn PCIE_3_0 SAXISCCTUSER11 <== SAXISCCTUSER11 SAXISCCTUSER11)
			(conn PCIE_3_0 SAXISCCTUSER12 <== SAXISCCTUSER12 SAXISCCTUSER12)
			(conn PCIE_3_0 SAXISCCTUSER13 <== SAXISCCTUSER13 SAXISCCTUSER13)
			(conn PCIE_3_0 SAXISCCTUSER14 <== SAXISCCTUSER14 SAXISCCTUSER14)
			(conn PCIE_3_0 SAXISCCTUSER15 <== SAXISCCTUSER15 SAXISCCTUSER15)
			(conn PCIE_3_0 SAXISCCTUSER16 <== SAXISCCTUSER16 SAXISCCTUSER16)
			(conn PCIE_3_0 SAXISCCTUSER17 <== SAXISCCTUSER17 SAXISCCTUSER17)
			(conn PCIE_3_0 SAXISCCTUSER18 <== SAXISCCTUSER18 SAXISCCTUSER18)
			(conn PCIE_3_0 SAXISCCTUSER19 <== SAXISCCTUSER19 SAXISCCTUSER19)
			(conn PCIE_3_0 SAXISCCTUSER20 <== SAXISCCTUSER20 SAXISCCTUSER20)
			(conn PCIE_3_0 SAXISCCTUSER21 <== SAXISCCTUSER21 SAXISCCTUSER21)
			(conn PCIE_3_0 SAXISCCTUSER22 <== SAXISCCTUSER22 SAXISCCTUSER22)
			(conn PCIE_3_0 SAXISCCTUSER23 <== SAXISCCTUSER23 SAXISCCTUSER23)
			(conn PCIE_3_0 SAXISCCTUSER24 <== SAXISCCTUSER24 SAXISCCTUSER24)
			(conn PCIE_3_0 SAXISCCTUSER25 <== SAXISCCTUSER25 SAXISCCTUSER25)
			(conn PCIE_3_0 SAXISCCTUSER26 <== SAXISCCTUSER26 SAXISCCTUSER26)
			(conn PCIE_3_0 SAXISCCTUSER27 <== SAXISCCTUSER27 SAXISCCTUSER27)
			(conn PCIE_3_0 SAXISCCTUSER28 <== SAXISCCTUSER28 SAXISCCTUSER28)
			(conn PCIE_3_0 SAXISCCTUSER29 <== SAXISCCTUSER29 SAXISCCTUSER29)
			(conn PCIE_3_0 SAXISCCTUSER30 <== SAXISCCTUSER30 SAXISCCTUSER30)
			(conn PCIE_3_0 SAXISCCTUSER31 <== SAXISCCTUSER31 SAXISCCTUSER31)
			(conn PCIE_3_0 SAXISCCTUSER32 <== SAXISCCTUSER32 SAXISCCTUSER32)
			(conn PCIE_3_0 SAXISCCTVALID <== SAXISCCTVALID SAXISCCTVALID)
			(conn PCIE_3_0 SAXISRQTDATA0 <== SAXISRQTDATA0 SAXISRQTDATA0)
			(conn PCIE_3_0 SAXISRQTDATA1 <== SAXISRQTDATA1 SAXISRQTDATA1)
			(conn PCIE_3_0 SAXISRQTDATA2 <== SAXISRQTDATA2 SAXISRQTDATA2)
			(conn PCIE_3_0 SAXISRQTDATA3 <== SAXISRQTDATA3 SAXISRQTDATA3)
			(conn PCIE_3_0 SAXISRQTDATA4 <== SAXISRQTDATA4 SAXISRQTDATA4)
			(conn PCIE_3_0 SAXISRQTDATA5 <== SAXISRQTDATA5 SAXISRQTDATA5)
			(conn PCIE_3_0 SAXISRQTDATA6 <== SAXISRQTDATA6 SAXISRQTDATA6)
			(conn PCIE_3_0 SAXISRQTDATA7 <== SAXISRQTDATA7 SAXISRQTDATA7)
			(conn PCIE_3_0 SAXISRQTDATA8 <== SAXISRQTDATA8 SAXISRQTDATA8)
			(conn PCIE_3_0 SAXISRQTDATA9 <== SAXISRQTDATA9 SAXISRQTDATA9)
			(conn PCIE_3_0 SAXISRQTDATA10 <== SAXISRQTDATA10 SAXISRQTDATA10)
			(conn PCIE_3_0 SAXISRQTDATA11 <== SAXISRQTDATA11 SAXISRQTDATA11)
			(conn PCIE_3_0 SAXISRQTDATA12 <== SAXISRQTDATA12 SAXISRQTDATA12)
			(conn PCIE_3_0 SAXISRQTDATA13 <== SAXISRQTDATA13 SAXISRQTDATA13)
			(conn PCIE_3_0 SAXISRQTDATA14 <== SAXISRQTDATA14 SAXISRQTDATA14)
			(conn PCIE_3_0 SAXISRQTDATA15 <== SAXISRQTDATA15 SAXISRQTDATA15)
			(conn PCIE_3_0 SAXISRQTDATA16 <== SAXISRQTDATA16 SAXISRQTDATA16)
			(conn PCIE_3_0 SAXISRQTDATA17 <== SAXISRQTDATA17 SAXISRQTDATA17)
			(conn PCIE_3_0 SAXISRQTDATA18 <== SAXISRQTDATA18 SAXISRQTDATA18)
			(conn PCIE_3_0 SAXISRQTDATA19 <== SAXISRQTDATA19 SAXISRQTDATA19)
			(conn PCIE_3_0 SAXISRQTDATA20 <== SAXISRQTDATA20 SAXISRQTDATA20)
			(conn PCIE_3_0 SAXISRQTDATA21 <== SAXISRQTDATA21 SAXISRQTDATA21)
			(conn PCIE_3_0 SAXISRQTDATA22 <== SAXISRQTDATA22 SAXISRQTDATA22)
			(conn PCIE_3_0 SAXISRQTDATA23 <== SAXISRQTDATA23 SAXISRQTDATA23)
			(conn PCIE_3_0 SAXISRQTDATA24 <== SAXISRQTDATA24 SAXISRQTDATA24)
			(conn PCIE_3_0 SAXISRQTDATA25 <== SAXISRQTDATA25 SAXISRQTDATA25)
			(conn PCIE_3_0 SAXISRQTDATA26 <== SAXISRQTDATA26 SAXISRQTDATA26)
			(conn PCIE_3_0 SAXISRQTDATA27 <== SAXISRQTDATA27 SAXISRQTDATA27)
			(conn PCIE_3_0 SAXISRQTDATA28 <== SAXISRQTDATA28 SAXISRQTDATA28)
			(conn PCIE_3_0 SAXISRQTDATA29 <== SAXISRQTDATA29 SAXISRQTDATA29)
			(conn PCIE_3_0 SAXISRQTDATA30 <== SAXISRQTDATA30 SAXISRQTDATA30)
			(conn PCIE_3_0 SAXISRQTDATA31 <== SAXISRQTDATA31 SAXISRQTDATA31)
			(conn PCIE_3_0 SAXISRQTDATA32 <== SAXISRQTDATA32 SAXISRQTDATA32)
			(conn PCIE_3_0 SAXISRQTDATA33 <== SAXISRQTDATA33 SAXISRQTDATA33)
			(conn PCIE_3_0 SAXISRQTDATA34 <== SAXISRQTDATA34 SAXISRQTDATA34)
			(conn PCIE_3_0 SAXISRQTDATA35 <== SAXISRQTDATA35 SAXISRQTDATA35)
			(conn PCIE_3_0 SAXISRQTDATA36 <== SAXISRQTDATA36 SAXISRQTDATA36)
			(conn PCIE_3_0 SAXISRQTDATA37 <== SAXISRQTDATA37 SAXISRQTDATA37)
			(conn PCIE_3_0 SAXISRQTDATA38 <== SAXISRQTDATA38 SAXISRQTDATA38)
			(conn PCIE_3_0 SAXISRQTDATA39 <== SAXISRQTDATA39 SAXISRQTDATA39)
			(conn PCIE_3_0 SAXISRQTDATA40 <== SAXISRQTDATA40 SAXISRQTDATA40)
			(conn PCIE_3_0 SAXISRQTDATA41 <== SAXISRQTDATA41 SAXISRQTDATA41)
			(conn PCIE_3_0 SAXISRQTDATA42 <== SAXISRQTDATA42 SAXISRQTDATA42)
			(conn PCIE_3_0 SAXISRQTDATA43 <== SAXISRQTDATA43 SAXISRQTDATA43)
			(conn PCIE_3_0 SAXISRQTDATA44 <== SAXISRQTDATA44 SAXISRQTDATA44)
			(conn PCIE_3_0 SAXISRQTDATA45 <== SAXISRQTDATA45 SAXISRQTDATA45)
			(conn PCIE_3_0 SAXISRQTDATA46 <== SAXISRQTDATA46 SAXISRQTDATA46)
			(conn PCIE_3_0 SAXISRQTDATA47 <== SAXISRQTDATA47 SAXISRQTDATA47)
			(conn PCIE_3_0 SAXISRQTDATA48 <== SAXISRQTDATA48 SAXISRQTDATA48)
			(conn PCIE_3_0 SAXISRQTDATA49 <== SAXISRQTDATA49 SAXISRQTDATA49)
			(conn PCIE_3_0 SAXISRQTDATA50 <== SAXISRQTDATA50 SAXISRQTDATA50)
			(conn PCIE_3_0 SAXISRQTDATA51 <== SAXISRQTDATA51 SAXISRQTDATA51)
			(conn PCIE_3_0 SAXISRQTDATA52 <== SAXISRQTDATA52 SAXISRQTDATA52)
			(conn PCIE_3_0 SAXISRQTDATA53 <== SAXISRQTDATA53 SAXISRQTDATA53)
			(conn PCIE_3_0 SAXISRQTDATA54 <== SAXISRQTDATA54 SAXISRQTDATA54)
			(conn PCIE_3_0 SAXISRQTDATA55 <== SAXISRQTDATA55 SAXISRQTDATA55)
			(conn PCIE_3_0 SAXISRQTDATA56 <== SAXISRQTDATA56 SAXISRQTDATA56)
			(conn PCIE_3_0 SAXISRQTDATA57 <== SAXISRQTDATA57 SAXISRQTDATA57)
			(conn PCIE_3_0 SAXISRQTDATA58 <== SAXISRQTDATA58 SAXISRQTDATA58)
			(conn PCIE_3_0 SAXISRQTDATA59 <== SAXISRQTDATA59 SAXISRQTDATA59)
			(conn PCIE_3_0 SAXISRQTDATA60 <== SAXISRQTDATA60 SAXISRQTDATA60)
			(conn PCIE_3_0 SAXISRQTDATA61 <== SAXISRQTDATA61 SAXISRQTDATA61)
			(conn PCIE_3_0 SAXISRQTDATA62 <== SAXISRQTDATA62 SAXISRQTDATA62)
			(conn PCIE_3_0 SAXISRQTDATA63 <== SAXISRQTDATA63 SAXISRQTDATA63)
			(conn PCIE_3_0 SAXISRQTDATA64 <== SAXISRQTDATA64 SAXISRQTDATA64)
			(conn PCIE_3_0 SAXISRQTDATA65 <== SAXISRQTDATA65 SAXISRQTDATA65)
			(conn PCIE_3_0 SAXISRQTDATA66 <== SAXISRQTDATA66 SAXISRQTDATA66)
			(conn PCIE_3_0 SAXISRQTDATA67 <== SAXISRQTDATA67 SAXISRQTDATA67)
			(conn PCIE_3_0 SAXISRQTDATA68 <== SAXISRQTDATA68 SAXISRQTDATA68)
			(conn PCIE_3_0 SAXISRQTDATA69 <== SAXISRQTDATA69 SAXISRQTDATA69)
			(conn PCIE_3_0 SAXISRQTDATA70 <== SAXISRQTDATA70 SAXISRQTDATA70)
			(conn PCIE_3_0 SAXISRQTDATA71 <== SAXISRQTDATA71 SAXISRQTDATA71)
			(conn PCIE_3_0 SAXISRQTDATA72 <== SAXISRQTDATA72 SAXISRQTDATA72)
			(conn PCIE_3_0 SAXISRQTDATA73 <== SAXISRQTDATA73 SAXISRQTDATA73)
			(conn PCIE_3_0 SAXISRQTDATA74 <== SAXISRQTDATA74 SAXISRQTDATA74)
			(conn PCIE_3_0 SAXISRQTDATA75 <== SAXISRQTDATA75 SAXISRQTDATA75)
			(conn PCIE_3_0 SAXISRQTDATA76 <== SAXISRQTDATA76 SAXISRQTDATA76)
			(conn PCIE_3_0 SAXISRQTDATA77 <== SAXISRQTDATA77 SAXISRQTDATA77)
			(conn PCIE_3_0 SAXISRQTDATA78 <== SAXISRQTDATA78 SAXISRQTDATA78)
			(conn PCIE_3_0 SAXISRQTDATA79 <== SAXISRQTDATA79 SAXISRQTDATA79)
			(conn PCIE_3_0 SAXISRQTDATA80 <== SAXISRQTDATA80 SAXISRQTDATA80)
			(conn PCIE_3_0 SAXISRQTDATA81 <== SAXISRQTDATA81 SAXISRQTDATA81)
			(conn PCIE_3_0 SAXISRQTDATA82 <== SAXISRQTDATA82 SAXISRQTDATA82)
			(conn PCIE_3_0 SAXISRQTDATA83 <== SAXISRQTDATA83 SAXISRQTDATA83)
			(conn PCIE_3_0 SAXISRQTDATA84 <== SAXISRQTDATA84 SAXISRQTDATA84)
			(conn PCIE_3_0 SAXISRQTDATA85 <== SAXISRQTDATA85 SAXISRQTDATA85)
			(conn PCIE_3_0 SAXISRQTDATA86 <== SAXISRQTDATA86 SAXISRQTDATA86)
			(conn PCIE_3_0 SAXISRQTDATA87 <== SAXISRQTDATA87 SAXISRQTDATA87)
			(conn PCIE_3_0 SAXISRQTDATA88 <== SAXISRQTDATA88 SAXISRQTDATA88)
			(conn PCIE_3_0 SAXISRQTDATA89 <== SAXISRQTDATA89 SAXISRQTDATA89)
			(conn PCIE_3_0 SAXISRQTDATA90 <== SAXISRQTDATA90 SAXISRQTDATA90)
			(conn PCIE_3_0 SAXISRQTDATA91 <== SAXISRQTDATA91 SAXISRQTDATA91)
			(conn PCIE_3_0 SAXISRQTDATA92 <== SAXISRQTDATA92 SAXISRQTDATA92)
			(conn PCIE_3_0 SAXISRQTDATA93 <== SAXISRQTDATA93 SAXISRQTDATA93)
			(conn PCIE_3_0 SAXISRQTDATA94 <== SAXISRQTDATA94 SAXISRQTDATA94)
			(conn PCIE_3_0 SAXISRQTDATA95 <== SAXISRQTDATA95 SAXISRQTDATA95)
			(conn PCIE_3_0 SAXISRQTDATA96 <== SAXISRQTDATA96 SAXISRQTDATA96)
			(conn PCIE_3_0 SAXISRQTDATA97 <== SAXISRQTDATA97 SAXISRQTDATA97)
			(conn PCIE_3_0 SAXISRQTDATA98 <== SAXISRQTDATA98 SAXISRQTDATA98)
			(conn PCIE_3_0 SAXISRQTDATA99 <== SAXISRQTDATA99 SAXISRQTDATA99)
			(conn PCIE_3_0 SAXISRQTDATA100 <== SAXISRQTDATA100 SAXISRQTDATA100)
			(conn PCIE_3_0 SAXISRQTDATA101 <== SAXISRQTDATA101 SAXISRQTDATA101)
			(conn PCIE_3_0 SAXISRQTDATA102 <== SAXISRQTDATA102 SAXISRQTDATA102)
			(conn PCIE_3_0 SAXISRQTDATA103 <== SAXISRQTDATA103 SAXISRQTDATA103)
			(conn PCIE_3_0 SAXISRQTDATA104 <== SAXISRQTDATA104 SAXISRQTDATA104)
			(conn PCIE_3_0 SAXISRQTDATA105 <== SAXISRQTDATA105 SAXISRQTDATA105)
			(conn PCIE_3_0 SAXISRQTDATA106 <== SAXISRQTDATA106 SAXISRQTDATA106)
			(conn PCIE_3_0 SAXISRQTDATA107 <== SAXISRQTDATA107 SAXISRQTDATA107)
			(conn PCIE_3_0 SAXISRQTDATA108 <== SAXISRQTDATA108 SAXISRQTDATA108)
			(conn PCIE_3_0 SAXISRQTDATA109 <== SAXISRQTDATA109 SAXISRQTDATA109)
			(conn PCIE_3_0 SAXISRQTDATA110 <== SAXISRQTDATA110 SAXISRQTDATA110)
			(conn PCIE_3_0 SAXISRQTDATA111 <== SAXISRQTDATA111 SAXISRQTDATA111)
			(conn PCIE_3_0 SAXISRQTDATA112 <== SAXISRQTDATA112 SAXISRQTDATA112)
			(conn PCIE_3_0 SAXISRQTDATA113 <== SAXISRQTDATA113 SAXISRQTDATA113)
			(conn PCIE_3_0 SAXISRQTDATA114 <== SAXISRQTDATA114 SAXISRQTDATA114)
			(conn PCIE_3_0 SAXISRQTDATA115 <== SAXISRQTDATA115 SAXISRQTDATA115)
			(conn PCIE_3_0 SAXISRQTDATA116 <== SAXISRQTDATA116 SAXISRQTDATA116)
			(conn PCIE_3_0 SAXISRQTDATA117 <== SAXISRQTDATA117 SAXISRQTDATA117)
			(conn PCIE_3_0 SAXISRQTDATA118 <== SAXISRQTDATA118 SAXISRQTDATA118)
			(conn PCIE_3_0 SAXISRQTDATA119 <== SAXISRQTDATA119 SAXISRQTDATA119)
			(conn PCIE_3_0 SAXISRQTDATA120 <== SAXISRQTDATA120 SAXISRQTDATA120)
			(conn PCIE_3_0 SAXISRQTDATA121 <== SAXISRQTDATA121 SAXISRQTDATA121)
			(conn PCIE_3_0 SAXISRQTDATA122 <== SAXISRQTDATA122 SAXISRQTDATA122)
			(conn PCIE_3_0 SAXISRQTDATA123 <== SAXISRQTDATA123 SAXISRQTDATA123)
			(conn PCIE_3_0 SAXISRQTDATA124 <== SAXISRQTDATA124 SAXISRQTDATA124)
			(conn PCIE_3_0 SAXISRQTDATA125 <== SAXISRQTDATA125 SAXISRQTDATA125)
			(conn PCIE_3_0 SAXISRQTDATA126 <== SAXISRQTDATA126 SAXISRQTDATA126)
			(conn PCIE_3_0 SAXISRQTDATA127 <== SAXISRQTDATA127 SAXISRQTDATA127)
			(conn PCIE_3_0 SAXISRQTDATA128 <== SAXISRQTDATA128 SAXISRQTDATA128)
			(conn PCIE_3_0 SAXISRQTDATA129 <== SAXISRQTDATA129 SAXISRQTDATA129)
			(conn PCIE_3_0 SAXISRQTDATA130 <== SAXISRQTDATA130 SAXISRQTDATA130)
			(conn PCIE_3_0 SAXISRQTDATA131 <== SAXISRQTDATA131 SAXISRQTDATA131)
			(conn PCIE_3_0 SAXISRQTDATA132 <== SAXISRQTDATA132 SAXISRQTDATA132)
			(conn PCIE_3_0 SAXISRQTDATA133 <== SAXISRQTDATA133 SAXISRQTDATA133)
			(conn PCIE_3_0 SAXISRQTDATA134 <== SAXISRQTDATA134 SAXISRQTDATA134)
			(conn PCIE_3_0 SAXISRQTDATA135 <== SAXISRQTDATA135 SAXISRQTDATA135)
			(conn PCIE_3_0 SAXISRQTDATA136 <== SAXISRQTDATA136 SAXISRQTDATA136)
			(conn PCIE_3_0 SAXISRQTDATA137 <== SAXISRQTDATA137 SAXISRQTDATA137)
			(conn PCIE_3_0 SAXISRQTDATA138 <== SAXISRQTDATA138 SAXISRQTDATA138)
			(conn PCIE_3_0 SAXISRQTDATA139 <== SAXISRQTDATA139 SAXISRQTDATA139)
			(conn PCIE_3_0 SAXISRQTDATA140 <== SAXISRQTDATA140 SAXISRQTDATA140)
			(conn PCIE_3_0 SAXISRQTDATA141 <== SAXISRQTDATA141 SAXISRQTDATA141)
			(conn PCIE_3_0 SAXISRQTDATA142 <== SAXISRQTDATA142 SAXISRQTDATA142)
			(conn PCIE_3_0 SAXISRQTDATA143 <== SAXISRQTDATA143 SAXISRQTDATA143)
			(conn PCIE_3_0 SAXISRQTDATA144 <== SAXISRQTDATA144 SAXISRQTDATA144)
			(conn PCIE_3_0 SAXISRQTDATA145 <== SAXISRQTDATA145 SAXISRQTDATA145)
			(conn PCIE_3_0 SAXISRQTDATA146 <== SAXISRQTDATA146 SAXISRQTDATA146)
			(conn PCIE_3_0 SAXISRQTDATA147 <== SAXISRQTDATA147 SAXISRQTDATA147)
			(conn PCIE_3_0 SAXISRQTDATA148 <== SAXISRQTDATA148 SAXISRQTDATA148)
			(conn PCIE_3_0 SAXISRQTDATA149 <== SAXISRQTDATA149 SAXISRQTDATA149)
			(conn PCIE_3_0 SAXISRQTDATA150 <== SAXISRQTDATA150 SAXISRQTDATA150)
			(conn PCIE_3_0 SAXISRQTDATA151 <== SAXISRQTDATA151 SAXISRQTDATA151)
			(conn PCIE_3_0 SAXISRQTDATA152 <== SAXISRQTDATA152 SAXISRQTDATA152)
			(conn PCIE_3_0 SAXISRQTDATA153 <== SAXISRQTDATA153 SAXISRQTDATA153)
			(conn PCIE_3_0 SAXISRQTDATA154 <== SAXISRQTDATA154 SAXISRQTDATA154)
			(conn PCIE_3_0 SAXISRQTDATA155 <== SAXISRQTDATA155 SAXISRQTDATA155)
			(conn PCIE_3_0 SAXISRQTDATA156 <== SAXISRQTDATA156 SAXISRQTDATA156)
			(conn PCIE_3_0 SAXISRQTDATA157 <== SAXISRQTDATA157 SAXISRQTDATA157)
			(conn PCIE_3_0 SAXISRQTDATA158 <== SAXISRQTDATA158 SAXISRQTDATA158)
			(conn PCIE_3_0 SAXISRQTDATA159 <== SAXISRQTDATA159 SAXISRQTDATA159)
			(conn PCIE_3_0 SAXISRQTDATA160 <== SAXISRQTDATA160 SAXISRQTDATA160)
			(conn PCIE_3_0 SAXISRQTDATA161 <== SAXISRQTDATA161 SAXISRQTDATA161)
			(conn PCIE_3_0 SAXISRQTDATA162 <== SAXISRQTDATA162 SAXISRQTDATA162)
			(conn PCIE_3_0 SAXISRQTDATA163 <== SAXISRQTDATA163 SAXISRQTDATA163)
			(conn PCIE_3_0 SAXISRQTDATA164 <== SAXISRQTDATA164 SAXISRQTDATA164)
			(conn PCIE_3_0 SAXISRQTDATA165 <== SAXISRQTDATA165 SAXISRQTDATA165)
			(conn PCIE_3_0 SAXISRQTDATA166 <== SAXISRQTDATA166 SAXISRQTDATA166)
			(conn PCIE_3_0 SAXISRQTDATA167 <== SAXISRQTDATA167 SAXISRQTDATA167)
			(conn PCIE_3_0 SAXISRQTDATA168 <== SAXISRQTDATA168 SAXISRQTDATA168)
			(conn PCIE_3_0 SAXISRQTDATA169 <== SAXISRQTDATA169 SAXISRQTDATA169)
			(conn PCIE_3_0 SAXISRQTDATA170 <== SAXISRQTDATA170 SAXISRQTDATA170)
			(conn PCIE_3_0 SAXISRQTDATA171 <== SAXISRQTDATA171 SAXISRQTDATA171)
			(conn PCIE_3_0 SAXISRQTDATA172 <== SAXISRQTDATA172 SAXISRQTDATA172)
			(conn PCIE_3_0 SAXISRQTDATA173 <== SAXISRQTDATA173 SAXISRQTDATA173)
			(conn PCIE_3_0 SAXISRQTDATA174 <== SAXISRQTDATA174 SAXISRQTDATA174)
			(conn PCIE_3_0 SAXISRQTDATA175 <== SAXISRQTDATA175 SAXISRQTDATA175)
			(conn PCIE_3_0 SAXISRQTDATA176 <== SAXISRQTDATA176 SAXISRQTDATA176)
			(conn PCIE_3_0 SAXISRQTDATA177 <== SAXISRQTDATA177 SAXISRQTDATA177)
			(conn PCIE_3_0 SAXISRQTDATA178 <== SAXISRQTDATA178 SAXISRQTDATA178)
			(conn PCIE_3_0 SAXISRQTDATA179 <== SAXISRQTDATA179 SAXISRQTDATA179)
			(conn PCIE_3_0 SAXISRQTDATA180 <== SAXISRQTDATA180 SAXISRQTDATA180)
			(conn PCIE_3_0 SAXISRQTDATA181 <== SAXISRQTDATA181 SAXISRQTDATA181)
			(conn PCIE_3_0 SAXISRQTDATA182 <== SAXISRQTDATA182 SAXISRQTDATA182)
			(conn PCIE_3_0 SAXISRQTDATA183 <== SAXISRQTDATA183 SAXISRQTDATA183)
			(conn PCIE_3_0 SAXISRQTDATA184 <== SAXISRQTDATA184 SAXISRQTDATA184)
			(conn PCIE_3_0 SAXISRQTDATA185 <== SAXISRQTDATA185 SAXISRQTDATA185)
			(conn PCIE_3_0 SAXISRQTDATA186 <== SAXISRQTDATA186 SAXISRQTDATA186)
			(conn PCIE_3_0 SAXISRQTDATA187 <== SAXISRQTDATA187 SAXISRQTDATA187)
			(conn PCIE_3_0 SAXISRQTDATA188 <== SAXISRQTDATA188 SAXISRQTDATA188)
			(conn PCIE_3_0 SAXISRQTDATA189 <== SAXISRQTDATA189 SAXISRQTDATA189)
			(conn PCIE_3_0 SAXISRQTDATA190 <== SAXISRQTDATA190 SAXISRQTDATA190)
			(conn PCIE_3_0 SAXISRQTDATA191 <== SAXISRQTDATA191 SAXISRQTDATA191)
			(conn PCIE_3_0 SAXISRQTDATA192 <== SAXISRQTDATA192 SAXISRQTDATA192)
			(conn PCIE_3_0 SAXISRQTDATA193 <== SAXISRQTDATA193 SAXISRQTDATA193)
			(conn PCIE_3_0 SAXISRQTDATA194 <== SAXISRQTDATA194 SAXISRQTDATA194)
			(conn PCIE_3_0 SAXISRQTDATA195 <== SAXISRQTDATA195 SAXISRQTDATA195)
			(conn PCIE_3_0 SAXISRQTDATA196 <== SAXISRQTDATA196 SAXISRQTDATA196)
			(conn PCIE_3_0 SAXISRQTDATA197 <== SAXISRQTDATA197 SAXISRQTDATA197)
			(conn PCIE_3_0 SAXISRQTDATA198 <== SAXISRQTDATA198 SAXISRQTDATA198)
			(conn PCIE_3_0 SAXISRQTDATA199 <== SAXISRQTDATA199 SAXISRQTDATA199)
			(conn PCIE_3_0 SAXISRQTDATA200 <== SAXISRQTDATA200 SAXISRQTDATA200)
			(conn PCIE_3_0 SAXISRQTDATA201 <== SAXISRQTDATA201 SAXISRQTDATA201)
			(conn PCIE_3_0 SAXISRQTDATA202 <== SAXISRQTDATA202 SAXISRQTDATA202)
			(conn PCIE_3_0 SAXISRQTDATA203 <== SAXISRQTDATA203 SAXISRQTDATA203)
			(conn PCIE_3_0 SAXISRQTDATA204 <== SAXISRQTDATA204 SAXISRQTDATA204)
			(conn PCIE_3_0 SAXISRQTDATA205 <== SAXISRQTDATA205 SAXISRQTDATA205)
			(conn PCIE_3_0 SAXISRQTDATA206 <== SAXISRQTDATA206 SAXISRQTDATA206)
			(conn PCIE_3_0 SAXISRQTDATA207 <== SAXISRQTDATA207 SAXISRQTDATA207)
			(conn PCIE_3_0 SAXISRQTDATA208 <== SAXISRQTDATA208 SAXISRQTDATA208)
			(conn PCIE_3_0 SAXISRQTDATA209 <== SAXISRQTDATA209 SAXISRQTDATA209)
			(conn PCIE_3_0 SAXISRQTDATA210 <== SAXISRQTDATA210 SAXISRQTDATA210)
			(conn PCIE_3_0 SAXISRQTDATA211 <== SAXISRQTDATA211 SAXISRQTDATA211)
			(conn PCIE_3_0 SAXISRQTDATA212 <== SAXISRQTDATA212 SAXISRQTDATA212)
			(conn PCIE_3_0 SAXISRQTDATA213 <== SAXISRQTDATA213 SAXISRQTDATA213)
			(conn PCIE_3_0 SAXISRQTDATA214 <== SAXISRQTDATA214 SAXISRQTDATA214)
			(conn PCIE_3_0 SAXISRQTDATA215 <== SAXISRQTDATA215 SAXISRQTDATA215)
			(conn PCIE_3_0 SAXISRQTDATA216 <== SAXISRQTDATA216 SAXISRQTDATA216)
			(conn PCIE_3_0 SAXISRQTDATA217 <== SAXISRQTDATA217 SAXISRQTDATA217)
			(conn PCIE_3_0 SAXISRQTDATA218 <== SAXISRQTDATA218 SAXISRQTDATA218)
			(conn PCIE_3_0 SAXISRQTDATA219 <== SAXISRQTDATA219 SAXISRQTDATA219)
			(conn PCIE_3_0 SAXISRQTDATA220 <== SAXISRQTDATA220 SAXISRQTDATA220)
			(conn PCIE_3_0 SAXISRQTDATA221 <== SAXISRQTDATA221 SAXISRQTDATA221)
			(conn PCIE_3_0 SAXISRQTDATA222 <== SAXISRQTDATA222 SAXISRQTDATA222)
			(conn PCIE_3_0 SAXISRQTDATA223 <== SAXISRQTDATA223 SAXISRQTDATA223)
			(conn PCIE_3_0 SAXISRQTDATA224 <== SAXISRQTDATA224 SAXISRQTDATA224)
			(conn PCIE_3_0 SAXISRQTDATA225 <== SAXISRQTDATA225 SAXISRQTDATA225)
			(conn PCIE_3_0 SAXISRQTDATA226 <== SAXISRQTDATA226 SAXISRQTDATA226)
			(conn PCIE_3_0 SAXISRQTDATA227 <== SAXISRQTDATA227 SAXISRQTDATA227)
			(conn PCIE_3_0 SAXISRQTDATA228 <== SAXISRQTDATA228 SAXISRQTDATA228)
			(conn PCIE_3_0 SAXISRQTDATA229 <== SAXISRQTDATA229 SAXISRQTDATA229)
			(conn PCIE_3_0 SAXISRQTDATA230 <== SAXISRQTDATA230 SAXISRQTDATA230)
			(conn PCIE_3_0 SAXISRQTDATA231 <== SAXISRQTDATA231 SAXISRQTDATA231)
			(conn PCIE_3_0 SAXISRQTDATA232 <== SAXISRQTDATA232 SAXISRQTDATA232)
			(conn PCIE_3_0 SAXISRQTDATA233 <== SAXISRQTDATA233 SAXISRQTDATA233)
			(conn PCIE_3_0 SAXISRQTDATA234 <== SAXISRQTDATA234 SAXISRQTDATA234)
			(conn PCIE_3_0 SAXISRQTDATA235 <== SAXISRQTDATA235 SAXISRQTDATA235)
			(conn PCIE_3_0 SAXISRQTDATA236 <== SAXISRQTDATA236 SAXISRQTDATA236)
			(conn PCIE_3_0 SAXISRQTDATA237 <== SAXISRQTDATA237 SAXISRQTDATA237)
			(conn PCIE_3_0 SAXISRQTDATA238 <== SAXISRQTDATA238 SAXISRQTDATA238)
			(conn PCIE_3_0 SAXISRQTDATA239 <== SAXISRQTDATA239 SAXISRQTDATA239)
			(conn PCIE_3_0 SAXISRQTDATA240 <== SAXISRQTDATA240 SAXISRQTDATA240)
			(conn PCIE_3_0 SAXISRQTDATA241 <== SAXISRQTDATA241 SAXISRQTDATA241)
			(conn PCIE_3_0 SAXISRQTDATA242 <== SAXISRQTDATA242 SAXISRQTDATA242)
			(conn PCIE_3_0 SAXISRQTDATA243 <== SAXISRQTDATA243 SAXISRQTDATA243)
			(conn PCIE_3_0 SAXISRQTDATA244 <== SAXISRQTDATA244 SAXISRQTDATA244)
			(conn PCIE_3_0 SAXISRQTDATA245 <== SAXISRQTDATA245 SAXISRQTDATA245)
			(conn PCIE_3_0 SAXISRQTDATA246 <== SAXISRQTDATA246 SAXISRQTDATA246)
			(conn PCIE_3_0 SAXISRQTDATA247 <== SAXISRQTDATA247 SAXISRQTDATA247)
			(conn PCIE_3_0 SAXISRQTDATA248 <== SAXISRQTDATA248 SAXISRQTDATA248)
			(conn PCIE_3_0 SAXISRQTDATA249 <== SAXISRQTDATA249 SAXISRQTDATA249)
			(conn PCIE_3_0 SAXISRQTDATA250 <== SAXISRQTDATA250 SAXISRQTDATA250)
			(conn PCIE_3_0 SAXISRQTDATA251 <== SAXISRQTDATA251 SAXISRQTDATA251)
			(conn PCIE_3_0 SAXISRQTDATA252 <== SAXISRQTDATA252 SAXISRQTDATA252)
			(conn PCIE_3_0 SAXISRQTDATA253 <== SAXISRQTDATA253 SAXISRQTDATA253)
			(conn PCIE_3_0 SAXISRQTDATA254 <== SAXISRQTDATA254 SAXISRQTDATA254)
			(conn PCIE_3_0 SAXISRQTDATA255 <== SAXISRQTDATA255 SAXISRQTDATA255)
			(conn PCIE_3_0 SAXISRQTKEEP0 <== SAXISRQTKEEP0 SAXISRQTKEEP0)
			(conn PCIE_3_0 SAXISRQTKEEP1 <== SAXISRQTKEEP1 SAXISRQTKEEP1)
			(conn PCIE_3_0 SAXISRQTKEEP2 <== SAXISRQTKEEP2 SAXISRQTKEEP2)
			(conn PCIE_3_0 SAXISRQTKEEP3 <== SAXISRQTKEEP3 SAXISRQTKEEP3)
			(conn PCIE_3_0 SAXISRQTKEEP4 <== SAXISRQTKEEP4 SAXISRQTKEEP4)
			(conn PCIE_3_0 SAXISRQTKEEP5 <== SAXISRQTKEEP5 SAXISRQTKEEP5)
			(conn PCIE_3_0 SAXISRQTKEEP6 <== SAXISRQTKEEP6 SAXISRQTKEEP6)
			(conn PCIE_3_0 SAXISRQTKEEP7 <== SAXISRQTKEEP7 SAXISRQTKEEP7)
			(conn PCIE_3_0 SAXISRQTLAST <== SAXISRQTLAST SAXISRQTLAST)
			(conn PCIE_3_0 SAXISRQTUSER0 <== SAXISRQTUSER0 SAXISRQTUSER0)
			(conn PCIE_3_0 SAXISRQTUSER1 <== SAXISRQTUSER1 SAXISRQTUSER1)
			(conn PCIE_3_0 SAXISRQTUSER2 <== SAXISRQTUSER2 SAXISRQTUSER2)
			(conn PCIE_3_0 SAXISRQTUSER3 <== SAXISRQTUSER3 SAXISRQTUSER3)
			(conn PCIE_3_0 SAXISRQTUSER4 <== SAXISRQTUSER4 SAXISRQTUSER4)
			(conn PCIE_3_0 SAXISRQTUSER5 <== SAXISRQTUSER5 SAXISRQTUSER5)
			(conn PCIE_3_0 SAXISRQTUSER6 <== SAXISRQTUSER6 SAXISRQTUSER6)
			(conn PCIE_3_0 SAXISRQTUSER7 <== SAXISRQTUSER7 SAXISRQTUSER7)
			(conn PCIE_3_0 SAXISRQTUSER8 <== SAXISRQTUSER8 SAXISRQTUSER8)
			(conn PCIE_3_0 SAXISRQTUSER9 <== SAXISRQTUSER9 SAXISRQTUSER9)
			(conn PCIE_3_0 SAXISRQTUSER10 <== SAXISRQTUSER10 SAXISRQTUSER10)
			(conn PCIE_3_0 SAXISRQTUSER11 <== SAXISRQTUSER11 SAXISRQTUSER11)
			(conn PCIE_3_0 SAXISRQTUSER12 <== SAXISRQTUSER12 SAXISRQTUSER12)
			(conn PCIE_3_0 SAXISRQTUSER13 <== SAXISRQTUSER13 SAXISRQTUSER13)
			(conn PCIE_3_0 SAXISRQTUSER14 <== SAXISRQTUSER14 SAXISRQTUSER14)
			(conn PCIE_3_0 SAXISRQTUSER15 <== SAXISRQTUSER15 SAXISRQTUSER15)
			(conn PCIE_3_0 SAXISRQTUSER16 <== SAXISRQTUSER16 SAXISRQTUSER16)
			(conn PCIE_3_0 SAXISRQTUSER17 <== SAXISRQTUSER17 SAXISRQTUSER17)
			(conn PCIE_3_0 SAXISRQTUSER18 <== SAXISRQTUSER18 SAXISRQTUSER18)
			(conn PCIE_3_0 SAXISRQTUSER19 <== SAXISRQTUSER19 SAXISRQTUSER19)
			(conn PCIE_3_0 SAXISRQTUSER20 <== SAXISRQTUSER20 SAXISRQTUSER20)
			(conn PCIE_3_0 SAXISRQTUSER21 <== SAXISRQTUSER21 SAXISRQTUSER21)
			(conn PCIE_3_0 SAXISRQTUSER22 <== SAXISRQTUSER22 SAXISRQTUSER22)
			(conn PCIE_3_0 SAXISRQTUSER23 <== SAXISRQTUSER23 SAXISRQTUSER23)
			(conn PCIE_3_0 SAXISRQTUSER24 <== SAXISRQTUSER24 SAXISRQTUSER24)
			(conn PCIE_3_0 SAXISRQTUSER25 <== SAXISRQTUSER25 SAXISRQTUSER25)
			(conn PCIE_3_0 SAXISRQTUSER26 <== SAXISRQTUSER26 SAXISRQTUSER26)
			(conn PCIE_3_0 SAXISRQTUSER27 <== SAXISRQTUSER27 SAXISRQTUSER27)
			(conn PCIE_3_0 SAXISRQTUSER28 <== SAXISRQTUSER28 SAXISRQTUSER28)
			(conn PCIE_3_0 SAXISRQTUSER29 <== SAXISRQTUSER29 SAXISRQTUSER29)
			(conn PCIE_3_0 SAXISRQTUSER30 <== SAXISRQTUSER30 SAXISRQTUSER30)
			(conn PCIE_3_0 SAXISRQTUSER31 <== SAXISRQTUSER31 SAXISRQTUSER31)
			(conn PCIE_3_0 SAXISRQTUSER32 <== SAXISRQTUSER32 SAXISRQTUSER32)
			(conn PCIE_3_0 SAXISRQTUSER33 <== SAXISRQTUSER33 SAXISRQTUSER33)
			(conn PCIE_3_0 SAXISRQTUSER34 <== SAXISRQTUSER34 SAXISRQTUSER34)
			(conn PCIE_3_0 SAXISRQTUSER35 <== SAXISRQTUSER35 SAXISRQTUSER35)
			(conn PCIE_3_0 SAXISRQTUSER36 <== SAXISRQTUSER36 SAXISRQTUSER36)
			(conn PCIE_3_0 SAXISRQTUSER37 <== SAXISRQTUSER37 SAXISRQTUSER37)
			(conn PCIE_3_0 SAXISRQTUSER38 <== SAXISRQTUSER38 SAXISRQTUSER38)
			(conn PCIE_3_0 SAXISRQTUSER39 <== SAXISRQTUSER39 SAXISRQTUSER39)
			(conn PCIE_3_0 SAXISRQTUSER40 <== SAXISRQTUSER40 SAXISRQTUSER40)
			(conn PCIE_3_0 SAXISRQTUSER41 <== SAXISRQTUSER41 SAXISRQTUSER41)
			(conn PCIE_3_0 SAXISRQTUSER42 <== SAXISRQTUSER42 SAXISRQTUSER42)
			(conn PCIE_3_0 SAXISRQTUSER43 <== SAXISRQTUSER43 SAXISRQTUSER43)
			(conn PCIE_3_0 SAXISRQTUSER44 <== SAXISRQTUSER44 SAXISRQTUSER44)
			(conn PCIE_3_0 SAXISRQTUSER45 <== SAXISRQTUSER45 SAXISRQTUSER45)
			(conn PCIE_3_0 SAXISRQTUSER46 <== SAXISRQTUSER46 SAXISRQTUSER46)
			(conn PCIE_3_0 SAXISRQTUSER47 <== SAXISRQTUSER47 SAXISRQTUSER47)
			(conn PCIE_3_0 SAXISRQTUSER48 <== SAXISRQTUSER48 SAXISRQTUSER48)
			(conn PCIE_3_0 SAXISRQTUSER49 <== SAXISRQTUSER49 SAXISRQTUSER49)
			(conn PCIE_3_0 SAXISRQTUSER50 <== SAXISRQTUSER50 SAXISRQTUSER50)
			(conn PCIE_3_0 SAXISRQTUSER51 <== SAXISRQTUSER51 SAXISRQTUSER51)
			(conn PCIE_3_0 SAXISRQTUSER52 <== SAXISRQTUSER52 SAXISRQTUSER52)
			(conn PCIE_3_0 SAXISRQTUSER53 <== SAXISRQTUSER53 SAXISRQTUSER53)
			(conn PCIE_3_0 SAXISRQTUSER54 <== SAXISRQTUSER54 SAXISRQTUSER54)
			(conn PCIE_3_0 SAXISRQTUSER55 <== SAXISRQTUSER55 SAXISRQTUSER55)
			(conn PCIE_3_0 SAXISRQTUSER56 <== SAXISRQTUSER56 SAXISRQTUSER56)
			(conn PCIE_3_0 SAXISRQTUSER57 <== SAXISRQTUSER57 SAXISRQTUSER57)
			(conn PCIE_3_0 SAXISRQTUSER58 <== SAXISRQTUSER58 SAXISRQTUSER58)
			(conn PCIE_3_0 SAXISRQTUSER59 <== SAXISRQTUSER59 SAXISRQTUSER59)
			(conn PCIE_3_0 SAXISRQTVALID <== SAXISRQTVALID SAXISRQTVALID)
			(conn PCIE_3_0 SCANENABLEN <== SCANENABLEN SCANENABLEN)
			(conn PCIE_3_0 SCANIN0 <== SCANIN0 SCANIN0)
			(conn PCIE_3_0 SCANIN1 <== SCANIN1 SCANIN1)
			(conn PCIE_3_0 SCANIN2 <== SCANIN2 SCANIN2)
			(conn PCIE_3_0 SCANIN3 <== SCANIN3 SCANIN3)
			(conn PCIE_3_0 SCANIN4 <== SCANIN4 SCANIN4)
			(conn PCIE_3_0 SCANIN5 <== SCANIN5 SCANIN5)
			(conn PCIE_3_0 SCANIN6 <== SCANIN6 SCANIN6)
			(conn PCIE_3_0 SCANIN7 <== SCANIN7 SCANIN7)
			(conn PCIE_3_0 SCANIN8 <== SCANIN8 SCANIN8)
			(conn PCIE_3_0 SCANIN9 <== SCANIN9 SCANIN9)
			(conn PCIE_3_0 SCANIN10 <== SCANIN10 SCANIN10)
			(conn PCIE_3_0 SCANIN11 <== SCANIN11 SCANIN11)
			(conn PCIE_3_0 SCANIN12 <== SCANIN12 SCANIN12)
			(conn PCIE_3_0 SCANIN13 <== SCANIN13 SCANIN13)
			(conn PCIE_3_0 SCANIN14 <== SCANIN14 SCANIN14)
			(conn PCIE_3_0 SCANIN15 <== SCANIN15 SCANIN15)
			(conn PCIE_3_0 SCANIN16 <== SCANIN16 SCANIN16)
			(conn PCIE_3_0 SCANIN17 <== SCANIN17 SCANIN17)
			(conn PCIE_3_0 SCANIN18 <== SCANIN18 SCANIN18)
			(conn PCIE_3_0 SCANIN19 <== SCANIN19 SCANIN19)
			(conn PCIE_3_0 SCANIN20 <== SCANIN20 SCANIN20)
			(conn PCIE_3_0 SCANIN21 <== SCANIN21 SCANIN21)
			(conn PCIE_3_0 SCANIN22 <== SCANIN22 SCANIN22)
			(conn PCIE_3_0 SCANIN23 <== SCANIN23 SCANIN23)
			(conn PCIE_3_0 SCANIN24 <== SCANIN24 SCANIN24)
			(conn PCIE_3_0 SCANMODEN <== SCANMODEN SCANMODEN)
			(conn PCIE_3_0 USERCLK <== USERCLK USERCLK)
		)
	)