
*** Running vivado
    with args -log heart_rate_monitor.vdi -applog -m64 -messageDb vivado.pb -mode batch -source heart_rate_monitor.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source heart_rate_monitor.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'heart_rate_monitor' is not ideal for floorplanning, since the cellview 'bpm_calculator' defined in file 'heart_rate_monitor.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/fakhr/OneDrive/Documents/Vivado/heart-rate-monitor/heart-rate-monitor.srcs/constrs_1/new/heart_rate_monitor.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal seg[2] cannot be placed on K16 (IOB_X0Y100) because the pad is already occupied by terminal adc_data_in[7] possibly due to user constraint [C:/Users/fakhr/OneDrive/Documents/Vivado/heart-rate-monitor/heart-rate-monitor.srcs/constrs_1/new/heart_rate_monitor.xdc:21]
INFO: [Common 17-174] Nothing to undo [C:/Users/fakhr/OneDrive/Documents/Vivado/heart-rate-monitor/heart-rate-monitor.srcs/constrs_1/new/heart_rate_monitor.xdc:21]
CRITICAL WARNING: [Designutils 20-964] Command failed: . [C:/Users/fakhr/OneDrive/Documents/Vivado/heart-rate-monitor/heart-rate-monitor.srcs/constrs_1/new/heart_rate_monitor.xdc:21]
Finished Parsing XDC File [C:/Users/fakhr/OneDrive/Documents/Vivado/heart-rate-monitor/heart-rate-monitor.srcs/constrs_1/new/heart_rate_monitor.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 450.926 ; gain = 1.785
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21bb28e58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 868.820 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 20 cells.
Phase 2 Constant Propagation | Checksum: 1282ce4e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 868.820 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 856 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 178518e02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 868.820 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 178518e02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 868.820 ; gain = 0.000
Implement Debug Cores | Checksum: 21bb28e58
Logic Optimization | Checksum: 21bb28e58

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
Ending Power Optimization Task | Checksum: 178518e02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 868.820 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 868.820 ; gain = 419.680
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 868.820 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1592a8107

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 868.820 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 868.820 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 868.820 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: e5f5d389

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 868.820 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: e5f5d389

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 868.820 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: e5f5d389

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 868.820 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 171a964af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 868.820 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 171a964af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 868.820 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: e5f5d389

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 868.820 ; gain = 0.000
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus adc_data_in are not locked:  'adc_data_in[11]'  'adc_data_in[10]'  'adc_data_in[9]'  'adc_data_in[8]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus seg are not locked:  'seg[2]' 
WARNING: [Place 30-12] An IO Bus adc_data_in with more than one IO standard is found. Components associated with this bus are: 
	adc_data_in[11] of IOStandard LVCMOS18
	adc_data_in[10] of IOStandard LVCMOS18
	adc_data_in[9] of IOStandard LVCMOS18
	adc_data_in[8] of IOStandard LVCMOS18
	adc_data_in[7] of IOStandard LVCMOS33
	adc_data_in[6] of IOStandard LVCMOS33
	adc_data_in[5] of IOStandard LVCMOS33
	adc_data_in[4] of IOStandard LVCMOS33
	adc_data_in[3] of IOStandard LVCMOS33
	adc_data_in[2] of IOStandard LVCMOS33
	adc_data_in[1] of IOStandard LVCMOS33
	adc_data_in[0] of IOStandard LVCMOS33
WARNING: [Place 30-12] An IO Bus seg with more than one IO standard is found. Components associated with this bus are: 
	seg[6] of IOStandard LVCMOS33
	seg[5] of IOStandard LVCMOS33
	seg[4] of IOStandard LVCMOS33
	seg[3] of IOStandard LVCMOS33
	seg[2] of IOStandard LVCMOS18
	seg[1] of IOStandard LVCMOS33
	seg[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: e5f5d389

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.447 . Memory (MB): peak = 870.371 ; gain = 1.551

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: e5f5d389

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.447 . Memory (MB): peak = 870.934 ; gain = 2.113

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: cf087d3c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.447 . Memory (MB): peak = 870.934 ; gain = 2.113
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15abc0e62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.447 . Memory (MB): peak = 870.934 ; gain = 2.113

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 1d03dc45d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.526 . Memory (MB): peak = 874.926 ; gain = 6.105

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1d5935478

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 874.926 ; gain = 6.105

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 229ce4908

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 874.926 ; gain = 6.105
Phase 2.1.6.1 Place Init Design | Checksum: 1d56c4876

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 874.926 ; gain = 6.105
Phase 2.1.6 Build Placer Netlist Model | Checksum: 1d56c4876

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 874.926 ; gain = 6.105

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 1d56c4876

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 874.926 ; gain = 6.105
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1d56c4876

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 874.926 ; gain = 6.105
Phase 2.1 Placer Initialization Core | Checksum: 1d56c4876

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 874.926 ; gain = 6.105
Phase 2 Placer Initialization | Checksum: 1d56c4876

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 874.926 ; gain = 6.105

Phase 3 Global Placement

Phase 3.1 Run Budgeter
Phase 3.1 Run Budgeter | Checksum: 1f6f7ff7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 874.926 ; gain = 6.105
Phase 3 Global Placement | Checksum: 1e45e1009

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 875.477 ; gain = 6.656

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1e45e1009

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 875.477 ; gain = 6.656

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: b235b025

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 886.512 ; gain = 17.691

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 124dda421

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 886.551 ; gain = 17.730

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 10ae76df6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 887.746 ; gain = 18.926

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 1313deef2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 887.746 ; gain = 18.926
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1019bc86f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 893.152 ; gain = 24.332

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 1019bc86f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 893.152 ; gain = 24.332
Phase 4 Detail Placement | Checksum: 1019bc86f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 893.152 ; gain = 24.332

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: fd66ceaa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 893.152 ; gain = 24.332

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 13a4a9067

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 893.152 ; gain = 24.332
INFO: [Place 30-746] Post Placement Timing Summary WNS=-74.742. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 13a4a9067

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 893.152 ; gain = 24.332
Phase 5.2 Post Placement Optimization | Checksum: 13a4a9067

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 893.152 ; gain = 24.332

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 13a4a9067

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 893.152 ; gain = 24.332

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 13a4a9067

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 893.152 ; gain = 24.332
Phase 5.4 Placer Reporting | Checksum: 13a4a9067

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 893.152 ; gain = 24.332

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 19c4d6dbe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 893.152 ; gain = 24.332
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 19c4d6dbe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 893.152 ; gain = 24.332
Ending Placer Task | Checksum: 15f96e754

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 893.152 ; gain = 24.332
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 893.152 ; gain = 24.332
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 893.152 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 893.152 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c889b241

Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1062.078 ; gain = 152.289

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c889b241

Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1062.078 ; gain = 152.289
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 12eb045d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1086.734 ; gain = 176.945
INFO: [Route 35-57] Estimated Timing Summary | WNS=-72.6  | TNS=-508   | WHS=-0.092 | THS=-1.47  |

Phase 2 Router Initialization | Checksum: 12eb045d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1086.734 ; gain = 176.945

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 69e31caa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1086.734 ; gain = 176.945

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 3532599e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945
INFO: [Route 35-57] Estimated Timing Summary | WNS=-77.8  | TNS=-544   | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: ed1f410b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: ed1f410b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945
Phase 4.1.2 GlobIterForTiming | Checksum: 1263a0b8d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945
Phase 4.1 Global Iteration 0 | Checksum: 1263a0b8d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1d8bb7a7b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945
INFO: [Route 35-57] Estimated Timing Summary | WNS=-77.7  | TNS=-543   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d8bb7a7b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945
Phase 4 Rip-up And Reroute | Checksum: 1d8bb7a7b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1d8bb7a7b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945
INFO: [Route 35-57] Estimated Timing Summary | WNS=-77.7  | TNS=-543   | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 1d8bb7a7b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1d8bb7a7b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1d8bb7a7b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945
INFO: [Route 35-57] Estimated Timing Summary | WNS=-77.7  | TNS=-543   | WHS=0.176  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1d8bb7a7b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.39039 %
  Global Horizontal Routing Utilization  = 0.319835 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
Phase 8 Route finalize | Checksum: 1d8bb7a7b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1d8bb7a7b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 110ad6e53

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-77.7  | TNS=-543   | WHS=0.176  | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 110ad6e53

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 110ad6e53

Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.734 ; gain = 176.945
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1086.734 ; gain = 193.582
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1086.734 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/fakhr/OneDrive/Documents/Vivado/heart-rate-monitor/heart-rate-monitor.runs/impl_1/heart_rate_monitor_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 01:57:52 2024...
