$date
	Sun Oct 23 01:07:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#185235
b110 !
1"
#185238
b110 &
b110 %
1$
#185239
0"
#185242
b11 &
b11 %
#185246
b1010 &
b1010 %
#185250
b101 &
b101 %
#185254
b10000 &
b10000 %
#185258
b1000 &
b1000 %
#185262
b100 &
b100 %
#185266
b10 &
b10 %
#185270
b1 &
1#
b1 %
#185274
b0 &
b0 %
0#
0$
#1177963
b1000 !
1"
#1177966
b1000 &
b1000 %
1$
#1177967
0"
#1177970
b100 &
b100 %
#1177974
b10 &
b10 %
#1177978
b1 &
b1 %
1#
#1177982
b0 &
0#
b0 %
0$
#2184289
b10000 !
1"
#2184290
b10000 &
b10000 %
1$
#2184291
0"
#2184294
b1000 &
b1000 %
#2184298
b100 &
b100 %
#2184302
b10 &
b10 %
#2184306
b1 &
b1 %
1#
#2184310
b0 &
0#
b0 %
0$
#4500012
