[14:52:49.577] <TB1>     INFO: *** Welcome to pxar ***
[14:52:49.577] <TB1>     INFO: *** Today: 2016/08/29
[14:52:49.583] <TB1>     INFO: *** Version: b2a7-dirty
[14:52:49.584] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C15.dat
[14:52:49.584] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:52:49.584] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//defaultMaskFile.dat
[14:52:49.584] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters_C15.dat
[14:52:49.660] <TB1>     INFO:         clk: 4
[14:52:49.661] <TB1>     INFO:         ctr: 4
[14:52:49.661] <TB1>     INFO:         sda: 19
[14:52:49.661] <TB1>     INFO:         tin: 9
[14:52:49.661] <TB1>     INFO:         level: 15
[14:52:49.661] <TB1>     INFO:         triggerdelay: 0
[14:52:49.661] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:52:49.661] <TB1>     INFO: Log level: DEBUG
[14:52:49.671] <TB1>     INFO: Found DTB DTB_WRECOM
[14:52:49.680] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[14:52:49.683] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[14:52:49.686] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[14:52:51.244] <TB1>     INFO: DUT info: 
[14:52:51.244] <TB1>     INFO: The DUT currently contains the following objects:
[14:52:51.244] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:52:51.244] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[14:52:51.244] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[14:52:51.245] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:52:51.245] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:52:51.245] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:52:51.245] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:52:51.245] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:52:51.245] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:52:51.245] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:52:51.245] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:52:51.245] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:52:51.245] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:52:51.245] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:52:51.245] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:52:51.245] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:52:51.245] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:52:51.245] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:52:51.245] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:52:51.245] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:52:51.245] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:52:51.245] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:52:51.245] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:52:51.245] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:52:51.245] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:52:51.245] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:52:51.245] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:52:51.245] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:52:51.245] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:52:51.245] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:52:51.245] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:52:51.245] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:52:51.245] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:52:51.245] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:52:51.246] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:52:51.247] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:52:51.248] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:52:51.248] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:52:51.259] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29728768
[14:52:51.259] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1125310
[14:52:51.259] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1097770
[14:52:51.259] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f4651d94010
[14:52:51.259] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f4657fff510
[14:52:51.259] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29794304 fPxarMemory = 0x7f4651d94010
[14:52:51.260] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 376.2mA
[14:52:51.261] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[14:52:51.261] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.2 C
[14:52:51.261] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:52:51.662] <TB1>     INFO: enter 'restricted' command line mode
[14:52:51.662] <TB1>     INFO: enter test to run
[14:52:51.662] <TB1>     INFO:   test: FPIXTest no parameter change
[14:52:51.662] <TB1>     INFO:   running: fpixtest
[14:52:51.662] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:52:51.665] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:52:51.666] <TB1>     INFO: ######################################################################
[14:52:51.666] <TB1>     INFO: PixTestFPIXTest::doTest()
[14:52:51.666] <TB1>     INFO: ######################################################################
[14:52:51.669] <TB1>     INFO: ######################################################################
[14:52:51.669] <TB1>     INFO: PixTestPretest::doTest()
[14:52:51.669] <TB1>     INFO: ######################################################################
[14:52:51.672] <TB1>     INFO:    ----------------------------------------------------------------------
[14:52:51.672] <TB1>     INFO:    PixTestPretest::programROC() 
[14:52:51.672] <TB1>     INFO:    ----------------------------------------------------------------------
[14:53:09.690] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:53:09.690] <TB1>     INFO: IA differences per ROC:  18.5 20.1 17.7 17.7 20.1 19.3 20.1 16.9 19.3 17.7 18.5 19.3 19.3 18.5 21.7 17.7
[14:53:09.755] <TB1>     INFO:    ----------------------------------------------------------------------
[14:53:09.756] <TB1>     INFO:    PixTestPretest::checkIdig() 
[14:53:09.756] <TB1>     INFO:    ----------------------------------------------------------------------
[14:53:11.008] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[14:53:11.510] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:53:12.012] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[14:53:12.513] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[14:53:13.015] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:53:13.517] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:53:14.018] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:53:14.520] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[14:53:15.022] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[14:53:15.523] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:53:16.025] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[14:53:16.527] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[14:53:17.029] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:53:17.530] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:53:18.032] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:53:18.534] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:53:18.787] <TB1>     INFO: Idig [mA/ROC]: 2.4 2.4 1.6 1.6 2.4 2.4 2.4 1.6 1.6 2.4 1.6 1.6 2.4 2.4 2.4 2.4 
[14:53:18.787] <TB1>     INFO: Test took 9034 ms.
[14:53:18.787] <TB1>     INFO: PixTestPretest::checkIdig() done.
[14:53:18.817] <TB1>     INFO:    ----------------------------------------------------------------------
[14:53:18.817] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:53:18.817] <TB1>     INFO:    ----------------------------------------------------------------------
[14:53:18.919] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[14:53:19.021] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.9188 mA
[14:53:19.122] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 25.5188 mA
[14:53:19.223] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  70 Ia 23.9188 mA
[14:53:19.325] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.3188 mA
[14:53:19.426] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  88 Ia 24.7188 mA
[14:53:19.527] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  85 Ia 24.7188 mA
[14:53:19.628] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  82 Ia 23.9188 mA
[14:53:19.729] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.1188 mA
[14:53:19.830] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  83 Ia 23.9188 mA
[14:53:19.931] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 25.5188 mA
[14:53:20.031] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  70 Ia 23.9188 mA
[14:53:20.133] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.9188 mA
[14:53:20.234] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.7188 mA
[14:53:20.335] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  75 Ia 23.9188 mA
[14:53:20.437] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.3188 mA
[14:53:20.538] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  88 Ia 23.9188 mA
[14:53:20.639] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.9188 mA
[14:53:20.741] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.3188 mA
[14:53:20.841] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  88 Ia 24.7188 mA
[14:53:20.942] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  85 Ia 23.9188 mA
[14:53:21.043] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.3188 mA
[14:53:21.144] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 24.7188 mA
[14:53:21.245] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  85 Ia 24.7188 mA
[14:53:21.346] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  82 Ia 23.9188 mA
[14:53:21.452] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.9188 mA
[14:53:21.554] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.9188 mA
[14:53:21.655] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.1188 mA
[14:53:21.756] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  83 Ia 24.7188 mA
[14:53:21.857] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  80 Ia 23.9188 mA
[14:53:21.958] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 26.3188 mA
[14:53:22.059] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  65 Ia 23.1188 mA
[14:53:22.160] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  70 Ia 24.7188 mA
[14:53:22.261] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  67 Ia 23.9188 mA
[14:53:22.363] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.3188 mA
[14:53:22.464] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  88 Ia 24.7188 mA
[14:53:22.565] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  85 Ia 24.7188 mA
[14:53:22.665] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  82 Ia 23.1188 mA
[14:53:22.766] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  87 Ia 23.9188 mA
[14:53:22.793] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[14:53:22.794] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  70
[14:53:22.794] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  82
[14:53:22.794] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  83
[14:53:22.794] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  70
[14:53:22.794] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[14:53:22.795] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  75
[14:53:22.795] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  88
[14:53:22.795] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[14:53:22.796] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  85
[14:53:22.796] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  82
[14:53:22.796] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[14:53:22.796] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[14:53:22.796] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  80
[14:53:22.796] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  67
[14:53:22.796] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  87
[14:53:24.623] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[14:53:24.623] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  18.5  19.3  19.3  19.3  18.5  19.3  19.3  18.5  19.3  19.3  19.3  19.3
[14:53:24.662] <TB1>     INFO:    ----------------------------------------------------------------------
[14:53:24.662] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[14:53:24.662] <TB1>     INFO:    ----------------------------------------------------------------------
[14:53:24.798] <TB1>     INFO: Expecting 231680 events.
[14:53:32.886] <TB1>     INFO: 231680 events read in total (7371ms).
[14:53:33.039] <TB1>     INFO: Test took 8374ms.
[14:53:33.239] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 81 and Delta(CalDel) = 60
[14:53:33.243] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 83 and Delta(CalDel) = 61
[14:53:33.249] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 75 and Delta(CalDel) = 60
[14:53:33.253] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 96 and Delta(CalDel) = 62
[14:53:33.256] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 78 and Delta(CalDel) = 62
[14:53:33.261] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 80 and Delta(CalDel) = 61
[14:53:33.264] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 60
[14:53:33.268] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 81 and Delta(CalDel) = 62
[14:53:33.271] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 58
[14:53:33.275] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 80 and Delta(CalDel) = 59
[14:53:33.279] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 82 and Delta(CalDel) = 64
[14:53:33.283] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 96 and Delta(CalDel) = 62
[14:53:33.287] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 104 and Delta(CalDel) = 62
[14:53:33.291] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 75 and Delta(CalDel) = 58
[14:53:33.294] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 95 and Delta(CalDel) = 63
[14:53:33.299] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 58
[14:53:33.343] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:53:33.378] <TB1>     INFO:    ----------------------------------------------------------------------
[14:53:33.378] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:53:33.378] <TB1>     INFO:    ----------------------------------------------------------------------
[14:53:33.513] <TB1>     INFO: Expecting 231680 events.
[14:53:41.616] <TB1>     INFO: 231680 events read in total (7388ms).
[14:53:41.621] <TB1>     INFO: Test took 8240ms.
[14:53:41.645] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30
[14:53:41.963] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[14:53:41.967] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[14:53:41.970] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31
[14:53:41.974] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[14:53:41.978] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 30.5
[14:53:41.982] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[14:53:41.986] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[14:53:41.990] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 28.5
[14:53:41.994] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29.5
[14:53:41.998] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 157 +/- 33
[14:53:41.001] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[14:53:42.005] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 31
[14:53:42.008] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29
[14:53:42.012] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[14:53:42.015] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28.5
[14:53:42.050] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:53:42.050] <TB1>     INFO: CalDel:      125   138   129   142   133   141   123   138   116   121   157   139   122   125   140   119
[14:53:42.050] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:53:42.054] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C0.dat
[14:53:42.054] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C1.dat
[14:53:42.054] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C2.dat
[14:53:42.055] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C3.dat
[14:53:42.055] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C4.dat
[14:53:42.055] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C5.dat
[14:53:42.055] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C6.dat
[14:53:42.055] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C7.dat
[14:53:42.055] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C8.dat
[14:53:42.055] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C9.dat
[14:53:42.055] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C10.dat
[14:53:42.056] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C11.dat
[14:53:42.056] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C12.dat
[14:53:42.056] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C13.dat
[14:53:42.056] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C14.dat
[14:53:42.056] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C15.dat
[14:53:42.056] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:53:42.056] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:53:42.056] <TB1>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[14:53:42.056] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:53:42.141] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:53:42.141] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:53:42.141] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:53:42.142] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:53:42.144] <TB1>     INFO: ######################################################################
[14:53:42.144] <TB1>     INFO: PixTestTiming::doTest()
[14:53:42.144] <TB1>     INFO: ######################################################################
[14:53:42.144] <TB1>     INFO:    ----------------------------------------------------------------------
[14:53:42.145] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[14:53:42.145] <TB1>     INFO:    ----------------------------------------------------------------------
[14:53:42.145] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:53:44.040] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:53:46.313] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:53:48.585] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:53:50.858] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:53:53.130] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:53:55.403] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:53:57.677] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:53:59.950] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:54:02.224] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:54:04.499] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:54:06.772] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:54:09.044] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:54:11.318] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:54:13.591] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:54:15.864] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:54:18.137] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:54:19.660] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:54:21.179] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:54:22.699] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:54:24.222] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:54:25.741] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:54:27.261] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:54:28.781] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:54:30.300] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:54:32.950] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:54:36.271] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:54:39.108] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:54:41.760] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:54:45.241] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:54:48.271] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:54:51.484] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:54:54.132] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:54:55.652] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:54:57.172] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:54:58.692] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:55:00.212] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:55:01.733] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:55:03.252] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:55:04.772] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:55:06.292] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:55:08.565] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:55:10.839] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:55:13.112] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:55:15.385] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:55:17.660] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:55:19.933] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:55:22.206] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:55:24.480] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:55:26.752] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:55:29.029] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:55:31.302] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:55:33.576] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:55:35.853] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:55:38.127] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:55:40.400] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:55:42.673] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:55:44.946] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:55:47.219] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:55:49.493] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:55:51.766] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:55:54.039] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:55:56.312] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:55:58.585] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:56:00.861] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:56:03.135] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:56:05.407] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:56:07.681] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:56:09.954] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:56:12.227] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:56:14.500] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:56:16.775] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:56:19.048] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:56:21.322] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:56:23.596] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:56:25.869] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:56:28.142] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:56:30.415] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:56:32.688] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:56:34.961] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:56:37.234] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:56:38.754] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:56:40.273] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:56:41.793] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:56:43.315] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:56:44.861] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:56:46.380] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:56:47.903] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:56:49.423] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:56:50.944] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:56:52.465] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:56:53.992] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:56:55.519] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:56:57.041] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:56:58.562] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:57:00.095] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:57:01.617] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:57:03.137] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:57:04.658] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:57:06.178] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:57:07.698] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:57:09.219] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:57:10.745] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:57:12.283] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:57:13.807] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:57:16.079] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:57:17.599] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:57:19.873] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:57:22.145] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:57:24.423] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:57:25.943] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:57:28.223] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:57:30.496] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:57:32.771] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:57:35.046] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:57:37.319] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:57:39.593] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:57:41.866] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:57:44.139] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:57:46.413] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:57:48.686] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:57:50.959] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:57:53.232] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:57:55.505] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:57:57.779] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:58:00.052] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:58:02.325] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:58:04.605] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:58:07.263] <TB1>     INFO: TBM Phase Settings: 236
[14:58:07.263] <TB1>     INFO: 400MHz Phase: 3
[14:58:07.263] <TB1>     INFO: 160MHz Phase: 7
[14:58:07.263] <TB1>     INFO: Functional Phase Area: 4
[14:58:07.266] <TB1>     INFO: Test took 265122 ms.
[14:58:07.266] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:58:07.266] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:07.266] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[14:58:07.266] <TB1>     INFO:    ----------------------------------------------------------------------
[14:58:07.266] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:58:10.287] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:58:13.687] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:58:17.086] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:58:20.492] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:58:23.894] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:58:27.294] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:58:30.694] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:58:32.590] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:58:34.110] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:58:35.634] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:58:37.153] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:58:38.674] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:58:40.193] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:58:41.713] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:58:43.233] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:58:44.753] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:58:46.273] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:58:47.793] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:58:50.066] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:58:52.342] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:58:54.615] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:58:56.889] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:58:59.162] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:59:00.684] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:59:02.206] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:59:03.726] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:59:05.999] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:59:08.272] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:59:10.546] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:59:12.820] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:59:15.094] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:59:16.614] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:59:18.134] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:59:19.654] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:59:21.927] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:59:24.200] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:59:26.474] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:59:28.747] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:59:31.022] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:59:32.542] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:59:34.062] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:59:35.581] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:59:37.854] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:59:40.128] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:59:42.401] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:59:44.674] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:59:46.947] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:59:48.468] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:59:49.987] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:59:51.507] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:59:53.780] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:59:56.054] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:59:58.327] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:00:00.600] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:00:02.874] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:00:04.394] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:00:05.915] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:00:07.435] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:00:08.955] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:00:10.475] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:00:11.996] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:00:13.515] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:00:15.036] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:00:16.939] <TB1>     INFO: ROC Delay Settings: 228
[15:00:16.939] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[15:00:16.939] <TB1>     INFO: ROC Port 0 Delay: 4
[15:00:16.939] <TB1>     INFO: ROC Port 1 Delay: 4
[15:00:16.939] <TB1>     INFO: Functional ROC Area: 5
[15:00:16.942] <TB1>     INFO: Test took 129676 ms.
[15:00:16.942] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[15:00:16.942] <TB1>     INFO:    ----------------------------------------------------------------------
[15:00:16.942] <TB1>     INFO:    PixTestTiming::TimingTest()
[15:00:16.942] <TB1>     INFO:    ----------------------------------------------------------------------
[15:00:18.082] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 41c9 41cb 41c8 41c8 41cb 41c9 41c9 41c8 e062 c000 a101 80b1 41c8 41c8 41c8 41c9 41c8 41c8 41c8 41c8 e062 c000 
[15:00:18.082] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 41cb 41c8 41c8 41c8 41c8 41c8 41c8 41c9 e022 c000 a102 80c0 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[15:00:18.082] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 41c8 41c8 41c9 41c9 41c9 41c9 41c8 41c9 e022 c000 a103 8000 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[15:00:18.082] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:00:32.370] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:00:32.370] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:00:46.592] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:00:46.592] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:01:00.622] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:00.623] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:01:14.794] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:14.794] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:01:28.917] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:28.917] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:01:42.949] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:42.949] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:01:56.910] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:56.910] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:02:10.876] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:10.877] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:02:24.908] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:24.908] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:02:39.041] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:39.421] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:39.434] <TB1>     INFO: Decoding statistics:
[15:02:39.434] <TB1>     INFO:   General information:
[15:02:39.435] <TB1>     INFO: 	 16bit words read:         240000000
[15:02:39.435] <TB1>     INFO: 	 valid events total:       20000000
[15:02:39.435] <TB1>     INFO: 	 empty events:             20000000
[15:02:39.435] <TB1>     INFO: 	 valid events with pixels: 0
[15:02:39.435] <TB1>     INFO: 	 valid pixel hits:         0
[15:02:39.435] <TB1>     INFO:   Event errors: 	           0
[15:02:39.435] <TB1>     INFO: 	 start marker:             0
[15:02:39.435] <TB1>     INFO: 	 stop marker:              0
[15:02:39.435] <TB1>     INFO: 	 overflow:                 0
[15:02:39.435] <TB1>     INFO: 	 invalid 5bit words:       0
[15:02:39.435] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[15:02:39.435] <TB1>     INFO:   TBM errors: 		           0
[15:02:39.435] <TB1>     INFO: 	 flawed TBM headers:       0
[15:02:39.435] <TB1>     INFO: 	 flawed TBM trailers:      0
[15:02:39.435] <TB1>     INFO: 	 event ID mismatches:      0
[15:02:39.435] <TB1>     INFO:   ROC errors: 		           0
[15:02:39.435] <TB1>     INFO: 	 missing ROC header(s):    0
[15:02:39.435] <TB1>     INFO: 	 misplaced readback start: 0
[15:02:39.435] <TB1>     INFO:   Pixel decoding errors:	   0
[15:02:39.435] <TB1>     INFO: 	 pixel data incomplete:    0
[15:02:39.435] <TB1>     INFO: 	 pixel address:            0
[15:02:39.435] <TB1>     INFO: 	 pulse height fill bit:    0
[15:02:39.435] <TB1>     INFO: 	 buffer corruption:        0
[15:02:39.435] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:39.435] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:02:39.435] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:39.435] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:39.435] <TB1>     INFO:    Read back bit status: 1
[15:02:39.435] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:39.435] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:39.435] <TB1>     INFO:    Timings are good!
[15:02:39.435] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:39.435] <TB1>     INFO: Test took 142493 ms.
[15:02:39.435] <TB1>     INFO: PixTestTiming::TimingTest() done.
[15:02:39.457] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:02:39.457] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:02:39.457] <TB1>     INFO: PixTestTiming::doTest took 537315 ms.
[15:02:39.457] <TB1>     INFO: PixTestTiming::doTest() done
[15:02:39.457] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:02:39.457] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[15:02:39.457] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[15:02:39.457] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[15:02:39.457] <TB1>     INFO: Write out ROCDelayScan3_V0
[15:02:39.458] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[15:02:39.458] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:02:39.789] <TB1>     INFO: ######################################################################
[15:02:39.789] <TB1>     INFO: PixTestAlive::doTest()
[15:02:39.789] <TB1>     INFO: ######################################################################
[15:02:39.792] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:39.792] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:02:39.792] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:39.795] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:02:40.139] <TB1>     INFO: Expecting 41600 events.
[15:02:44.190] <TB1>     INFO: 41600 events read in total (3336ms).
[15:02:44.190] <TB1>     INFO: Test took 4395ms.
[15:02:44.198] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:44.198] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:02:44.198] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:02:44.572] <TB1>     INFO: PixTestAlive::aliveTest() done
[15:02:44.572] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:02:44.572] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:02:44.575] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:44.575] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:02:44.575] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:44.577] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:02:44.930] <TB1>     INFO: Expecting 41600 events.
[15:02:47.905] <TB1>     INFO: 41600 events read in total (2260ms).
[15:02:47.905] <TB1>     INFO: Test took 3328ms.
[15:02:47.906] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:47.906] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:02:47.906] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:02:47.906] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:02:48.309] <TB1>     INFO: PixTestAlive::maskTest() done
[15:02:48.309] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:02:48.312] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:48.312] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:02:48.312] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:48.313] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:02:48.657] <TB1>     INFO: Expecting 41600 events.
[15:02:52.745] <TB1>     INFO: 41600 events read in total (3373ms).
[15:02:52.746] <TB1>     INFO: Test took 4433ms.
[15:02:52.754] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:52.754] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:02:52.754] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:02:53.131] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[15:02:53.131] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:02:53.131] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:02:53.131] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[15:02:53.140] <TB1>     INFO: ######################################################################
[15:02:53.140] <TB1>     INFO: PixTestTrim::doTest()
[15:02:53.140] <TB1>     INFO: ######################################################################
[15:02:53.143] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:53.143] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:02:53.143] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:53.223] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:02:53.223] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:02:53.235] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:02:53.235] <TB1>     INFO:     run 1 of 1
[15:02:53.236] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:53.580] <TB1>     INFO: Expecting 5025280 events.
[15:03:38.805] <TB1>     INFO: 1423840 events read in total (44510ms).
[15:04:23.262] <TB1>     INFO: 2836008 events read in total (88967ms).
[15:05:08.088] <TB1>     INFO: 4262832 events read in total (133793ms).
[15:05:31.977] <TB1>     INFO: 5025280 events read in total (157682ms).
[15:05:32.013] <TB1>     INFO: Test took 158777ms.
[15:05:32.065] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:32.160] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:33.515] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:34.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:36.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:37.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:38.722] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:40.038] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:41.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:05:42.671] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:05:44.016] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:45.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:46.562] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:47.894] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:49.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:50.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:51.937] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:53.296] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293511168
[15:05:53.300] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.558 minThrLimit = 99.5507 minThrNLimit = 118.119 -> result = 99.558 -> 99
[15:05:53.300] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.66 minThrLimit = 93.6564 minThrNLimit = 110.739 -> result = 93.66 -> 93
[15:05:53.300] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.946 minThrLimit = 84.929 minThrNLimit = 103.814 -> result = 84.946 -> 84
[15:05:53.301] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6298 minThrLimit = 95.5865 minThrNLimit = 113.78 -> result = 95.6298 -> 95
[15:05:53.301] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.403 minThrLimit = 101.347 minThrNLimit = 120.439 -> result = 101.403 -> 101
[15:05:53.302] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8644 minThrLimit = 93.8591 minThrNLimit = 112.851 -> result = 93.8644 -> 93
[15:05:53.302] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.832 minThrLimit = 102.752 minThrNLimit = 122.948 -> result = 102.832 -> 102
[15:05:53.303] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9585 minThrLimit = 89.933 minThrNLimit = 106.567 -> result = 89.9585 -> 89
[15:05:53.303] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3854 minThrLimit = 92.383 minThrNLimit = 117.31 -> result = 92.3854 -> 92
[15:05:53.303] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8555 minThrLimit = 92.7673 minThrNLimit = 111.992 -> result = 92.8555 -> 92
[15:05:53.304] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.6038 minThrLimit = 83.584 minThrNLimit = 100.617 -> result = 83.6038 -> 83
[15:05:53.304] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2106 minThrLimit = 94.1415 minThrNLimit = 114.402 -> result = 94.2106 -> 94
[15:05:53.304] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.736 minThrLimit = 104.653 minThrNLimit = 127.662 -> result = 104.736 -> 104
[15:05:53.305] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.7051 minThrLimit = 84.7047 minThrNLimit = 106.335 -> result = 84.7051 -> 84
[15:05:53.305] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.305 minThrLimit = 100.303 minThrNLimit = 121.427 -> result = 100.305 -> 100
[15:05:53.306] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8618 minThrLimit = 96.8516 minThrNLimit = 119.166 -> result = 96.8618 -> 96
[15:05:53.306] <TB1>     INFO: ROC 0 VthrComp = 99
[15:05:53.306] <TB1>     INFO: ROC 1 VthrComp = 93
[15:05:53.306] <TB1>     INFO: ROC 2 VthrComp = 84
[15:05:53.306] <TB1>     INFO: ROC 3 VthrComp = 95
[15:05:53.306] <TB1>     INFO: ROC 4 VthrComp = 101
[15:05:53.306] <TB1>     INFO: ROC 5 VthrComp = 93
[15:05:53.307] <TB1>     INFO: ROC 6 VthrComp = 102
[15:05:53.307] <TB1>     INFO: ROC 7 VthrComp = 89
[15:05:53.307] <TB1>     INFO: ROC 8 VthrComp = 92
[15:05:53.307] <TB1>     INFO: ROC 9 VthrComp = 92
[15:05:53.307] <TB1>     INFO: ROC 10 VthrComp = 83
[15:05:53.307] <TB1>     INFO: ROC 11 VthrComp = 94
[15:05:53.307] <TB1>     INFO: ROC 12 VthrComp = 104
[15:05:53.307] <TB1>     INFO: ROC 13 VthrComp = 84
[15:05:53.307] <TB1>     INFO: ROC 14 VthrComp = 100
[15:05:53.307] <TB1>     INFO: ROC 15 VthrComp = 96
[15:05:53.307] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:05:53.307] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:05:53.321] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:05:53.321] <TB1>     INFO:     run 1 of 1
[15:05:53.321] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:05:53.664] <TB1>     INFO: Expecting 5025280 events.
[15:06:29.313] <TB1>     INFO: 889648 events read in total (34932ms).
[15:07:03.119] <TB1>     INFO: 1776864 events read in total (68738ms).
[15:07:38.149] <TB1>     INFO: 2663336 events read in total (103768ms).
[15:08:12.968] <TB1>     INFO: 3539992 events read in total (138587ms).
[15:08:47.899] <TB1>     INFO: 4411992 events read in total (173518ms).
[15:09:12.519] <TB1>     INFO: 5025280 events read in total (198138ms).
[15:09:12.596] <TB1>     INFO: Test took 199275ms.
[15:09:12.774] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:13.142] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:09:14.739] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:09:16.329] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:09:17.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:19.494] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:21.086] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:09:22.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:09:24.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:09:25.867] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:09:27.433] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:09:29.022] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:09:30.616] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:09:32.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:09:33.811] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:09:35.376] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:09:36.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:09:38.546] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253767680
[15:09:38.549] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.2194 for pixel 5/9 mean/min/max = 45.6895/32.0938/59.2852
[15:09:38.550] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.1428 for pixel 0/15 mean/min/max = 46.3318/33.2165/59.4472
[15:09:38.550] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.8638 for pixel 24/12 mean/min/max = 44.0259/33.0059/55.046
[15:09:38.550] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.5665 for pixel 9/0 mean/min/max = 45.939/32.1163/59.7616
[15:09:38.551] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.2942 for pixel 29/26 mean/min/max = 44.5803/31.7156/57.4451
[15:09:38.551] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 60.8782 for pixel 0/14 mean/min/max = 46.866/32.7353/60.9966
[15:09:38.551] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.7558 for pixel 23/5 mean/min/max = 46.4053/32.9887/59.8219
[15:09:38.552] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 63.2073 for pixel 14/2 mean/min/max = 48.6243/33.6858/63.5628
[15:09:38.552] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.5776 for pixel 0/10 mean/min/max = 45.0736/33.3702/56.777
[15:09:38.552] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 60.9903 for pixel 0/8 mean/min/max = 46.9854/32.7406/61.2302
[15:09:38.553] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.926 for pixel 8/18 mean/min/max = 45.4652/32.8623/58.0681
[15:09:38.553] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.6695 for pixel 13/1 mean/min/max = 45.0736/32.3614/57.7858
[15:09:38.553] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.7667 for pixel 15/19 mean/min/max = 47.6867/34.5574/60.8159
[15:09:38.554] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.5244 for pixel 0/29 mean/min/max = 43.8612/33.1429/54.5796
[15:09:38.554] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.3079 for pixel 3/79 mean/min/max = 44.4991/31.6003/57.3979
[15:09:38.555] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.1508 for pixel 2/0 mean/min/max = 46.149/31.9661/60.3318
[15:09:38.555] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:38.686] <TB1>     INFO: Expecting 411648 events.
[15:09:46.135] <TB1>     INFO: 411648 events read in total (6734ms).
[15:09:46.141] <TB1>     INFO: Expecting 411648 events.
[15:09:53.529] <TB1>     INFO: 411648 events read in total (6718ms).
[15:09:53.537] <TB1>     INFO: Expecting 411648 events.
[15:10:01.045] <TB1>     INFO: 411648 events read in total (6836ms).
[15:10:01.055] <TB1>     INFO: Expecting 411648 events.
[15:10:08.522] <TB1>     INFO: 411648 events read in total (6803ms).
[15:10:08.534] <TB1>     INFO: Expecting 411648 events.
[15:10:16.019] <TB1>     INFO: 411648 events read in total (6820ms).
[15:10:16.034] <TB1>     INFO: Expecting 411648 events.
[15:10:23.544] <TB1>     INFO: 411648 events read in total (6852ms).
[15:10:23.560] <TB1>     INFO: Expecting 411648 events.
[15:10:31.024] <TB1>     INFO: 411648 events read in total (6805ms).
[15:10:31.044] <TB1>     INFO: Expecting 411648 events.
[15:10:38.448] <TB1>     INFO: 411648 events read in total (6750ms).
[15:10:38.472] <TB1>     INFO: Expecting 411648 events.
[15:10:45.823] <TB1>     INFO: 411648 events read in total (6703ms).
[15:10:45.847] <TB1>     INFO: Expecting 411648 events.
[15:10:53.243] <TB1>     INFO: 411648 events read in total (6745ms).
[15:10:53.269] <TB1>     INFO: Expecting 411648 events.
[15:11:00.927] <TB1>     INFO: 411648 events read in total (7006ms).
[15:11:00.955] <TB1>     INFO: Expecting 411648 events.
[15:11:08.625] <TB1>     INFO: 411648 events read in total (7028ms).
[15:11:08.656] <TB1>     INFO: Expecting 411648 events.
[15:11:16.206] <TB1>     INFO: 411648 events read in total (6913ms).
[15:11:16.238] <TB1>     INFO: Expecting 411648 events.
[15:11:23.700] <TB1>     INFO: 411648 events read in total (6820ms).
[15:11:23.737] <TB1>     INFO: Expecting 411648 events.
[15:11:31.328] <TB1>     INFO: 411648 events read in total (6952ms).
[15:11:31.367] <TB1>     INFO: Expecting 411648 events.
[15:11:39.022] <TB1>     INFO: 411648 events read in total (7020ms).
[15:11:39.064] <TB1>     INFO: Test took 120509ms.
[15:11:39.547] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0492 < 35 for itrim = 100; old thr = 34.7946 ... break
[15:11:39.569] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3047 < 35 for itrim = 97; old thr = 33.4438 ... break
[15:11:39.603] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1651 < 35 for itrim+1 = 89; old thr = 34.5258 ... break
[15:11:39.627] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0064 < 35 for itrim = 100; old thr = 34.0116 ... break
[15:11:39.662] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.624 < 35 for itrim+1 = 102; old thr = 34.6974 ... break
[15:11:39.686] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2568 < 35 for itrim+1 = 101; old thr = 34.4665 ... break
[15:11:39.713] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3739 < 35 for itrim+1 = 102; old thr = 34.8715 ... break
[15:11:39.744] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6669 < 35 for itrim+1 = 124; old thr = 34.7533 ... break
[15:11:39.771] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3804 < 35 for itrim = 90; old thr = 33.7958 ... break
[15:11:39.798] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4857 < 35 for itrim+1 = 106; old thr = 34.8124 ... break
[15:11:39.830] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2948 < 35 for itrim = 105; old thr = 34.1216 ... break
[15:11:39.863] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4317 < 35 for itrim = 105; old thr = 34.23 ... break
[15:11:39.899] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.313 < 35 for itrim = 118; old thr = 34.1751 ... break
[15:11:39.929] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7373 < 35 for itrim+1 = 82; old thr = 34.7743 ... break
[15:11:39.961] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1116 < 35 for itrim = 94; old thr = 33.6808 ... break
[15:11:39.993] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2203 < 35 for itrim = 107; old thr = 34.4603 ... break
[15:11:40.070] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:11:40.081] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:11:40.081] <TB1>     INFO:     run 1 of 1
[15:11:40.081] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:11:40.431] <TB1>     INFO: Expecting 5025280 events.
[15:12:16.069] <TB1>     INFO: 870120 events read in total (34924ms).
[15:12:51.085] <TB1>     INFO: 1739200 events read in total (69940ms).
[15:13:25.895] <TB1>     INFO: 2608784 events read in total (104750ms).
[15:14:00.600] <TB1>     INFO: 3467776 events read in total (139455ms).
[15:14:35.479] <TB1>     INFO: 4321720 events read in total (174334ms).
[15:15:04.081] <TB1>     INFO: 5025280 events read in total (202936ms).
[15:15:04.153] <TB1>     INFO: Test took 204072ms.
[15:15:04.339] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:04.714] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:15:06.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:15:07.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:15:09.570] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:15:11.190] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:15:12.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:15:14.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:15:15.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:15:17.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:15:18.000] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:15:20.566] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:15:22.157] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:15:23.712] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:15:25.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:15:26.800] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:15:28.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:15:29.896] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259162112
[15:15:29.897] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.673958 .. 50.794315
[15:15:29.972] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 60 (-1/-1) hits flags = 528 (plus default)
[15:15:29.982] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:15:29.982] <TB1>     INFO:     run 1 of 1
[15:15:29.982] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:15:30.325] <TB1>     INFO: Expecting 2030080 events.
[15:16:11.072] <TB1>     INFO: 1162312 events read in total (40032ms).
[15:16:40.525] <TB1>     INFO: 2030080 events read in total (69485ms).
[15:16:40.549] <TB1>     INFO: Test took 70568ms.
[15:16:40.592] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:40.683] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:16:41.678] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:16:42.678] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:16:43.676] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:16:44.668] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:16:45.665] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:16:46.666] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:16:47.658] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:16:48.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:16:49.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:16:50.644] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:16:51.637] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:16:52.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:16:53.624] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:16:54.621] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:55.618] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:56.618] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241938432
[15:16:56.698] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.605502 .. 44.655516
[15:16:56.773] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 54 (-1/-1) hits flags = 528 (plus default)
[15:16:56.783] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:16:56.783] <TB1>     INFO:     run 1 of 1
[15:16:56.783] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:16:57.125] <TB1>     INFO: Expecting 1597440 events.
[15:17:37.450] <TB1>     INFO: 1163504 events read in total (39610ms).
[15:17:52.885] <TB1>     INFO: 1597440 events read in total (55045ms).
[15:17:52.900] <TB1>     INFO: Test took 56117ms.
[15:17:52.934] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:53.006] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:17:53.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:17:54.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:17:55.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:17:56.978] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:17:57.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:17:58.948] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:17:59.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:18:00.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:18:01.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:18:02.919] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:18:03.909] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:18:04.904] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:18:05.897] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:18:06.891] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:18:07.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:18:08.874] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294162432
[15:18:08.957] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.768744 .. 41.888078
[15:18:09.030] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[15:18:09.041] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:18:09.041] <TB1>     INFO:     run 1 of 1
[15:18:09.041] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:18:09.383] <TB1>     INFO: Expecting 1331200 events.
[15:18:49.889] <TB1>     INFO: 1158760 events read in total (39791ms).
[15:18:56.332] <TB1>     INFO: 1331200 events read in total (46235ms).
[15:18:56.348] <TB1>     INFO: Test took 47308ms.
[15:18:56.384] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:56.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:18:57.411] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:18:58.371] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:18:59.332] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:19:00.291] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:19:01.251] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:19:02.212] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:19:03.172] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:19:04.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:19:05.100] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:19:06.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:19:07.018] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:19:07.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:19:08.954] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:19:09.924] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:19:10.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:19:11.864] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252256256
[15:19:11.949] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.720184 .. 41.091307
[15:19:12.023] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[15:19:12.033] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:19:12.033] <TB1>     INFO:     run 1 of 1
[15:19:12.033] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:19:12.375] <TB1>     INFO: Expecting 1264640 events.
[15:19:52.701] <TB1>     INFO: 1141160 events read in total (39611ms).
[15:19:57.382] <TB1>     INFO: 1264640 events read in total (44292ms).
[15:19:57.393] <TB1>     INFO: Test took 45360ms.
[15:19:57.422] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:57.486] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:19:58.449] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:19:59.412] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:00.366] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:01.316] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:20:02.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:20:03.223] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:20:04.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:20:05.129] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:20:06.088] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:20:07.016] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:20:07.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:20:08.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:20:09.772] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:20:10.697] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:20:11.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:20:12.552] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304979968
[15:20:12.634] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:20:12.634] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:20:12.645] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:20:12.645] <TB1>     INFO:     run 1 of 1
[15:20:12.645] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:20:12.987] <TB1>     INFO: Expecting 1364480 events.
[15:20:51.824] <TB1>     INFO: 1076008 events read in total (38122ms).
[15:21:02.531] <TB1>     INFO: 1364480 events read in total (48829ms).
[15:21:02.545] <TB1>     INFO: Test took 49900ms.
[15:21:02.580] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:02.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:21:03.678] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:21:04.688] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:21:05.704] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:21:06.709] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:21:07.715] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:21:08.715] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:21:09.716] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:21:10.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:21:11.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:21:12.719] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:21:13.721] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:21:14.720] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:21:15.722] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:21:16.728] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:21:17.732] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:21:18.734] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242397184
[15:21:18.784] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C0.dat
[15:21:18.784] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C1.dat
[15:21:18.784] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C2.dat
[15:21:18.784] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C3.dat
[15:21:18.784] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C4.dat
[15:21:18.784] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C5.dat
[15:21:18.784] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C6.dat
[15:21:18.784] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C7.dat
[15:21:18.785] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C8.dat
[15:21:18.785] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C9.dat
[15:21:18.785] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C10.dat
[15:21:18.785] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C11.dat
[15:21:18.785] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C12.dat
[15:21:18.785] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C13.dat
[15:21:18.785] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C14.dat
[15:21:18.785] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C15.dat
[15:21:18.785] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C0.dat
[15:21:18.792] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C1.dat
[15:21:18.799] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C2.dat
[15:21:18.806] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C3.dat
[15:21:18.813] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C4.dat
[15:21:18.819] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C5.dat
[15:21:18.826] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C6.dat
[15:21:18.833] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C7.dat
[15:21:18.840] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C8.dat
[15:21:18.846] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C9.dat
[15:21:18.853] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C10.dat
[15:21:18.860] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C11.dat
[15:21:18.867] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C12.dat
[15:21:18.873] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C13.dat
[15:21:18.880] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C14.dat
[15:21:18.887] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C15.dat
[15:21:18.894] <TB1>     INFO: PixTestTrim::trimTest() done
[15:21:18.894] <TB1>     INFO: vtrim:     100  97  89 100 102 101 102 124  90 106 105 105 118  82  94 107 
[15:21:18.894] <TB1>     INFO: vthrcomp:   99  93  84  95 101  93 102  89  92  92  83  94 104  84 100  96 
[15:21:18.894] <TB1>     INFO: vcal mean:  34.99  34.99  34.96  34.97  34.94  34.98  35.02  35.02  35.01  34.95  34.98  34.98  34.96  34.98  34.93  34.97 
[15:21:18.894] <TB1>     INFO: vcal RMS:    0.88   0.84   0.82   0.89   0.92   0.85   0.86   0.90   0.80   0.87   0.88   0.89   0.87   0.78   0.87   0.88 
[15:21:18.894] <TB1>     INFO: bits mean:   9.51   9.17  10.02   9.49  10.18   8.94   9.28   8.89   9.30   9.12   9.49   9.88   9.04  10.01   9.72   9.38 
[15:21:18.894] <TB1>     INFO: bits RMS:    2.73   2.68   2.41   2.67   2.50   2.78   2.59   2.52   2.65   2.70   2.69   2.54   2.43   2.44   2.78   2.72 
[15:21:18.903] <TB1>     INFO:    ----------------------------------------------------------------------
[15:21:18.903] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:21:18.903] <TB1>     INFO:    ----------------------------------------------------------------------
[15:21:18.906] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:21:18.906] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:21:18.917] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:21:18.917] <TB1>     INFO:     run 1 of 1
[15:21:18.917] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:21:19.261] <TB1>     INFO: Expecting 4160000 events.
[15:22:05.046] <TB1>     INFO: 1165900 events read in total (45071ms).
[15:22:51.246] <TB1>     INFO: 2320870 events read in total (91271ms).
[15:23:37.082] <TB1>     INFO: 3462505 events read in total (137107ms).
[15:24:04.429] <TB1>     INFO: 4160000 events read in total (164454ms).
[15:24:04.485] <TB1>     INFO: Test took 165568ms.
[15:24:04.603] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:04.847] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:24:06.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:24:08.746] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:24:10.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:24:12.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:24:14.520] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:24:16.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:24:18.394] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:24:20.350] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:24:22.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:24:24.243] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:24:26.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:24:28.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:24:30.044] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:24:32.012] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:24:33.966] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:24:35.908] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275599360
[15:24:35.909] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:24:35.981] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:24:35.982] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[15:24:35.993] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:24:35.993] <TB1>     INFO:     run 1 of 1
[15:24:35.993] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:24:36.340] <TB1>     INFO: Expecting 3556800 events.
[15:25:24.962] <TB1>     INFO: 1214080 events read in total (47907ms).
[15:26:11.958] <TB1>     INFO: 2410360 events read in total (94903ms).
[15:26:57.401] <TB1>     INFO: 3556800 events read in total (140346ms).
[15:26:57.457] <TB1>     INFO: Test took 141465ms.
[15:26:57.552] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:57.728] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:26:59.461] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:27:01.198] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:27:02.983] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:27:04.721] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:27:06.449] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:27:08.175] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:27:09.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:27:11.631] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:27:13.435] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:27:15.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:27:17.016] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:27:18.803] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:27:20.559] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:27:22.376] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:27:24.155] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:27:25.947] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 340271104
[15:27:25.948] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:27:26.023] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:27:26.023] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[15:27:26.034] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:27:26.034] <TB1>     INFO:     run 1 of 1
[15:27:26.034] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:27:26.377] <TB1>     INFO: Expecting 3328000 events.
[15:28:15.464] <TB1>     INFO: 1265640 events read in total (48372ms).
[15:29:03.607] <TB1>     INFO: 2507165 events read in total (96515ms).
[15:29:35.756] <TB1>     INFO: 3328000 events read in total (128664ms).
[15:29:35.796] <TB1>     INFO: Test took 129762ms.
[15:29:35.871] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:36.014] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:29:37.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:29:39.245] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:29:40.929] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:29:42.553] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:29:44.158] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:29:45.789] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:29:47.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:29:49.016] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:29:50.689] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:29:52.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:29:53.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:29:55.629] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:29:57.209] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:29:58.885] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:30:00.503] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:30:02.129] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 270999552
[15:30:02.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:30:02.203] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:30:02.203] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[15:30:02.214] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:30:02.214] <TB1>     INFO:     run 1 of 1
[15:30:02.214] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:30:02.558] <TB1>     INFO: Expecting 3328000 events.
[15:30:52.061] <TB1>     INFO: 1264945 events read in total (48788ms).
[15:31:43.266] <TB1>     INFO: 2506400 events read in total (99993ms).
[15:32:15.119] <TB1>     INFO: 3328000 events read in total (131846ms).
[15:32:15.159] <TB1>     INFO: Test took 132945ms.
[15:32:15.236] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:15.380] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:32:16.985] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:32:18.603] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:32:20.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:32:21.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:32:23.490] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:32:25.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:32:26.707] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:32:28.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:32:30.011] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:32:31.639] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:32:33.301] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:32:34.950] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:32:36.535] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:32:38.215] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:32:39.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:32:41.449] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273162240
[15:32:41.450] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:32:41.523] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:32:41.523] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[15:32:41.534] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:32:41.534] <TB1>     INFO:     run 1 of 1
[15:32:41.534] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:32:41.877] <TB1>     INFO: Expecting 3328000 events.
[15:33:31.564] <TB1>     INFO: 1264705 events read in total (48973ms).
[15:34:19.576] <TB1>     INFO: 2506085 events read in total (96985ms).
[15:34:51.297] <TB1>     INFO: 3328000 events read in total (128706ms).
[15:34:51.338] <TB1>     INFO: Test took 129805ms.
[15:34:51.416] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:51.575] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:34:53.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:34:54.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:34:56.495] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:34:58.107] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:34:59.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:35:01.316] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:35:02.897] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:35:04.507] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:35:06.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:35:07.777] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:35:09.437] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:35:11.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:35:12.637] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:35:14.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:35:15.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:35:17.536] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242405376
[15:35:17.537] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 11.0958, thr difference RMS: 1.23338
[15:35:17.537] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.78576, thr difference RMS: 1.60334
[15:35:17.538] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.64361, thr difference RMS: 1.39178
[15:35:17.538] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.0377, thr difference RMS: 1.46801
[15:35:17.538] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.5533, thr difference RMS: 1.2327
[15:35:17.538] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.78728, thr difference RMS: 1.64834
[15:35:17.539] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.9321, thr difference RMS: 1.20601
[15:35:17.539] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.41184, thr difference RMS: 1.46003
[15:35:17.539] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.24179, thr difference RMS: 1.60017
[15:35:17.539] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.56801, thr difference RMS: 1.84075
[15:35:17.539] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.13542, thr difference RMS: 1.74729
[15:35:17.540] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.91536, thr difference RMS: 1.72484
[15:35:17.540] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.6324, thr difference RMS: 1.30531
[15:35:17.540] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.84644, thr difference RMS: 1.31204
[15:35:17.540] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.2221, thr difference RMS: 1.36388
[15:35:17.540] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.1636, thr difference RMS: 1.53052
[15:35:17.541] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 11, thr difference RMS: 1.23634
[15:35:17.541] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.81079, thr difference RMS: 1.59245
[15:35:17.541] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.59542, thr difference RMS: 1.36818
[15:35:17.541] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.0034, thr difference RMS: 1.47641
[15:35:17.541] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.5867, thr difference RMS: 1.2296
[15:35:17.542] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.81395, thr difference RMS: 1.67545
[15:35:17.542] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.9662, thr difference RMS: 1.17998
[15:35:17.542] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.32741, thr difference RMS: 1.46087
[15:35:17.542] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.2494, thr difference RMS: 1.61314
[15:35:17.542] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.55878, thr difference RMS: 1.82843
[15:35:17.543] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.99488, thr difference RMS: 1.74094
[15:35:17.543] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.76715, thr difference RMS: 1.71448
[15:35:17.543] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.6841, thr difference RMS: 1.24966
[15:35:17.543] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.83022, thr difference RMS: 1.30124
[15:35:17.543] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.2158, thr difference RMS: 1.36019
[15:35:17.544] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.1949, thr difference RMS: 1.52085
[15:35:17.544] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.9215, thr difference RMS: 1.22596
[15:35:17.544] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.96684, thr difference RMS: 1.61577
[15:35:17.544] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.6689, thr difference RMS: 1.36594
[15:35:17.544] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.0437, thr difference RMS: 1.46647
[15:35:17.545] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.734, thr difference RMS: 1.22864
[15:35:17.545] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.88499, thr difference RMS: 1.65075
[15:35:17.545] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 11.1254, thr difference RMS: 1.15709
[15:35:17.545] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.33869, thr difference RMS: 1.46781
[15:35:17.545] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.33783, thr difference RMS: 1.57725
[15:35:17.546] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.62281, thr difference RMS: 1.82852
[15:35:17.546] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.9498, thr difference RMS: 1.74074
[15:35:17.546] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.65707, thr difference RMS: 1.72751
[15:35:17.546] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.8288, thr difference RMS: 1.24037
[15:35:17.546] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.91861, thr difference RMS: 1.30327
[15:35:17.547] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.2916, thr difference RMS: 1.36306
[15:35:17.547] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.2621, thr difference RMS: 1.53931
[15:35:17.547] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.9197, thr difference RMS: 1.23507
[15:35:17.547] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.0538, thr difference RMS: 1.58804
[15:35:17.547] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.73172, thr difference RMS: 1.38385
[15:35:17.548] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.0454, thr difference RMS: 1.46431
[15:35:17.548] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.8698, thr difference RMS: 1.23039
[15:35:17.548] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.96799, thr difference RMS: 1.66433
[15:35:17.548] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.2446, thr difference RMS: 1.17008
[15:35:17.548] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.29969, thr difference RMS: 1.45911
[15:35:17.549] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.43845, thr difference RMS: 1.59886
[15:35:17.549] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.72864, thr difference RMS: 1.84775
[15:35:17.549] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.89799, thr difference RMS: 1.72658
[15:35:17.549] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.54613, thr difference RMS: 1.73921
[15:35:17.549] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.9285, thr difference RMS: 1.25861
[15:35:17.550] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.89934, thr difference RMS: 1.29987
[15:35:17.550] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.3462, thr difference RMS: 1.37489
[15:35:17.550] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.2769, thr difference RMS: 1.54205
[15:35:17.655] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[15:35:17.658] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1944 seconds
[15:35:17.658] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:35:18.362] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:35:18.362] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:35:18.365] <TB1>     INFO: ######################################################################
[15:35:18.365] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[15:35:18.365] <TB1>     INFO: ######################################################################
[15:35:18.365] <TB1>     INFO:    ----------------------------------------------------------------------
[15:35:18.365] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:35:18.365] <TB1>     INFO:    ----------------------------------------------------------------------
[15:35:18.365] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:35:18.376] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:35:18.377] <TB1>     INFO:     run 1 of 1
[15:35:18.377] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:35:18.724] <TB1>     INFO: Expecting 59072000 events.
[15:35:47.729] <TB1>     INFO: 1072800 events read in total (28290ms).
[15:36:15.671] <TB1>     INFO: 2141600 events read in total (56232ms).
[15:36:43.578] <TB1>     INFO: 3210800 events read in total (84139ms).
[15:37:11.848] <TB1>     INFO: 4283000 events read in total (112409ms).
[15:37:40.594] <TB1>     INFO: 5351400 events read in total (141155ms).
[15:38:07.317] <TB1>     INFO: 6421600 events read in total (167878ms).
[15:38:35.627] <TB1>     INFO: 7492600 events read in total (196188ms).
[15:39:03.634] <TB1>     INFO: 8561400 events read in total (224195ms).
[15:39:31.472] <TB1>     INFO: 9632600 events read in total (252033ms).
[15:39:59.818] <TB1>     INFO: 10702400 events read in total (280379ms).
[15:40:27.450] <TB1>     INFO: 11770400 events read in total (308011ms).
[15:40:55.648] <TB1>     INFO: 12840800 events read in total (336209ms).
[15:41:24.142] <TB1>     INFO: 13911200 events read in total (364703ms).
[15:41:52.256] <TB1>     INFO: 14979600 events read in total (392817ms).
[15:42:20.289] <TB1>     INFO: 16049800 events read in total (420850ms).
[15:42:48.320] <TB1>     INFO: 17120200 events read in total (448881ms).
[15:43:16.658] <TB1>     INFO: 18189000 events read in total (477219ms).
[15:43:45.211] <TB1>     INFO: 19260000 events read in total (505772ms).
[15:44:13.436] <TB1>     INFO: 20329400 events read in total (533997ms).
[15:44:41.641] <TB1>     INFO: 21398000 events read in total (562202ms).
[15:45:09.729] <TB1>     INFO: 22468200 events read in total (590290ms).
[15:45:38.121] <TB1>     INFO: 23538400 events read in total (618682ms).
[15:46:06.765] <TB1>     INFO: 24606600 events read in total (647326ms).
[15:46:34.913] <TB1>     INFO: 25677800 events read in total (675474ms).
[15:47:03.006] <TB1>     INFO: 26748200 events read in total (703567ms).
[15:47:31.045] <TB1>     INFO: 27816800 events read in total (731606ms).
[15:47:59.508] <TB1>     INFO: 28888800 events read in total (760069ms).
[15:48:27.897] <TB1>     INFO: 29958000 events read in total (788458ms).
[15:48:58.780] <TB1>     INFO: 31026800 events read in total (819341ms).
[15:49:27.041] <TB1>     INFO: 32099600 events read in total (847602ms).
[15:49:55.172] <TB1>     INFO: 33167800 events read in total (875733ms).
[15:50:23.396] <TB1>     INFO: 34236000 events read in total (903957ms).
[15:50:51.531] <TB1>     INFO: 35307600 events read in total (932092ms).
[15:51:19.931] <TB1>     INFO: 36376200 events read in total (960492ms).
[15:51:48.905] <TB1>     INFO: 37444600 events read in total (989466ms).
[15:52:59.875] <TB1>     INFO: 38516000 events read in total (1060445ms).
[15:53:28.149] <TB1>     INFO: 39585200 events read in total (1088710ms).
[15:53:56.338] <TB1>     INFO: 40653400 events read in total (1116899ms).
[15:54:24.771] <TB1>     INFO: 41724400 events read in total (1145332ms).
[15:54:53.052] <TB1>     INFO: 42794000 events read in total (1173613ms).
[15:55:21.318] <TB1>     INFO: 43861400 events read in total (1201879ms).
[15:55:49.624] <TB1>     INFO: 44930200 events read in total (1230185ms).
[15:56:18.014] <TB1>     INFO: 46001400 events read in total (1258575ms).
[15:56:46.513] <TB1>     INFO: 47070000 events read in total (1287074ms).
[15:57:15.222] <TB1>     INFO: 48138200 events read in total (1315783ms).
[15:57:43.679] <TB1>     INFO: 49209400 events read in total (1344240ms).
[15:58:11.986] <TB1>     INFO: 50277800 events read in total (1372547ms).
[15:58:40.368] <TB1>     INFO: 51345600 events read in total (1400929ms).
[15:59:08.691] <TB1>     INFO: 52414000 events read in total (1429252ms).
[15:59:37.156] <TB1>     INFO: 53484600 events read in total (1457717ms).
[16:00:05.347] <TB1>     INFO: 54551800 events read in total (1485908ms).
[16:00:33.638] <TB1>     INFO: 55619200 events read in total (1514199ms).
[16:01:01.901] <TB1>     INFO: 56687400 events read in total (1542462ms).
[16:01:30.093] <TB1>     INFO: 57758400 events read in total (1570654ms).
[16:01:58.355] <TB1>     INFO: 58827000 events read in total (1598916ms).
[16:02:05.142] <TB1>     INFO: 59072000 events read in total (1605703ms).
[16:02:05.545] <TB1>     INFO: Test took 1607169ms.
[16:02:05.728] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:09.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:02:09.720] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:11.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:02:11.784] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:12.992] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:02:12.992] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:14.187] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:02:14.187] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:15.395] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:02:15.395] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:16.594] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:02:16.594] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:17.790] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:02:17.790] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:18.987] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:02:18.987] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:20.183] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:02:20.183] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:21.366] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:02:21.366] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:22.549] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:02:22.549] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:23.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:02:23.744] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:24.944] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:02:24.944] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:26.154] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:02:26.154] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:27.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:02:27.339] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:28.522] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:02:28.537] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:29.846] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 323301376
[16:02:29.891] <TB1>     INFO: PixTestScurves::scurves() done 
[16:02:29.892] <TB1>     INFO: Vcal mean:  35.16  35.09  35.01  35.09  35.10  35.09  35.14  35.13  34.91  35.09  35.13  35.06  35.15  35.08  35.04  35.09 
[16:02:29.892] <TB1>     INFO: Vcal RMS:    0.75   0.72   0.69   0.78   0.79   0.72   0.73   0.78   0.64   0.74   0.75   0.77   0.76   0.65   0.73   0.75 
[16:02:29.892] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:02:30.043] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:02:30.043] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:02:30.043] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:02:30.043] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:02:30.043] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:02:30.052] <TB1>     INFO: ######################################################################
[16:02:30.052] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:02:30.053] <TB1>     INFO: ######################################################################
[16:02:30.154] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:02:30.515] <TB1>     INFO: Expecting 41600 events.
[16:02:34.666] <TB1>     INFO: 41600 events read in total (3380ms).
[16:02:34.667] <TB1>     INFO: Test took 4500ms.
[16:02:34.675] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:34.675] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:02:34.675] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:02:34.732] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[16:02:34.732] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:02:34.747] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:02:34.747] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:02:35.023] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:02:35.377] <TB1>     INFO: Expecting 41600 events.
[16:02:39.510] <TB1>     INFO: 41600 events read in total (3419ms).
[16:02:39.511] <TB1>     INFO: Test took 4477ms.
[16:02:39.519] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:39.519] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:02:39.519] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:02:39.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.219
[16:02:39.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 168
[16:02:39.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.445
[16:02:39.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 196
[16:02:39.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.158
[16:02:39.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 183
[16:02:39.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.136
[16:02:39.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 176
[16:02:39.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.045
[16:02:39.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,17] phvalue 186
[16:02:39.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.769
[16:02:39.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 175
[16:02:39.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.488
[16:02:39.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,6] phvalue 171
[16:02:39.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.067
[16:02:39.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[16:02:39.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.638
[16:02:39.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 172
[16:02:39.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.66
[16:02:39.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[16:02:39.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.457
[16:02:39.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 175
[16:02:39.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.099
[16:02:39.551] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [7 ,15] phvalue 178
[16:02:39.551] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.622
[16:02:39.551] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 169
[16:02:39.551] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.99
[16:02:39.551] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 183
[16:02:39.551] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.371
[16:02:39.551] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 184
[16:02:39.551] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.152
[16:02:39.551] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 173
[16:02:39.551] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:02:39.551] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:02:39.551] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:02:39.600] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:02:39.943] <TB1>     INFO: Expecting 41600 events.
[16:02:44.074] <TB1>     INFO: 41600 events read in total (3416ms).
[16:02:44.074] <TB1>     INFO: Test took 4474ms.
[16:02:44.082] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:44.082] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:02:44.082] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:02:44.086] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:02:44.087] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 57minph_roc = 3
[16:02:44.087] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.8317
[16:02:44.087] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,24] phvalue 62
[16:02:44.087] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 97.2918
[16:02:44.087] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 98
[16:02:44.087] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.8076
[16:02:44.087] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 80
[16:02:44.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.2051
[16:02:44.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 63
[16:02:44.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4706
[16:02:44.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 75
[16:02:44.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.3212
[16:02:44.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 68
[16:02:44.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.5181
[16:02:44.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 69
[16:02:44.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.5981
[16:02:44.088] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 63
[16:02:44.089] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0135
[16:02:44.089] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 70
[16:02:44.089] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.0976
[16:02:44.089] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,9] phvalue 78
[16:02:44.089] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.8625
[16:02:44.089] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,11] phvalue 62
[16:02:44.089] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.5753
[16:02:44.089] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 77
[16:02:44.089] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.876
[16:02:44.089] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 64
[16:02:44.089] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.2056
[16:02:44.089] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 87
[16:02:44.090] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7487
[16:02:44.090] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 76
[16:02:44.090] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0605
[16:02:44.090] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 72
[16:02:44.092] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 24, 0 0
[16:02:44.494] <TB1>     INFO: Expecting 2560 events.
[16:02:45.452] <TB1>     INFO: 2560 events read in total (243ms).
[16:02:45.452] <TB1>     INFO: Test took 1360ms.
[16:02:45.452] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:45.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 1 1
[16:02:45.960] <TB1>     INFO: Expecting 2560 events.
[16:02:46.918] <TB1>     INFO: 2560 events read in total (243ms).
[16:02:46.918] <TB1>     INFO: Test took 1465ms.
[16:02:46.918] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:46.919] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 2 2
[16:02:47.426] <TB1>     INFO: Expecting 2560 events.
[16:02:48.384] <TB1>     INFO: 2560 events read in total (243ms).
[16:02:48.384] <TB1>     INFO: Test took 1465ms.
[16:02:48.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:48.384] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 3 3
[16:02:48.892] <TB1>     INFO: Expecting 2560 events.
[16:02:49.847] <TB1>     INFO: 2560 events read in total (240ms).
[16:02:49.847] <TB1>     INFO: Test took 1462ms.
[16:02:49.848] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:49.848] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 4 4
[16:02:50.355] <TB1>     INFO: Expecting 2560 events.
[16:02:51.312] <TB1>     INFO: 2560 events read in total (243ms).
[16:02:51.312] <TB1>     INFO: Test took 1464ms.
[16:02:51.313] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:51.313] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 5 5
[16:02:51.820] <TB1>     INFO: Expecting 2560 events.
[16:02:52.778] <TB1>     INFO: 2560 events read in total (244ms).
[16:02:52.778] <TB1>     INFO: Test took 1465ms.
[16:02:52.778] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:52.778] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[16:02:53.286] <TB1>     INFO: Expecting 2560 events.
[16:02:54.243] <TB1>     INFO: 2560 events read in total (242ms).
[16:02:54.243] <TB1>     INFO: Test took 1464ms.
[16:02:54.244] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:54.244] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[16:02:54.751] <TB1>     INFO: Expecting 2560 events.
[16:02:55.708] <TB1>     INFO: 2560 events read in total (243ms).
[16:02:55.708] <TB1>     INFO: Test took 1464ms.
[16:02:55.709] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:55.709] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 8 8
[16:02:56.216] <TB1>     INFO: Expecting 2560 events.
[16:02:57.173] <TB1>     INFO: 2560 events read in total (242ms).
[16:02:57.174] <TB1>     INFO: Test took 1465ms.
[16:02:57.174] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:57.174] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 9, 9 9
[16:02:57.681] <TB1>     INFO: Expecting 2560 events.
[16:02:58.639] <TB1>     INFO: 2560 events read in total (243ms).
[16:02:58.639] <TB1>     INFO: Test took 1465ms.
[16:02:58.640] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:58.640] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 11, 10 10
[16:02:59.149] <TB1>     INFO: Expecting 2560 events.
[16:03:00.106] <TB1>     INFO: 2560 events read in total (243ms).
[16:03:00.107] <TB1>     INFO: Test took 1467ms.
[16:03:00.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:03:00.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 11 11
[16:03:00.614] <TB1>     INFO: Expecting 2560 events.
[16:03:01.572] <TB1>     INFO: 2560 events read in total (243ms).
[16:03:01.573] <TB1>     INFO: Test took 1465ms.
[16:03:01.573] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:03:01.573] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 12 12
[16:03:02.080] <TB1>     INFO: Expecting 2560 events.
[16:03:03.038] <TB1>     INFO: 2560 events read in total (243ms).
[16:03:03.038] <TB1>     INFO: Test took 1465ms.
[16:03:03.038] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:03:03.039] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 13 13
[16:03:03.545] <TB1>     INFO: Expecting 2560 events.
[16:03:04.504] <TB1>     INFO: 2560 events read in total (244ms).
[16:03:04.504] <TB1>     INFO: Test took 1465ms.
[16:03:04.504] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:03:04.504] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 14 14
[16:03:05.011] <TB1>     INFO: Expecting 2560 events.
[16:03:05.969] <TB1>     INFO: 2560 events read in total (243ms).
[16:03:05.969] <TB1>     INFO: Test took 1465ms.
[16:03:05.969] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:03:05.970] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 15 15
[16:03:06.477] <TB1>     INFO: Expecting 2560 events.
[16:03:07.435] <TB1>     INFO: 2560 events read in total (243ms).
[16:03:07.435] <TB1>     INFO: Test took 1465ms.
[16:03:07.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:03:07.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[16:03:07.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[16:03:07.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[16:03:07.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[16:03:07.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[16:03:07.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[16:03:07.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[16:03:07.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[16:03:07.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[16:03:07.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[16:03:07.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[16:03:07.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[16:03:07.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[16:03:07.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[16:03:07.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[16:03:07.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[16:03:07.438] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:03:07.944] <TB1>     INFO: Expecting 655360 events.
[16:03:19.666] <TB1>     INFO: 655360 events read in total (11007ms).
[16:03:19.677] <TB1>     INFO: Expecting 655360 events.
[16:03:31.292] <TB1>     INFO: 655360 events read in total (11051ms).
[16:03:31.308] <TB1>     INFO: Expecting 655360 events.
[16:03:42.851] <TB1>     INFO: 655360 events read in total (10991ms).
[16:03:42.870] <TB1>     INFO: Expecting 655360 events.
[16:03:54.449] <TB1>     INFO: 655360 events read in total (11027ms).
[16:03:54.472] <TB1>     INFO: Expecting 655360 events.
[16:04:06.103] <TB1>     INFO: 655360 events read in total (11081ms).
[16:04:06.130] <TB1>     INFO: Expecting 655360 events.
[16:04:17.691] <TB1>     INFO: 655360 events read in total (11018ms).
[16:04:17.724] <TB1>     INFO: Expecting 655360 events.
[16:04:29.285] <TB1>     INFO: 655360 events read in total (11023ms).
[16:04:29.323] <TB1>     INFO: Expecting 655360 events.
[16:04:40.868] <TB1>     INFO: 655360 events read in total (11010ms).
[16:04:40.911] <TB1>     INFO: Expecting 655360 events.
[16:04:52.206] <TB1>     INFO: 655360 events read in total (10766ms).
[16:04:52.251] <TB1>     INFO: Expecting 655360 events.
[16:05:03.530] <TB1>     INFO: 655360 events read in total (10747ms).
[16:05:03.583] <TB1>     INFO: Expecting 655360 events.
[16:05:15.160] <TB1>     INFO: 655360 events read in total (11051ms).
[16:05:15.213] <TB1>     INFO: Expecting 655360 events.
[16:05:26.745] <TB1>     INFO: 655360 events read in total (11006ms).
[16:05:26.805] <TB1>     INFO: Expecting 655360 events.
[16:05:38.427] <TB1>     INFO: 655360 events read in total (11095ms).
[16:05:38.494] <TB1>     INFO: Expecting 655360 events.
[16:05:50.301] <TB1>     INFO: 655360 events read in total (11281ms).
[16:05:50.367] <TB1>     INFO: Expecting 655360 events.
[16:06:01.972] <TB1>     INFO: 655360 events read in total (11078ms).
[16:06:02.045] <TB1>     INFO: Expecting 655360 events.
[16:06:13.763] <TB1>     INFO: 655360 events read in total (11191ms).
[16:06:13.841] <TB1>     INFO: Test took 186403ms.
[16:06:13.934] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:14.240] <TB1>     INFO: Expecting 655360 events.
[16:06:25.933] <TB1>     INFO: 655360 events read in total (10978ms).
[16:06:25.944] <TB1>     INFO: Expecting 655360 events.
[16:06:37.508] <TB1>     INFO: 655360 events read in total (10999ms).
[16:06:37.524] <TB1>     INFO: Expecting 655360 events.
[16:06:49.183] <TB1>     INFO: 655360 events read in total (11103ms).
[16:06:49.203] <TB1>     INFO: Expecting 655360 events.
[16:07:00.768] <TB1>     INFO: 655360 events read in total (11011ms).
[16:07:00.793] <TB1>     INFO: Expecting 655360 events.
[16:07:12.469] <TB1>     INFO: 655360 events read in total (11130ms).
[16:07:12.496] <TB1>     INFO: Expecting 655360 events.
[16:07:24.043] <TB1>     INFO: 655360 events read in total (11002ms).
[16:07:24.076] <TB1>     INFO: Expecting 655360 events.
[16:07:35.654] <TB1>     INFO: 655360 events read in total (11034ms).
[16:07:35.692] <TB1>     INFO: Expecting 655360 events.
[16:07:47.031] <TB1>     INFO: 655360 events read in total (10806ms).
[16:07:47.073] <TB1>     INFO: Expecting 655360 events.
[16:07:58.340] <TB1>     INFO: 655360 events read in total (10733ms).
[16:07:58.385] <TB1>     INFO: Expecting 655360 events.
[16:08:10.029] <TB1>     INFO: 655360 events read in total (11112ms).
[16:08:10.077] <TB1>     INFO: Expecting 655360 events.
[16:08:21.636] <TB1>     INFO: 655360 events read in total (11031ms).
[16:08:21.693] <TB1>     INFO: Expecting 655360 events.
[16:08:33.307] <TB1>     INFO: 655360 events read in total (11088ms).
[16:08:33.366] <TB1>     INFO: Expecting 655360 events.
[16:08:45.026] <TB1>     INFO: 655360 events read in total (11133ms).
[16:08:45.089] <TB1>     INFO: Expecting 655360 events.
[16:08:56.774] <TB1>     INFO: 655360 events read in total (11158ms).
[16:08:56.845] <TB1>     INFO: Expecting 655360 events.
[16:09:08.551] <TB1>     INFO: 655360 events read in total (11180ms).
[16:09:08.624] <TB1>     INFO: Expecting 655360 events.
[16:09:20.253] <TB1>     INFO: 655360 events read in total (11103ms).
[16:09:20.330] <TB1>     INFO: Test took 186396ms.
[16:09:20.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:09:20.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:09:20.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:09:20.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:09:20.558] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:09:20.559] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:09:20.559] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:09:20.559] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:09:20.559] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:09:20.560] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:09:20.560] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:09:20.560] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:09:20.560] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:09:20.561] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:09:20.561] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:09:20.561] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:09:20.561] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:09:20.562] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:09:20.562] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:09:20.562] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:09:20.562] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:09:20.562] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:09:20.562] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:09:20.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:09:20.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:09:20.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:09:20.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:09:20.564] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:09:20.564] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:09:20.564] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:09:20.564] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:09:20.565] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:09:20.565] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:09:20.572] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:09:20.580] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:09:20.588] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:09:20.595] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:09:20.603] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:09:20.610] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:09:20.617] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:09:20.625] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:09:20.632] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:09:20.640] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:09:20.647] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:09:20.654] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:09:20.661] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:09:20.669] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:09:20.676] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:09:20.683] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:09:20.691] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:09:20.749] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C0.dat
[16:09:20.750] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C1.dat
[16:09:20.750] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C2.dat
[16:09:20.750] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C3.dat
[16:09:20.750] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C4.dat
[16:09:20.750] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C5.dat
[16:09:20.750] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C6.dat
[16:09:20.750] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C7.dat
[16:09:20.751] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C8.dat
[16:09:20.751] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C9.dat
[16:09:20.751] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C10.dat
[16:09:20.751] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C11.dat
[16:09:20.751] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C12.dat
[16:09:20.751] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C13.dat
[16:09:20.751] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C14.dat
[16:09:20.751] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C15.dat
[16:09:21.098] <TB1>     INFO: Expecting 41600 events.
[16:09:24.952] <TB1>     INFO: 41600 events read in total (3139ms).
[16:09:24.952] <TB1>     INFO: Test took 4198ms.
[16:09:25.597] <TB1>     INFO: Expecting 41600 events.
[16:09:29.411] <TB1>     INFO: 41600 events read in total (3099ms).
[16:09:29.411] <TB1>     INFO: Test took 4160ms.
[16:09:30.061] <TB1>     INFO: Expecting 41600 events.
[16:09:33.887] <TB1>     INFO: 41600 events read in total (3111ms).
[16:09:33.888] <TB1>     INFO: Test took 4173ms.
[16:09:34.188] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:34.319] <TB1>     INFO: Expecting 2560 events.
[16:09:35.278] <TB1>     INFO: 2560 events read in total (244ms).
[16:09:35.278] <TB1>     INFO: Test took 1090ms.
[16:09:35.280] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:35.787] <TB1>     INFO: Expecting 2560 events.
[16:09:36.744] <TB1>     INFO: 2560 events read in total (242ms).
[16:09:36.744] <TB1>     INFO: Test took 1464ms.
[16:09:36.746] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:37.253] <TB1>     INFO: Expecting 2560 events.
[16:09:38.212] <TB1>     INFO: 2560 events read in total (244ms).
[16:09:38.212] <TB1>     INFO: Test took 1467ms.
[16:09:38.214] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:38.720] <TB1>     INFO: Expecting 2560 events.
[16:09:39.677] <TB1>     INFO: 2560 events read in total (242ms).
[16:09:39.677] <TB1>     INFO: Test took 1463ms.
[16:09:39.679] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:40.186] <TB1>     INFO: Expecting 2560 events.
[16:09:41.145] <TB1>     INFO: 2560 events read in total (244ms).
[16:09:41.145] <TB1>     INFO: Test took 1466ms.
[16:09:41.147] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:41.654] <TB1>     INFO: Expecting 2560 events.
[16:09:42.614] <TB1>     INFO: 2560 events read in total (245ms).
[16:09:42.614] <TB1>     INFO: Test took 1467ms.
[16:09:42.617] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:43.123] <TB1>     INFO: Expecting 2560 events.
[16:09:44.083] <TB1>     INFO: 2560 events read in total (245ms).
[16:09:44.083] <TB1>     INFO: Test took 1466ms.
[16:09:44.085] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:44.591] <TB1>     INFO: Expecting 2560 events.
[16:09:45.548] <TB1>     INFO: 2560 events read in total (242ms).
[16:09:45.549] <TB1>     INFO: Test took 1464ms.
[16:09:45.551] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:46.057] <TB1>     INFO: Expecting 2560 events.
[16:09:47.015] <TB1>     INFO: 2560 events read in total (243ms).
[16:09:47.016] <TB1>     INFO: Test took 1465ms.
[16:09:47.018] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:47.524] <TB1>     INFO: Expecting 2560 events.
[16:09:48.485] <TB1>     INFO: 2560 events read in total (246ms).
[16:09:48.485] <TB1>     INFO: Test took 1467ms.
[16:09:48.488] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:48.993] <TB1>     INFO: Expecting 2560 events.
[16:09:49.950] <TB1>     INFO: 2560 events read in total (242ms).
[16:09:49.951] <TB1>     INFO: Test took 1464ms.
[16:09:49.954] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:50.459] <TB1>     INFO: Expecting 2560 events.
[16:09:51.420] <TB1>     INFO: 2560 events read in total (246ms).
[16:09:51.421] <TB1>     INFO: Test took 1467ms.
[16:09:51.424] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:51.929] <TB1>     INFO: Expecting 2560 events.
[16:09:52.889] <TB1>     INFO: 2560 events read in total (245ms).
[16:09:52.889] <TB1>     INFO: Test took 1465ms.
[16:09:52.891] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:53.397] <TB1>     INFO: Expecting 2560 events.
[16:09:54.357] <TB1>     INFO: 2560 events read in total (245ms).
[16:09:54.357] <TB1>     INFO: Test took 1466ms.
[16:09:54.359] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:54.866] <TB1>     INFO: Expecting 2560 events.
[16:09:55.825] <TB1>     INFO: 2560 events read in total (244ms).
[16:09:55.825] <TB1>     INFO: Test took 1467ms.
[16:09:55.828] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:56.334] <TB1>     INFO: Expecting 2560 events.
[16:09:57.293] <TB1>     INFO: 2560 events read in total (244ms).
[16:09:57.293] <TB1>     INFO: Test took 1465ms.
[16:09:57.295] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:57.801] <TB1>     INFO: Expecting 2560 events.
[16:09:58.759] <TB1>     INFO: 2560 events read in total (243ms).
[16:09:58.760] <TB1>     INFO: Test took 1465ms.
[16:09:58.762] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:59.268] <TB1>     INFO: Expecting 2560 events.
[16:10:00.226] <TB1>     INFO: 2560 events read in total (243ms).
[16:10:00.227] <TB1>     INFO: Test took 1465ms.
[16:10:00.228] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:10:00.735] <TB1>     INFO: Expecting 2560 events.
[16:10:01.695] <TB1>     INFO: 2560 events read in total (245ms).
[16:10:01.695] <TB1>     INFO: Test took 1467ms.
[16:10:01.697] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:10:02.204] <TB1>     INFO: Expecting 2560 events.
[16:10:03.162] <TB1>     INFO: 2560 events read in total (242ms).
[16:10:03.163] <TB1>     INFO: Test took 1466ms.
[16:10:03.166] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:10:03.672] <TB1>     INFO: Expecting 2560 events.
[16:10:04.632] <TB1>     INFO: 2560 events read in total (246ms).
[16:10:04.632] <TB1>     INFO: Test took 1467ms.
[16:10:04.634] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:10:05.141] <TB1>     INFO: Expecting 2560 events.
[16:10:06.100] <TB1>     INFO: 2560 events read in total (245ms).
[16:10:06.101] <TB1>     INFO: Test took 1467ms.
[16:10:06.103] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:10:06.609] <TB1>     INFO: Expecting 2560 events.
[16:10:07.565] <TB1>     INFO: 2560 events read in total (241ms).
[16:10:07.566] <TB1>     INFO: Test took 1463ms.
[16:10:07.567] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:10:08.075] <TB1>     INFO: Expecting 2560 events.
[16:10:09.032] <TB1>     INFO: 2560 events read in total (243ms).
[16:10:09.033] <TB1>     INFO: Test took 1466ms.
[16:10:09.035] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:10:09.541] <TB1>     INFO: Expecting 2560 events.
[16:10:10.500] <TB1>     INFO: 2560 events read in total (245ms).
[16:10:10.500] <TB1>     INFO: Test took 1465ms.
[16:10:10.502] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:10:11.009] <TB1>     INFO: Expecting 2560 events.
[16:10:11.965] <TB1>     INFO: 2560 events read in total (241ms).
[16:10:11.966] <TB1>     INFO: Test took 1464ms.
[16:10:11.968] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:10:12.475] <TB1>     INFO: Expecting 2560 events.
[16:10:13.431] <TB1>     INFO: 2560 events read in total (242ms).
[16:10:13.432] <TB1>     INFO: Test took 1464ms.
[16:10:13.434] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:10:13.941] <TB1>     INFO: Expecting 2560 events.
[16:10:14.901] <TB1>     INFO: 2560 events read in total (245ms).
[16:10:14.902] <TB1>     INFO: Test took 1469ms.
[16:10:14.904] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:10:15.410] <TB1>     INFO: Expecting 2560 events.
[16:10:16.370] <TB1>     INFO: 2560 events read in total (245ms).
[16:10:16.370] <TB1>     INFO: Test took 1466ms.
[16:10:16.372] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:10:16.878] <TB1>     INFO: Expecting 2560 events.
[16:10:17.838] <TB1>     INFO: 2560 events read in total (245ms).
[16:10:17.839] <TB1>     INFO: Test took 1467ms.
[16:10:17.841] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:10:18.347] <TB1>     INFO: Expecting 2560 events.
[16:10:19.307] <TB1>     INFO: 2560 events read in total (245ms).
[16:10:19.307] <TB1>     INFO: Test took 1466ms.
[16:10:19.309] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:10:19.815] <TB1>     INFO: Expecting 2560 events.
[16:10:20.774] <TB1>     INFO: 2560 events read in total (244ms).
[16:10:20.774] <TB1>     INFO: Test took 1465ms.
[16:10:21.792] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[16:10:21.792] <TB1>     INFO: PH scale (per ROC):    65  66  79  75  76  72  70  77  76  77  76  75  67  78  75  69
[16:10:21.792] <TB1>     INFO: PH offset (per ROC):  190 159 171 186 175 182 182 185 177 173 187 174 190 162 175 180
[16:10:21.964] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:10:21.966] <TB1>     INFO: ######################################################################
[16:10:21.967] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:10:21.967] <TB1>     INFO: ######################################################################
[16:10:21.967] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:10:21.979] <TB1>     INFO: scanning low vcal = 10
[16:10:22.323] <TB1>     INFO: Expecting 41600 events.
[16:10:26.038] <TB1>     INFO: 41600 events read in total (3000ms).
[16:10:26.038] <TB1>     INFO: Test took 4059ms.
[16:10:26.039] <TB1>     INFO: scanning low vcal = 20
[16:10:26.546] <TB1>     INFO: Expecting 41600 events.
[16:10:30.278] <TB1>     INFO: 41600 events read in total (3017ms).
[16:10:30.278] <TB1>     INFO: Test took 4239ms.
[16:10:30.280] <TB1>     INFO: scanning low vcal = 30
[16:10:30.786] <TB1>     INFO: Expecting 41600 events.
[16:10:34.518] <TB1>     INFO: 41600 events read in total (3017ms).
[16:10:34.518] <TB1>     INFO: Test took 4238ms.
[16:10:34.520] <TB1>     INFO: scanning low vcal = 40
[16:10:35.021] <TB1>     INFO: Expecting 41600 events.
[16:10:39.289] <TB1>     INFO: 41600 events read in total (3554ms).
[16:10:39.290] <TB1>     INFO: Test took 4770ms.
[16:10:39.293] <TB1>     INFO: scanning low vcal = 50
[16:10:39.710] <TB1>     INFO: Expecting 41600 events.
[16:10:43.964] <TB1>     INFO: 41600 events read in total (3539ms).
[16:10:43.965] <TB1>     INFO: Test took 4672ms.
[16:10:43.968] <TB1>     INFO: scanning low vcal = 60
[16:10:44.385] <TB1>     INFO: Expecting 41600 events.
[16:10:48.648] <TB1>     INFO: 41600 events read in total (3548ms).
[16:10:48.649] <TB1>     INFO: Test took 4681ms.
[16:10:48.652] <TB1>     INFO: scanning low vcal = 70
[16:10:49.072] <TB1>     INFO: Expecting 41600 events.
[16:10:53.368] <TB1>     INFO: 41600 events read in total (3581ms).
[16:10:53.369] <TB1>     INFO: Test took 4717ms.
[16:10:53.372] <TB1>     INFO: scanning low vcal = 80
[16:10:53.787] <TB1>     INFO: Expecting 41600 events.
[16:10:58.063] <TB1>     INFO: 41600 events read in total (3561ms).
[16:10:58.064] <TB1>     INFO: Test took 4692ms.
[16:10:58.067] <TB1>     INFO: scanning low vcal = 90
[16:10:58.483] <TB1>     INFO: Expecting 41600 events.
[16:11:02.750] <TB1>     INFO: 41600 events read in total (3552ms).
[16:11:02.751] <TB1>     INFO: Test took 4684ms.
[16:11:02.754] <TB1>     INFO: scanning low vcal = 100
[16:11:03.170] <TB1>     INFO: Expecting 41600 events.
[16:11:07.560] <TB1>     INFO: 41600 events read in total (3675ms).
[16:11:07.560] <TB1>     INFO: Test took 4806ms.
[16:11:07.563] <TB1>     INFO: scanning low vcal = 110
[16:11:07.982] <TB1>     INFO: Expecting 41600 events.
[16:11:12.250] <TB1>     INFO: 41600 events read in total (3553ms).
[16:11:12.250] <TB1>     INFO: Test took 4687ms.
[16:11:12.253] <TB1>     INFO: scanning low vcal = 120
[16:11:12.674] <TB1>     INFO: Expecting 41600 events.
[16:11:16.932] <TB1>     INFO: 41600 events read in total (3544ms).
[16:11:16.932] <TB1>     INFO: Test took 4679ms.
[16:11:16.935] <TB1>     INFO: scanning low vcal = 130
[16:11:17.353] <TB1>     INFO: Expecting 41600 events.
[16:11:21.595] <TB1>     INFO: 41600 events read in total (3527ms).
[16:11:21.596] <TB1>     INFO: Test took 4661ms.
[16:11:21.599] <TB1>     INFO: scanning low vcal = 140
[16:11:22.018] <TB1>     INFO: Expecting 41600 events.
[16:11:26.278] <TB1>     INFO: 41600 events read in total (3545ms).
[16:11:26.280] <TB1>     INFO: Test took 4681ms.
[16:11:26.282] <TB1>     INFO: scanning low vcal = 150
[16:11:26.698] <TB1>     INFO: Expecting 41600 events.
[16:11:30.958] <TB1>     INFO: 41600 events read in total (3545ms).
[16:11:30.958] <TB1>     INFO: Test took 4676ms.
[16:11:30.961] <TB1>     INFO: scanning low vcal = 160
[16:11:31.377] <TB1>     INFO: Expecting 41600 events.
[16:11:35.650] <TB1>     INFO: 41600 events read in total (3559ms).
[16:11:35.650] <TB1>     INFO: Test took 4688ms.
[16:11:35.654] <TB1>     INFO: scanning low vcal = 170
[16:11:36.069] <TB1>     INFO: Expecting 41600 events.
[16:11:40.342] <TB1>     INFO: 41600 events read in total (3558ms).
[16:11:40.342] <TB1>     INFO: Test took 4688ms.
[16:11:40.347] <TB1>     INFO: scanning low vcal = 180
[16:11:40.762] <TB1>     INFO: Expecting 41600 events.
[16:11:45.006] <TB1>     INFO: 41600 events read in total (3530ms).
[16:11:45.007] <TB1>     INFO: Test took 4660ms.
[16:11:45.010] <TB1>     INFO: scanning low vcal = 190
[16:11:45.428] <TB1>     INFO: Expecting 41600 events.
[16:11:49.713] <TB1>     INFO: 41600 events read in total (3570ms).
[16:11:49.713] <TB1>     INFO: Test took 4703ms.
[16:11:49.716] <TB1>     INFO: scanning low vcal = 200
[16:11:50.133] <TB1>     INFO: Expecting 41600 events.
[16:11:54.388] <TB1>     INFO: 41600 events read in total (3540ms).
[16:11:54.389] <TB1>     INFO: Test took 4673ms.
[16:11:54.392] <TB1>     INFO: scanning low vcal = 210
[16:11:54.808] <TB1>     INFO: Expecting 41600 events.
[16:11:59.066] <TB1>     INFO: 41600 events read in total (3543ms).
[16:11:59.067] <TB1>     INFO: Test took 4675ms.
[16:11:59.071] <TB1>     INFO: scanning low vcal = 220
[16:11:59.490] <TB1>     INFO: Expecting 41600 events.
[16:12:03.762] <TB1>     INFO: 41600 events read in total (3557ms).
[16:12:03.762] <TB1>     INFO: Test took 4691ms.
[16:12:03.766] <TB1>     INFO: scanning low vcal = 230
[16:12:04.180] <TB1>     INFO: Expecting 41600 events.
[16:12:08.441] <TB1>     INFO: 41600 events read in total (3546ms).
[16:12:08.442] <TB1>     INFO: Test took 4676ms.
[16:12:08.444] <TB1>     INFO: scanning low vcal = 240
[16:12:08.859] <TB1>     INFO: Expecting 41600 events.
[16:12:13.124] <TB1>     INFO: 41600 events read in total (3550ms).
[16:12:13.125] <TB1>     INFO: Test took 4681ms.
[16:12:13.128] <TB1>     INFO: scanning low vcal = 250
[16:12:13.549] <TB1>     INFO: Expecting 41600 events.
[16:12:17.841] <TB1>     INFO: 41600 events read in total (3577ms).
[16:12:17.841] <TB1>     INFO: Test took 4713ms.
[16:12:17.845] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:12:18.261] <TB1>     INFO: Expecting 41600 events.
[16:12:22.547] <TB1>     INFO: 41600 events read in total (3571ms).
[16:12:22.548] <TB1>     INFO: Test took 4703ms.
[16:12:22.551] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:12:22.966] <TB1>     INFO: Expecting 41600 events.
[16:12:27.233] <TB1>     INFO: 41600 events read in total (3552ms).
[16:12:27.234] <TB1>     INFO: Test took 4683ms.
[16:12:27.237] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:12:27.652] <TB1>     INFO: Expecting 41600 events.
[16:12:31.932] <TB1>     INFO: 41600 events read in total (3566ms).
[16:12:31.933] <TB1>     INFO: Test took 4696ms.
[16:12:31.936] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:12:32.357] <TB1>     INFO: Expecting 41600 events.
[16:12:36.624] <TB1>     INFO: 41600 events read in total (3552ms).
[16:12:36.624] <TB1>     INFO: Test took 4687ms.
[16:12:36.627] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:12:37.047] <TB1>     INFO: Expecting 41600 events.
[16:12:41.285] <TB1>     INFO: 41600 events read in total (3523ms).
[16:12:41.286] <TB1>     INFO: Test took 4659ms.
[16:12:41.826] <TB1>     INFO: PixTestGainPedestal::measure() done 
[16:12:41.829] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:12:41.829] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:12:41.829] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:12:41.830] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:12:41.830] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:12:41.830] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:12:41.830] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:12:41.830] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:12:41.830] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:12:41.831] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:12:41.831] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:12:41.831] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:12:41.831] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:12:41.831] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:12:41.832] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:12:41.832] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:13:19.820] <TB1>     INFO: PixTestGainPedestal::fit() done
[16:13:19.820] <TB1>     INFO: non-linearity mean:  0.956 0.955 0.959 0.958 0.957 0.952 0.962 0.963 0.951 0.957 0.954 0.962 0.963 0.952 0.950 0.951
[16:13:19.820] <TB1>     INFO: non-linearity RMS:   0.006 0.006 0.005 0.005 0.006 0.007 0.006 0.006 0.006 0.006 0.006 0.006 0.006 0.007 0.007 0.006
[16:13:19.820] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:13:19.843] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:13:19.865] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:13:19.888] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:13:19.911] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:13:19.934] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:13:19.957] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:13:19.980] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:13:20.003] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:13:20.026] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:13:20.049] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:13:20.072] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:13:20.094] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:13:20.117] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:13:20.140] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:13:20.163] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-7-15_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:13:20.186] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[16:13:20.186] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:13:20.193] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:13:20.193] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:13:20.196] <TB1>     INFO: ######################################################################
[16:13:20.196] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:13:20.196] <TB1>     INFO: ######################################################################
[16:13:20.200] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:13:20.212] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:13:20.212] <TB1>     INFO:     run 1 of 1
[16:13:20.212] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:13:20.555] <TB1>     INFO: Expecting 3120000 events.
[16:14:11.090] <TB1>     INFO: 1300970 events read in total (49820ms).
[16:15:01.147] <TB1>     INFO: 2606770 events read in total (99877ms).
[16:15:20.817] <TB1>     INFO: 3120000 events read in total (119547ms).
[16:15:20.857] <TB1>     INFO: Test took 120646ms.
[16:15:20.927] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:21.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:15:22.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:15:23.858] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:15:25.182] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:15:26.590] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:15:28.017] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:15:29.401] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:15:30.835] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:15:32.178] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:15:33.604] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:15:34.968] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:15:36.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:15:37.714] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:15:39.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:15:40.553] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:15:42.006] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:15:43.470] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 267436032
[16:15:43.697] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:15:43.698] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.6766, RMS = 1.75296
[16:15:43.698] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[16:15:43.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:15:43.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.771, RMS = 1.99611
[16:15:43.746] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[16:15:43.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:15:43.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5483, RMS = 0.973335
[16:15:43.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:15:43.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:15:43.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8978, RMS = 1.0633
[16:15:43.747] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:15:43.748] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:15:43.748] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3928, RMS = 1.01342
[16:15:43.748] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:15:43.749] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:15:43.749] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1298, RMS = 1.38182
[16:15:43.749] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:15:43.750] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:15:43.750] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2758, RMS = 1.23705
[16:15:43.750] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[16:15:43.750] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:15:43.750] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1089, RMS = 1.12739
[16:15:43.750] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:15:43.751] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:15:43.751] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.5363, RMS = 1.46956
[16:15:43.751] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[16:15:43.751] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:15:43.751] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.1517, RMS = 1.66712
[16:15:43.751] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[16:15:43.752] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:15:43.752] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.54, RMS = 1.03938
[16:15:43.752] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:15:43.752] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:15:43.752] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6605, RMS = 1.00718
[16:15:43.752] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:15:43.753] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:15:43.753] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.0306, RMS = 1.48789
[16:15:43.753] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:15:43.753] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:15:43.753] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.3699, RMS = 2.02303
[16:15:43.753] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[16:15:43.754] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:15:43.754] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6292, RMS = 0.962799
[16:15:43.754] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:15:43.754] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:15:43.754] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8042, RMS = 1.54178
[16:15:43.754] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:15:43.756] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:15:43.756] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1146, RMS = 0.942312
[16:15:43.756] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:15:43.756] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:15:43.756] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3515, RMS = 1.38273
[16:15:43.756] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:15:43.757] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:15:43.757] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3249, RMS = 0.915061
[16:15:43.757] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:15:43.757] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:15:43.757] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3968, RMS = 1.37176
[16:15:43.757] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:15:43.758] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:15:43.758] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.0894, RMS = 1.75796
[16:15:43.758] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[16:15:43.758] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:15:43.758] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.5402, RMS = 2.06988
[16:15:43.758] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[16:15:43.759] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:15:43.759] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5827, RMS = 0.96133
[16:15:43.759] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:15:43.759] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:15:43.759] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4897, RMS = 1.48687
[16:15:43.759] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:15:43.760] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:15:43.760] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.1609, RMS = 2.01486
[16:15:43.760] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:15:43.760] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:15:43.760] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.3668, RMS = 2.05936
[16:15:43.760] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[16:15:43.762] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:15:43.762] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7196, RMS = 1.20851
[16:15:43.762] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:15:43.762] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:15:43.762] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.124, RMS = 1.69861
[16:15:43.762] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[16:15:43.763] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:15:43.763] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.3578, RMS = 2.03738
[16:15:43.763] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:15:43.763] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:15:43.763] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.0712, RMS = 2.35107
[16:15:43.763] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[16:15:43.764] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:15:43.764] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8285, RMS = 1.3754
[16:15:43.764] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:15:43.764] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:15:43.764] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0604, RMS = 1.32996
[16:15:43.764] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:15:43.767] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[16:15:43.767] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:15:43.767] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:15:44.991] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:15:45.012] <TB1>     INFO: enter test to run
[16:15:45.023] <TB1>     INFO:   test:  no parameter change
[16:15:45.023] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[16:15:45.024] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.9mA
[16:15:45.024] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[16:15:45.024] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:15:46.159] <TB1>    QUIET: Connection to board 26 closed.
[16:15:46.183] <TB1>     INFO: pXar: this is the end, my friend
[16:15:46.183] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
