

================================================================
== Vitis HLS Report for 'add_bias_to_activations_1'
================================================================
* Date:           Wed Jul  9 03:32:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.048 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.128 us|  0.128 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_bias_to_activations_loop1  |       15|       15|         5|          -|          -|     3|        no|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      18|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      14|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      73|    -|
|Register             |        -|     -|      204|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      204|     105|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_64_1_1_U27  |mux_3_2_64_1_1  |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_133_p2   |         +|   0|  0|   9|           2|           1|
    |icmp_ln48_fu_127_p2  |      icmp|   0|  0|   9|           2|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  18|           4|           3|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |activations12_0_fu_52  |   9|          2|   64|        128|
    |activations2_0_fu_48   |   9|          2|   64|        128|
    |activations_0_fu_56    |   9|          2|   64|        128|
    |ap_NS_fsm              |  37|          7|    1|          7|
    |i_fu_44                |   9|          2|    2|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  73|         15|  195|        395|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |activations12_0_fu_52  |  64|   0|   64|          0|
    |activations2_0_fu_48   |  64|   0|   64|          0|
    |activations_0_fu_56    |  64|   0|   64|          0|
    |add_ln48_reg_233       |   2|   0|    2|          0|
    |ap_CS_fsm              |   6|   0|    6|          0|
    |i_35_reg_226           |   2|   0|    2|          0|
    |i_fu_44                |   2|   0|    2|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 204|   0|  204|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|ap_return_0          |  out|   64|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|ap_return_1          |  out|   64|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|ap_return_2          |  out|   64|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|grp_fu_154_p_din0    |  out|   64|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|grp_fu_154_p_din1    |  out|   64|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|grp_fu_154_p_opcode  |  out|    1|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|grp_fu_154_p_dout0   |   in|   64|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|grp_fu_154_p_ce      |  out|    1|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|biases3_address0     |  out|    2|   ap_memory|                    biases3|         array|
|biases3_ce0          |  out|    1|   ap_memory|                    biases3|         array|
|biases3_q0           |   in|   64|   ap_memory|                    biases3|         array|
|p_read               |   in|   64|     ap_none|                     p_read|        scalar|
|p_read1              |   in|   64|     ap_none|                    p_read1|        scalar|
|p_read2              |   in|   64|     ap_none|                    p_read2|        scalar|
+---------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:46]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%activations2_0 = alloca i32 1"   --->   Operation 8 'alloca' 'activations2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%activations12_0 = alloca i32 1"   --->   Operation 9 'alloca' 'activations12_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%activations_0 = alloca i32 1"   --->   Operation 10 'alloca' 'activations_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 12 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read25 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 13 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read14 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 14 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_15 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 15 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln48 = store i64 %p_read_15, i64 %activations_0" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 16 'store' 'store_ln48' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln48 = store i64 %p_read14, i64 %activations12_0" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 17 'store' 'store_ln48' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln48 = store i64 %p_read25, i64 %activations2_0" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 18 'store' 'store_ln48' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln46 = store i2 0, i2 %i" [data/benchmarks/backprop/backprop.c:46]   --->   Operation 19 'store' 'store_ln46' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 20 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.71>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_35 = load i2 %i" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 21 'load' 'i_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.43ns)   --->   "%icmp_ln48 = icmp_eq  i2 %i_35, i2 3" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 22 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.43ns)   --->   "%add_ln48 = add i2 %i_35, i2 1" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 24 'add' 'add_ln48' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.inc.split, void %for.end" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 25 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i2 %i_35" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 26 'zext' 'zext_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%biases3_addr = getelementptr i64 %biases3, i64 0, i64 %zext_ln48" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 27 'getelementptr' 'biases3_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.71ns)   --->   "%biases3_load = load i2 %biases3_addr" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 28 'load' 'biases3_load' <Predicate = (!icmp_ln48)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%activations2_0_load = load i64 %activations2_0" [data/benchmarks/backprop/backprop.c:52]   --->   Operation 29 'load' 'activations2_0_load' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%activations12_0_load = load i64 %activations12_0" [data/benchmarks/backprop/backprop.c:52]   --->   Operation 30 'load' 'activations12_0_load' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%activations_0_load = load i64 %activations_0" [data/benchmarks/backprop/backprop.c:52]   --->   Operation 31 'load' 'activations_0_load' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%mrv = insertvalue i192 <undef>, i64 %activations_0_load" [data/benchmarks/backprop/backprop.c:52]   --->   Operation 32 'insertvalue' 'mrv' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i192 %mrv, i64 %activations12_0_load" [data/benchmarks/backprop/backprop.c:52]   --->   Operation 33 'insertvalue' 'mrv_1' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i192 %mrv_1, i64 %activations2_0_load" [data/benchmarks/backprop/backprop.c:52]   --->   Operation 34 'insertvalue' 'mrv_2' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln52 = ret i192 %mrv_2" [data/benchmarks/backprop/backprop.c:52]   --->   Operation 35 'ret' 'ret_ln52' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.04>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%activations2_0_load_1 = load i64 %activations2_0" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 36 'load' 'activations2_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%activations12_0_load_1 = load i64 %activations12_0" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 37 'load' 'activations12_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%activations_0_load_1 = load i64 %activations_0" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 38 'load' 'activations_0_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.41ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations_0_load_1, i64 %activations12_0_load_1, i64 %activations2_0_load_1, i2 %i_35" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 39 'mux' 'tmp' <Predicate = true> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/2] (0.71ns)   --->   "%biases3_load = load i2 %biases3_addr" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 40 'load' 'biases3_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i64 %biases3_load" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 41 'bitcast' 'bitcast_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [4/4] (4.33ns)   --->   "%add = dadd i64 %tmp, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 42 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 43 [3/4] (4.33ns)   --->   "%add = dadd i64 %tmp, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 43 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 44 [2/4] (4.33ns)   --->   "%add = dadd i64 %tmp, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 44 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.72>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [data/benchmarks/backprop/backprop.c:51]   --->   Operation 45 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/4] (4.33ns)   --->   "%add = dadd i64 %tmp, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 46 'dadd' 'add' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.66ns)   --->   "%switch_ln50 = switch i2 %i_35, void %branch2, i2 0, void %for.inc.split.for.inc.split5_crit_edge, i2 1, void %branch1" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 47 'switch' 'switch_ln50' <Predicate = true> <Delay = 0.66>
ST_6 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln50 = store i64 %add, i64 %activations12_0" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 48 'store' 'store_ln50' <Predicate = (i_35 == 1)> <Delay = 0.38>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc.split5" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 49 'br' 'br_ln50' <Predicate = (i_35 == 1)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln50 = store i64 %add, i64 %activations_0" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 50 'store' 'store_ln50' <Predicate = (i_35 == 0)> <Delay = 0.38>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc.split5" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 51 'br' 'br_ln50' <Predicate = (i_35 == 0)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln50 = store i64 %add, i64 %activations2_0" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 52 'store' 'store_ln50' <Predicate = (i_35 != 0 & i_35 != 1)> <Delay = 0.38>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc.split5" [data/benchmarks/backprop/backprop.c:50]   --->   Operation 53 'br' 'br_ln50' <Predicate = (i_35 != 0 & i_35 != 1)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln46 = store i2 %add_ln48, i2 %i" [data/benchmarks/backprop/backprop.c:46]   --->   Operation 54 'store' 'store_ln46' <Predicate = true> <Delay = 0.38>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc" [data/benchmarks/backprop/backprop.c:48]   --->   Operation 55 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ biases3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0111111]
activations2_0         (alloca           ) [ 0111111]
activations12_0        (alloca           ) [ 0111111]
activations_0          (alloca           ) [ 0111111]
specinterface_ln0      (specinterface    ) [ 0000000]
specpipeline_ln48      (specpipeline     ) [ 0000000]
p_read25               (read             ) [ 0000000]
p_read14               (read             ) [ 0000000]
p_read_15              (read             ) [ 0000000]
store_ln48             (store            ) [ 0000000]
store_ln48             (store            ) [ 0000000]
store_ln48             (store            ) [ 0000000]
store_ln46             (store            ) [ 0000000]
br_ln48                (br               ) [ 0000000]
i_35                   (load             ) [ 0001111]
icmp_ln48              (icmp             ) [ 0011111]
speclooptripcount_ln0  (speclooptripcount) [ 0000000]
add_ln48               (add              ) [ 0001111]
br_ln48                (br               ) [ 0000000]
zext_ln48              (zext             ) [ 0000000]
biases3_addr           (getelementptr    ) [ 0001000]
activations2_0_load    (load             ) [ 0000000]
activations12_0_load   (load             ) [ 0000000]
activations_0_load     (load             ) [ 0000000]
mrv                    (insertvalue      ) [ 0000000]
mrv_1                  (insertvalue      ) [ 0000000]
mrv_2                  (insertvalue      ) [ 0000000]
ret_ln52               (ret              ) [ 0000000]
activations2_0_load_1  (load             ) [ 0000000]
activations12_0_load_1 (load             ) [ 0000000]
activations_0_load_1   (load             ) [ 0000000]
tmp                    (mux              ) [ 0000111]
biases3_load           (load             ) [ 0000000]
bitcast_ln50           (bitcast          ) [ 0000111]
specloopname_ln51      (specloopname     ) [ 0000000]
add                    (dadd             ) [ 0000000]
switch_ln50            (switch           ) [ 0000000]
store_ln50             (store            ) [ 0000000]
br_ln50                (br               ) [ 0000000]
store_ln50             (store            ) [ 0000000]
br_ln50                (br               ) [ 0000000]
store_ln50             (store            ) [ 0000000]
br_ln50                (br               ) [ 0000000]
store_ln46             (store            ) [ 0000000]
br_ln48                (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="biases3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3double.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="activations2_0_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations2_0/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="activations12_0_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations12_0/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="activations_0_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="activations_0/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read25_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read14_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_15_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="biases3_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="2" slack="0"/>
<pin id="82" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases3_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="2" slack="0"/>
<pin id="87" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="biases3_load/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="0"/>
<pin id="94" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="1"/>
<pin id="97" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations2_0_load/2 activations2_0_load_1/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="1"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations12_0_load/2 activations12_0_load_1/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="1"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations_0_load/2 activations_0_load_1/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln48_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln48_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln48_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln46_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="2" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_35_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="1"/>
<pin id="126" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_35/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln48_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln48_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln48_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="mrv_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="192" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="mrv_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="192" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="mrv_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="192" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="64" slack="0"/>
<pin id="166" dir="0" index="3" bw="64" slack="0"/>
<pin id="167" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="168" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="bitcast_ln50_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln50_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="5"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln50_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="5"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln50_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="5"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln46_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="4"/>
<pin id="196" dir="0" index="1" bw="2" slack="5"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/6 "/>
</bind>
</comp>

<comp id="198" class="1005" name="i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="205" class="1005" name="activations2_0_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="activations2_0 "/>
</bind>
</comp>

<comp id="212" class="1005" name="activations12_0_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="activations12_0 "/>
</bind>
</comp>

<comp id="219" class="1005" name="activations_0_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="activations_0 "/>
</bind>
</comp>

<comp id="226" class="1005" name="i_35_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="4"/>
<pin id="228" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_35 "/>
</bind>
</comp>

<comp id="233" class="1005" name="add_ln48_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="4"/>
<pin id="235" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="238" class="1005" name="biases3_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="1"/>
<pin id="240" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="biases3_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="248" class="1005" name="bitcast_ln50_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln50 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="108"><net_src comp="72" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="66" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="60" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="124" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="124" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="101" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="98" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="95" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="101" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="98" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="172"><net_src comp="95" pin="1"/><net_sink comp="162" pin=3"/></net>

<net id="173"><net_src comp="162" pin="5"/><net_sink comp="91" pin=0"/></net>

<net id="177"><net_src comp="85" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="183"><net_src comp="91" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="91" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="91" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="44" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="208"><net_src comp="48" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="215"><net_src comp="52" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="222"><net_src comp="56" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="229"><net_src comp="124" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="133" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="241"><net_src comp="78" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="246"><net_src comp="162" pin="5"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="251"><net_src comp="174" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="91" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: biases3 | {}
 - Input state : 
	Port: add_bias_to_activations.1 : biases3 | {2 3 }
	Port: add_bias_to_activations.1 : p_read | {1 }
	Port: add_bias_to_activations.1 : p_read1 | {1 }
	Port: add_bias_to_activations.1 : p_read2 | {1 }
  - Chain level:
	State 1
		store_ln46 : 1
	State 2
		icmp_ln48 : 1
		add_ln48 : 1
		br_ln48 : 2
		zext_ln48 : 1
		biases3_addr : 2
		biases3_load : 3
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		ret_ln52 : 4
	State 3
		tmp : 1
		bitcast_ln50 : 1
		add : 2
	State 4
	State 5
	State 6
		store_ln50 : 1
		store_ln50 : 1
		store_ln50 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dadd   |       grp_fu_91      |    3    |   430   |   708   |
|----------|----------------------|---------|---------|---------|
|    mux   |      tmp_fu_162      |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln48_fu_127   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|    add   |    add_ln48_fu_133   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|          |  p_read25_read_fu_60 |    0    |    0    |    0    |
|   read   |  p_read14_read_fu_66 |    0    |    0    |    0    |
|          | p_read_15_read_fu_72 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |   zext_ln48_fu_139   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      mrv_fu_144      |    0    |    0    |    0    |
|insertvalue|     mrv_1_fu_150     |    0    |    0    |    0    |
|          |     mrv_2_fu_156     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    3    |   430   |   740   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|activations12_0_reg_212|   64   |
| activations2_0_reg_205|   64   |
| activations_0_reg_219 |   64   |
|    add_ln48_reg_233   |    2   |
|  biases3_addr_reg_238 |    2   |
|  bitcast_ln50_reg_248 |   64   |
|      i_35_reg_226     |    2   |
|       i_reg_198       |    2   |
|      tmp_reg_243      |   64   |
+-----------------------+--------+
|         Total         |   328  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_91    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_91    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   260  ||  1.161  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   430  |   740  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   328  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   758  |   767  |
+-----------+--------+--------+--------+--------+
