// Seed: 1887157186
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire [1 : 1] id_9;
endmodule
module module_1 #(
    parameter id_14 = 32'd11,
    parameter id_17 = 32'd35
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout logic [7:0] id_24;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_22,
      id_4,
      id_16,
      id_21,
      id_4,
      id_13
  );
  output wire id_23;
  input wire id_22;
  input wire id_21;
  output wor id_20;
  output wire id_19;
  output wire id_18;
  input wire _id_17;
  output wire id_16;
  inout logic [7:0] id_15;
  input wire _id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input logic [7:0] id_2;
  input wire id_1;
  wire id_25;
  assign id_15[1] = id_2[id_17] ** id_20++;
  wire [id_14 : 1] id_26;
  parameter id_27 = 1;
  integer [-1 : -1] id_28;
  wire id_29;
  assign id_24[-1] = 1;
endmodule
