<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v</a>
defines: 
time_elapsed: 1.264s
ram usage: 35928 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp3bmd1z56/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:2</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:2</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:2</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp3bmd1z56/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp3bmd1z56/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp3bmd1z56/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v</a>, line:2, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:5
       |vpiFullName:work@top
       |vpiStmt:
       \_assignment: , line:7
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (pattern), line:7
           |vpiName:pattern
           |vpiFullName:work@top.pattern
         |vpiRhs:
         \_operation: , line:7
           |vpiOpType:30
           |vpiOperand:
           \_operation: , line:7
             |vpiOpType:4
             |vpiOperand:
             \_constant: , line:7
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiOperand:
           \_constant: , line:7
             |vpiConstType:3
             |vpiDecompile:2&#39;b11
             |vpiSize:2
             |BIN:2&#39;b11
       |vpiStmt:
       \_assignment: , line:8
         |vpiBlocking:1
         |vpiLhs:
         \_bit_select: (pattern), line:8
           |vpiName:pattern
           |vpiFullName:work@top.pattern
           |vpiIndex:
           \_constant: , line:8
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
         |vpiRhs:
         \_constant: , line:8
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_if_else: , line:12
         |vpiCondition:
         \_operation: , line:12
           |vpiOpType:14
           |vpiOperand:
           \_operation: , line:12
             |vpiOpType:28
             |vpiOperand:
             \_constant: , line:12
               |vpiConstType:3
               |vpiDecompile:8&#39;b01111110
               |vpiSize:8
               |BIN:8&#39;b01111110
             |vpiOperand:
             \_ref_obj: (pattern), line:12
               |vpiName:pattern
               |vpiFullName:work@top.pattern
           |vpiOperand:
           \_operation: , line:12
             |vpiOpType:28
             |vpiOperand:
             \_constant: , line:12
               |vpiConstType:3
               |vpiDecompile:8&#39;b11111101
               |vpiSize:8
               |BIN:8&#39;b11111101
             |vpiOperand:
             \_ref_obj: (pattern), line:12
               |vpiName:pattern
               |vpiFullName:work@top.pattern
         |vpiStmt:
         \_sys_func_call: ($display), line:12
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:12
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
         |vpiElseStmt:
         \_sys_func_call: ($display), line:13
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:13
             |vpiConstType:6
             |vpiDecompile:&#34;Fail: %b&#34;
             |vpiSize:10
             |STRING:&#34;Fail: %b&#34;
           |vpiArgument:
           \_ref_obj: (pattern), line:13
             |vpiName:pattern
   |vpiNet:
   \_logic_net: (pattern), line:3
     |vpiName:pattern
     |vpiFullName:work@top.pattern
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v</a>, line:2
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiNet:
   \_logic_net: (pattern), line:3, parent:work@top
     |vpiName:pattern
     |vpiFullName:work@top.pattern
     |vpiNetType:48
     |vpiRange:
     \_range: , line:3
       |vpiLeftRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \pattern of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_top of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \pattern of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object:  of type 7
Object:  of type 3
Object: \pattern of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 23
Object:  of type 39
Object:  of type 39
Object:  of type 7
Object: \pattern of type 608
Object:  of type 39
Object:  of type 7
Object: \pattern of type 608
Object: \$display of type 56
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \pattern of type 608
Object: \pattern of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21c5c50] str=&#39;\work_top&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:3</a>.0-3.0&gt; [0x21cddc0] str=&#39;\pattern&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:3</a>.0-3.0&gt; [0x21ce0f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:3</a>.0-3.0&gt; [0x21ce630] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:3</a>.0-3.0&gt; [0x21ce940] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21ceb00]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:5</a>.0-5.0&gt; [0x21cec20]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:7</a>.0-7.0&gt; [0x21cedc0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:7</a>.0-7.0&gt; [0x21cf120] str=&#39;\pattern&#39;
            AST_BIT_XOR &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:7</a>.0-7.0&gt; [0x21cf440]
              AST_BIT_NOT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:7</a>.0-7.0&gt; [0x21cf6e0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:7</a>.0-7.0&gt; [0x21cfd60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:7</a>.0-7.0&gt; [0x21cff50] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:8</a>.0-8.0&gt; [0x21cfb90]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:8</a>.0-8.0&gt; [0x21d00f0] str=&#39;\pattern&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:8</a>.0-8.0&gt; [0x21d0270]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:8</a>.0-8.0&gt; [0x21d03f0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:8</a>.0-8.0&gt; [0x21d06b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:12</a>.0-12.0&gt; [0x21d0590]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21d0870]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:12</a>.0-12.0&gt; [0x21d0990]
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21d0b10]
                  AST_BIT_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:12</a>.0-12.0&gt; [0x21d0c70]
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:12</a>.0-12.0&gt; [0x21d1010] bits=&#39;00000000000000000000000001111110&#39;(32) range=[31:0] int=126
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:12</a>.0-12.0&gt; [0x21d0e50] str=&#39;\pattern&#39;
                  AST_BIT_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:12</a>.0-12.0&gt; [0x21d1290]
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:12</a>.0-12.0&gt; [0x21d1550] bits=&#39;00000000000000000000000011111101&#39;(32) range=[31:0] int=253
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:12</a>.0-12.0&gt; [0x21d13b0] str=&#39;\pattern&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21d1770]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21d1890] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21d1e90]
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:12</a>.0-12.0&gt; [0x21d19b0] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:12</a>.0-12.0&gt; [0x21d1cc0] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21d1fb0]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21d20d0]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21e37b0]
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:13</a>.0-13.0&gt; [0x21e33d0] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:13</a>.0-13.0&gt; [0x21e3610] str=&#39;&#34;Fail: %b&#34;&#39; bits=&#39;00100010010001100110000101101001011011000011101000100000001001010110001000100010&#39;(80) range=[79:0] int=539320866
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:13</a>.0-13.0&gt; [0x21e34f0] str=&#39;\pattern&#39;
<a href="../../../../third_party/tests/ivtest/ivltests/pr1676836.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1676836.v:13</a>: ERROR: System task `$display&#39; called with invalid/unsupported format specifier.

</pre>
</body>