<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32665 Peripheral Driver API: Modules</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32665</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('modules.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Modules</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here is a list of all modules:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span><span onclick="javascript:toggleLevel(3);">3</span><span onclick="javascript:toggleLevel(4);">4</span>]</div><table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_0_" class="arrow" onclick="toggleFolder('0_')">&#9658;</span><a class="el" href="group__adc.html" target="_self">Analog to Digital Converter (ADC)</a></td><td class="desc"></td></tr>
<tr id="row_0_0_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_0_0_" class="arrow" onclick="toggleFolder('0_0_')">&#9658;</span><a class="el" href="group__adc__registers.html" target="_self">ADC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the ADC Peripheral Module </td></tr>
<tr id="row_0_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___a_d_c___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">ADC Peripheral Register Offsets from the ADC Base Peripheral Address </td></tr>
<tr id="row_0_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___a_d_c___c_t_r_l.html" target="_self">ADC_CTRL</a></td><td class="desc">ADC Control </td></tr>
<tr id="row_0_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___a_d_c___s_t_a_t_u_s.html" target="_self">ADC_STATUS</a></td><td class="desc">ADC Status </td></tr>
<tr id="row_0_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___a_d_c___d_a_t_a.html" target="_self">ADC_DATA</a></td><td class="desc">ADC Output Data </td></tr>
<tr id="row_0_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___a_d_c___i_n_t_r.html" target="_self">ADC_INTR</a></td><td class="desc">ADC Interrupt Control Register </td></tr>
<tr id="row_0_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___a_d_c___l_i_m_i_t.html" target="_self">ADC_LIMIT</a></td><td class="desc">ADC Limit </td></tr>
<tr id="row_1_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_1_" class="arrow" onclick="toggleFolder('1_')">&#9658;</span><a class="el" href="group__dma.html" target="_self">Direct Memory Access (DMA)</a></td><td class="desc"></td></tr>
<tr id="row_1_0_" class="even" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_1_0_" class="arrow" onclick="toggleFolder('1_0_')">&#9658;</span><a class="el" href="group__dma__registers.html" target="_self">DMA_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the DMA Peripheral Module </td></tr>
<tr id="row_1_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">DMA Peripheral Register Offsets from the DMA Base Peripheral Address </td></tr>
<tr id="row_1_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___c_n.html" target="_self">DMA_CN</a></td><td class="desc">DMA Control Register </td></tr>
<tr id="row_1_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___i_n_t_f_l.html" target="_self">DMA_INTFL</a></td><td class="desc">DMA Interrupt Register </td></tr>
<tr id="row_1_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___c_f_g.html" target="_self">DMA_CFG</a></td><td class="desc">DMA Channel Configuration Register </td></tr>
<tr id="row_1_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___s_t.html" target="_self">DMA_ST</a></td><td class="desc">DMA Channel Status Register </td></tr>
<tr id="row_1_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___s_r_c.html" target="_self">DMA_SRC</a></td><td class="desc">Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD </td></tr>
<tr id="row_1_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___d_s_t.html" target="_self">DMA_DST</a></td><td class="desc">Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD </td></tr>
<tr id="row_1_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___c_n_t.html" target="_self">DMA_CNT</a></td><td class="desc">DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered </td></tr>
<tr id="row_1_0_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___s_r_c___r_l_d.html" target="_self">DMA_SRC_RLD</a></td><td class="desc">Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition </td></tr>
<tr id="row_1_0_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___d_s_t___r_l_d.html" target="_self">DMA_DST_RLD</a></td><td class="desc">Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition </td></tr>
<tr id="row_1_0_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___d_m_a___c_n_t___r_l_d.html" target="_self">DMA_CNT_RLD</a></td><td class="desc">DMA Channel Count Reload Register </td></tr>
<tr id="row_2_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_2_" class="arrow" onclick="toggleFolder('2_')">&#9658;</span><a class="el" href="group__emcc.html" target="_self">External Memory Cache Controller (EMCC)</a></td><td class="desc"></td></tr>
<tr id="row_2_0_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_2_0_" class="arrow" onclick="toggleFolder('2_0_')">&#9658;</span><a class="el" href="group__emcc__registers.html" target="_self">EMCC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the EMCC Peripheral Module </td></tr>
<tr id="row_2_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_m_c_c___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">EMCC Peripheral Register Offsets from the EMCC Base Peripheral Address </td></tr>
<tr id="row_2_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_m_c_c___c_a_c_h_e___i_d.html" target="_self">EMCC_CACHE_ID</a></td><td class="desc">Cache ID Register </td></tr>
<tr id="row_2_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_m_c_c___m_e_m_c_f_g.html" target="_self">EMCC_MEMCFG</a></td><td class="desc">Memory Configuration Register </td></tr>
<tr id="row_2_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_m_c_c___c_a_c_h_e___c_t_r_l.html" target="_self">EMCC_CACHE_CTRL</a></td><td class="desc">Cache Control and Status Register </td></tr>
<tr id="row_2_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_m_c_c___i_n_v_a_l_i_d_a_t_e.html" target="_self">EMCC_INVALIDATE</a></td><td class="desc">Invalidate All Cache Contents. Any time this register location is written (regardless of the data value), the cache controller immediately begins invalidating the entire contents of the cache memory. The cache will be in bypass mode until the invalidate operation is complete. System software can examine the Cache Ready bit (CACHE_CTRL.CACHE_RDY) to determine when the invalidate operation is complete. Note that it is not necessary to disable the cache controller prior to beginning this operation. Reads from this register always return 0 </td></tr>
<tr id="row_3_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_3_" class="arrow" onclick="toggleFolder('3_')">&#9658;</span><a class="el" href="group__flc.html" target="_self">Flash Controller  (FLC)</a></td><td class="desc"></td></tr>
<tr id="row_3_0_" class="even" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_3_0_" class="arrow" onclick="toggleFolder('3_0_')">&#9658;</span><a class="el" href="group__flc__registers.html" target="_self">FLC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the FLC Peripheral Module </td></tr>
<tr id="row_3_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_l_c___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">FLC Peripheral Register Offsets from the FLC Base Peripheral Address </td></tr>
<tr id="row_3_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_l_c___a_d_d_r.html" target="_self">FLC_ADDR</a></td><td class="desc">Flash Write Address </td></tr>
<tr id="row_3_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_l_c___c_l_k_d_i_v.html" target="_self">FLC_CLKDIV</a></td><td class="desc">Flash Clock Divide. The clock (PLL0) is divided by this value to generate a 1 MHz clock for Flash controller </td></tr>
<tr id="row_3_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_l_c___c_n.html" target="_self">FLC_CN</a></td><td class="desc">Flash Control Register </td></tr>
<tr id="row_3_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_l_c___i_n_t_r.html" target="_self">FLC_INTR</a></td><td class="desc">Flash Interrupt Register </td></tr>
<tr id="row_3_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_l_c___e_c_c___d_a_t_a.html" target="_self">FLC_ECC_DATA</a></td><td class="desc">Flash Controller ECC Data Register </td></tr>
<tr id="row_3_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_l_c___d_a_t_a.html" target="_self">FLC_DATA</a></td><td class="desc">Flash Write Data </td></tr>
<tr id="row_3_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___f_l_c___a_c_t_n_l.html" target="_self">FLC_ACTNL</a></td><td class="desc">Access Control Register. Writing the ACNTL register with the following values in the order shown, allows read and write access to the system and user Information block: pflc-acntl = 0x3a7f5ca3; pflc-acntl = 0xa1e34f20; pflc-acntl = 0x9608b2c1. When unlocked, a write of any word will disable access to system and user information block. Readback of this register is always zero </td></tr>
<tr id="row_4_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_4_" class="arrow" onclick="toggleFolder('4_')">&#9658;</span><a class="el" href="group__gpio.html" target="_self">General-Purpose Input/Output (GPIO)</a></td><td class="desc"></td></tr>
<tr id="row_4_0_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_4_0_" class="arrow" onclick="toggleFolder('4_0_')">&#9658;</span><a class="el" href="group__gpio__port__pin.html" target="_self">Port and Pin Definitions</a></td><td class="desc"></td></tr>
<tr id="row_4_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__port.html" target="_self">Port Definitions</a></td><td class="desc"></td></tr>
<tr id="row_4_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group__gpio__pin.html" target="_self">Pin Definitions</a></td><td class="desc"></td></tr>
<tr id="row_4_1_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_4_1_" class="arrow" onclick="toggleFolder('4_1_')">&#9658;</span><a class="el" href="group__gpio__registers.html" target="_self">GPIO_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the GPIO Peripheral Module </td></tr>
<tr id="row_4_1_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">GPIO Peripheral Register Offsets from the GPIO Base Peripheral Address </td></tr>
<tr id="row_4_1_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___e_n0.html" target="_self">GPIO_EN0</a></td><td class="desc">GPIO Function Enable Register. Each bit controls the GPIO_EN setting for one GPIO pin on the associated port </td></tr>
<tr id="row_4_1_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___e_n0___s_e_t.html" target="_self">GPIO_EN0_SET</a></td><td class="desc">GPIO Set Function Enable Register. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_EN to 1, without affecting other bits in that register </td></tr>
<tr id="row_4_1_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___e_n0___c_l_r.html" target="_self">GPIO_EN0_CLR</a></td><td class="desc">GPIO Clear Function Enable Register. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_EN to 0, without affecting other bits in that register </td></tr>
<tr id="row_4_1_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___o_u_t___e_n.html" target="_self">GPIO_OUT_EN</a></td><td class="desc">GPIO Output Enable Register. Each bit controls the GPIO_OUT_EN setting for one GPIO pin in the associated port </td></tr>
<tr id="row_4_1_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___o_u_t___e_n___s_e_t.html" target="_self">GPIO_OUT_EN_SET</a></td><td class="desc">GPIO Output Enable Set Function Enable Register. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_OUT_EN to 1, without affecting other bits in that register </td></tr>
<tr id="row_4_1_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___o_u_t___e_n___c_l_r.html" target="_self">GPIO_OUT_EN_CLR</a></td><td class="desc">GPIO Output Enable Clear Function Enable Register. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_OUT_EN to 0, without affecting other bits in that register </td></tr>
<tr id="row_4_1_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___o_u_t.html" target="_self">GPIO_OUT</a></td><td class="desc">GPIO Output Register. Each bit controls the GPIO_OUT setting for one pin in the associated port. This register can be written either directly, or by using the GPIO_OUT_SET and GPIO_OUT_CLR registers </td></tr>
<tr id="row_4_1_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___o_u_t___s_e_t.html" target="_self">GPIO_OUT_SET</a></td><td class="desc">GPIO Output Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_OUT to 1, without affecting other bits in that register </td></tr>
<tr id="row_4_1_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___o_u_t___c_l_r.html" target="_self">GPIO_OUT_CLR</a></td><td class="desc">GPIO Output Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_OUT to 0, without affecting other bits in that register </td></tr>
<tr id="row_4_1_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n.html" target="_self">GPIO_IN</a></td><td class="desc">GPIO Input Register. Read-only register to read from the logic states of the GPIO pins on this port </td></tr>
<tr id="row_4_1_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n_t___m_o_d.html" target="_self">GPIO_INT_MOD</a></td><td class="desc">GPIO Interrupt Mode Register. Each bit in this register controls the interrupt mode setting for the associated GPIO pin on this port </td></tr>
<tr id="row_4_1_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n_t___p_o_l.html" target="_self">GPIO_INT_POL</a></td><td class="desc">GPIO Interrupt Polarity Register. Each bit in this register controls the interrupt polarity setting for one GPIO pin in the associated port </td></tr>
<tr id="row_4_1_13_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n___e_n.html" target="_self">GPIO_IN_EN</a></td><td class="desc">GPIO Port Input Enable </td></tr>
<tr id="row_4_1_14_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n_t___e_n.html" target="_self">GPIO_INT_EN</a></td><td class="desc">GPIO Interrupt Enable Register. Each bit in this register controls the GPIO interrupt enable for the associated pin on the GPIO port </td></tr>
<tr id="row_4_1_15_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n_t___e_n___s_e_t.html" target="_self">GPIO_INT_EN_SET</a></td><td class="desc">GPIO Interrupt Enable Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_INT_EN to 1, without affecting other bits in that register </td></tr>
<tr id="row_4_1_16_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n_t___e_n___c_l_r.html" target="_self">GPIO_INT_EN_CLR</a></td><td class="desc">GPIO Interrupt Enable Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_INT_EN to 0, without affecting other bits in that register </td></tr>
<tr id="row_4_1_17_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n_t___s_t_a_t.html" target="_self">GPIO_INT_STAT</a></td><td class="desc">GPIO Interrupt Status Register. Each bit in this register contains the pending interrupt status for the associated GPIO pin in this port </td></tr>
<tr id="row_4_1_18_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n_t___c_l_r.html" target="_self">GPIO_INT_CLR</a></td><td class="desc">GPIO Status Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_INT_STAT to 0, without affecting other bits in that register </td></tr>
<tr id="row_4_1_19_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___w_a_k_e___e_n.html" target="_self">GPIO_WAKE_EN</a></td><td class="desc">GPIO Wake Enable Register. Each bit in this register controls the PMU wakeup enable for the associated GPIO pin in this port </td></tr>
<tr id="row_4_1_20_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___w_a_k_e___e_n___s_e_t.html" target="_self">GPIO_WAKE_EN_SET</a></td><td class="desc">GPIO Wake Enable Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_WAKE_EN to 1, without affecting other bits in that register </td></tr>
<tr id="row_4_1_21_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___w_a_k_e___e_n___c_l_r.html" target="_self">GPIO_WAKE_EN_CLR</a></td><td class="desc">GPIO Wake Enable Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_WAKE_EN to 0, without affecting other bits in that register </td></tr>
<tr id="row_4_1_22_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___i_n_t___d_u_a_l___e_d_g_e.html" target="_self">GPIO_INT_DUAL_EDGE</a></td><td class="desc">GPIO Interrupt Dual Edge Mode Register. Each bit in this register selects dual edge mode for the associated GPIO pin in this port </td></tr>
<tr id="row_4_1_23_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___p_a_d___c_f_g1.html" target="_self">GPIO_PAD_CFG1</a></td><td class="desc">GPIO Input Mode Config 1. Each bit in this register enables the weak pull-up for the associated GPIO pin in this port </td></tr>
<tr id="row_4_1_24_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___p_a_d___c_f_g2.html" target="_self">GPIO_PAD_CFG2</a></td><td class="desc">GPIO Input Mode Config 2. Each bit in this register enables the weak pull-up for the associated GPIO pin in this port </td></tr>
<tr id="row_4_1_25_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___e_n1.html" target="_self">GPIO_EN1</a></td><td class="desc">GPIO Alternate Function Enable Register. Each bit in this register selects between primary/secondary functions for the associated GPIO pin in this port </td></tr>
<tr id="row_4_1_26_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___e_n1___s_e_t.html" target="_self">GPIO_EN1_SET</a></td><td class="desc">GPIO Alternate Function Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_EN1 to 1, without affecting other bits in that register </td></tr>
<tr id="row_4_1_27_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___e_n1___c_l_r.html" target="_self">GPIO_EN1_CLR</a></td><td class="desc">GPIO Alternate Function Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_EN1 to 0, without affecting other bits in that register </td></tr>
<tr id="row_4_1_28_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___e_n2.html" target="_self">GPIO_EN2</a></td><td class="desc">GPIO Alternate Function Enable Register. Each bit in this register selects between primary/secondary functions for the associated GPIO pin in this port </td></tr>
<tr id="row_4_1_29_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___e_n2___s_e_t.html" target="_self">GPIO_EN2_SET</a></td><td class="desc">GPIO Alternate Function 2 Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_EN2 to 1, without affecting other bits in that register </td></tr>
<tr id="row_4_1_30_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___e_n2___c_l_r.html" target="_self">GPIO_EN2_CLR</a></td><td class="desc">GPIO Wake Alternate Function Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_EN2 to 0, without affecting other bits in that register </td></tr>
<tr id="row_4_1_31_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___d_s0.html" target="_self">GPIO_DS0</a></td><td class="desc">GPIO Drive Strength Register. Each bit in this register selects the drive strength for the associated GPIO pin in this port. Refer to the Datasheet for sink/source current of GPIO pins in each mode </td></tr>
<tr id="row_4_1_32_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___d_s1.html" target="_self">GPIO_DS1</a></td><td class="desc">GPIO Drive Strength 1 Register. Each bit in this register selects the drive strength for the associated GPIO pin in this port. Refer to the Datasheet for sink/source current of GPIO pins in each mode </td></tr>
<tr id="row_4_1_33_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___p_s.html" target="_self">GPIO_PS</a></td><td class="desc">GPIO Pull Select Mode </td></tr>
<tr id="row_4_1_34_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o___v_s_s_e_l.html" target="_self">GPIO_VSSEL</a></td><td class="desc">GPIO Voltage Select </td></tr>
<tr id="row_5_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_5_" class="arrow" onclick="toggleFolder('5_')">&#9658;</span><a class="el" href="group__htmr.html" target="_self">HTMR</a></td><td class="desc"></td></tr>
<tr id="row_5_0_" class="even" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_5_0_" class="arrow" onclick="toggleFolder('5_0_')">&#9658;</span><a class="el" href="group__htmr__registers.html" target="_self">HTMR_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the HTMR Peripheral Module </td></tr>
<tr id="row_5_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___h_t_m_r___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">HTMR Peripheral Register Offsets from the HTMR Base Peripheral Address </td></tr>
<tr id="row_5_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___h_t_m_r___s_e_c.html" target="_self">HTMR_SEC</a></td><td class="desc">HTimer Long-Interval Counter. This register contains the 32 most significant bits of the counter </td></tr>
<tr id="row_5_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___h_t_m_r___s_s_e_c.html" target="_self">HTMR_SSEC</a></td><td class="desc">HTimer Short Interval Counter. This counter ticks ever t_htclk (16.48uS). HTIMER_SEC is incremented when this register rolls over from 0xFF to 0x00 </td></tr>
<tr id="row_5_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___h_t_m_r___r_a_s.html" target="_self">HTMR_RAS</a></td><td class="desc">Long Interval Alarm </td></tr>
<tr id="row_5_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___h_t_m_r___r_s_s_a.html" target="_self">HTMR_RSSA</a></td><td class="desc">HTimer Short Interval Alarm. This register contains the reload value for the short interval alarm, HTIMER_CTRL.alarm_ss_fl is raised on rollover </td></tr>
<tr id="row_5_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___h_t_m_r___c_t_r_l.html" target="_self">HTMR_CTRL</a></td><td class="desc">HTimer Control Register </td></tr>
<tr id="row_6_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_6_" class="arrow" onclick="toggleFolder('6_')">&#9658;</span><a class="el" href="group__i2c.html" target="_self">I2C</a></td><td class="desc"></td></tr>
<tr id="row_6_0_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_6_0_" class="arrow" onclick="toggleFolder('6_0_')">&#9658;</span><a class="el" href="group__i2c__registers.html" target="_self">I2C_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the I2C Peripheral Module </td></tr>
<tr id="row_6_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">I2C Peripheral Register Offsets from the I2C Base Peripheral Address </td></tr>
<tr id="row_6_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___c_t_r_l0.html" target="_self">I2C_CTRL0</a></td><td class="desc">Control Register0 </td></tr>
<tr id="row_6_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___s_t_a_t.html" target="_self">I2C_STAT</a></td><td class="desc">Status Register </td></tr>
<tr id="row_6_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___i_n_t___f_l0.html" target="_self">I2C_INT_FL0</a></td><td class="desc">Interrupt Status Register </td></tr>
<tr id="row_6_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___i_n_t___e_n0.html" target="_self">I2C_INT_EN0</a></td><td class="desc">Interrupt Enable Register </td></tr>
<tr id="row_6_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___i_n_t___f_l1.html" target="_self">I2C_INT_FL1</a></td><td class="desc">Interrupt Status Register 1 </td></tr>
<tr id="row_6_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___i_n_t___e_n1.html" target="_self">I2C_INT_EN1</a></td><td class="desc">Interrupt Staus Register 1 </td></tr>
<tr id="row_6_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___f_i_f_o___l_e_n.html" target="_self">I2C_FIFO_LEN</a></td><td class="desc">FIFO Configuration Register </td></tr>
<tr id="row_6_0_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___r_x___c_t_r_l0.html" target="_self">I2C_RX_CTRL0</a></td><td class="desc">Receive Control Register 0 </td></tr>
<tr id="row_6_0_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___r_x___c_t_r_l1.html" target="_self">I2C_RX_CTRL1</a></td><td class="desc">Receive Control Register 1 </td></tr>
<tr id="row_6_0_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___t_x___c_t_r_l0.html" target="_self">I2C_TX_CTRL0</a></td><td class="desc">Transmit Control Register 0 </td></tr>
<tr id="row_6_0_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___t_x___c_t_r_l1.html" target="_self">I2C_TX_CTRL1</a></td><td class="desc">Transmit Control Register 1 </td></tr>
<tr id="row_6_0_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___f_i_f_o.html" target="_self">I2C_FIFO</a></td><td class="desc">Data Register </td></tr>
<tr id="row_6_0_13_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___m_s_t_r___m_o_d_e.html" target="_self">I2C_MSTR_MODE</a></td><td class="desc">Master Control Register </td></tr>
<tr id="row_6_0_14_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___c_l_k___l_o.html" target="_self">I2C_CLK_LO</a></td><td class="desc">Clock Low Register </td></tr>
<tr id="row_6_0_15_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___c_l_k___h_i.html" target="_self">I2C_CLK_HI</a></td><td class="desc">Clock high Register </td></tr>
<tr id="row_6_0_16_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___h_s___c_l_k.html" target="_self">I2C_HS_CLK</a></td><td class="desc">HS-Mode Clock Control Register </td></tr>
<tr id="row_6_0_17_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___t_i_m_e_o_u_t.html" target="_self">I2C_TIMEOUT</a></td><td class="desc">Timeout Register </td></tr>
<tr id="row_6_0_18_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___d_m_a.html" target="_self">I2C_DMA</a></td><td class="desc">DMA Register </td></tr>
<tr id="row_6_0_19_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c___s_l_v___a_d_d_r.html" target="_self">I2C_SLV_ADDR</a></td><td class="desc">Slave Address Register </td></tr>
<tr id="row_7_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_7_" class="arrow" onclick="toggleFolder('7_')">&#9658;</span><a class="el" href="group__icc.html" target="_self">ICC</a></td><td class="desc"></td></tr>
<tr id="row_7_0_" class="even" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_7_0_" class="arrow" onclick="toggleFolder('7_0_')">&#9658;</span><a class="el" href="group__icc__registers.html" target="_self">ICC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the ICC Peripheral Module </td></tr>
<tr id="row_7_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i_c_c___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">ICC Peripheral Register Offsets from the ICC Base Peripheral Address </td></tr>
<tr id="row_7_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i_c_c___c_a_c_h_e___i_d.html" target="_self">ICC_CACHE_ID</a></td><td class="desc">Cache ID Register </td></tr>
<tr id="row_7_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i_c_c___m_e_m___s_i_z_e.html" target="_self">ICC_MEM_SIZE</a></td><td class="desc">Memory Configuration Register </td></tr>
<tr id="row_7_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___i_c_c___c_a_c_h_e___c_t_r_l.html" target="_self">ICC_CACHE_CTRL</a></td><td class="desc">Cache Control and Status Register </td></tr>
<tr id="row_8_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_8_" class="arrow" onclick="toggleFolder('8_')">&#9658;</span><a class="el" href="group__pwrseq.html" target="_self">Low Power (LP)</a></td><td class="desc"></td></tr>
<tr id="row_8_0_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_8_0_" class="arrow" onclick="toggleFolder('8_0_')">&#9658;</span><a class="el" href="group__pwrseq__registers.html" target="_self">PWRSEQ_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the PWRSEQ Peripheral Module </td></tr>
<tr id="row_8_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">PWRSEQ Peripheral Register Offsets from the PWRSEQ Base Peripheral Address </td></tr>
<tr id="row_8_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___l_p_c_n.html" target="_self">PWRSEQ_LPCN</a></td><td class="desc">Low Power Control Register </td></tr>
<tr id="row_8_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___l_p_w_k_s_t0.html" target="_self">PWRSEQ_LPWKST0</a></td><td class="desc">Low Power I/O Wakeup Status Register 0. This register indicates the low power wakeup status for GPIO0 </td></tr>
<tr id="row_8_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___l_p_w_k_e_n0.html" target="_self">PWRSEQ_LPWKEN0</a></td><td class="desc">Low Power I/O Wakeup Enable Register 0. This register enables low power wakeup functionality for GPIO0 </td></tr>
<tr id="row_8_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___l_p_w_k_s_t1.html" target="_self">PWRSEQ_LPWKST1</a></td><td class="desc">Low Power I/O Wakeup Status Register 1. This register indicates the low power wakeup status for GPIO1 </td></tr>
<tr id="row_8_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___l_p_w_k_e_n1.html" target="_self">PWRSEQ_LPWKEN1</a></td><td class="desc">Low Power I/O Wakeup Enable Register 1. This register enables low power wakeup functionality for GPIO1 </td></tr>
<tr id="row_8_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html" target="_self">PWRSEQ_LPPWST</a></td><td class="desc">Low Power Peripheral Wakeup Status Register </td></tr>
<tr id="row_8_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html" target="_self">PWRSEQ_LPPWEN</a></td><td class="desc">Low Power Peripheral Wakeup Enable Register </td></tr>
<tr id="row_8_0_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html" target="_self">PWRSEQ_LPMEMSD</a></td><td class="desc">Low Power Memory Shutdown Control </td></tr>
<tr id="row_8_0_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_w_r_s_e_q___l_p_v_d_d_p_d.html" target="_self">PWRSEQ_LPVDDPD</a></td><td class="desc">Low Power VDD Domain Power Down Control </td></tr>
<tr id="row_9_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__mxc__assertions.html" target="_self">Assertion Checks for Debugging</a></td><td class="desc">Assertion checks for debugging </td></tr>
<tr id="row_10_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___m_x_c__delay.html" target="_self">Delay Utility Functions</a></td><td class="desc">Asynchronous delay routines based on the SysTick Timer </td></tr>
<tr id="row_11_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___m_x_c___error___codes.html" target="_self">Error Codes</a></td><td class="desc">A list of common error codes used by the API </td></tr>
<tr id="row_12_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__mxc__lock__utilities.html" target="_self">Exclusive Access Locks</a></td><td class="desc">Lock functions to obtain and release a variable for exclusive access. These functions are marked interrupt safe if they are interrupt safe </td></tr>
<tr id="row_13_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_13_" class="arrow" onclick="toggleFolder('13_')">&#9658;</span><a class="el" href="group__owm.html" target="_self">1-Wire Master (OWM)</a></td><td class="desc"></td></tr>
<tr id="row_13_0_" class="even" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_13_0_" class="arrow" onclick="toggleFolder('13_0_')">&#9658;</span><a class="el" href="group__owm__registers.html" target="_self">OWM_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the OWM Peripheral Module </td></tr>
<tr id="row_13_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___o_w_m___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">OWM Peripheral Register Offsets from the OWM Base Peripheral Address </td></tr>
<tr id="row_13_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___o_w_m___c_f_g.html" target="_self">OWM_CFG</a></td><td class="desc">1-Wire Master Configuration </td></tr>
<tr id="row_13_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___o_w_m___c_l_k___d_i_v__1_u_s.html" target="_self">OWM_CLK_DIV_1US</a></td><td class="desc">1-Wire Master Clock Divisor </td></tr>
<tr id="row_13_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___o_w_m___c_t_r_l___s_t_a_t.html" target="_self">OWM_CTRL_STAT</a></td><td class="desc">1-Wire Master Control/Status </td></tr>
<tr id="row_13_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___o_w_m___d_a_t_a.html" target="_self">OWM_DATA</a></td><td class="desc">1-Wire Master Data Buffer </td></tr>
<tr id="row_13_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___o_w_m___i_n_t_f_l.html" target="_self">OWM_INTFL</a></td><td class="desc">1-Wire Master Interrupt Flags </td></tr>
<tr id="row_13_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___o_w_m___i_n_t_e_n.html" target="_self">OWM_INTEN</a></td><td class="desc">1-Wire Master Interrupt Enables </td></tr>
<tr id="row_14_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_14_" class="arrow" onclick="toggleFolder('14_')">&#9658;</span><a class="el" href="group__pt.html" target="_self">Pulse Train Engine</a></td><td class="desc">This is the high level API for the pulse train engine </td></tr>
<tr id="row_14_0_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_14_0_" class="arrow" onclick="toggleFolder('14_0_')">&#9658;</span><a class="el" href="group__pt__registers.html" target="_self">PT_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the PT Peripheral Module </td></tr>
<tr id="row_14_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_t___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">PT Peripheral Register Offsets from the PT Base Peripheral Address </td></tr>
<tr id="row_14_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_t___r_a_t_e___l_e_n_g_t_h.html" target="_self">PT_RATE_LENGTH</a></td><td class="desc">Pulse Train Configuration </td></tr>
<tr id="row_14_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_t___l_o_o_p.html" target="_self">PT_LOOP</a></td><td class="desc">Pulse Train Loop Count </td></tr>
<tr id="row_14_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_t___r_e_s_t_a_r_t.html" target="_self">PT_RESTART</a></td><td class="desc">Pulse Train Auto-Restart Configuration </td></tr>
<tr id="row_14_1_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_14_1_" class="arrow" onclick="toggleFolder('14_1_')">&#9658;</span><a class="el" href="group__ptg__registers.html" target="_self">PTG_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the PTG Peripheral Module </td></tr>
<tr id="row_14_1_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_t_g___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">PTG Peripheral Register Offsets from the PTG Base Peripheral Address </td></tr>
<tr id="row_14_1_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_t_g___e_n_a_b_l_e.html" target="_self">PTG_ENABLE</a></td><td class="desc">Global Enable/Disable Controls for All Pulse Trains </td></tr>
<tr id="row_14_1_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_t_g___r_e_s_y_n_c.html" target="_self">PTG_RESYNC</a></td><td class="desc">Global Resync (All Pulse Trains) Control </td></tr>
<tr id="row_14_1_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_t_g___i_n_t_f_l.html" target="_self">PTG_INTFL</a></td><td class="desc">Pulse Train Interrupt Flags </td></tr>
<tr id="row_14_1_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_t_g___i_n_t_e_n.html" target="_self">PTG_INTEN</a></td><td class="desc">Pulse Train Interrupt Enable/Disable </td></tr>
<tr id="row_14_1_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_t_g___s_a_f_e___e_n.html" target="_self">PTG_SAFE_EN</a></td><td class="desc">Pulse Train Global Safe Enable </td></tr>
<tr id="row_14_1_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___p_t_g___s_a_f_e___d_i_s.html" target="_self">PTG_SAFE_DIS</a></td><td class="desc">Pulse Train Global Safe Disable </td></tr>
<tr id="row_15_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_15_" class="arrow" onclick="toggleFolder('15_')">&#9658;</span><a class="el" href="group__rpu.html" target="_self">Resource Protection Unit</a></td><td class="desc"></td></tr>
<tr id="row_15_0_" class="even" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_15_0_" class="arrow" onclick="toggleFolder('15_0_')">&#9658;</span><a class="el" href="group__rpu__registers.html" target="_self">RPU_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the RPU Peripheral Module </td></tr>
<tr id="row_15_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">RPU Peripheral Register Offsets from the RPU Base Peripheral Address </td></tr>
<tr id="row_15_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___g_c_r.html" target="_self">RPU_GCR</a></td><td class="desc">GCR Protection Register </td></tr>
<tr id="row_15_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_i_r.html" target="_self">RPU_SIR</a></td><td class="desc">SIR Protection Register </td></tr>
<tr id="row_15_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___f_c_r.html" target="_self">RPU_FCR</a></td><td class="desc">FCR Protection Register </td></tr>
<tr id="row_15_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___c_r_y_p_t_o.html" target="_self">RPU_CRYPTO</a></td><td class="desc">Crypto Protection Register </td></tr>
<tr id="row_15_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___w_d_t0.html" target="_self">RPU_WDT0</a></td><td class="desc">Watchdog 0 Protection Register </td></tr>
<tr id="row_15_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___w_d_t1.html" target="_self">RPU_WDT1</a></td><td class="desc">Watchdog 1 Protection Register </td></tr>
<tr id="row_15_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___w_d_t2.html" target="_self">RPU_WDT2</a></td><td class="desc">Watchdog 2 Protection Register </td></tr>
<tr id="row_15_0_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_m_o_n.html" target="_self">RPU_SMON</a></td><td class="desc">SMON Protection Register </td></tr>
<tr id="row_15_0_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_i_m_o.html" target="_self">RPU_SIMO</a></td><td class="desc">SIMO Protection Register </td></tr>
<tr id="row_15_0_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___d_v_s.html" target="_self">RPU_DVS</a></td><td class="desc">DVS Protection Register </td></tr>
<tr id="row_15_0_11_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___b_b_s_i_r.html" target="_self">RPU_BBSIR</a></td><td class="desc">BBSIR Protection Register </td></tr>
<tr id="row_15_0_12_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___r_t_c.html" target="_self">RPU_RTC</a></td><td class="desc">RTC Protection Register </td></tr>
<tr id="row_15_0_13_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___w_u_t.html" target="_self">RPU_WUT</a></td><td class="desc">Wakeup Timer Protection Register </td></tr>
<tr id="row_15_0_14_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___p_w_r_s_e_q.html" target="_self">RPU_PWRSEQ</a></td><td class="desc">Power Sequencer Protection Register </td></tr>
<tr id="row_15_0_15_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___m_c_r.html" target="_self">RPU_MCR</a></td><td class="desc">MCR Protection Register </td></tr>
<tr id="row_15_0_16_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___g_p_i_o0.html" target="_self">RPU_GPIO0</a></td><td class="desc">GPIO0 Protection Register </td></tr>
<tr id="row_15_0_17_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___g_p_i_o1.html" target="_self">RPU_GPIO1</a></td><td class="desc">GPIO1 Protection Register </td></tr>
<tr id="row_15_0_18_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___t_m_r0.html" target="_self">RPU_TMR0</a></td><td class="desc">TMR0 Protection Register </td></tr>
<tr id="row_15_0_19_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___t_m_r1.html" target="_self">RPU_TMR1</a></td><td class="desc">TMR1 Protection Register </td></tr>
<tr id="row_15_0_20_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___t_m_r2.html" target="_self">RPU_TMR2</a></td><td class="desc">TMR2 Protection Register </td></tr>
<tr id="row_15_0_21_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___t_m_r3.html" target="_self">RPU_TMR3</a></td><td class="desc">TMR3 Protection Register </td></tr>
<tr id="row_15_0_22_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___t_m_r4.html" target="_self">RPU_TMR4</a></td><td class="desc">TMR4 Protection Register </td></tr>
<tr id="row_15_0_23_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___t_m_r5.html" target="_self">RPU_TMR5</a></td><td class="desc">TMR5 Protection Register </td></tr>
<tr id="row_15_0_24_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___h_t_i_m_e_r0.html" target="_self">RPU_HTIMER0</a></td><td class="desc">HTimer0 Protection Register </td></tr>
<tr id="row_15_0_25_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___h_t_i_m_e_r1.html" target="_self">RPU_HTIMER1</a></td><td class="desc">HTimer1 Protection Register </td></tr>
<tr id="row_15_0_26_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___i2_c0___b_u_s0.html" target="_self">RPU_I2C0_BUS0</a></td><td class="desc">I2C0 Protection Register </td></tr>
<tr id="row_15_0_27_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___i2_c1___b_u_s0.html" target="_self">RPU_I2C1_BUS0</a></td><td class="desc">I2C1 Protection Register </td></tr>
<tr id="row_15_0_28_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___i2_c2___b_u_s0.html" target="_self">RPU_I2C2_BUS0</a></td><td class="desc">I2C2 Protection Register </td></tr>
<tr id="row_15_0_29_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_p_i_x_f_m.html" target="_self">RPU_SPIXFM</a></td><td class="desc">SPI-XIP Master Protection Register </td></tr>
<tr id="row_15_0_30_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_p_i_x_f_c.html" target="_self">RPU_SPIXFC</a></td><td class="desc">SPI-XIP Master Controller Protection Register </td></tr>
<tr id="row_15_0_31_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___d_m_a0.html" target="_self">RPU_DMA0</a></td><td class="desc">DMA0 Protection Register </td></tr>
<tr id="row_15_0_32_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___f_l_c0.html" target="_self">RPU_FLC0</a></td><td class="desc">Flash 0 Protection Register </td></tr>
<tr id="row_15_0_33_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___f_l_c1.html" target="_self">RPU_FLC1</a></td><td class="desc">Flash 1 Protection Register </td></tr>
<tr id="row_15_0_34_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___i_c_c0.html" target="_self">RPU_ICC0</a></td><td class="desc">Instruction Cache 0 Protection Register </td></tr>
<tr id="row_15_0_35_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___i_c_c1.html" target="_self">RPU_ICC1</a></td><td class="desc">Instruction Cache 1 Protection Register </td></tr>
<tr id="row_15_0_36_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_f_c_c.html" target="_self">RPU_SFCC</a></td><td class="desc">Instruction Cache XIP Protection Register </td></tr>
<tr id="row_15_0_37_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_r_c_c.html" target="_self">RPU_SRCC</a></td><td class="desc">Data Cache Controller Protection Register </td></tr>
<tr id="row_15_0_38_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___a_d_c.html" target="_self">RPU_ADC</a></td><td class="desc">ADC Protection Register </td></tr>
<tr id="row_15_0_39_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___d_m_a1.html" target="_self">RPU_DMA1</a></td><td class="desc">DMA1 Protection Register </td></tr>
<tr id="row_15_0_40_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_d_m_a.html" target="_self">RPU_SDMA</a></td><td class="desc">SDMA Protection Register </td></tr>
<tr id="row_15_0_41_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_d_h_c_c_t_r_l.html" target="_self">RPU_SDHCCTRL</a></td><td class="desc">SDHC Controller Protection Register </td></tr>
<tr id="row_15_0_42_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_p_i_x_r.html" target="_self">RPU_SPIXR</a></td><td class="desc">SPI Data Controller Protection Register </td></tr>
<tr id="row_15_0_43_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___p_t_g___b_u_s0.html" target="_self">RPU_PTG_BUS0</a></td><td class="desc">Pulse Train Protection Register </td></tr>
<tr id="row_15_0_44_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___o_w_m.html" target="_self">RPU_OWM</a></td><td class="desc">One Wire Master Protection Register </td></tr>
<tr id="row_15_0_45_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_e_m_a.html" target="_self">RPU_SEMA</a></td><td class="desc">Semaphores Protection Register </td></tr>
<tr id="row_15_0_46_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___u_a_r_t0.html" target="_self">RPU_UART0</a></td><td class="desc">UART0 Protection Register </td></tr>
<tr id="row_15_0_47_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___u_a_r_t1.html" target="_self">RPU_UART1</a></td><td class="desc">UART1 Protection Register </td></tr>
<tr id="row_15_0_48_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___u_a_r_t2.html" target="_self">RPU_UART2</a></td><td class="desc">UART2 Protection Register </td></tr>
<tr id="row_15_0_49_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_p_i1.html" target="_self">RPU_SPI1</a></td><td class="desc">QSPI1 Protection Register </td></tr>
<tr id="row_15_0_50_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_p_i2.html" target="_self">RPU_SPI2</a></td><td class="desc">QSPI2 Protection Register </td></tr>
<tr id="row_15_0_51_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___a_u_d_i_o.html" target="_self">RPU_AUDIO</a></td><td class="desc">Audio Subsystem Protection Register </td></tr>
<tr id="row_15_0_52_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___t_r_n_g.html" target="_self">RPU_TRNG</a></td><td class="desc">TRNG Protection Register </td></tr>
<tr id="row_15_0_53_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___b_t_l_e.html" target="_self">RPU_BTLE</a></td><td class="desc">BTLE Registers Protection Register </td></tr>
<tr id="row_15_0_54_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___u_s_b_h_s.html" target="_self">RPU_USBHS</a></td><td class="desc">USBHS Protection Register </td></tr>
<tr id="row_15_0_55_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_d_i_o.html" target="_self">RPU_SDIO</a></td><td class="desc">SDIO Protection Register </td></tr>
<tr id="row_15_0_56_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_p_i_x_m___f_i_f_o.html" target="_self">RPU_SPIXM_FIFO</a></td><td class="desc">SPI XIP Master FIFO Protection Register </td></tr>
<tr id="row_15_0_57_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_p_i0.html" target="_self">RPU_SPI0</a></td><td class="desc">QSPI0 Protection Register </td></tr>
<tr id="row_15_0_58_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_y_s_r_a_m0.html" target="_self">RPU_SYSRAM0</a></td><td class="desc">SYSRAM0 Protection Register </td></tr>
<tr id="row_15_0_59_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_y_s_r_a_m1.html" target="_self">RPU_SYSRAM1</a></td><td class="desc">SYSRAM1 Protection Register </td></tr>
<tr id="row_15_0_60_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_y_s_r_a_m2.html" target="_self">RPU_SYSRAM2</a></td><td class="desc">SYSRAM2 Protection Register </td></tr>
<tr id="row_15_0_61_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_y_s_r_a_m3.html" target="_self">RPU_SYSRAM3</a></td><td class="desc">SYSRAM3 Protection Register </td></tr>
<tr id="row_15_0_62_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_y_s_r_a_m4.html" target="_self">RPU_SYSRAM4</a></td><td class="desc">SYSRAM4 Protection Register </td></tr>
<tr id="row_15_0_63_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_y_s_r_a_m5.html" target="_self">RPU_SYSRAM5</a></td><td class="desc">SYSRAM5 Protection Register </td></tr>
<tr id="row_15_0_64_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_p_u___s_y_s_r_a_m6.html" target="_self">RPU_SYSRAM6</a></td><td class="desc">SYSRAM6 Protection Register </td></tr>
<tr id="row_16_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_16_" class="arrow" onclick="toggleFolder('16_')">&#9658;</span><a class="el" href="group__rtc.html" target="_self">Real Time Clock (RTC)</a></td><td class="desc"></td></tr>
<tr id="row_16_0_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_16_0_" class="arrow" onclick="toggleFolder('16_0_')">&#9658;</span><a class="el" href="group__rtc__registers.html" target="_self">RTC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the RTC Peripheral Module </td></tr>
<tr id="row_16_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_t_c___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">RTC Peripheral Register Offsets from the RTC Base Peripheral Address </td></tr>
<tr id="row_16_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_t_c___s_s_e_c.html" target="_self">RTC_SSEC</a></td><td class="desc">RTC Sub-second Counter. This counter increments at 256Hz. RTC_SEC is incremented when this register rolls over from 0xFF to 0x00 </td></tr>
<tr id="row_16_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_t_c___t_o_d_a.html" target="_self">RTC_TODA</a></td><td class="desc">Time-of-day Alarm </td></tr>
<tr id="row_16_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_t_c___s_s_e_c_a.html" target="_self">RTC_SSECA</a></td><td class="desc">RTC sub-second alarm. This register contains the reload value for the sub- second alarm </td></tr>
<tr id="row_16_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_t_c___c_t_r_l.html" target="_self">RTC_CTRL</a></td><td class="desc">RTC Control Register </td></tr>
<tr id="row_16_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_t_c___t_r_i_m.html" target="_self">RTC_TRIM</a></td><td class="desc">RTC Trim Register </td></tr>
<tr id="row_16_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___r_t_c___o_s_c_c_t_r_l.html" target="_self">RTC_OSCCTRL</a></td><td class="desc">RTC Oscillator Control Register </td></tr>
<tr id="row_17_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_17_" class="arrow" onclick="toggleFolder('17_')">&#9658;</span><a class="el" href="group__sdhc.html" target="_self">SDHC</a></td><td class="desc"></td></tr>
<tr id="row_17_0_" class="even" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_17_0_" class="arrow" onclick="toggleFolder('17_0_')">&#9658;</span><a class="el" href="group__sdhc__registers.html" target="_self">SDHC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SDHC Peripheral Module </td></tr>
<tr id="row_17_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">SDHC Peripheral Register Offsets from the SDHC Base Peripheral Address </td></tr>
<tr id="row_17_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___s_d_m_a.html" target="_self">SDHC_SDMA</a></td><td class="desc">SDMA System Address / Argument 2 </td></tr>
<tr id="row_17_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___b_l_k___s_i_z_e.html" target="_self">SDHC_BLK_SIZE</a></td><td class="desc">Block Size </td></tr>
<tr id="row_17_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___b_l_k___c_n_t.html" target="_self">SDHC_BLK_CNT</a></td><td class="desc">Block Count </td></tr>
<tr id="row_17_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___a_r_g__1.html" target="_self">SDHC_ARG_1</a></td><td class="desc">Argument 1 </td></tr>
<tr id="row_17_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___t_r_a_n_s.html" target="_self">SDHC_TRANS</a></td><td class="desc">Transfer Mode </td></tr>
<tr id="row_17_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___c_m_d.html" target="_self">SDHC_CMD</a></td><td class="desc">Command </td></tr>
<tr id="row_17_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___r_e_s_p.html" target="_self">SDHC_RESP</a></td><td class="desc">Response 0 Register 0-15 </td></tr>
<tr id="row_17_0_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___b_u_f_f_e_r.html" target="_self">SDHC_BUFFER</a></td><td class="desc">Buffer Data Port </td></tr>
<tr id="row_17_0_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___p_r_e_s_e_n_t.html" target="_self">SDHC_PRESENT</a></td><td class="desc">Present State </td></tr>
<tr id="row_17_0_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___h_o_s_t___c_n__1.html" target="_self">SDHC_HOST_CN_1</a></td><td class="desc">Host Control 1 </td></tr>
<tr id="row_17_0_11_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___p_w_r.html" target="_self">SDHC_PWR</a></td><td class="desc">Power Control </td></tr>
<tr id="row_17_0_12_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___b_l_k___g_a_p.html" target="_self">SDHC_BLK_GAP</a></td><td class="desc">Block Gap Control </td></tr>
<tr id="row_17_0_13_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___w_a_k_e_u_p.html" target="_self">SDHC_WAKEUP</a></td><td class="desc">Wakeup Control </td></tr>
<tr id="row_17_0_14_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___c_l_k___c_n.html" target="_self">SDHC_CLK_CN</a></td><td class="desc">Clock Control </td></tr>
<tr id="row_17_0_15_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___t_o.html" target="_self">SDHC_TO</a></td><td class="desc">Timeout Control </td></tr>
<tr id="row_17_0_16_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___s_w___r_e_s_e_t.html" target="_self">SDHC_SW_RESET</a></td><td class="desc">Software Reset </td></tr>
<tr id="row_17_0_17_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___i_n_t___s_t_a_t.html" target="_self">SDHC_INT_STAT</a></td><td class="desc">Normal Interrupt Status </td></tr>
<tr id="row_17_0_18_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___e_r___i_n_t___s_t_a_t.html" target="_self">SDHC_ER_INT_STAT</a></td><td class="desc">Error Interrupt Status </td></tr>
<tr id="row_17_0_19_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___i_n_t___e_n.html" target="_self">SDHC_INT_EN</a></td><td class="desc">Normal Interrupt Status Enable </td></tr>
<tr id="row_17_0_20_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___e_r___i_n_t___e_n.html" target="_self">SDHC_ER_INT_EN</a></td><td class="desc">Error Interrupt Status Enable </td></tr>
<tr id="row_17_0_21_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___i_n_t___s_i_g_n_a_l.html" target="_self">SDHC_INT_SIGNAL</a></td><td class="desc">Normal Interrupt Signal Enable </td></tr>
<tr id="row_17_0_22_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___e_r___i_n_t___s_i_g_n_a_l.html" target="_self">SDHC_ER_INT_SIGNAL</a></td><td class="desc">Error Interrupt Signal Enable </td></tr>
<tr id="row_17_0_23_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___a_u_t_o___c_m_d___e_r.html" target="_self">SDHC_AUTO_CMD_ER</a></td><td class="desc">Auto CMD Error Status </td></tr>
<tr id="row_17_0_24_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___h_o_s_t___c_n__2.html" target="_self">SDHC_HOST_CN_2</a></td><td class="desc">Host Control 2 </td></tr>
<tr id="row_17_0_25_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___c_f_g__0.html" target="_self">SDHC_CFG_0</a></td><td class="desc">Capabilities 0-31 </td></tr>
<tr id="row_17_0_26_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___c_f_g__1.html" target="_self">SDHC_CFG_1</a></td><td class="desc">Capabilities 32-63 </td></tr>
<tr id="row_17_0_27_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___m_a_x___c_u_r_r___c_f_g.html" target="_self">SDHC_MAX_CURR_CFG</a></td><td class="desc">Maximum Current Capabilities </td></tr>
<tr id="row_17_0_28_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___f_o_r_c_e___c_m_d.html" target="_self">SDHC_FORCE_CMD</a></td><td class="desc">Force Event for Auto CMD Error Status </td></tr>
<tr id="row_17_0_29_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___f_o_r_c_e___e_v_e_n_t___i_n_t___s_t_a_t.html" target="_self">SDHC_FORCE_EVENT_INT_STAT</a></td><td class="desc">Force Event for Error Interrupt Status </td></tr>
<tr id="row_17_0_30_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___a_d_m_a___e_r.html" target="_self">SDHC_ADMA_ER</a></td><td class="desc">ADMA Error Status </td></tr>
<tr id="row_17_0_31_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___a_d_m_a___a_d_d_r__0.html" target="_self">SDHC_ADMA_ADDR_0</a></td><td class="desc">ADMA System Address 0-31 </td></tr>
<tr id="row_17_0_32_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___a_d_m_a___a_d_d_r__1.html" target="_self">SDHC_ADMA_ADDR_1</a></td><td class="desc">ADMA System Address 32-63 </td></tr>
<tr id="row_17_0_33_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___p_r_e_s_e_t__0.html" target="_self">SDHC_PRESET_0</a></td><td class="desc">Preset Value for Initialization </td></tr>
<tr id="row_17_0_34_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___p_r_e_s_e_t__1.html" target="_self">SDHC_PRESET_1</a></td><td class="desc">Preset Value for Default Speed </td></tr>
<tr id="row_17_0_35_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___p_r_e_s_e_t__2.html" target="_self">SDHC_PRESET_2</a></td><td class="desc">Preset Value for High Speed </td></tr>
<tr id="row_17_0_36_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___p_r_e_s_e_t__3.html" target="_self">SDHC_PRESET_3</a></td><td class="desc">Preset Value for SDR12 </td></tr>
<tr id="row_17_0_37_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___p_r_e_s_e_t__4.html" target="_self">SDHC_PRESET_4</a></td><td class="desc">Preset Value for SDR25 </td></tr>
<tr id="row_17_0_38_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___p_r_e_s_e_t__5.html" target="_self">SDHC_PRESET_5</a></td><td class="desc">Preset Value for SDR50 </td></tr>
<tr id="row_17_0_39_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___p_r_e_s_e_t__6.html" target="_self">SDHC_PRESET_6</a></td><td class="desc">Preset Value for SDR104 </td></tr>
<tr id="row_17_0_40_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___p_r_e_s_e_t__7.html" target="_self">SDHC_PRESET_7</a></td><td class="desc">Preset Value for DDR50 </td></tr>
<tr id="row_17_0_41_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___s_l_o_t___i_n_t.html" target="_self">SDHC_SLOT_INT</a></td><td class="desc">Slot Interrupt Status </td></tr>
<tr id="row_17_0_42_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_h_c___h_o_s_t___c_n___v_e_r.html" target="_self">SDHC_HOST_CN_VER</a></td><td class="desc">Host Controller Version </td></tr>
<tr id="row_18_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_18_" class="arrow" onclick="toggleFolder('18_')">&#9658;</span><a class="el" href="group__sema.html" target="_self">Semaphore (SEMA)</a></td><td class="desc"></td></tr>
<tr id="row_18_0_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_18_0_" class="arrow" onclick="toggleFolder('18_0_')">&#9658;</span><a class="el" href="group__sema__registers.html" target="_self">SEMA_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SEMA Peripheral Module </td></tr>
<tr id="row_18_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_e_m_a___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">SEMA Peripheral Register Offsets from the SEMA Base Peripheral Address </td></tr>
<tr id="row_18_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_e_m_a___s_e_m_a_p_h_o_r_e_s.html" target="_self">SEMA_SEMAPHORES</a></td><td class="desc">Read to test and set, returns prior value. Write 0 to clear semaphore </td></tr>
<tr id="row_18_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_e_m_a___s_t_a_t_u_s.html" target="_self">SEMA_STATUS</a></td><td class="desc">Semaphore status bits. 0 indicates the semaphore is free, 1 indicates taken </td></tr>
<tr id="row_19_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_19_" class="arrow" onclick="toggleFolder('19_')">&#9658;</span><a class="el" href="group__spi.html" target="_self">SPI</a></td><td class="desc"></td></tr>
<tr id="row_19_0_" class="even" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_19_0_" class="arrow" onclick="toggleFolder('19_0_')">&#9658;</span><a class="el" href="group__spi__registers.html" target="_self">SPI_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SPI Peripheral Module </td></tr>
<tr id="row_19_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">SPI Peripheral Register Offsets from the SPI Base Peripheral Address </td></tr>
<tr id="row_19_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___d_a_t_a32.html" target="_self">SPI_DATA32</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_19_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___d_a_t_a16.html" target="_self">SPI_DATA16</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_19_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___d_a_t_a8.html" target="_self">SPI_DATA8</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_19_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___c_t_r_l0.html" target="_self">SPI_CTRL0</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_19_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___c_t_r_l1.html" target="_self">SPI_CTRL1</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_19_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___c_t_r_l2.html" target="_self">SPI_CTRL2</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_19_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___s_s___t_i_m_e.html" target="_self">SPI_SS_TIME</a></td><td class="desc">Register for controlling SPI peripheral/Slave Select Timing </td></tr>
<tr id="row_19_0_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___c_l_k___c_f_g.html" target="_self">SPI_CLK_CFG</a></td><td class="desc">Register for controlling SPI clock rate </td></tr>
<tr id="row_19_0_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___d_m_a.html" target="_self">SPI_DMA</a></td><td class="desc">Register for controlling DMA </td></tr>
<tr id="row_19_0_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___i_n_t___f_l.html" target="_self">SPI_INT_FL</a></td><td class="desc">Register for reading and clearing interrupt flags. All bits are write 1 to clear </td></tr>
<tr id="row_19_0_11_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___i_n_t___e_n.html" target="_self">SPI_INT_EN</a></td><td class="desc">Register for enabling interrupts </td></tr>
<tr id="row_19_0_12_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___w_a_k_e___f_l.html" target="_self">SPI_WAKE_FL</a></td><td class="desc">Register for wake up flags. All bits in this register are write 1 to clear </td></tr>
<tr id="row_19_0_13_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___w_a_k_e___e_n.html" target="_self">SPI_WAKE_EN</a></td><td class="desc">Register for wake up enable </td></tr>
<tr id="row_19_0_14_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i___s_t_a_t.html" target="_self">SPI_STAT</a></td><td class="desc">SPI Status register </td></tr>
<tr id="row_20_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_20_" class="arrow" onclick="toggleFolder('20_')">&#9658;</span><a class="el" href="group__spixf.html" target="_self">SPI External Flash (SPIXF)</a></td><td class="desc"></td></tr>
<tr id="row_20_0_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_20_0_" class="arrow" onclick="toggleFolder('20_0_')">&#9658;</span><a class="el" href="group__spixfm.html" target="_self">SPI External Flash Master (SPIXFM)</a></td><td class="desc"></td></tr>
<tr id="row_20_0_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_20_0_0_" class="arrow" onclick="toggleFolder('20_0_0_')">&#9658;</span><a class="el" href="group__spixfm__registers.html" target="_self">SPIXFM_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SPIXFM Peripheral Module </td></tr>
<tr id="row_20_0_0_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_m___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">SPIXFM Peripheral Register Offsets from the SPIXFM Base Peripheral Address </td></tr>
<tr id="row_20_0_0_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_m___c_f_g.html" target="_self">SPIXFM_CFG</a></td><td class="desc">SPIX Configuration Register </td></tr>
<tr id="row_20_0_0_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_m___f_e_t_c_h___c_t_r_l.html" target="_self">SPIXFM_FETCH_CTRL</a></td><td class="desc">SPIX Fetch Control Register </td></tr>
<tr id="row_20_0_0_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_m___m_o_d_e___c_t_r_l.html" target="_self">SPIXFM_MODE_CTRL</a></td><td class="desc">SPIX Mode Control Register </td></tr>
<tr id="row_20_0_0_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_m___m_o_d_e___d_a_t_a.html" target="_self">SPIXFM_MODE_DATA</a></td><td class="desc">SPIX Mode Data Register </td></tr>
<tr id="row_20_0_0_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_m___s_c_l_k___f_b___c_t_r_l.html" target="_self">SPIXFM_SCLK_FB_CTRL</a></td><td class="desc">SPIX Feedback Control Register </td></tr>
<tr id="row_20_0_0_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_m___i_o___c_t_r_l.html" target="_self">SPIXFM_IO_CTRL</a></td><td class="desc">SPIX IO Control Register </td></tr>
<tr id="row_20_0_0_7_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_m___m_e_m_s_e_c_c_n.html" target="_self">SPIXFM_MEMSECCN</a></td><td class="desc">SPIX Memory Security Control Register </td></tr>
<tr id="row_20_0_0_8_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_m___b_u_s___i_d_l_e.html" target="_self">SPIXFM_BUS_IDLE</a></td><td class="desc">SPIXF Bus Idle Detection </td></tr>
<tr id="row_20_1_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_20_1_" class="arrow" onclick="toggleFolder('20_1_')">&#9658;</span><a class="el" href="group__spixfc.html" target="_self">SPI External Flash Controller (SPIXFC)</a></td><td class="desc"></td></tr>
<tr id="row_20_1_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_20_1_0_" class="arrow" onclick="toggleFolder('20_1_0_')">&#9658;</span><a class="el" href="group__spixfc__registers.html" target="_self">SPIXFC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SPIXFC Peripheral Module </td></tr>
<tr id="row_20_1_0_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_c___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">SPIXFC Peripheral Register Offsets from the SPIXFC Base Peripheral Address </td></tr>
<tr id="row_20_1_0_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_c___c_o_n_f_i_g.html" target="_self">SPIXFC_CONFIG</a></td><td class="desc">Configuration Register </td></tr>
<tr id="row_20_1_0_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_c___s_s___p_o_l.html" target="_self">SPIXFC_SS_POL</a></td><td class="desc">SPIX Controller Slave Select Polarity Register </td></tr>
<tr id="row_20_1_0_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_c___g_e_n___c_t_r_l.html" target="_self">SPIXFC_GEN_CTRL</a></td><td class="desc">SPIX Controller General Controller Register </td></tr>
<tr id="row_20_1_0_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_c___f_i_f_o___c_t_r_l.html" target="_self">SPIXFC_FIFO_CTRL</a></td><td class="desc">SPIX Controller FIFO Control and Status Register </td></tr>
<tr id="row_20_1_0_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_c___s_p_c_t_r_l.html" target="_self">SPIXFC_SPCTRL</a></td><td class="desc">SPIX Controller Special Control Register </td></tr>
<tr id="row_20_1_0_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_c___i_n_t_f_l.html" target="_self">SPIXFC_INTFL</a></td><td class="desc">SPIX Controller Interrupt Status Register </td></tr>
<tr id="row_20_1_0_7_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_c___i_n_t_e_n.html" target="_self">SPIXFC_INTEN</a></td><td class="desc">SPIX Controller Interrupt Enable Register </td></tr>
<tr id="row_20_2_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_20_2_" class="arrow" onclick="toggleFolder('20_2_')">&#9658;</span><a class="el" href="group__spixfc__fifo.html" target="_self">SPI External Flash Controller FIFO (SPIXFC_FIFO)</a></td><td class="desc"></td></tr>
<tr id="row_20_2_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_20_2_0_" class="arrow" onclick="toggleFolder('20_2_0_')">&#9658;</span><a class="el" href="group__spixfc__fifo__registers.html" target="_self">SPIXFC_FIFO_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SPIXFC_FIFO Peripheral Module </td></tr>
<tr id="row_20_2_0_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_f_c___f_i_f_o___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">SPIXFC_FIFO Peripheral Register Offsets from the SPIXFC_FIFO Base Peripheral Address </td></tr>
<tr id="row_21_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_21_" class="arrow" onclick="toggleFolder('21_')">&#9658;</span><a class="el" href="group__spixr.html" target="_self">SPI External RAM (SPIXR)</a></td><td class="desc"></td></tr>
<tr id="row_21_0_" class="even" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_21_0_" class="arrow" onclick="toggleFolder('21_0_')">&#9658;</span><a class="el" href="group__spixr__registers.html" target="_self">SPIXR_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SPIXR Peripheral Module </td></tr>
<tr id="row_21_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_r___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">SPIXR Peripheral Register Offsets from the SPIXR Base Peripheral Address </td></tr>
<tr id="row_21_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_r___d_a_t_a32.html" target="_self">SPIXR_DATA32</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_21_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_r___d_a_t_a16.html" target="_self">SPIXR_DATA16</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_21_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_r___d_a_t_a8.html" target="_self">SPIXR_DATA8</a></td><td class="desc">Register for reading and writing the FIFO </td></tr>
<tr id="row_21_0_4_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_r___c_t_r_l1.html" target="_self">SPIXR_CTRL1</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_21_0_5_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_r___c_t_r_l2.html" target="_self">SPIXR_CTRL2</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_21_0_6_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_r___c_t_r_l3.html" target="_self">SPIXR_CTRL3</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_21_0_7_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_r___c_t_r_l4.html" target="_self">SPIXR_CTRL4</a></td><td class="desc">Register for controlling SPI peripheral </td></tr>
<tr id="row_21_0_8_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_r___b_r_g___c_t_r_l.html" target="_self">SPIXR_BRG_CTRL</a></td><td class="desc">Register for controlling SPI clock rate </td></tr>
<tr id="row_21_0_9_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_r___d_m_a.html" target="_self">SPIXR_DMA</a></td><td class="desc">Register for controlling DMA </td></tr>
<tr id="row_21_0_10_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_r___i_r_q.html" target="_self">SPIXR_IRQ</a></td><td class="desc">Register for reading and clearing interrupt flags. All bits are write 1 to clear </td></tr>
<tr id="row_21_0_11_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_r___i_r_q_e.html" target="_self">SPIXR_IRQE</a></td><td class="desc">Register for enabling interrupts </td></tr>
<tr id="row_21_0_12_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_r___w_a_k_e.html" target="_self">SPIXR_WAKE</a></td><td class="desc">Register for wake up flags. All bits in this register are write 1 to clear </td></tr>
<tr id="row_21_0_13_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_r___w_a_k_e_e.html" target="_self">SPIXR_WAKEE</a></td><td class="desc">Register for wake up enable </td></tr>
<tr id="row_21_0_14_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_r___s_t_a_t.html" target="_self">SPIXR_STAT</a></td><td class="desc">SPI Status register </td></tr>
<tr id="row_21_0_15_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i_x_r___x_m_e_m___c_t_r_l.html" target="_self">SPIXR_XMEM_CTRL</a></td><td class="desc">Register to control external memory </td></tr>
<tr id="row_22_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_22_" class="arrow" onclick="toggleFolder('22_')">&#9658;</span><a class="el" href="group__srcc.html" target="_self">SPIX Cache Controller (SRCC)</a></td><td class="desc"></td></tr>
<tr id="row_22_0_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_22_0_" class="arrow" onclick="toggleFolder('22_0_')">&#9658;</span><a class="el" href="group__srcc__registers.html" target="_self">SRCC_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SRCC Peripheral Module </td></tr>
<tr id="row_22_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_r_c_c___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">SRCC Peripheral Register Offsets from the SRCC Base Peripheral Address </td></tr>
<tr id="row_22_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_r_c_c___c_a_c_h_e___i_d.html" target="_self">SRCC_CACHE_ID</a></td><td class="desc">Cache ID Register </td></tr>
<tr id="row_22_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_r_c_c___m_e_m_c_f_g.html" target="_self">SRCC_MEMCFG</a></td><td class="desc">Memory Configuration Register </td></tr>
<tr id="row_22_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_r_c_c___c_a_c_h_e___c_t_r_l.html" target="_self">SRCC_CACHE_CTRL</a></td><td class="desc">Cache Control and Status Register </td></tr>
<tr id="row_22_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___s_r_c_c___i_n_v_a_l_i_d_a_t_e.html" target="_self">SRCC_INVALIDATE</a></td><td class="desc">Invalidate All Cache Contents. Any time this register location is written (regardless of the data value), the cache controller immediately begins invalidating the entire contents of the cache memory. The cache will be in bypass mode until the invalidate operation is complete. System software can examine the Cache Ready bit (CACHE_CTRL.CACHE_RDY) to determine when the invalidate operation is complete. Note that it is not necessary to disable the cache controller prior to beginning this operation. Reads from this register always return 0 </td></tr>
<tr id="row_23_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_23_" class="arrow" onclick="toggleFolder('23_')">&#9658;</span><a class="el" href="group__tmr.html" target="_self">Timer (TMR)</a></td><td class="desc"></td></tr>
<tr id="row_23_0_" class="even" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_23_0_" class="arrow" onclick="toggleFolder('23_0_')">&#9658;</span><a class="el" href="group__tmr__registers.html" target="_self">TMR_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the TMR Peripheral Module </td></tr>
<tr id="row_23_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_m_r___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">TMR Peripheral Register Offsets from the TMR Base Peripheral Address </td></tr>
<tr id="row_23_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_m_r___i_n_t_r.html" target="_self">TMR_INTR</a></td><td class="desc">Clear Interrupt. Writing a value (0 or 1) to a bit in this register clears the associated interrupt </td></tr>
<tr id="row_23_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_m_r___c_n.html" target="_self">TMR_CN</a></td><td class="desc">Timer Control Register </td></tr>
<tr id="row_23_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_m_r___n_o_l_c_m_p.html" target="_self">TMR_NOLCMP</a></td><td class="desc">Timer Non-Overlapping Compare Register </td></tr>
<tr id="row_24_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_24_" class="arrow" onclick="toggleFolder('24_')">&#9658;</span><a class="el" href="group__tpu.html" target="_self">Trust Protection Unit (TPU)</a></td><td class="desc"></td></tr>
<tr id="row_24_0_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_24_0_" class="arrow" onclick="toggleFolder('24_0_')">&#9658;</span><a class="el" href="group__tpu__registers.html" target="_self">TPU_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the TPU Peripheral Module </td></tr>
<tr id="row_24_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">TPU Peripheral Register Offsets from the TPU Base Peripheral Address </td></tr>
<tr id="row_24_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___c_t_r_l.html" target="_self">TPU_CTRL</a></td><td class="desc">Crypto Control Register </td></tr>
<tr id="row_24_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___c_i_p_h_e_r___c_t_r_l.html" target="_self">TPU_CIPHER_CTRL</a></td><td class="desc">Cipher Control Register </td></tr>
<tr id="row_24_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___h_a_s_h___c_t_r_l.html" target="_self">TPU_HASH_CTRL</a></td><td class="desc">HASH Control Register </td></tr>
<tr id="row_24_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___c_r_c___c_t_r_l.html" target="_self">TPU_CRC_CTRL</a></td><td class="desc">CRC Control Register </td></tr>
<tr id="row_24_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___d_m_a___s_r_c.html" target="_self">TPU_DMA_SRC</a></td><td class="desc">Crypto DMA Source Address </td></tr>
<tr id="row_24_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___d_m_a___d_s_t.html" target="_self">TPU_DMA_DST</a></td><td class="desc">Crypto DMA Destination Address </td></tr>
<tr id="row_24_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___d_m_a___c_n_t.html" target="_self">TPU_DMA_CNT</a></td><td class="desc">Crypto DMA Byte Count </td></tr>
<tr id="row_24_0_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___m_a_a___c_t_r_l.html" target="_self">TPU_MAA_CTRL</a></td><td class="desc">MAA Control Register </td></tr>
<tr id="row_24_0_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___d_a_t_a___i_n.html" target="_self">TPU_DATA_IN</a></td><td class="desc">Crypto Data Input. Data input can be written to this register instead of using the DMA. This register writes to the FIFO. This register occupies four successive words to allow the use of multi-store instructions. Words can be written to any location, they will be placed in the FIFO in the order they are written. The endian swap input control bit affects this register </td></tr>
<tr id="row_24_0_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___d_a_t_a___o_u_t.html" target="_self">TPU_DATA_OUT</a></td><td class="desc">Crypto Data Output. Resulting data from cipher calculation. Data is placed in the lower words of these four registers depending on the algorithm. For block cipher modes, this register holds the result of most recent encryption or decryption operation. These registers are affected by the endian swap bits </td></tr>
<tr id="row_24_0_11_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___c_r_c___p_o_l_y.html" target="_self">TPU_CRC_POLY</a></td><td class="desc">CRC Polynomial. The polynomial to be used for Galois Field calculations (CRC or LFSR) should be written to this register. This register is affected by the MSB control bit </td></tr>
<tr id="row_24_0_12_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___c_r_c___v_a_l.html" target="_self">TPU_CRC_VAL</a></td><td class="desc">CRC Value. This is the state for the Galois Field. This register holds the result of a CRC calculation or the current state of the LFSR. This register is affected by the MSB control bit </td></tr>
<tr id="row_24_0_13_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___c_r_c___p_r_n_g.html" target="_self">TPU_CRC_PRNG</a></td><td class="desc">Pseudo Random Value. Output of the Galois Field shift register. This holds the resulting pseudo-random number if entropy is disabled or true random number if entropy is enabled </td></tr>
<tr id="row_24_0_14_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___h_a_m___e_c_c.html" target="_self">TPU_HAM_ECC</a></td><td class="desc">Hamming ECC Register </td></tr>
<tr id="row_24_0_15_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___c_i_p_h_e_r___i_n_i_t.html" target="_self">TPU_CIPHER_INIT</a></td><td class="desc">Initial Vector. For block cipher operations that use CBC, CFB, OFB, or CNTR modes, this register holds the initial value. This register is updated with each encryption or decryption operation. This register is affected by the endian swap bits </td></tr>
<tr id="row_24_0_16_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___c_i_p_h_e_r___k_e_y.html" target="_self">TPU_CIPHER_KEY</a></td><td class="desc">Cipher Key. This register holds the key used for block cipher operations. The lower words are used for block ciphers that use shorter key lengths. This register is affected by the endian swap input control bits </td></tr>
<tr id="row_24_0_17_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___h_a_s_h___d_i_g_e_s_t.html" target="_self">TPU_HASH_DIGEST</a></td><td class="desc">This register holds the calculated hash value. This register is affected by the endian swap bits </td></tr>
<tr id="row_24_0_18_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___h_a_s_h___m_s_g___s_z.html" target="_self">TPU_HASH_MSG_SZ</a></td><td class="desc">Message Size. This register holds the lowest 32-bit of message size in bytes </td></tr>
<tr id="row_24_0_19_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_p_u___m_a_a___m_a_w_s.html" target="_self">TPU_MAA_MAWS</a></td><td class="desc">MAA Word Size. This register defines the number of bits for a modular operation. This register must be set to a valid value prior to the MAA operation start. Valid values are from 1 to 2048. Invalid values are ignored and will not initiate a MAA operation </td></tr>
<tr id="row_25_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_25_" class="arrow" onclick="toggleFolder('25_')">&#9658;</span><a class="el" href="group__trng.html" target="_self">TRNG</a></td><td class="desc"></td></tr>
<tr id="row_25_0_" class="even" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_25_0_" class="arrow" onclick="toggleFolder('25_0_')">&#9658;</span><a class="el" href="group__trng__registers.html" target="_self">TRNG_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the TRNG Peripheral Module </td></tr>
<tr id="row_25_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_r_n_g___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">TRNG Peripheral Register Offsets from the TRNG Base Peripheral Address </td></tr>
<tr id="row_25_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_r_n_g___c_n.html" target="_self">TRNG_CN</a></td><td class="desc">TRNG Control Register </td></tr>
<tr id="row_25_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_r_n_g___s_t.html" target="_self">TRNG_ST</a></td><td class="desc">Data. The content of this register is valid only when RNG_IS = 1. When TRNG is disabled, read returns 0x0000 0000 </td></tr>
<tr id="row_25_0_3_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___t_r_n_g___d_a_t_a.html" target="_self">TRNG_DATA</a></td><td class="desc">Data. The content of this register is valid only when RNG_IS = 1. When TRNG is disabled, read returns 0x0000 0000 </td></tr>
<tr id="row_26_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_26_" class="arrow" onclick="toggleFolder('26_')">&#9658;</span><a class="el" href="group__uart.html" target="_self">UART</a></td><td class="desc"></td></tr>
<tr id="row_26_0_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_26_0_" class="arrow" onclick="toggleFolder('26_0_')">&#9658;</span><a class="el" href="group__uart__registers.html" target="_self">UART_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the UART Peripheral Module </td></tr>
<tr id="row_26_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">UART Peripheral Register Offsets from the UART Base Peripheral Address </td></tr>
<tr id="row_26_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___c_t_r_l0.html" target="_self">UART_CTRL0</a></td><td class="desc">Control Register </td></tr>
<tr id="row_26_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___c_t_r_l1.html" target="_self">UART_CTRL1</a></td><td class="desc">Threshold Control register </td></tr>
<tr id="row_26_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___s_t_a_t.html" target="_self">UART_STAT</a></td><td class="desc">Status Register </td></tr>
<tr id="row_26_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___i_n_t___e_n.html" target="_self">UART_INT_EN</a></td><td class="desc">Interrupt Enable Register </td></tr>
<tr id="row_26_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___i_n_t___f_l.html" target="_self">UART_INT_FL</a></td><td class="desc">Interrupt Status Flags </td></tr>
<tr id="row_26_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___b_a_u_d0.html" target="_self">UART_BAUD0</a></td><td class="desc">Baud rate register. Integer portion </td></tr>
<tr id="row_26_0_7_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___b_a_u_d1.html" target="_self">UART_BAUD1</a></td><td class="desc">Baud rate register. Decimal Setting </td></tr>
<tr id="row_26_0_8_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___f_i_f_o.html" target="_self">UART_FIFO</a></td><td class="desc">FIFO Data buffer </td></tr>
<tr id="row_26_0_9_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___d_m_a.html" target="_self">UART_DMA</a></td><td class="desc">DMA Configuration </td></tr>
<tr id="row_26_0_10_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t___t_x___f_i_f_o.html" target="_self">UART_TX_FIFO</a></td><td class="desc">Transmit FIFO Status register </td></tr>
<tr id="row_27_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_27_" class="arrow" onclick="toggleFolder('27_')">&#9658;</span><a class="el" href="group__wdt.html" target="_self">Watchdog Timer (WDT)</a></td><td class="desc"></td></tr>
<tr id="row_27_0_" class="even" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_27_0_" class="arrow" onclick="toggleFolder('27_0_')">&#9658;</span><a class="el" href="group__wdt__registers.html" target="_self">WDT_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the WDT Peripheral Module </td></tr>
<tr id="row_27_0_0_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___w_d_t___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">WDT Peripheral Register Offsets from the WDT Base Peripheral Address </td></tr>
<tr id="row_27_0_1_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___w_d_t___c_t_r_l.html" target="_self">WDT_CTRL</a></td><td class="desc">Watchdog Timer Control Register </td></tr>
<tr id="row_27_0_2_" class="even" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___w_d_t___r_s_t.html" target="_self">WDT_RST</a></td><td class="desc">Watchdog Timer Reset Register </td></tr>
<tr id="row_28_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_28_" class="arrow" onclick="toggleFolder('28_')">&#9658;</span><a class="el" href="group__wut.html" target="_self">Wakeup Timer (WUT)</a></td><td class="desc"></td></tr>
<tr id="row_28_0_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_28_0_" class="arrow" onclick="toggleFolder('28_0_')">&#9658;</span><a class="el" href="group__wut__registers.html" target="_self">WUT_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the WUT Peripheral Module </td></tr>
<tr id="row_28_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___w_u_t___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">WUT Peripheral Register Offsets from the WUT Base Peripheral Address </td></tr>
<tr id="row_28_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___w_u_t___c_n_t.html" target="_self">WUT_CNT</a></td><td class="desc">Wakeup Timer Count Register </td></tr>
<tr id="row_28_0_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___w_u_t___c_m_p.html" target="_self">WUT_CMP</a></td><td class="desc">Wakeup Timer Compare Register </td></tr>
<tr id="row_28_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___w_u_t___p_w_m.html" target="_self">WUT_PWM</a></td><td class="desc">Wakeup Timer PWM Register </td></tr>
<tr id="row_28_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___w_u_t___i_n_t_f_l.html" target="_self">WUT_INTFL</a></td><td class="desc">Wakeup Timer Interrupt Register </td></tr>
<tr id="row_28_0_5_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___w_u_t___c_t_r_l.html" target="_self">WUT_CTRL</a></td><td class="desc">Wakeup Timer Control Register </td></tr>
<tr id="row_28_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___w_u_t___n_o_l_c_m_p.html" target="_self">WUT_NOLCMP</a></td><td class="desc">Non Overlaping Compare Register </td></tr>
<tr id="row_29_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_29_" class="arrow" onclick="toggleFolder('29_')">&#9658;</span><a class="el" href="group__aes__key__registers.html" target="_self">AES_KEY_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the AES_KEY Peripheral Module </td></tr>
<tr id="row_29_0_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___a_e_s___k_e_y___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">AES_KEY Peripheral Register Offsets from the AES_KEY Base Peripheral Address </td></tr>
<tr id="row_30_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_30_" class="arrow" onclick="toggleFolder('30_')">&#9658;</span><a class="el" href="group__dvs__registers.html" target="_self">DVS_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the DVS Peripheral Module </td></tr>
<tr id="row_30_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___d_v_s___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">DVS Peripheral Register Offsets from the DVS Base Peripheral Address </td></tr>
<tr id="row_30_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___d_v_s___c_t_l.html" target="_self">DVS_CTL</a></td><td class="desc">Control Register </td></tr>
<tr id="row_30_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___d_v_s___s_t_a_t.html" target="_self">DVS_STAT</a></td><td class="desc">Status Fields </td></tr>
<tr id="row_30_3_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___d_v_s___d_i_r_e_c_t.html" target="_self">DVS_DIRECT</a></td><td class="desc">Direct control of target voltage </td></tr>
<tr id="row_30_4_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___d_v_s___m_o_n.html" target="_self">DVS_MON</a></td><td class="desc">Monitor Delay </td></tr>
<tr id="row_30_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___d_v_s___a_d_j___u_p.html" target="_self">DVS_ADJ_UP</a></td><td class="desc">Up Delay Register </td></tr>
<tr id="row_30_6_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___d_v_s___a_d_j___d_w_n.html" target="_self">DVS_ADJ_DWN</a></td><td class="desc">Down Delay Register </td></tr>
<tr id="row_30_7_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___d_v_s___t_h_r_e_s___c_m_p.html" target="_self">DVS_THRES_CMP</a></td><td class="desc">Up Delay Register </td></tr>
<tr id="row_30_8_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___d_v_s___t_a_p___s_e_l.html" target="_self">DVS_TAP_SEL</a></td><td class="desc">DVS Tap Select Register </td></tr>
<tr id="row_31_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_31_" class="arrow" onclick="toggleFolder('31_')">&#9658;</span><a class="el" href="group__fcr__registers.html" target="_self">FCR_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the FCR Peripheral Module </td></tr>
<tr id="row_31_0_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___f_c_r___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">FCR Peripheral Register Offsets from the FCR Base Peripheral Address </td></tr>
<tr id="row_31_1_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___f_c_r___f_c_r.html" target="_self">FCR_FCR</a></td><td class="desc">Register 0 </td></tr>
<tr id="row_32_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_32_" class="arrow" onclick="toggleFolder('32_')">&#9658;</span><a class="el" href="group__gcr__registers.html" target="_self">GCR_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the GCR Peripheral Module </td></tr>
<tr id="row_32_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">GCR Peripheral Register Offsets from the GCR Base Peripheral Address </td></tr>
<tr id="row_32_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___s_c_o_n.html" target="_self">GCR_SCON</a></td><td class="desc">System Control </td></tr>
<tr id="row_32_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___r_s_t0.html" target="_self">GCR_RST0</a></td><td class="desc">Reset </td></tr>
<tr id="row_32_3_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___c_l_k___c_t_r_l.html" target="_self">GCR_CLK_CTRL</a></td><td class="desc">Clock Control </td></tr>
<tr id="row_32_4_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___p_m_r.html" target="_self">GCR_PMR</a></td><td class="desc">Power Management </td></tr>
<tr id="row_32_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___p_c_l_k___d_i_v.html" target="_self">GCR_PCLK_DIV</a></td><td class="desc">Peripheral Clock Divider </td></tr>
<tr id="row_32_6_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___p_c_l_k___d_i_s0.html" target="_self">GCR_PCLK_DIS0</a></td><td class="desc">Peripheral Clock Disable </td></tr>
<tr id="row_32_7_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___m_e_m___c_l_k.html" target="_self">GCR_MEM_CLK</a></td><td class="desc">Memory Clock Control Register </td></tr>
<tr id="row_32_8_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___m_e_m___z_e_r_o.html" target="_self">GCR_MEM_ZERO</a></td><td class="desc">Memory Zeroize Control </td></tr>
<tr id="row_32_9_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___s_y_s___s_t_a_t.html" target="_self">GCR_SYS_STAT</a></td><td class="desc">System Status Register </td></tr>
<tr id="row_32_10_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___r_s_t1.html" target="_self">GCR_RST1</a></td><td class="desc">Reset 1 </td></tr>
<tr id="row_32_11_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___p_c_l_k___d_i_s1.html" target="_self">GCR_PCLK_DIS1</a></td><td class="desc">Peripheral Clock Disable </td></tr>
<tr id="row_32_12_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___e_v_e_n_t___e_n.html" target="_self">GCR_EVENT_EN</a></td><td class="desc">Event Enable Register </td></tr>
<tr id="row_32_13_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___r_e_v_i_s_i_o_n.html" target="_self">GCR_REVISION</a></td><td class="desc">Revision Register </td></tr>
<tr id="row_32_14_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___s_y_s___s_t_a_t___i_e.html" target="_self">GCR_SYS_STAT_IE</a></td><td class="desc">System Status Interrupt Enable Register </td></tr>
<tr id="row_32_15_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___e_c_c___e_r.html" target="_self">GCR_ECC_ER</a></td><td class="desc">ECC Error Register </td></tr>
<tr id="row_32_16_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___e_c_c___n_d_e_d.html" target="_self">GCR_ECC_NDED</a></td><td class="desc">ECC Not Double Error Detect Register </td></tr>
<tr id="row_32_17_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___e_c_c___i_r_q_e_n.html" target="_self">GCR_ECC_IRQEN</a></td><td class="desc">ECC IRQ Enable Register </td></tr>
<tr id="row_32_18_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___e_c_c___e_r_r_a_d.html" target="_self">GCR_ECC_ERRAD</a></td><td class="desc">ECC Error Address Register </td></tr>
<tr id="row_32_19_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html" target="_self">GCR_BTLE_LDOCR</a></td><td class="desc">BTLE LDO Control Register </td></tr>
<tr id="row_32_20_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___b_t_l_e___l_d_o_d_c_r.html" target="_self">GCR_BTLE_LDODCR</a></td><td class="desc">BTLE LDO Delay Register </td></tr>
<tr id="row_32_21_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_c_r___a_p_b___a_s_y_n_c.html" target="_self">GCR_APB_ASYNC</a></td><td class="desc">APB Asynchronous Bridge Select Register </td></tr>
<tr id="row_33_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_33_" class="arrow" onclick="toggleFolder('33_')">&#9658;</span><a class="el" href="group__mcr__registers.html" target="_self">MCR_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the MCR Peripheral Module </td></tr>
<tr id="row_33_0_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___m_c_r___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">MCR Peripheral Register Offsets from the MCR Base Peripheral Address </td></tr>
<tr id="row_33_1_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___m_c_r___e_c_c_e_n.html" target="_self">MCR_ECCEN</a></td><td class="desc">ECC Enable Register </td></tr>
<tr id="row_33_2_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___m_c_r___o_u_t_e_n.html" target="_self">MCR_OUTEN</a></td><td class="desc">GPIOOUT_EN Function Enable Register </td></tr>
<tr id="row_33_3_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___m_c_r___a_i_n_c_o_m_p.html" target="_self">MCR_AINCOMP</a></td><td class="desc">Comparator Power Control Register </td></tr>
<tr id="row_33_4_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___m_c_r___c_t_r_l.html" target="_self">MCR_CTRL</a></td><td class="desc">Misc Power State Control Register </td></tr>
<tr id="row_34_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_34_" class="arrow" onclick="toggleFolder('34_')">&#9658;</span><a class="el" href="group__sdma__registers.html" target="_self">SDMA_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SDMA Peripheral Module </td></tr>
<tr id="row_34_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_m_a___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">SDMA Peripheral Register Offsets from the SDMA Base Peripheral Address </td></tr>
<tr id="row_34_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_m_a___i_n_t___m_u_x___c_t_r_l0.html" target="_self">SDMA_INT_MUX_CTRL0</a></td><td class="desc">Interrupt Mux Control 0 </td></tr>
<tr id="row_34_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_m_a___i_n_t___m_u_x___c_t_r_l1.html" target="_self">SDMA_INT_MUX_CTRL1</a></td><td class="desc">Interrupt Mux Control 1 </td></tr>
<tr id="row_34_3_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_m_a___i_n_t___m_u_x___c_t_r_l2.html" target="_self">SDMA_INT_MUX_CTRL2</a></td><td class="desc">Interrupt Mux Control 2 </td></tr>
<tr id="row_34_4_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_m_a___i_n_t___m_u_x___c_t_r_l3.html" target="_self">SDMA_INT_MUX_CTRL3</a></td><td class="desc">Interrupt Mux Control 3 </td></tr>
<tr id="row_34_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_m_a___i_p___a_d_d_r.html" target="_self">SDMA_IP_ADDR</a></td><td class="desc">Configurable starting IP address for Q30E </td></tr>
<tr id="row_34_6_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_m_a___c_t_r_l.html" target="_self">SDMA_CTRL</a></td><td class="desc">Control Register </td></tr>
<tr id="row_34_7_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_m_a___i_n_t___i_n___c_t_r_l.html" target="_self">SDMA_INT_IN_CTRL</a></td><td class="desc">Interrupt Input From CPU Control Register </td></tr>
<tr id="row_34_8_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_m_a___i_n_t___i_n___f_l_a_g.html" target="_self">SDMA_INT_IN_FLAG</a></td><td class="desc">Interrupt Input From CPU Flag </td></tr>
<tr id="row_34_9_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_m_a___i_n_t___i_n___i_e.html" target="_self">SDMA_INT_IN_IE</a></td><td class="desc">Interrupt Input From CPU Enable </td></tr>
<tr id="row_34_10_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_m_a___i_r_q___f_l_a_g.html" target="_self">SDMA_IRQ_FLAG</a></td><td class="desc">Interrupt Output To CPU Flag </td></tr>
<tr id="row_34_11_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_d_m_a___i_r_q___i_e.html" target="_self">SDMA_IRQ_IE</a></td><td class="desc">Interrupt Output To CPU Control Register </td></tr>
<tr id="row_35_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_35_" class="arrow" onclick="toggleFolder('35_')">&#9658;</span><a class="el" href="group__sir__registers.html" target="_self">SIR_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SIR Peripheral Module </td></tr>
<tr id="row_35_0_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_r___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">SIR Peripheral Register Offsets from the SIR Base Peripheral Address </td></tr>
<tr id="row_35_1_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_r___s_i_s_t_a_t.html" target="_self">SIR_SISTAT</a></td><td class="desc">System Initialization Status Register </td></tr>
<tr id="row_35_2_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_r___e_r_r_a_d_d_r.html" target="_self">SIR_ERRADDR</a></td><td class="desc">Read-only field set by the SIB block if a CRC error occurs during the read of the OTP memory. Contains the failing address in OTP memory (when CRCERR equals 1) </td></tr>
<tr id="row_35_3_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_r___f_s_t_a_t.html" target="_self">SIR_FSTAT</a></td><td class="desc">Funcstat register </td></tr>
<tr id="row_35_4_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_r___s_f_s_t_a_t.html" target="_self">SIR_SFSTAT</a></td><td class="desc">Secfuncstat register </td></tr>
<tr id="row_36_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_36_" class="arrow" onclick="toggleFolder('36_')">&#9658;</span><a class="el" href="group__simo__registers.html" target="_self">SIMO_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SIMO Peripheral Module </td></tr>
<tr id="row_36_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">SIMO Peripheral Register Offsets from the SIMO Base Peripheral Address </td></tr>
<tr id="row_36_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___v_r_e_g_o___a.html" target="_self">SIMO_VREGO_A</a></td><td class="desc">Buck Voltage Regulator A Control Register </td></tr>
<tr id="row_36_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___v_r_e_g_o___b.html" target="_self">SIMO_VREGO_B</a></td><td class="desc">Buck Voltage Regulator B Control Register </td></tr>
<tr id="row_36_3_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___v_r_e_g_o___c.html" target="_self">SIMO_VREGO_C</a></td><td class="desc">Buck Voltage Regulator C Control Register </td></tr>
<tr id="row_36_4_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___v_r_e_g_o___d.html" target="_self">SIMO_VREGO_D</a></td><td class="desc">Buck Voltage Regulator D Control Register </td></tr>
<tr id="row_36_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___i_p_k_a.html" target="_self">SIMO_IPKA</a></td><td class="desc">High Side FET Peak Current VREGO_A/VREGO_B Register </td></tr>
<tr id="row_36_6_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___i_p_k_b.html" target="_self">SIMO_IPKB</a></td><td class="desc">High Side FET Peak Current VREGO_C/VREGO_D Register </td></tr>
<tr id="row_36_7_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___m_a_x_t_o_n.html" target="_self">SIMO_MAXTON</a></td><td class="desc">Maximum High Side FET Time On Register </td></tr>
<tr id="row_36_8_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___i_l_o_a_d___a.html" target="_self">SIMO_ILOAD_A</a></td><td class="desc">Buck Cycle Count VREGO_A Register </td></tr>
<tr id="row_36_9_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___i_l_o_a_d___b.html" target="_self">SIMO_ILOAD_B</a></td><td class="desc">Buck Cycle Count VREGO_B Register </td></tr>
<tr id="row_36_10_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___i_l_o_a_d___c.html" target="_self">SIMO_ILOAD_C</a></td><td class="desc">Buck Cycle Count VREGO_C Register </td></tr>
<tr id="row_36_11_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___i_l_o_a_d___d.html" target="_self">SIMO_ILOAD_D</a></td><td class="desc">Buck Cycle Count VREGO_D Register </td></tr>
<tr id="row_36_12_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___b_u_c_k___a_l_e_r_t___t_h_r___a.html" target="_self">SIMO_BUCK_ALERT_THR_A</a></td><td class="desc">Buck Cycle Count Alert VERGO_A Register </td></tr>
<tr id="row_36_13_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___b_u_c_k___a_l_e_r_t___t_h_r___b.html" target="_self">SIMO_BUCK_ALERT_THR_B</a></td><td class="desc">Buck Cycle Count Alert VERGO_B Register </td></tr>
<tr id="row_36_14_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___b_u_c_k___a_l_e_r_t___t_h_r___c.html" target="_self">SIMO_BUCK_ALERT_THR_C</a></td><td class="desc">Buck Cycle Count Alert VERGO_C Register </td></tr>
<tr id="row_36_15_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___b_u_c_k___a_l_e_r_t___t_h_r___d.html" target="_self">SIMO_BUCK_ALERT_THR_D</a></td><td class="desc">Buck Cycle Count Alert VERGO_D Register </td></tr>
<tr id="row_36_16_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___b_u_c_k___o_u_t___r_e_a_d_y.html" target="_self">SIMO_BUCK_OUT_READY</a></td><td class="desc">Buck Regulator Output Ready Register </td></tr>
<tr id="row_36_17_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___z_e_r_o___c_r_o_s_s___c_a_l___a.html" target="_self">SIMO_ZERO_CROSS_CAL_A</a></td><td class="desc">Zero Cross Calibration VERGO_A Register </td></tr>
<tr id="row_36_18_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___z_e_r_o___c_r_o_s_s___c_a_l___b.html" target="_self">SIMO_ZERO_CROSS_CAL_B</a></td><td class="desc">Zero Cross Calibration VERGO_B Register </td></tr>
<tr id="row_36_19_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___z_e_r_o___c_r_o_s_s___c_a_l___c.html" target="_self">SIMO_ZERO_CROSS_CAL_C</a></td><td class="desc">Zero Cross Calibration VERGO_C Register </td></tr>
<tr id="row_36_20_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_i_m_o___z_e_r_o___c_r_o_s_s___c_a_l___d.html" target="_self">SIMO_ZERO_CROSS_CAL_D</a></td><td class="desc">Zero Cross Calibration VERGO_D Register </td></tr>
<tr id="row_37_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_37_" class="arrow" onclick="toggleFolder('37_')">&#9658;</span><a class="el" href="group__smon__registers.html" target="_self">SMON_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the SMON Peripheral Module </td></tr>
<tr id="row_37_0_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_m_o_n___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">SMON Peripheral Register Offsets from the SMON Base Peripheral Address </td></tr>
<tr id="row_37_1_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_m_o_n___e_x_t_s_c_n.html" target="_self">SMON_EXTSCN</a></td><td class="desc">External Sensor Control Register </td></tr>
<tr id="row_37_2_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_m_o_n___i_n_t_s_c_n.html" target="_self">SMON_INTSCN</a></td><td class="desc">Internal Sensor Control Register </td></tr>
<tr id="row_37_3_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_m_o_n___s_e_c_a_l_m.html" target="_self">SMON_SECALM</a></td><td class="desc">Security Alarm Register </td></tr>
<tr id="row_37_4_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_m_o_n___s_e_c_d_i_a_g.html" target="_self">SMON_SECDIAG</a></td><td class="desc">Security Diagnostic Register </td></tr>
<tr id="row_37_5_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_m_o_n___d_l_r_t_c.html" target="_self">SMON_DLRTC</a></td><td class="desc">DRS Log RTC Value. This register contains the 32 bit value in the RTC second register when the last DRS event occurred </td></tr>
<tr id="row_37_6_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_m_o_n___s_e_c_s_t.html" target="_self">SMON_SECST</a></td><td class="desc">Security Monitor Status Register </td></tr>
<tr id="row_38_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_38_" class="arrow" onclick="toggleFolder('38_')">&#9658;</span><a class="el" href="group__usbhs__registers.html" target="_self">USBHS_Registers</a></td><td class="desc">Registers, Bit Masks and Bit Positions for the USBHS Peripheral Module </td></tr>
<tr id="row_38_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___register___offsets.html" target="_self">Register Offsets</a></td><td class="desc">USBHS Peripheral Register Offsets from the USBHS Base Peripheral Address </td></tr>
<tr id="row_38_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_a_d_d_r.html" target="_self">USBHS_FADDR</a></td><td class="desc">Function address register </td></tr>
<tr id="row_38_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___p_o_w_e_r.html" target="_self">USBHS_POWER</a></td><td class="desc">Power management register </td></tr>
<tr id="row_38_3_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___i_n_t_r_i_n.html" target="_self">USBHS_INTRIN</a></td><td class="desc">Interrupt register for EP0 and IN EP1-15 </td></tr>
<tr id="row_38_4_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___i_n_t_r_o_u_t.html" target="_self">USBHS_INTROUT</a></td><td class="desc">Interrupt register for OUT EP 1-15 </td></tr>
<tr id="row_38_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___i_n_t_r_i_n_e_n.html" target="_self">USBHS_INTRINEN</a></td><td class="desc">Interrupt enable for EP 0 and IN EP 1-15 </td></tr>
<tr id="row_38_6_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___i_n_t_r_o_u_t_e_n.html" target="_self">USBHS_INTROUTEN</a></td><td class="desc">Interrupt enable for OUT EP 1-15 </td></tr>
<tr id="row_38_7_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___i_n_t_r_u_s_b.html" target="_self">USBHS_INTRUSB</a></td><td class="desc">Interrupt register for common USB interrupts </td></tr>
<tr id="row_38_8_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___i_n_t_r_u_s_b_e_n.html" target="_self">USBHS_INTRUSBEN</a></td><td class="desc">Interrupt enable for common USB interrupts </td></tr>
<tr id="row_38_9_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_r_a_m_e.html" target="_self">USBHS_FRAME</a></td><td class="desc">Frame number </td></tr>
<tr id="row_38_10_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___i_n_d_e_x.html" target="_self">USBHS_INDEX</a></td><td class="desc">Index for banked registers </td></tr>
<tr id="row_38_11_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___t_e_s_t_m_o_d_e.html" target="_self">USBHS_TESTMODE</a></td><td class="desc">USB 2.0 test mode enable register </td></tr>
<tr id="row_38_12_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___i_n_m_a_x_p.html" target="_self">USBHS_INMAXP</a></td><td class="desc">Maximum packet size for INx endpoint (x == INDEX) </td></tr>
<tr id="row_38_13_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___c_s_r0.html" target="_self">USBHS_CSR0</a></td><td class="desc">Control status register for EP 0 (when INDEX == 0) </td></tr>
<tr id="row_38_14_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___i_n_c_s_r_l.html" target="_self">USBHS_INCSRL</a></td><td class="desc">Control status lower register for INx endpoint (x == INDEX) </td></tr>
<tr id="row_38_15_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___i_n_c_s_r_u.html" target="_self">USBHS_INCSRU</a></td><td class="desc">Control status upper register for INx endpoint (x == INDEX) </td></tr>
<tr id="row_38_16_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___o_u_t_m_a_x_p.html" target="_self">USBHS_OUTMAXP</a></td><td class="desc">Maximum packet size for OUTx endpoint (x == INDEX) </td></tr>
<tr id="row_38_17_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___o_u_t_c_s_r_l.html" target="_self">USBHS_OUTCSRL</a></td><td class="desc">Control status lower register for OUTx endpoint (x == INDEX) </td></tr>
<tr id="row_38_18_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___o_u_t_c_s_r_u.html" target="_self">USBHS_OUTCSRU</a></td><td class="desc">Control status upper register for OUTx endpoint (x == INDEX) </td></tr>
<tr id="row_38_19_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___c_o_u_n_t0.html" target="_self">USBHS_COUNT0</a></td><td class="desc">Number of received bytes in EP 0 FIFO (INDEX == 0) </td></tr>
<tr id="row_38_20_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___o_u_t_c_o_u_n_t.html" target="_self">USBHS_OUTCOUNT</a></td><td class="desc">Number of received bytes in OUT EPx FIFO (x == INDEX) </td></tr>
<tr id="row_38_21_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_i_f_o0.html" target="_self">USBHS_FIFO0</a></td><td class="desc">Read for OUT data FIFO, write for IN data FIFO </td></tr>
<tr id="row_38_22_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_i_f_o1.html" target="_self">USBHS_FIFO1</a></td><td class="desc">Read for OUT data FIFO, write for IN data FIFO </td></tr>
<tr id="row_38_23_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_i_f_o2.html" target="_self">USBHS_FIFO2</a></td><td class="desc">Read for OUT data FIFO, write for IN data FIFO </td></tr>
<tr id="row_38_24_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_i_f_o3.html" target="_self">USBHS_FIFO3</a></td><td class="desc">Read for OUT data FIFO, write for IN data FIFO </td></tr>
<tr id="row_38_25_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_i_f_o4.html" target="_self">USBHS_FIFO4</a></td><td class="desc">Read for OUT data FIFO, write for IN data FIFO </td></tr>
<tr id="row_38_26_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_i_f_o5.html" target="_self">USBHS_FIFO5</a></td><td class="desc">Read for OUT data FIFO, write for IN data FIFO </td></tr>
<tr id="row_38_27_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_i_f_o6.html" target="_self">USBHS_FIFO6</a></td><td class="desc">Read for OUT data FIFO, write for IN data FIFO </td></tr>
<tr id="row_38_28_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_i_f_o7.html" target="_self">USBHS_FIFO7</a></td><td class="desc">Read for OUT data FIFO, write for IN data FIFO </td></tr>
<tr id="row_38_29_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_i_f_o8.html" target="_self">USBHS_FIFO8</a></td><td class="desc">Read for OUT data FIFO, write for IN data FIFO </td></tr>
<tr id="row_38_30_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_i_f_o9.html" target="_self">USBHS_FIFO9</a></td><td class="desc">Read for OUT data FIFO, write for IN data FIFO </td></tr>
<tr id="row_38_31_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_i_f_o10.html" target="_self">USBHS_FIFO10</a></td><td class="desc">Read for OUT data FIFO, write for IN data FIFO </td></tr>
<tr id="row_38_32_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_i_f_o11.html" target="_self">USBHS_FIFO11</a></td><td class="desc">Read for OUT data FIFO, write for IN data FIFO </td></tr>
<tr id="row_38_33_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_i_f_o12.html" target="_self">USBHS_FIFO12</a></td><td class="desc">Read for OUT data FIFO, write for IN data FIFO </td></tr>
<tr id="row_38_34_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_i_f_o13.html" target="_self">USBHS_FIFO13</a></td><td class="desc">Read for OUT data FIFO, write for IN data FIFO </td></tr>
<tr id="row_38_35_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_i_f_o14.html" target="_self">USBHS_FIFO14</a></td><td class="desc">Read for OUT data FIFO, write for IN data FIFO </td></tr>
<tr id="row_38_36_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___f_i_f_o15.html" target="_self">USBHS_FIFO15</a></td><td class="desc">Read for OUT data FIFO, write for IN data FIFO </td></tr>
<tr id="row_38_37_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___h_w_v_e_r_s.html" target="_self">USBHS_HWVERS</a></td><td class="desc">HWVERS </td></tr>
<tr id="row_38_38_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___e_p_i_n_f_o.html" target="_self">USBHS_EPINFO</a></td><td class="desc">Endpoint hardware information </td></tr>
<tr id="row_38_39_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___r_a_m_i_n_f_o.html" target="_self">USBHS_RAMINFO</a></td><td class="desc">RAM width and DMA hardware information </td></tr>
<tr id="row_38_40_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___s_o_f_t_r_e_s_e_t.html" target="_self">USBHS_SOFTRESET</a></td><td class="desc">Software reset register </td></tr>
<tr id="row_38_41_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___e_a_r_l_y_d_m_a.html" target="_self">USBHS_EARLYDMA</a></td><td class="desc">DMA timing control register </td></tr>
<tr id="row_38_42_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___c_t_u_c_h.html" target="_self">USBHS_CTUCH</a></td><td class="desc">Chirp timeout timer setting </td></tr>
<tr id="row_38_43_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___c_t_h_s_r_t_n.html" target="_self">USBHS_CTHSRTN</a></td><td class="desc">Sets delay between HS resume to UTM normal operating mode </td></tr>
<tr id="row_38_44_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___m_x_m___i_n_t.html" target="_self">USBHS_MXM_INT</a></td><td class="desc">USB Added Maxim Interrupt Flag Register </td></tr>
<tr id="row_38_45_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___m_x_m___i_n_t___e_n.html" target="_self">USBHS_MXM_INT_EN</a></td><td class="desc">USB Added Maxim Interrupt Enable Register </td></tr>
<tr id="row_38_46_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___m_x_m___s_u_s_p_e_n_d.html" target="_self">USBHS_MXM_SUSPEND</a></td><td class="desc">USB Added Maxim Suspend Register </td></tr>
<tr id="row_38_47_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b_h_s___m_x_m___r_e_g___a4.html" target="_self">USBHS_MXM_REG_A4</a></td><td class="desc">USB Added Maxim Power Status Register </td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Dec 4 2020 11:49:26 for MAX32665 Peripheral Driver API by <a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
