INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab21_Task1/Lab21_Task1.srcs/sources_1/new/Nested_Loop_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Nested_Loop_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab21_Task1/Lab21_Task1.srcs/sim_1/new/Nested_Loop_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Nested_Loop_Sim
