# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Ejercicio_5.6.3.srcs/sources_1/new/And3.vhd" \
"../../../../Ejercicio_5.6.3.srcs/sources_1/new/ArquitecturaPrincipal.vhd" \
"../../../../Ejercicio_5.6.3.srcs/sources_1/new/Inv1.vhd" \
"../../../../Ejercicio_5.6.3.srcs/sources_1/new/Or3.vhd" \
"../../../../Ejercicio_5.6.3.srcs/sim_1/new/TB.vhd" \

# Do not sort compile order
nosort
