// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pyrbuild_top,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.380000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=4,HLS_SYN_FF=297,HLS_SYN_LUT=302}" *)

module pyrbuild_top (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fftIn_V_M_real_V_TDATA,
        fftIn_V_M_real_V_TVALID,
        fftIn_V_M_real_V_TREADY,
        fftIn_V_M_imag_V_TDATA,
        fftIn_V_M_imag_V_TVALID,
        fftIn_V_M_imag_V_TREADY,
        pyrFilOut_V_M_real_V_TDATA,
        pyrFilOut_V_M_real_V_TVALID,
        pyrFilOut_V_M_real_V_TREADY,
        pyrFilOut_V_M_imag_V_TDATA,
        pyrFilOut_V_M_imag_V_TVALID,
        pyrFilOut_V_M_imag_V_TREADY,
        width,
        height,
        nL
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 4'b10;
parameter    ap_ST_st6_fsm_2 = 4'b100;
parameter    ap_ST_pp1_stg0_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv12_200 = 12'b1000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv10_200 = 10'b1000000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] fftIn_V_M_real_V_TDATA;
input   fftIn_V_M_real_V_TVALID;
output   fftIn_V_M_real_V_TREADY;
input  [15:0] fftIn_V_M_imag_V_TDATA;
input   fftIn_V_M_imag_V_TVALID;
output   fftIn_V_M_imag_V_TREADY;
output  [15:0] pyrFilOut_V_M_real_V_TDATA;
output   pyrFilOut_V_M_real_V_TVALID;
input   pyrFilOut_V_M_real_V_TREADY;
output  [15:0] pyrFilOut_V_M_imag_V_TDATA;
output   pyrFilOut_V_M_imag_V_TVALID;
input   pyrFilOut_V_M_imag_V_TREADY;
input  [31:0] width;
input  [31:0] height;
input  [31:0] nL;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fftIn_V_M_real_V_TREADY;
reg fftIn_V_M_imag_V_TREADY;
reg[15:0] pyrFilOut_V_M_real_V_TDATA;
reg pyrFilOut_V_M_real_V_TVALID;
reg[15:0] pyrFilOut_V_M_imag_V_TDATA;
reg pyrFilOut_V_M_imag_V_TVALID;
reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm = 4'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_22;
reg   [10:0] consFilters_V_address0;
reg    consFilters_V_ce0;
wire   [14:0] consFilters_V_q0;
reg   [9:0] coefIdx_reg_172;
reg   [11:0] coefIdx_2_reg_206;
reg   [9:0] idx_reg_216;
reg   [14:0] reg_227;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_63;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [0:0] exitcond1_fu_231_p2;
reg    ap_sig_bdd_73;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [0:0] exitcond1_reg_528;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_528_pp0_it2;
reg    ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_3;
reg    ap_sig_bdd_98;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_reg_ppiten_pp1_it2 = 1'b0;
reg   [0:0] exitcond2_reg_601;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_601_pp1_it2;
reg    ap_reg_ppiten_pp1_it3 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_528_pp0_it1;
wire   [9:0] i_fu_237_p2;
reg   [15:0] tmp_M_real_V_2_reg_537;
reg  signed [15:0] ap_reg_ppstg_tmp_M_real_V_2_reg_537_pp0_it1;
reg   [15:0] tmp_M_imag_V_2_reg_542;
reg  signed [15:0] ap_reg_ppstg_tmp_M_imag_V_2_reg_542_pp0_it1;
reg   [15:0] p_Val2_1_reg_552;
reg   [0:0] tmp_5_reg_557;
reg   [15:0] p_Val2_4_reg_562;
reg   [0:0] tmp_10_reg_567;
wire   [0:0] exitcond_fu_320_p2;
reg    ap_sig_cseq_ST_st6_fsm_2;
reg    ap_sig_bdd_154;
wire   [2:0] l_1_fu_326_p2;
reg   [2:0] l_1_reg_576;
wire   [9:0] tmp_fu_356_p1;
reg   [9:0] tmp_reg_581;
wire   [11:0] coefIdx_3_fu_360_p2;
reg   [11:0] coefIdx_3_reg_586;
wire   [9:0] tmp_8_cast_fu_372_p1;
reg   [9:0] tmp_8_cast_reg_591;
wire   [9:0] tmp_6_fu_380_p2;
reg   [9:0] tmp_6_reg_596;
wire   [0:0] exitcond2_fu_390_p2;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_601_pp1_it1;
wire   [9:0] i_1_fu_395_p2;
wire   [11:0] coefIdx_4_fu_430_p2;
wire   [15:0] fftTmp_M_real_V_q0;
reg  signed [15:0] val_M_real_V_reg_630;
wire   [15:0] fftTmp_M_imag_V_q0;
reg  signed [15:0] val_M_imag_V_reg_635;
reg   [15:0] p_Val2_7_reg_640;
reg   [0:0] tmp_13_reg_645;
reg   [15:0] p_Val2_10_reg_650;
reg   [0:0] tmp_14_reg_655;
reg   [9:0] fftTmp_M_real_V_address0;
reg    fftTmp_M_real_V_ce0;
reg    fftTmp_M_real_V_we0;
wire   [15:0] fftTmp_M_real_V_d0;
reg   [9:0] fftTmp_M_imag_V_address0;
reg    fftTmp_M_imag_V_ce0;
reg    fftTmp_M_imag_V_we0;
wire   [15:0] fftTmp_M_imag_V_d0;
reg   [11:0] coefIdx_1_reg_183;
reg   [11:0] ap_reg_phibuf_coefIdx_1_reg_183;
reg   [3:0] ap_NS_fsm;
reg    ap_sig_nseq_ST_st6_fsm_2;
reg    ap_sig_bdd_241;
reg   [2:0] l_reg_195;
wire   [63:0] tmp_4_fu_253_p1;
wire   [63:0] tmp_9_fu_419_p1;
wire   [63:0] tmp_3_fu_425_p1;
wire   [15:0] p_Val2_12_fu_305_p2;
wire   [15:0] p_Val2_14_fu_481_p2;
wire   [15:0] p_Val2_13_fu_314_p2;
wire   [15:0] p_Val2_15_fu_490_p2;
reg    ap_reg_ioackin_pyrFilOut_V_M_real_V_TREADY = 1'b0;
reg    ap_reg_ioackin_pyrFilOut_V_M_imag_V_TREADY = 1'b0;
wire  signed [30:0] p_Val2_s_fu_496_p2;
wire  signed [30:0] p_Val2_3_fu_520_p2;
wire   [15:0] tmp_2_i_fu_302_p1;
wire   [15:0] tmp_9_i_fu_311_p1;
wire   [9:0] l_cast3_fu_332_p1;
wire   [9:0] nlimit_fu_336_p2;
wire   [8:0] tmp_2_fu_346_p4;
wire   [11:0] nlimit_cast2_fu_342_p1;
wire   [8:0] tmp_8_fu_366_p2;
wire   [9:0] tmp_11_fu_376_p1;
wire   [9:0] tmp_12_fu_386_p1;
wire   [0:0] tmp_7_fu_401_p2;
wire   [9:0] idx_1_fu_406_p2;
wire   [9:0] i1_0_s_fu_411_p3;
wire  signed [30:0] p_Val2_6_fu_512_p2;
wire  signed [30:0] p_Val2_9_fu_504_p2;
wire   [15:0] tmp_2_i1_fu_478_p1;
wire   [15:0] tmp_9_i1_fu_487_p1;
wire   [14:0] p_Val2_s_fu_496_p0;
wire   [30:0] OP2_V_cast_fu_263_p1;
wire   [14:0] p_Val2_9_fu_504_p0;
wire   [30:0] OP2_V_1_cast_fu_439_p1;
wire   [14:0] p_Val2_6_fu_512_p0;
wire   [14:0] p_Val2_3_fu_520_p0;


pyrbuild_top_consFilters_V #(
    .DataWidth( 15 ),
    .AddressRange( 1520 ),
    .AddressWidth( 11 ))
consFilters_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( consFilters_V_address0 ),
    .ce0( consFilters_V_ce0 ),
    .q0( consFilters_V_q0 )
);

pyrbuild_top_fftTmp_M_real_V #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
fftTmp_M_real_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( fftTmp_M_real_V_address0 ),
    .ce0( fftTmp_M_real_V_ce0 ),
    .we0( fftTmp_M_real_V_we0 ),
    .d0( fftTmp_M_real_V_d0 ),
    .q0( fftTmp_M_real_V_q0 )
);

pyrbuild_top_fftTmp_M_real_V #(
    .DataWidth( 16 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
fftTmp_M_imag_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( fftTmp_M_imag_V_address0 ),
    .ce0( fftTmp_M_imag_V_ce0 ),
    .we0( fftTmp_M_imag_V_we0 ),
    .d0( fftTmp_M_imag_V_d0 ),
    .q0( fftTmp_M_imag_V_q0 )
);

pyrbuild_top_mul_mul_15ns_16s_31_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
pyrbuild_top_mul_mul_15ns_16s_31_1_U0(
    .din0( p_Val2_s_fu_496_p0 ),
    .din1( ap_reg_ppstg_tmp_M_real_V_2_reg_537_pp0_it1 ),
    .dout( p_Val2_s_fu_496_p2 )
);

pyrbuild_top_mul_mul_15ns_16s_31_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
pyrbuild_top_mul_mul_15ns_16s_31_1_U1(
    .din0( p_Val2_9_fu_504_p0 ),
    .din1( val_M_imag_V_reg_635 ),
    .dout( p_Val2_9_fu_504_p2 )
);

pyrbuild_top_mul_mul_15ns_16s_31_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
pyrbuild_top_mul_mul_15ns_16s_31_1_U2(
    .din0( p_Val2_6_fu_512_p0 ),
    .din1( val_M_real_V_reg_630 ),
    .dout( p_Val2_6_fu_512_p2 )
);

pyrbuild_top_mul_mul_15ns_16s_31_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
pyrbuild_top_mul_mul_15ns_16s_31_1_U3(
    .din0( p_Val2_3_fu_520_p0 ),
    .din1( ap_reg_ppstg_tmp_M_imag_V_2_reg_542_pp0_it1 ),
    .dout( p_Val2_3_fu_520_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_pyrFilOut_V_M_imag_V_TREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_pyrFilOut_V_M_imag_V_TREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3))))) begin
            ap_reg_ioackin_pyrFilOut_V_M_imag_V_TREADY <= ap_const_logic_0;
        end else if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == pyrFilOut_V_M_imag_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_logic_1 == pyrFilOut_V_M_imag_V_TREADY)))) begin
            ap_reg_ioackin_pyrFilOut_V_M_imag_V_TREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_pyrFilOut_V_M_real_V_TREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_pyrFilOut_V_M_real_V_TREADY <= ap_const_logic_0;
    end else begin
        if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3))))) begin
            ap_reg_ioackin_pyrFilOut_V_M_real_V_TREADY <= ap_const_logic_0;
        end else if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_1 == pyrFilOut_V_M_real_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_logic_1 == pyrFilOut_V_M_real_V_TREADY)))) begin
            ap_reg_ioackin_pyrFilOut_V_M_real_V_TREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(exitcond1_fu_231_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond1_fu_231_p2 == ap_const_lv1_0) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(exitcond1_fu_231_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)) & ~(ap_const_lv1_0 == exitcond2_fu_390_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_2) & (ap_const_lv1_0 == exitcond_fu_320_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)) & (ap_const_lv1_0 == exitcond2_fu_390_p2))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_2) & (ap_const_lv1_0 == exitcond_fu_320_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)) & ~(ap_const_lv1_0 == exitcond2_fu_390_p2)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3))) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp1_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp1_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3))) begin
            ap_reg_ppiten_pp1_it3 <= ap_reg_ppiten_pp1_it2;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_2) & (ap_const_lv1_0 == exitcond_fu_320_p2))) begin
            ap_reg_ppiten_pp1_it3 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)) & ~(ap_const_lv1_0 == exitcond2_fu_390_p2) & (ap_const_logic_1 == ap_sig_nseq_ST_st6_fsm_2))) begin
        coefIdx_1_reg_183 <= coefIdx_3_reg_586;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_logic_1 == ap_sig_nseq_ST_st6_fsm_2))) begin
        coefIdx_1_reg_183 <= ap_reg_phibuf_coefIdx_1_reg_183;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(exitcond1_fu_231_p2 == ap_const_lv1_0))) begin
        coefIdx_1_reg_183 <= ap_const_lv12_200;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)) & (ap_const_lv1_0 == exitcond2_fu_390_p2))) begin
        coefIdx_2_reg_206 <= coefIdx_4_fu_430_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_2) & (ap_const_lv1_0 == exitcond_fu_320_p2))) begin
        coefIdx_2_reg_206 <= coefIdx_1_reg_183;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        coefIdx_reg_172 <= ap_const_lv10_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond1_fu_231_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        coefIdx_reg_172 <= i_fu_237_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)) & (ap_const_lv1_0 == exitcond2_fu_390_p2))) begin
        idx_reg_216 <= i_1_fu_395_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_2) & (ap_const_lv1_0 == exitcond_fu_320_p2))) begin
        idx_reg_216 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)) & ~(ap_const_lv1_0 == exitcond2_fu_390_p2))) begin
        l_reg_195 <= l_1_reg_576;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(exitcond1_fu_231_p2 == ap_const_lv1_0))) begin
        l_reg_195 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)) & ~(ap_const_lv1_0 == exitcond2_fu_390_p2))) begin
        ap_reg_phibuf_coefIdx_1_reg_183 <= coefIdx_3_reg_586;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_reg_ppstg_exitcond1_reg_528_pp0_it1 <= exitcond1_reg_528;
        ap_reg_ppstg_tmp_M_imag_V_2_reg_542_pp0_it1 <= tmp_M_imag_V_2_reg_542;
        ap_reg_ppstg_tmp_M_real_V_2_reg_537_pp0_it1 <= tmp_M_real_V_2_reg_537;
        exitcond1_reg_528 <= exitcond1_fu_231_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
        ap_reg_ppstg_exitcond1_reg_528_pp0_it2 <= ap_reg_ppstg_exitcond1_reg_528_pp0_it1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)))) begin
        ap_reg_ppstg_exitcond2_reg_601_pp1_it1 <= exitcond2_reg_601;
        exitcond2_reg_601 <= exitcond2_fu_390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3))) begin
        ap_reg_ppstg_exitcond2_reg_601_pp1_it2 <= ap_reg_ppstg_exitcond2_reg_601_pp1_it1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_2) & (ap_const_lv1_0 == exitcond_fu_320_p2))) begin
        coefIdx_3_reg_586 <= coefIdx_3_fu_360_p2;
        tmp_6_reg_596 <= tmp_6_fu_380_p2;
        tmp_8_cast_reg_591[8 : 0] <= tmp_8_cast_fu_372_p1[8 : 0];
        tmp_reg_581[8 : 0] <= tmp_fu_356_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_2)) begin
        l_1_reg_576 <= l_1_fu_326_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it1))) begin
        p_Val2_10_reg_650 <= {{p_Val2_9_fu_504_p2[ap_const_lv32_1D : ap_const_lv32_E]}};
        p_Val2_7_reg_640 <= {{p_Val2_6_fu_512_p2[ap_const_lv32_1D : ap_const_lv32_E]}};
        tmp_13_reg_645 <= p_Val2_6_fu_512_p2[ap_const_lv32_D];
        tmp_14_reg_655 <= p_Val2_9_fu_504_p2[ap_const_lv32_D];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it1))) begin
        p_Val2_1_reg_552 <= {{p_Val2_s_fu_496_p2[ap_const_lv32_1D : ap_const_lv32_E]}};
        p_Val2_4_reg_562 <= {{p_Val2_3_fu_520_p2[ap_const_lv32_1D : ap_const_lv32_E]}};
        tmp_10_reg_567 <= p_Val2_3_fu_520_p2[ap_const_lv32_D];
        tmp_5_reg_557 <= p_Val2_s_fu_496_p2[ap_const_lv32_D];
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == exitcond1_reg_528)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)) & (ap_const_lv1_0 == exitcond2_reg_601)))) begin
        reg_227 <= consFilters_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond1_fu_231_p2 == ap_const_lv1_0) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tmp_M_imag_V_2_reg_542 <= fftIn_V_M_imag_V_TDATA;
        tmp_M_real_V_2_reg_537 <= fftIn_V_M_real_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)) & (ap_const_lv1_0 == exitcond2_reg_601))) begin
        val_M_imag_V_reg_635 <= fftTmp_M_imag_V_q0;
        val_M_real_V_reg_630 <= fftTmp_M_real_V_q0;
    end
end

always @ (exitcond_fu_320_p2 or ap_sig_cseq_ST_st6_fsm_2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_2) & ~(ap_const_lv1_0 == exitcond_fu_320_p2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (exitcond_fu_320_p2 or ap_sig_cseq_ST_st6_fsm_2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_2) & ~(ap_const_lv1_0 == exitcond_fu_320_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_63) begin
    if (ap_sig_bdd_63) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_98) begin
    if (ap_sig_bdd_98) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_22) begin
    if (ap_sig_bdd_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_154) begin
    if (ap_sig_bdd_154) begin
        ap_sig_cseq_ST_st6_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_2 = ap_const_logic_0;
    end
end

always @ (pyrFilOut_V_M_real_V_TREADY or ap_reg_ioackin_pyrFilOut_V_M_real_V_TREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_pyrFilOut_V_M_real_V_TREADY)) begin
        ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY = pyrFilOut_V_M_real_V_TREADY;
    end else begin
        ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY = ap_const_logic_1;
    end
end

always @ (ap_sig_bdd_241) begin
    if (ap_sig_bdd_241) begin
        ap_sig_nseq_ST_st6_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_nseq_ST_st6_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp1_stg0_fsm_3 or ap_reg_ppiten_pp1_it0 or tmp_4_fu_253_p1 or tmp_3_fu_425_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        consFilters_V_address0 = tmp_3_fu_425_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        consFilters_V_address0 = tmp_4_fu_253_p1;
    end else begin
        consFilters_V_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_73 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_exitcond1_reg_528_pp0_it2 or ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY or ap_reg_ppiten_pp0_it3 or ap_sig_cseq_ST_pp1_stg0_fsm_3 or ap_reg_ppiten_pp1_it0 or ap_reg_ppstg_exitcond2_reg_601_pp1_it2 or ap_reg_ppiten_pp1_it3) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3))))) begin
        consFilters_V_ce0 = ap_const_logic_1;
    end else begin
        consFilters_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or exitcond1_fu_231_p2 or ap_sig_bdd_73 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_exitcond1_reg_528_pp0_it2 or ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY or ap_reg_ppiten_pp0_it3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond1_fu_231_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        fftIn_V_M_imag_V_TREADY = ap_const_logic_1;
    end else begin
        fftIn_V_M_imag_V_TREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or exitcond1_fu_231_p2 or ap_sig_bdd_73 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_exitcond1_reg_528_pp0_it2 or ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY or ap_reg_ppiten_pp0_it3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond1_fu_231_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        fftIn_V_M_real_V_TREADY = ap_const_logic_1;
    end else begin
        fftIn_V_M_real_V_TREADY = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp1_stg0_fsm_3 or ap_reg_ppiten_pp1_it0 or tmp_4_fu_253_p1 or tmp_9_fu_419_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        fftTmp_M_imag_V_address0 = tmp_4_fu_253_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        fftTmp_M_imag_V_address0 = tmp_9_fu_419_p1;
    end else begin
        fftTmp_M_imag_V_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_73 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_exitcond1_reg_528_pp0_it2 or ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY or ap_reg_ppiten_pp0_it3 or ap_sig_cseq_ST_pp1_stg0_fsm_3 or ap_reg_ppiten_pp1_it0 or ap_reg_ppstg_exitcond2_reg_601_pp1_it2 or ap_reg_ppiten_pp1_it3) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3))))) begin
        fftTmp_M_imag_V_ce0 = ap_const_logic_1;
    end else begin
        fftTmp_M_imag_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or exitcond1_fu_231_p2 or ap_sig_bdd_73 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_exitcond1_reg_528_pp0_it2 or ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY or ap_reg_ppiten_pp0_it3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond1_fu_231_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        fftTmp_M_imag_V_we0 = ap_const_logic_1;
    end else begin
        fftTmp_M_imag_V_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp1_stg0_fsm_3 or ap_reg_ppiten_pp1_it0 or tmp_4_fu_253_p1 or tmp_9_fu_419_p1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        fftTmp_M_real_V_address0 = tmp_4_fu_253_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        fftTmp_M_real_V_address0 = tmp_9_fu_419_p1;
    end else begin
        fftTmp_M_real_V_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_73 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_exitcond1_reg_528_pp0_it2 or ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY or ap_reg_ppiten_pp0_it3 or ap_sig_cseq_ST_pp1_stg0_fsm_3 or ap_reg_ppiten_pp1_it0 or ap_reg_ppstg_exitcond2_reg_601_pp1_it2 or ap_reg_ppiten_pp1_it3) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3))))) begin
        fftTmp_M_real_V_ce0 = ap_const_logic_1;
    end else begin
        fftTmp_M_real_V_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or exitcond1_fu_231_p2 or ap_sig_bdd_73 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_exitcond1_reg_528_pp0_it2 or ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY or ap_reg_ppiten_pp0_it3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond1_fu_231_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        fftTmp_M_real_V_we0 = ap_const_logic_1;
    end else begin
        fftTmp_M_real_V_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_73 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_exitcond1_reg_528_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_exitcond2_reg_601_pp1_it2 or ap_reg_ppiten_pp1_it3 or p_Val2_13_fu_314_p2 or p_Val2_15_fu_490_p2) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3))) begin
        pyrFilOut_V_M_imag_V_TDATA = p_Val2_15_fu_490_p2;
    end else if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        pyrFilOut_V_M_imag_V_TDATA = p_Val2_13_fu_314_p2;
    end else begin
        pyrFilOut_V_M_imag_V_TDATA = 'bx;
    end
end

always @ (ap_sig_bdd_73 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_exitcond1_reg_528_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_exitcond2_reg_601_pp1_it2 or ap_reg_ppiten_pp1_it3 or ap_reg_ioackin_pyrFilOut_V_M_imag_V_TREADY) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_0 == ap_reg_ioackin_pyrFilOut_V_M_imag_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_logic_0 == ap_reg_ioackin_pyrFilOut_V_M_imag_V_TREADY)))) begin
        pyrFilOut_V_M_imag_V_TVALID = ap_const_logic_1;
    end else begin
        pyrFilOut_V_M_imag_V_TVALID = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_73 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_exitcond1_reg_528_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_exitcond2_reg_601_pp1_it2 or ap_reg_ppiten_pp1_it3 or p_Val2_12_fu_305_p2 or p_Val2_14_fu_481_p2) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3))) begin
        pyrFilOut_V_M_real_V_TDATA = p_Val2_14_fu_481_p2;
    end else if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        pyrFilOut_V_M_real_V_TDATA = p_Val2_12_fu_305_p2;
    end else begin
        pyrFilOut_V_M_real_V_TDATA = 'bx;
    end
end

always @ (ap_sig_bdd_73 or ap_reg_ppiten_pp0_it0 or ap_reg_ppstg_exitcond1_reg_528_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_exitcond2_reg_601_pp1_it2 or ap_reg_ppiten_pp1_it3 or ap_reg_ioackin_pyrFilOut_V_M_real_V_TREADY) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_logic_0 == ap_reg_ioackin_pyrFilOut_V_M_real_V_TREADY)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & (ap_const_logic_0 == ap_reg_ioackin_pyrFilOut_V_M_real_V_TREADY)))) begin
        pyrFilOut_V_M_real_V_TVALID = ap_const_logic_1;
    end else begin
        pyrFilOut_V_M_real_V_TVALID = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it1 or exitcond1_fu_231_p2 or ap_sig_bdd_73 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_exitcond1_reg_528_pp0_it2 or ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it2 or ap_reg_ppstg_exitcond2_reg_601_pp1_it2 or ap_reg_ppiten_pp1_it3 or exitcond_fu_320_p2 or exitcond2_fu_390_p2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(exitcond1_fu_231_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_73 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_528_pp0_it2) & (ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(exitcond1_fu_231_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st6_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        ap_ST_st6_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == exitcond_fu_320_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_3;
            end
        end
        ap_ST_pp1_stg0_fsm_3 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it2)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)) & ~(ap_const_lv1_0 == exitcond2_fu_390_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_3;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_pyrFilOut_V_M_real_V_TREADY) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_601_pp1_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it3)) & ~(ap_const_lv1_0 == exitcond2_fu_390_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_st6_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_3;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign OP2_V_1_cast_fu_439_p1 = reg_227;

assign OP2_V_cast_fu_263_p1 = reg_227;


always @ (ap_rst_n) begin
    ap_rst_n_inv = ~ap_rst_n;
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_154 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_22 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_NS_fsm) begin
    ap_sig_bdd_241 = (ap_const_lv1_1 == ap_NS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_63 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (fftIn_V_M_real_V_TVALID or exitcond1_fu_231_p2) begin
    ap_sig_bdd_73 = ((fftIn_V_M_real_V_TVALID == ap_const_logic_0) & (exitcond1_fu_231_p2 == ap_const_lv1_0));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_98 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

assign coefIdx_3_fu_360_p2 = (coefIdx_1_reg_183 + nlimit_cast2_fu_342_p1);

assign coefIdx_4_fu_430_p2 = (coefIdx_2_reg_206 + ap_const_lv12_1);

assign exitcond1_fu_231_p2 = (coefIdx_reg_172 == ap_const_lv10_200? 1'b1: 1'b0);

assign exitcond2_fu_390_p2 = (tmp_12_fu_386_p1 == tmp_6_reg_596? 1'b1: 1'b0);

assign exitcond_fu_320_p2 = (l_reg_195 == ap_const_lv3_6? 1'b1: 1'b0);

assign fftTmp_M_imag_V_d0 = fftIn_V_M_imag_V_TDATA;

assign fftTmp_M_real_V_d0 = fftIn_V_M_real_V_TDATA;

assign i1_0_s_fu_411_p3 = ((tmp_7_fu_401_p2[0:0] === 1'b1) ? idx_reg_216 : idx_1_fu_406_p2);

assign i_1_fu_395_p2 = (ap_const_lv10_1 + idx_reg_216);

assign i_fu_237_p2 = (coefIdx_reg_172 + ap_const_lv10_1);

assign idx_1_fu_406_p2 = (tmp_8_cast_reg_591 + idx_reg_216);

assign l_1_fu_326_p2 = (l_reg_195 + ap_const_lv3_1);

assign l_cast3_fu_332_p1 = l_reg_195;

assign nlimit_cast2_fu_342_p1 = nlimit_fu_336_p2;

assign nlimit_fu_336_p2 = ap_const_lv10_200 >> l_cast3_fu_332_p1;

assign p_Val2_12_fu_305_p2 = (p_Val2_1_reg_552 + tmp_2_i_fu_302_p1);

assign p_Val2_13_fu_314_p2 = (p_Val2_4_reg_562 + tmp_9_i_fu_311_p1);

assign p_Val2_14_fu_481_p2 = (p_Val2_7_reg_640 + tmp_2_i1_fu_478_p1);

assign p_Val2_15_fu_490_p2 = (p_Val2_10_reg_650 + tmp_9_i1_fu_487_p1);

assign p_Val2_3_fu_520_p0 = OP2_V_cast_fu_263_p1;

assign p_Val2_6_fu_512_p0 = OP2_V_1_cast_fu_439_p1;

assign p_Val2_9_fu_504_p0 = OP2_V_1_cast_fu_439_p1;

assign p_Val2_s_fu_496_p0 = OP2_V_cast_fu_263_p1;

assign tmp_11_fu_376_p1 = coefIdx_1_reg_183[9:0];

assign tmp_12_fu_386_p1 = coefIdx_2_reg_206[9:0];

assign tmp_2_fu_346_p4 = {{nlimit_fu_336_p2[ap_const_lv32_9 : ap_const_lv32_1]}};

assign tmp_2_i1_fu_478_p1 = tmp_13_reg_645;

assign tmp_2_i_fu_302_p1 = tmp_5_reg_557;

assign tmp_3_fu_425_p1 = coefIdx_2_reg_206;

assign tmp_4_fu_253_p1 = coefIdx_reg_172;

assign tmp_6_fu_380_p2 = (nlimit_fu_336_p2 + tmp_11_fu_376_p1);

assign tmp_7_fu_401_p2 = (idx_reg_216 < tmp_reg_581? 1'b1: 1'b0);

assign tmp_8_cast_fu_372_p1 = tmp_8_fu_366_p2;

assign tmp_8_fu_366_p2 = (ap_const_lv9_0 - tmp_2_fu_346_p4);

assign tmp_9_fu_419_p1 = i1_0_s_fu_411_p3;

assign tmp_9_i1_fu_487_p1 = tmp_14_reg_655;

assign tmp_9_i_fu_311_p1 = tmp_10_reg_567;

assign tmp_fu_356_p1 = tmp_2_fu_346_p4;
always @ (posedge ap_clk) begin
    tmp_reg_581[9] <= 1'b0;
    tmp_8_cast_reg_591[9] <= 1'b0;
end



endmodule //pyrbuild_top

