error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/system.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/vhdl_sys.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/vhdl_textio.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/v2009.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
testcases/alwaysff_misc_differentInterfacesToOneInst.sv:7: syntax error
testcases/alwaysff_misc_differentInterfacesToOneInst.sv:1: Errors in port declarations.
testcases/alwaysff_misc_differentInterfacesToOneInst.sv:20: syntax error
testcases/alwaysff_misc_differentInterfacesToOneInst.sv:20: Errors in port declarations.
testcases/alwaysff_misc_differentInterfacesToOneInst.sv:35: syntax error
testcases/alwaysff_misc_differentInterfacesToOneInst.sv:35: Errors in port declarations.
testcases/alwaysff_misc_differentInterfacesToOneInst.sv:62: syntax error
testcases/alwaysff_misc_differentInterfacesToOneInst.sv:62: Errors in port declarations.
testcases/alwaysff_misc_differentInterfacesToOneInst.sv:89: syntax error
testcases/alwaysff_misc_differentInterfacesToOneInst.sv:1: Errors in port declarations.
testcases/alwaysff_misc_differentInterfacesToOneInst.sv:99: warning: implicit definition of wire 'u_I4'.
