# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 21:36:23  April 01, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		BitPairMultiplier_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY bitpair_board
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:36:23  APRIL 01, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH bitpair_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME regA_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id regA_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME regA_vhd_tst -section_id regA_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_NAME regB_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id regB_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME regB_vhd_tst -section_id regB_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_NAME regC_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id regC_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME regC_vhd_tst -section_id regC_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_NAME regD_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id regD_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME regD_vhd_tst -section_id regD_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_NAME adder_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id adder_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME adder_vhd_tst -section_id adder_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_NAME mux5_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id mux5_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME mux5_vhd_tst -section_id mux5_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_NAME mux2_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id mux2_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME mux2_vhd_tst -section_id mux2_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_NAME ctrl_fsm_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id ctrl_fsm_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME ctrl_fsm_vhd_tst -section_id ctrl_fsm_vhd_tst
set_global_assignment -name VHDL_TEST_BENCH_FILE simulation/modelsim/bitpair.vht
set_global_assignment -name VHDL_TEST_BENCH_FILE simulation/modelsim/ctrl_fsm.vht
set_global_assignment -name VHDL_TEST_BENCH_FILE simulation/modelsim/mux2.vht
set_global_assignment -name VHDL_TEST_BENCH_FILE simulation/modelsim/mux5.vht
set_global_assignment -name VHDL_TEST_BENCH_FILE simulation/modelsim/adder.vht
set_global_assignment -name VHDL_TEST_BENCH_FILE simulation/modelsim/regD.vht
set_global_assignment -name VHDL_TEST_BENCH_FILE simulation/modelsim/regC.vht
set_global_assignment -name VHDL_TEST_BENCH_FILE simulation/modelsim/regB.vht
set_global_assignment -name VHDL_TEST_BENCH_FILE simulation/modelsim/regA.vht
set_global_assignment -name VHDL_FILE ctrl_fsm.vhd
set_global_assignment -name VHDL_FILE mux2.vhd
set_global_assignment -name VHDL_FILE mux5.vhd
set_global_assignment -name VHDL_FILE FullAdder.vhd
set_global_assignment -name VHDL_FILE adder.vhd
set_global_assignment -name VHDL_FILE regA.vhd
set_global_assignment -name VHDL_FILE regB.vhd
set_global_assignment -name VHDL_FILE regC.vhd
set_global_assignment -name VHDL_FILE regD.vhd
set_global_assignment -name VHDL_FILE bitpair.vhd
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/regA.vht -section_id regA_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/regB.vht -section_id regB_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/regC.vht -section_id regC_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/regD.vht -section_id regD_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/adder.vht -section_id adder_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/mux5.vht -section_id mux5_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/mux2.vht -section_id mux2_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/ctrl_fsm.vht -section_id ctrl_fsm_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_NAME bitpair_vhd_tst -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id bitpair_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME bitpair_vhd_tst -section_id bitpair_vhd_tst
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/bitpair.vht -section_id bitpair_vhd_tst
set_global_assignment -name VHDL_FILE bitpair_board.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top