srcscan starts
INFO: analyzing module ALU_tb (VERI-9002)
INFO: analyzing module and16 (VERI-9002)
INFO: analyzing module mod16 (VERI-9002)
INFO: analyzing module or16 (VERI-9002)
INFO: analyzing module xor16 (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:ALU_tb
VeriTop library:xil_defaultlib mod:and16
VeriTop library:xil_defaultlib mod:mod16
VeriTop library:xil_defaultlib mod:or16
VeriTop library:xil_defaultlib mod:xor16
END of tops
C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sim_1/new/ALU_tb.v(4): INFO: compiling module 'ALU_tb_default' (VERI-1018)
C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sim_1/new/ALU_tb.v(22): WARNING: Module <ALU> not found while processing module instance <alu_uut> (VERI-1063)
C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/and16.v(23): INFO: compiling module 'and16_default' (VERI-1018)
C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/mod16.v(23): INFO: compiling module 'mod16_default' (VERI-1018)
C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/or16.v(23): INFO: compiling module 'or16_default' (VERI-1018)
C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/new/xor16.v(23): INFO: compiling module 'xor16_default' (VERI-1018)
srcscan exits with return value 0
