am_bp_ila.v,verilog,xil_defaultlib,../../../../FPGA_SDR_project.srcs/sources_1/ip/am_bp_ila/sim/am_bp_ila.v,incdir="../../../../FPGA_SDR_project.srcs/sources_1/ip/am_bp_ila/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
