/*
 * IA-64 floating-point register model, arithmetic, transaction rollback,
 * FPSWA, and floating-point memory operations.
 *
 * IA64FPState is authoritative: binary64 is only the fast representation;
 * extended, integer-origin, NaTVal, and transaction metadata preserve the
 * architected register format and precise-fault rollback state.
 */

#include "qemu/osdep.h"
#include "qemu/log.h"
#include "qemu/atomic.h"
#include "qemu/atomic128.h"
#include "cpu.h"
#include "arch/arch.h"
#include "arch/fp.h"
#include "arch/system.h"
#include "exec-access.h"
#include "fpreg.h"
#include "exec/cpu-common.h"
#include "fpu/softfloat.h"
#include "trace.h"

#define IA64_FP_WRE_BIAS          0x0ffff
#define IA64_FP_WRE_EXP_MASK      0x1ffff
#define IA64_FP_SINGLE_BIAS       127
#define IA64_FP_SINGLE_MANT_WIDTH 24
#define IA64_FP_ISR_SWA           0x8ULL
#define IA64_FP_ISR_FPA_LO        (1ULL << 10)
#define IA64_FP_ISR_FPA_HI        (1ULL << 14)
#define IA64_FPSR_TRAPS_MASK      0x3fULL
#define IA64_FPSR_SF_BITS         13
#define IA64_FPSR_SF0_SHIFT       6
#define IA64_FPSR_SF_CONTROLS_MASK 0x7fULL
#define IA64_FPSR_SF_FLAGS_MASK   0x3fULL
#define IA64_FPSR_SF_FLAGS_SHIFT  7
#define IA64_FPSR_SF_TD           (1U << 6)
#define IA64_ROTATING_FR_BASE     32
#define IA64_ROTATING_FR_COUNT    (IA64_FR_COUNT - IA64_ROTATING_FR_BASE)

static inline void ia64_fp_backup_bitmap_bit(uint64_t backup[2],
                                             const uint64_t value[2],
                                             uint32_t reg)
{
    uint64_t bit = 1ULL << (reg % 64);
    uint32_t word = reg / 64;

    backup[word] = (backup[word] & ~bit) | (value[word] & bit);
}

static inline void ia64_fp_backup_fr(CPUIA64State *env, uint32_t reg)
{
    uint64_t bit;
    uint32_t word;

    if (!env->fp.transaction.active || reg <= 1) {
        return;
    }
    word = reg / 64;
    bit = 1ULL << (reg % 64);
    if (env->fp.transaction.backup_fr_mask[word] & bit) {
        return;
    }

    env->fp.transaction.backup_fr[reg] = env->fp.fr[reg];
    env->fp.transaction.backup_fr_ext_mant[reg] = env->fp.fr_ext_mant[reg];
    env->fp.transaction.backup_fr_ext_exp[reg] = env->fp.fr_ext_exp[reg];
    env->fp.transaction.backup_fr_int_value[reg] = env->fp.fr_int_value[reg];
    ia64_fp_backup_bitmap_bit(env->fp.transaction.backup_fr_nat,
                              env->fp.fr_nat, reg);
    ia64_fp_backup_bitmap_bit(env->fp.transaction.backup_fr_sig,
                              env->fp.fr_sig, reg);
    ia64_fp_backup_bitmap_bit(env->fp.transaction.backup_fr_ext_sign,
                              env->fp.fr_ext_sign, reg);
    ia64_fp_backup_bitmap_bit(env->fp.transaction.backup_fr_ext_valid,
                              env->fp.fr_ext_valid, reg);
    ia64_fp_backup_bitmap_bit(env->fp.transaction.backup_fr_int_origin,
                              env->fp.fr_int_origin, reg);
    env->fp.transaction.backup_fr_mask[word] |= bit;
}

static inline void ia64_fp_backup_pr(CPUIA64State *env, uint32_t reg)
{
    uint64_t bit;

    if (!env->fp.transaction.active || reg == IA64_FR_ZERO_INDEX) {
        return;
    }
    bit = 1ULL << reg;
    if (!(env->fp.transaction.backup_pr_mask & bit)) {
        env->fp.transaction.backup_pr[reg] = env->pr[reg];
        env->fp.transaction.backup_pr_mask |= bit;
    }
}

static inline void ia64_fr_write(CPUIA64State *env, uint32_t reg,
                                 uint64_t value)
{
    if (unlikely(env->fp.transaction.active)) {
        ia64_fp_backup_fr(env, reg);
    }
    ia64_fpreg_from_binary64(env, reg, value);
}

static inline void ia64_fr_write_binary32(CPUIA64State *env, uint32_t reg,
                                          uint32_t value)
{
    float32 fp = make_float32(value);

    if (likely(float32_is_zero_or_normal(fp))) {
        uint64_t compact = (uint64_t)(value & 0x80000000U) << 32;
        uint32_t exp = (value >> 23) & 0xff;

        if (exp != 0) {
            compact |= (uint64_t)(exp + 0x380) << 52;
            compact |= (uint64_t)(value & 0x7fffff) << 29;
        }
        ia64_fr_write(env, reg, compact);
        return;
    }

    if (unlikely(env->fp.transaction.active)) {
        ia64_fp_backup_fr(env, reg);
    }
    ia64_fpreg_from_binary32(env, reg, value);
}

static inline void ia64_fr_write_sig(CPUIA64State *env, uint32_t reg,
                                     uint64_t value)
{
    uint64_t bit;

    if (unlikely(env->fp.transaction.active)) {
        ia64_fp_backup_fr(env, reg);
    }
    if (reg <= 1) {
        return;
    }

    bit = ia64_fpreg_tag_bit(reg);
    ia64_fpreg_clear_tags(env, reg);
    env->fp.fr[reg] = value;
    env->fp.fr_sig[reg / 64] |= bit;
    env->fp.fr_int_value[reg] = value;
    env->fp.fr_int_origin[reg / 64] |= bit;
    ia64_fpreg_mark_written(env, reg);
}

static void ia64_fr_write_ext(CPUIA64State *env, uint32_t reg, bool sign,
                              uint32_t exp, uint64_t mant)
{
    if (unlikely(env->fp.transaction.active)) {
        ia64_fp_backup_fr(env, reg);
    }
    ia64_fpreg_from_spill(env, reg, mant,
                          (exp & 0x1ffff) | ((uint64_t)sign << 17));
}

static bool ia64_fr_ext_get(const CPUIA64State *env, uint32_t reg,
                            bool *sign, uint32_t *exp, uint64_t *mant)
{
    return ia64_fpreg_get_extended(env, reg, sign, exp, mant);
}

static bool ia64_fr_int_origin_get(const CPUIA64State *env, uint32_t reg)
{
    return reg > 1 &&
           ((env->fp.fr_int_origin[reg / 64] >> (reg % 64)) & 1);
}

static inline bool ia64_fr_nat_get(const CPUIA64State *env, uint32_t reg)
{
    return ia64_fpreg_is_nat(env, reg);
}

static inline bool ia64_fr_sig_get(const CPUIA64State *env, uint32_t reg)
{
    return ia64_fpreg_is_integer(env, reg);
}

static inline void ia64_fr_write_nat(CPUIA64State *env, uint32_t reg)
{
    if (unlikely(env->fp.transaction.active)) {
        ia64_fp_backup_fr(env, reg);
    }
    ia64_fpreg_from_spill(env, reg, 0, IA64_FP_REG_NATVAL_EXP);
}
static void ia64_raise_fp_fault(CPUIA64State *env, uint64_t isr);
static uint64_t ia64_fp_active_traps(CPUIA64State *env, uint32_t sf);
static uint64_t ia64_fp_soft_flags_to_ia64(int soft);
static uint32_t ia64_fpsr_sf_shift(uint32_t sf);
static uint64_t ia64_fpsr_sf_controls(const CPUIA64State *env, uint32_t sf);
static uint64_t ia64_fpsr_sf_flags(const CPUIA64State *env, uint32_t sf);
static void ia64_fp_simd_fault_end(CPUIA64State *env, uint32_t sf,
                                   int hi_soft, int lo_soft,
                                   bool hi_fpa, bool lo_fpa);

static floatx80 ia64_register_format_to_floatx80(CPUIA64State *env,
                                                  bool sign, uint32_t exp,
                                                  uint64_t mant)
{
    int shift;
    int32_t adjusted_exp;

    if (exp == IA64_FP_REG_SPECIAL_EXP) {
        return ia64_make_floatx80(((uint16_t)sign << 15) | 0x7fff, mant);
    }
    if (mant == 0) {
        return ia64_make_floatx80((uint16_t)sign << 15, 0);
    }
    if (exp == 0) {
        return ia64_make_floatx80((uint16_t)sign << 15, mant);
    }

    /*
     * setf.sig architecturally produces a positive integer significand
     * with exponent 0x1003e.  Normalize the raw dword before handing it
     * to SoftFloat's x87-style extended format.  The same normalization
     * is required for ldf.fill/ldfe values whose register significand
     * is architecturally unnormalized.
     */
    if (mant & IA64_FP_SIGNIFICAND_INTEGER_BIT) {
        adjusted_exp = exp;
    } else {
        shift = clz64(mant);
        adjusted_exp = (int32_t)exp - shift;
        mant <<= shift;
    }

    if (adjusted_exp > 0xc000 && adjusted_exp - 0xc000 < 0x7fff) {
        return ia64_make_floatx80(((uint16_t)sign << 15) |
                                  (uint16_t)(adjusted_exp - 0xc000), mant);
    }

    /*
     * SoftFloat's floatx80 exponent is narrower than IA-64's 17-bit
     * wide-range exponent.  Preserve such values losslessly in the register
     * file, but report the narrowing when an arithmetic operation consumes
     * one.
     */
    if (adjusted_exp <= 0xc000) {
        float_raise(float_flag_underflow | float_flag_inexact,
                    &env->fp.fp_status);
        return ia64_make_floatx80((uint16_t)sign << 15, 0);
    }
    float_raise(float_flag_overflow | float_flag_inexact, &env->fp.fp_status);
    return floatx80_default_inf(sign, &env->fp.fp_status);
}

static floatx80 ia64_sig_to_floatx80(CPUIA64State *env, uint64_t mant)
{
    return ia64_register_format_to_floatx80(
        env, false, IA64_FP_REG_INTEGER_EXP, mant);
}

static floatx80 ia64_fr_to_floatx80(CPUIA64State *env, uint32_t reg)
{
    bool sign;
    uint32_t exp;
    uint64_t mant;

    if (reg == IA64_FR_ZERO_INDEX) {
        return ia64_make_floatx80(0, 0);
    }
    if (reg == IA64_FR_ONE_INDEX) {
        return ia64_make_floatx80(0x3fff,
                                  IA64_FP_SIGNIFICAND_INTEGER_BIT);
    }
    if (ia64_fr_sig_get(env, reg)) {
        return ia64_sig_to_floatx80(env, env->fp.fr[reg]);
    }
    if (!ia64_fr_ext_get(env, reg, &sign, &exp, &mant)) {
        return float64_to_floatx80(env->fp.fr[reg], &env->fp.fp_status);
    }

    return ia64_register_format_to_floatx80(env, sign, exp, mant);
}

static void ia64_fr_write_floatx80(CPUIA64State *env, uint32_t reg,
                                   floatx80 value)
{
    uint32_t exp = value.high & 0x7fff;

    if (exp == 0x7fff) {
        exp = IA64_FP_REG_SPECIAL_EXP;
    } else if (exp != 0) {
        exp += 0xc000;
    }
    ia64_fr_write_ext(env, reg, value.high >> 15, exp, value.low);
}

static void ia64_fr_copy(CPUIA64State *env, uint32_t dst, uint32_t src,
                         int sign_mode)
{
    bool sign;
    uint32_t exp;
    uint64_t mant;
    uint64_t value;

    if (dst <= 1) {
        return;
    }
    if (ia64_fr_nat_get(env, src)) {
        ia64_fr_write_nat(env, dst);
        return;
    }
    if (ia64_fr_sig_get(env, src)) {
        value = src == IA64_FR_ZERO_INDEX ? 0 :
                src == IA64_FR_ONE_INDEX ? IA64_FR_ONE : env->fp.fr[src];
        if (sign_mode == 0 || sign_mode == 1) {
            ia64_fr_write_sig(env, dst, value);
        } else if (sign_mode < 0 || sign_mode == 2) {
            ia64_fr_write_ext(env, dst, true, IA64_FP_REG_INTEGER_EXP, value);
        } else {
            ia64_fr_write_sig(env, dst, value);
        }
        return;
    }
    if (ia64_fr_ext_get(env, src, &sign, &exp, &mant)) {
        if (sign_mode == 0) {
            sign = false;
        } else if (sign_mode < 0) {
            sign = !sign;
        } else if (sign_mode == 2) {
            sign = true;
        }
        ia64_fr_write_ext(env, dst, sign, exp, mant);
        if (ia64_fr_int_origin_get(env, src)) {
            env->fp.fr_int_value[dst] = env->fp.fr_int_value[src];
            env->fp.fr_int_origin[dst / 64] |= 1ULL << (dst % 64);
        }
        return;
    }

    value = src == IA64_FR_ZERO_INDEX ? 0 :
            src == IA64_FR_ONE_INDEX ? IA64_FR_ONE : env->fp.fr[src];
    if (sign_mode == 0) {
        value &= INT64_MAX;
    } else if (sign_mode < 0) {
        value ^= 1ULL << 63;
    } else if (sign_mode == 2) {
        value |= 1ULL << 63;
    }
    ia64_fr_write(env, dst, value);
}

static void ia64_pr_write(CPUIA64State *env, uint32_t reg, bool value)
{
    if (reg != IA64_FR_ZERO_INDEX) {
        if (unlikely(env->fp.transaction.active)) {
            ia64_fp_backup_pr(env, reg);
        }
        env->pr[reg] = value ? 1 : 0;
    }
    env->pr[IA64_PR_TRUE] = 1;
}

static bool ia64_fr_nat_any2(const CPUIA64State *env, uint32_t reg1,
                             uint32_t reg2)
{
    return ia64_fr_nat_get(env, reg1) || ia64_fr_nat_get(env, reg2);
}

static bool ia64_fr_nat_any3(const CPUIA64State *env, uint32_t reg1,
                             uint32_t reg2, uint32_t reg3)
{
    return ia64_fr_nat_any2(env, reg1, reg2) ||
           ia64_fr_nat_get(env, reg3);
}

static bool ia64_fr_write_nat_if_any2(CPUIA64State *env, uint32_t dst,
                                      uint32_t src1, uint32_t src2)
{
    if (!ia64_fr_nat_any2(env, src1, src2)) {
        return false;
    }
    ia64_fr_write_nat(env, dst);
    return true;
}

static bool ia64_fr_write_nat_if_any3(CPUIA64State *env, uint32_t dst,
                                      uint32_t src1, uint32_t src2,
                                      uint32_t src3)
{
    if (!ia64_fr_nat_any3(env, src1, src2, src3)) {
        return false;
    }
    ia64_fr_write_nat(env, dst);
    return true;
}


static void ia64_rebase_rotating_fr_u64(uint64_t values[IA64_FR_COUNT],
                                        uint32_t shift)
{
    uint64_t tmp[IA64_ROTATING_FR_COUNT];
    uint32_t i;

    if (shift == 1) {
        uint64_t first = values[IA64_ROTATING_FR_BASE];

        memmove(&values[IA64_ROTATING_FR_BASE],
                &values[IA64_ROTATING_FR_BASE + 1],
                (IA64_ROTATING_FR_COUNT - 1) * sizeof(values[0]));
        values[IA64_FR_COUNT - 1] = first;
        return;
    }
    if (shift == IA64_ROTATING_FR_COUNT - 1) {
        uint64_t last = values[IA64_FR_COUNT - 1];

        memmove(&values[IA64_ROTATING_FR_BASE + 1],
                &values[IA64_ROTATING_FR_BASE],
                (IA64_ROTATING_FR_COUNT - 1) * sizeof(values[0]));
        values[IA64_ROTATING_FR_BASE] = last;
        return;
    }

    for (i = 0; i < IA64_ROTATING_FR_COUNT; i++) {
        uint32_t src = (i + shift) % IA64_ROTATING_FR_COUNT;

        tmp[i] = values[IA64_ROTATING_FR_BASE + src];
    }
    memcpy(&values[IA64_ROTATING_FR_BASE], tmp, sizeof(tmp));
}

static void ia64_rebase_rotating_fr_u32(uint32_t values[IA64_FR_COUNT],
                                        uint32_t shift)
{
    uint32_t tmp[IA64_ROTATING_FR_COUNT];
    uint32_t i;

    if (shift == 1) {
        uint32_t first = values[IA64_ROTATING_FR_BASE];

        memmove(&values[IA64_ROTATING_FR_BASE],
                &values[IA64_ROTATING_FR_BASE + 1],
                (IA64_ROTATING_FR_COUNT - 1) * sizeof(values[0]));
        values[IA64_FR_COUNT - 1] = first;
        return;
    }
    if (shift == IA64_ROTATING_FR_COUNT - 1) {
        uint32_t last = values[IA64_FR_COUNT - 1];

        memmove(&values[IA64_ROTATING_FR_BASE + 1],
                &values[IA64_ROTATING_FR_BASE],
                (IA64_ROTATING_FR_COUNT - 1) * sizeof(values[0]));
        values[IA64_ROTATING_FR_BASE] = last;
        return;
    }

    for (i = 0; i < IA64_ROTATING_FR_COUNT; i++) {
        uint32_t src = (i + shift) % IA64_ROTATING_FR_COUNT;

        tmp[i] = values[IA64_ROTATING_FR_BASE + src];
    }
    memcpy(&values[IA64_ROTATING_FR_BASE], tmp, sizeof(tmp));
}

static void ia64_rebase_rotating_fr_bits(uint64_t bits[2], uint32_t shift)
{
    const uint64_t low_nonrotating = bits[0] & UINT32_MAX;
    const __uint128_t mask = (((__uint128_t)1 << 96) - 1);
    __uint128_t rotating = ((__uint128_t)bits[1] << 32) | (bits[0] >> 32);

    rotating = ((rotating >> shift) |
                (rotating << (IA64_ROTATING_FR_COUNT - shift))) & mask;
    bits[0] = low_nonrotating | (uint64_t)(rotating << 32);
    bits[1] = rotating >> 32;
}

static G_GNUC_NO_INLINE void
ia64_rebase_rotating_fr(CPUIA64State *env, uint32_t shift)
{
    const uint64_t rotating_word0_mask = UINT64_MAX << IA64_ROTATING_FR_BASE;
    bool has_ext = (env->fp.fr_ext_valid[0] & rotating_word0_mask) ||
                   env->fp.fr_ext_valid[1];
    bool has_int = (env->fp.fr_int_origin[0] & rotating_word0_mask) ||
                   env->fp.fr_int_origin[1];

    ia64_rebase_rotating_fr_u64(env->fp.fr, shift);
    if (has_int) {
        ia64_rebase_rotating_fr_u64(env->fp.fr_int_value, shift);
    }
    if (has_ext) {
        ia64_rebase_rotating_fr_u64(env->fp.fr_ext_mant, shift);
        ia64_rebase_rotating_fr_u32(env->fp.fr_ext_exp, shift);
    }
    ia64_rebase_rotating_fr_bits(env->fp.fr_nat, shift);
    ia64_rebase_rotating_fr_bits(env->fp.fr_sig, shift);
    ia64_rebase_rotating_fr_bits(env->fp.fr_ext_sign, shift);
    ia64_rebase_rotating_fr_bits(env->fp.fr_ext_valid, shift);
    ia64_rebase_rotating_fr_bits(env->fp.fr_int_origin, shift);
    env->fp.fr_sig[0] &= ~(env->fp.fr_nat[0] & rotating_word0_mask);
    env->fp.fr_sig[1] &= ~env->fp.fr_nat[1];
}

static G_GNUC_NO_INLINE uint32_t ia64_normalize_rrb_fr(uint32_t rrb)
{
    return rrb % IA64_ROTATING_FR_COUNT;
}

void ia64_sync_rotating_fr(CPUIA64State *env)
{
    uint32_t new_rrb = env->cfm_rrb_fr;
    uint32_t old_rrb = env->fp.rotating_fr_materialized_rrb;

    if (new_rrb != old_rrb && env->fp.rotating_fr_live) {
        uint32_t shift = new_rrb >= old_rrb ?
                         new_rrb - old_rrb :
                         new_rrb + IA64_ROTATING_FR_COUNT - old_rrb;

        ia64_rebase_rotating_fr(env, shift);
    }
    env->fp.rotating_fr_materialized_rrb = new_rrb;
}

/*
 * Floating-point helpers index env->fp.fr[] by the current logical register
 * number.  Keep the array view lazy across integer-only software-pipeline
 * loops: br.ctop can rotate RRB.FR millions of times without touching an FR.
 * The translator materializes the accumulated rotation before the next high
 * FR access, while migration and debugger state reads synchronize explicitly.
 */
void ia64_set_cfm_rrb_fr(CPUIA64State *env, uint32_t new_rrb)
{
    uint32_t old_rrb = env->cfm_rrb_fr;

    if (unlikely(new_rrb >= IA64_ROTATING_FR_COUNT)) {
        new_rrb = ia64_normalize_rrb_fr(new_rrb);
    }
    if (likely(new_rrb == old_rrb)) {
        return;
    }

    env->cfm_rrb_fr = new_rrb;
    if (likely(!env->fp.rotating_fr_live)) {
        env->fp.rotating_fr_materialized_rrb = new_rrb;
        return;
    }

    /* Rotation invalidates architected ALAT tags even while data stays lazy. */
    ia64_invalidate_rotating_fp_alat(env);
}

typedef enum IA64FPBinaryOperation {
    IA64_FP_BINARY_ADD,
    IA64_FP_BINARY_SUB,
    IA64_FP_BINARY_MUL,
    IA64_FP_BINARY_NEG_MUL,
} IA64FPBinaryOperation;

typedef enum IA64FPMulAddOperation {
    IA64_FP_MULADD,
    IA64_FP_MULSUB,
    IA64_FP_NEG_MULADD,
} IA64FPMulAddOperation;

static bool ia64_fp_handle_binary_unnormal(CPUIA64State *env, uint32_t sf,
                                            uint32_t r1, uint32_t r2,
                                            uint32_t r3,
                                            IA64FPBinaryOperation op);
static bool ia64_fp_try_raw_binary(CPUIA64State *env, uint32_t r1,
                                    uint32_t r2, uint32_t r3, uint32_t sf,
                                    uint32_t precision,
                                    IA64FPBinaryOperation op);
static bool ia64_fp_try_register_muladd(CPUIA64State *env, uint32_t r1,
                                         uint32_t r2, uint32_t r3,
                                         uint32_t r4, uint32_t sf,
                                         uint32_t precision,
                                         IA64FPMulAddOperation op);

static bool ia64_fp_compact_operand_bits(const CPUIA64State *env,
                                         uint32_t reg, uint64_t *value)
{
    uint64_t bit;
    uint32_t word;

    if (reg == IA64_FR_ZERO_INDEX) {
        *value = float64_val(float64_zero);
    } else if (reg == IA64_FR_ONE_INDEX) {
        *value = float64_val(float64_one);
    } else {
        word = reg / 64;
        bit = ia64_fpreg_tag_bit(reg);
        if ((env->fp.fr_nat[word] | env->fp.fr_sig[word] |
             env->fp.fr_ext_valid[word] | env->fp.fr_int_origin[word]) & bit) {
            return false;
        }
        *value = env->fp.fr[reg];
    }

    return true;
}

static bool ia64_fp_compact_binary64_operand(const CPUIA64State *env,
                                              uint32_t reg, float64 *value)
{
    uint64_t bits;

    if (!ia64_fp_compact_operand_bits(env, reg, &bits)) {
        return false;
    }
    *value = make_float64(bits);

    return float64_is_zero_or_normal(*value);
}

static bool ia64_fp_compact_binary32_operand(const CPUIA64State *env,
                                              uint32_t reg, float32 *value)
{
    uint64_t bits;
    uint64_t frac;
    uint32_t exp;
    uint32_t result;

    if (!ia64_fp_compact_operand_bits(env, reg, &bits)) {
        return false;
    }

    frac = bits & ((1ULL << 52) - 1);
    exp = (bits >> 52) & 0x7ff;
    result = (uint32_t)(bits >> 32) & 0x80000000U;
    if (exp == 0 && frac == 0) {
        *value = make_float32(result);
        return true;
    }

    /* Binary32 normal exponents map to binary64 exponents 0x381..0x47e. */
    if (exp < 0x381 || exp > 0x47e ||
        (frac & ((1ULL << 29) - 1))) {
        return false;
    }
    result |= (exp - 0x380) << 23;
    result |= frac >> 29;
    *value = make_float32(result);
    return true;
}

/*
 * Hardfloat requires a sticky inexact flag.  Seed a temporary status; the
 * selected architectural status field already contains the inexact state.
 */
static bool ia64_fp_try_ieee_muladd(CPUIA64State *env, uint32_t r1,
                                    uint32_t r2, uint32_t r3, uint32_t r4,
                                    uint32_t sf, uint32_t precision,
                                    IA64FPMulAddOperation op)
{
    float_status status;
    uint64_t result64 = 0;
    uint32_t result32 = 0;
    uint64_t controls;
    int flags;
    int soft;

    controls = ia64_fpsr_sf_controls(env, sf);
    if ((precision != 1 && precision != 2) || (controls & 0x32) != 0 ||
        ia64_fp_active_traps(env, sf) != IA64_FPSR_TRAPS_MASK ||
        !(ia64_fpsr_sf_flags(env, sf) & (1U << 5)) ||
        r2 == IA64_FR_ZERO_INDEX) {
        return false;
    }
    switch (op) {
    case IA64_FP_MULADD:
        flags = 0;
        break;
    case IA64_FP_MULSUB:
        flags = float_muladd_negate_c;
        break;
    case IA64_FP_NEG_MULADD:
        flags = float_muladd_negate_product;
        break;
    default:
        g_assert_not_reached();
    }

    status = env->fp.fp_status;
    /* IA-64 bounded underflow and FTZ classify the exact, unrounded result. */
    set_float_detect_tininess(float_tininess_before_rounding, &status);
    set_float_ftz_detection(float_ftz_before_rounding, &status);
    set_float_exception_flags(float_flag_inexact, &status);
    if (precision == 1) {
        float32 addend;
        float32 left;
        float32 right;

        if (!ia64_fp_compact_binary32_operand(env, r2, &addend) ||
            !ia64_fp_compact_binary32_operand(env, r3, &left) ||
            !ia64_fp_compact_binary32_operand(env, r4, &right)) {
            return false;
        }
        result32 = float32_val(float32_muladd(
            left, right, addend, flags, &status));
    } else {
        float64 addend;
        float64 left;
        float64 right;

        if (!ia64_fp_compact_binary64_operand(env, r2, &addend) ||
            !ia64_fp_compact_binary64_operand(env, r3, &left) ||
            !ia64_fp_compact_binary64_operand(env, r4, &right)) {
            return false;
        }
        result64 = float64_val(float64_muladd(
            left, right, addend, flags, &status));
    }

    /* The seeded I is old architectural state, not a current exception. */
    soft = get_float_exception_flags(&status) & ~float_flag_inexact;
    if (soft != 0) {
        float_raise(soft, &env->fp.fp_status);
    }
    if (precision == 1) {
        ia64_fr_write_binary32(env, r1, result32);
    } else {
        ia64_fr_write(env, r1, result64);
    }
    return true;
}

static void ia64_do_fadd(CPUIA64State *env, uint32_t r1, uint32_t r2,
                         uint32_t r3, uint32_t sf, uint32_t precision)
{
    floatx80 result;

    if (ia64_fr_write_nat_if_any2(env, r1, r2, r3)) {
        return;
    }
    if (ia64_fp_handle_binary_unnormal(
            env, sf, r1, r2, r3, IA64_FP_BINARY_ADD)) {
        return;
    }
    if (ia64_fp_try_raw_binary(
            env, r1, r2, r3, sf, precision, IA64_FP_BINARY_ADD)) {
        return;
    }
    result = floatx80_add(ia64_fr_to_floatx80(env, r2),
                          ia64_fr_to_floatx80(env, r3), &env->fp.fp_status);
    ia64_fr_write_floatx80(env, r1, result);
}

static void ia64_do_fsub(CPUIA64State *env, uint32_t r1, uint32_t r2,
                         uint32_t r3, uint32_t sf, uint32_t precision)
{
    Float2NaNPropRule saved_rule;
    floatx80 result;

    if (ia64_fr_write_nat_if_any2(env, r1, r2, r3)) {
        return;
    }
    if (ia64_fp_handle_binary_unnormal(
            env, sf, r1, r2, r3, IA64_FP_BINARY_SUB)) {
        return;
    }
    if (ia64_fp_try_raw_binary(
            env, r1, r2, r3, sf, precision, IA64_FP_BINARY_SUB)) {
        return;
    }
    /* fsub's SoftFloat B operand is architectural f2, ahead of f3. */
    saved_rule = get_float_2nan_prop_rule(&env->fp.fp_status);
    set_float_2nan_prop_rule(float_2nan_prop_ba, &env->fp.fp_status);
    result = floatx80_sub(ia64_fr_to_floatx80(env, r2),
                          ia64_fr_to_floatx80(env, r3), &env->fp.fp_status);
    set_float_2nan_prop_rule(saved_rule, &env->fp.fp_status);
    ia64_fr_write_floatx80(env, r1, result);
}

static void ia64_do_fmpy_common(CPUIA64State *env, uint32_t r1, uint32_t r2,
                                uint32_t r3, uint32_t sf,
                                uint32_t precision, bool negate)
{
    Float2NaNPropRule saved_rule;
    floatx80 result;

    if (ia64_fr_write_nat_if_any2(env, r1, r2, r3)) {
        return;
    }
    if (ia64_fp_handle_binary_unnormal(
            env, sf, r1, r2, r3,
            negate ? IA64_FP_BINARY_NEG_MUL : IA64_FP_BINARY_MUL)) {
        return;
    }
    if (ia64_fp_try_raw_binary(
            env, r1, r2, r3, sf, precision,
            negate ? IA64_FP_BINARY_NEG_MUL : IA64_FP_BINARY_MUL)) {
        return;
    }
    /* fmpy's SoftFloat B operand is architectural f4, ahead of f3. */
    saved_rule = get_float_2nan_prop_rule(&env->fp.fp_status);
    set_float_2nan_prop_rule(float_2nan_prop_ba, &env->fp.fp_status);
    result = floatx80_mul(ia64_fr_to_floatx80(env, r2),
                          ia64_fr_to_floatx80(env, r3), &env->fp.fp_status);
    set_float_2nan_prop_rule(saved_rule, &env->fp.fp_status);
    if (negate && !floatx80_is_any_nan(result)) {
        result = floatx80_chs(result);
    }
    ia64_fr_write_floatx80(env, r1, result);
}

static void ia64_do_fmpy(CPUIA64State *env, uint32_t r1, uint32_t r2,
                         uint32_t r3, uint32_t sf, uint32_t precision)
{
    ia64_do_fmpy_common(env, r1, r2, r3, sf, precision, false);
}

static floatx80 ia64_floatx80_muladd(CPUIA64State *env, floatx80 a,
                                     floatx80 b, floatx80 c, int flags)
{
    Float3NaNPropRule saved_rule =
        get_float_3nan_prop_rule(&env->fp.fp_status);
    float128 result;
    floatx80 rounded;

    /* SoftFloat A, B, C map to architectural f3, f4, f2. */
    set_float_3nan_prop_rule(float_3nan_prop_bca, &env->fp.fp_status);
    result = float128_muladd(
        floatx80_to_float128(a, &env->fp.fp_status),
        floatx80_to_float128(b, &env->fp.fp_status),
        floatx80_to_float128(c, &env->fp.fp_status), flags, &env->fp.fp_status);
    rounded = float128_to_floatx80(result, &env->fp.fp_status);
    set_float_3nan_prop_rule(saved_rule, &env->fp.fp_status);

    return rounded;
}

static uint64_t ia64_fr_significand(const CPUIA64State *env, uint32_t reg)
{
    uint64_t bit;
    uint64_t value;
    uint64_t significand;

    if (reg == IA64_FR_ZERO_INDEX) {
        return 0;
    }
    if (reg == IA64_FR_ONE_INDEX) {
        return IA64_FP_SIGNIFICAND_INTEGER_BIT;
    }

    bit = ia64_fpreg_tag_bit(reg);
    if (env->fp.fr_nat[reg / 64] & bit) {
        return 0;
    }
    if (env->fp.fr_ext_valid[reg / 64] & bit) {
        return env->fp.fr_ext_mant[reg];
    }
    if (env->fp.fr_sig[reg / 64] & bit) {
        return env->fp.fr[reg];
    }

    value = env->fp.fr[reg];
    significand = (value & UINT64_C(0x000fffffffffffff)) << 11;
    if (((value >> 52) & 0x7ff) != 0) {
        significand |= IA64_FP_SIGNIFICAND_INTEGER_BIT;
    }
    return significand;
}

void ia64_fp_fma(CPUIA64State *env, uint32_t r1, uint32_t r2, uint32_t r3)
{
    floatx80 zero = ia64_make_floatx80(0, 0);

    if (ia64_fr_write_nat_if_any2(env, r1, r2, r3)) {
        return;
    }
    ia64_fr_write_floatx80(
        env, r1, ia64_floatx80_muladd(
            env, ia64_fr_to_floatx80(env, r2),
            ia64_fr_to_floatx80(env, r3), zero, 0));
}

static void ia64_do_fma4(CPUIA64State *env, uint32_t r1, uint32_t r2,
                         uint32_t r3, uint32_t r4, uint32_t sf,
                         uint32_t precision)
{
    if (ia64_fp_try_ieee_muladd(
            env, r1, r2, r3, r4, sf, precision, IA64_FP_MULADD)) {
        return;
    }
    if (ia64_fr_write_nat_if_any3(env, r1, r2, r3, r4)) {
        return;
    }
    if (ia64_fp_try_register_muladd(
            env, r1, r2, r3, r4, sf, precision, IA64_FP_MULADD)) {
        return;
    }
    ia64_fr_write_floatx80(
        env, r1, ia64_floatx80_muladd(
            env, ia64_fr_to_floatx80(env, r3),
            ia64_fr_to_floatx80(env, r4),
            ia64_fr_to_floatx80(env, r2), 0));
}

void ia64_fp_xma(CPUIA64State *env, uint32_t r1, uint32_t r2,
                uint32_t r3, uint32_t r4, uint32_t mode)
{
    uint64_t a;
    uint64_t b;
    uint64_t addend;
    __uint128_t result;

    if (ia64_fr_write_nat_if_any3(env, r1, r2, r3, r4)) {
        return;
    }
    a = ia64_fr_significand(env, r3);
    b = ia64_fr_significand(env, r4);
    addend = ia64_fr_significand(env, r2);

    if (mode == 1) {
        result = (__int128)(int64_t)a * (__int128)(int64_t)b + addend;
        ia64_fr_write_sig(env, r1, result >> 64);
    } else {
        result = (__uint128_t)a * b;
        if (mode != 3) {
            result += addend;
        }
        ia64_fr_write_sig(env, r1, mode == 0 ?
                          (uint64_t)result : result >> 64);
    }
}

static void ia64_fp_compare_exception_check(CPUIA64State *env, uint32_t sf,
                                            uint32_t r2, uint32_t r3);
static FloatRelation ia64_fp_register_compare(CPUIA64State *env,
                                               uint32_t r2, uint32_t r3,
                                               bool is_abs, bool quiet);

static void ia64_do_fcmp(CPUIA64State *env, uint32_t p1, uint32_t p2,
                         uint32_t r2, uint32_t r3, uint32_t cond_code,
                         uint32_t sf)
{
    FloatRelation rel;
    bool cond;

    if (ia64_fr_nat_get(env, r2) || ia64_fr_nat_get(env, r3)) {
        ia64_pr_write(env, p1, false);
        ia64_pr_write(env, p2, false);
        return;
    }

    ia64_fp_compare_exception_check(env, sf, r2, r3);

    rel = ia64_fp_register_compare(
        env, r2, r3, false,
        (cond_code & 3) == 0 || (cond_code & 3) == 3);

    switch (cond_code & 3) {
    case 0:
        cond = rel == float_relation_equal;
        break;
    case 1:
        cond = rel == float_relation_less;
        break;
    case 2:
        cond = rel == float_relation_less || rel == float_relation_equal;
        break;
    default:
        cond = rel == float_relation_unordered;
        break;
    }

    ia64_pr_write(env, p1, cond);
    ia64_pr_write(env, p2, !cond);
}

/* ---- FP min/max (F8 forms select f3 on equality or NaN) ---- */

static void ia64_fminmax(CPUIA64State *env, uint32_t r1, uint32_t r2,
                         uint32_t r3, bool is_max, bool is_abs, uint32_t sf)
{
    FloatRelation rel;
    bool take_left;

    if (ia64_fr_write_nat_if_any2(env, r1, r2, r3)) {
        return;
    }

    ia64_fp_compare_exception_check(env, sf, r2, r3);
    rel = ia64_fp_register_compare(env, r2, r3, is_abs, false);
    take_left = is_max ? rel == float_relation_greater :
                         rel == float_relation_less;
    ia64_fr_copy(env, r1, take_left ? r2 : r3, 1);
}

static void ia64_do_fmin(CPUIA64State *env, uint32_t r1, uint32_t r2,
                         uint32_t r3, uint32_t sf)
{
    ia64_fminmax(env, r1, r2, r3, false, false, sf);
}

static void ia64_do_fmax(CPUIA64State *env, uint32_t r1, uint32_t r2,
                         uint32_t r3, uint32_t sf)
{
    ia64_fminmax(env, r1, r2, r3, true, false, sf);
}

static void ia64_do_famin(CPUIA64State *env, uint32_t r1, uint32_t r2,
                          uint32_t r3, uint32_t sf)
{
    ia64_fminmax(env, r1, r2, r3, false, true, sf);
}

static void ia64_do_famax(CPUIA64State *env, uint32_t r1, uint32_t r2,
                          uint32_t r3, uint32_t sf)
{
    ia64_fminmax(env, r1, r2, r3, true, true, sf);
}

/* ---- FP reciprocal approximation (frcpa: ~1/x in table index 0) ---- */

static bool ia64_floatx80_rcpa_predicate(floatx80 num, floatx80 den,
                                          float_status *status)
{
    return !floatx80_is_zero(num) &&
           !floatx80_is_infinity(num, status) &&
           !floatx80_is_any_nan(num) &&
           !floatx80_is_zero(den) &&
           !floatx80_is_infinity(den, status) &&
           !floatx80_is_any_nan(den);
}

typedef struct IA64FPRegisterFormat {
    bool sign;
    uint32_t exp;
    uint64_t mant;
} IA64FPRegisterFormat;

static void ia64_normalize_fp_register_format(IA64FPRegisterFormat *fmt)
{
    int shift;

    if (fmt->exp == 0 ||
        fmt->exp == IA64_FP_REG_SPECIAL_EXP ||
        fmt->mant == 0) {
        return;
    }

    shift = clz64(fmt->mant);
    fmt->mant <<= shift;
    fmt->exp = fmt->exp > (uint32_t)shift ? fmt->exp - shift : 0;
}

static IA64FPRegisterFormat ia64_fr_raw_register_format(CPUIA64State *env,
                                                         uint32_t reg)
{
    uint64_t low;
    uint64_t high;
    IA64FPRegisterFormat fmt;

    ia64_fpreg_to_spill(env, reg, &low, &high);
    fmt.sign = (high >> 17) & 1;
    fmt.exp = (high & 0xffff) | (((high >> 16) & 1) << 16);
    fmt.mant = low;
    return fmt;
}

static bool ia64_fp_register_format_is_normal(
    const IA64FPRegisterFormat *fmt)
{
    return fmt->exp != 0 &&
           fmt->exp != IA64_FP_REG_SPECIAL_EXP &&
           fmt->mant != 0 &&
           (fmt->mant & IA64_FP_SIGNIFICAND_INTEGER_BIT);
}

static bool ia64_fp_register_format_is_zero(
    const IA64FPRegisterFormat *fmt)
{
    return fmt->mant == 0 && fmt->exp != IA64_FP_REG_SPECIAL_EXP;
}

static bool ia64_fp_register_format_is_infinity(
    const IA64FPRegisterFormat *fmt)
{
    return fmt->exp == IA64_FP_REG_SPECIAL_EXP &&
           fmt->mant == IA64_FP_SIGNIFICAND_INTEGER_BIT;
}

static bool ia64_fp_register_format_is_nan(
    const IA64FPRegisterFormat *fmt)
{
    return fmt->exp == IA64_FP_REG_SPECIAL_EXP &&
           fmt->mant != IA64_FP_SIGNIFICAND_INTEGER_BIT;
}

static bool ia64_fp_register_format_is_unsupported(
    const IA64FPRegisterFormat *fmt)
{
    return fmt->exp == IA64_FP_REG_SPECIAL_EXP &&
           !(fmt->mant & IA64_FP_SIGNIFICAND_INTEGER_BIT);
}

static bool ia64_fp_register_format_is_supported_nan(
    const IA64FPRegisterFormat *fmt)
{
    return fmt->exp == IA64_FP_REG_SPECIAL_EXP &&
           (fmt->mant & IA64_FP_SIGNIFICAND_INTEGER_BIT) &&
           fmt->mant != IA64_FP_SIGNIFICAND_INTEGER_BIT;
}

static bool ia64_fp_register_format_is_unnormal(
    const IA64FPRegisterFormat *fmt)
{
    return fmt->exp != IA64_FP_REG_SPECIAL_EXP &&
           ((fmt->exp == 0 && fmt->mant != 0) ||
            (fmt->exp != 0 &&
             !(fmt->mant & IA64_FP_SIGNIFICAND_INTEGER_BIT)));
}

static void ia64_fp_note_unnormal_operand(CPUIA64State *env, uint32_t sf,
                                          bool used)
{
    if (!used) {
        return;
    }
    if (!(ia64_fp_active_traps(env, sf) & (1U << 1))) {
        ia64_raise_fp_fault(env, 1U << 1);
    }
    float_raise(float_flag_input_denormal_used, &env->fp.fp_status);
}

static bool ia64_fp_register_format_is_pseudozero(
    const IA64FPRegisterFormat *fmt)
{
    return fmt->mant == 0 &&
           ia64_fp_register_format_is_unnormal(fmt);
}

static bool ia64_fp_register_format_is_snan(
    const IA64FPRegisterFormat *fmt)
{
    return ia64_fp_register_format_is_supported_nan(fmt) &&
           !(fmt->mant & (UINT64_C(1) << 62));
}

static int ia64_fp_register_magnitude_compare(
    const IA64FPRegisterFormat *left,
    const IA64FPRegisterFormat *right)
{
    uint64_t left_mant = left->mant;
    uint64_t right_mant = right->mant;
    int32_t left_exp;
    int32_t right_exp;

    if (ia64_fp_register_format_is_infinity(left)) {
        return ia64_fp_register_format_is_infinity(right) ? 0 : 1;
    }
    if (ia64_fp_register_format_is_infinity(right)) {
        return -1;
    }
    if (left_mant == 0) {
        return right_mant == 0 ? 0 : -1;
    }
    if (right_mant == 0) {
        return 1;
    }

    /*
     * Exponent zero is the canonical double-extended denormal island in
     * register format.  fp_reg_read gives it the mathematical exponent of
     * an extended denormal; all other finite encodings use the 17-bit
     * register exponent directly.  Keep the exponent signed so the smallest
     * wide-range unnormal values remain ordered instead of being clamped.
     */
    left_exp = left->exp == 0 ? 0xc001 : left->exp;
    right_exp = right->exp == 0 ? 0xc001 : right->exp;
    left_exp -= clz64(left_mant);
    right_exp -= clz64(right_mant);
    left_mant <<= clz64(left_mant);
    right_mant <<= clz64(right_mant);

    if (left_exp != right_exp) {
        return left_exp < right_exp ? -1 : 1;
    }
    if (left_mant != right_mant) {
        return left_mant < right_mant ? -1 : 1;
    }
    return 0;
}

static FloatRelation ia64_fp_register_compare(CPUIA64State *env,
                                               uint32_t r2, uint32_t r3,
                                               bool is_abs, bool quiet)
{
    IA64FPRegisterFormat left = ia64_fr_raw_register_format(env, r2);
    IA64FPRegisterFormat right = ia64_fr_raw_register_format(env, r3);
    bool left_nan = ia64_fp_register_format_is_nan(&left);
    bool right_nan = ia64_fp_register_format_is_nan(&right);
    int magnitude;

    if (ia64_fp_register_format_is_unsupported(&left) ||
        ia64_fp_register_format_is_unsupported(&right) ||
        ia64_fp_register_format_is_snan(&left) ||
        ia64_fp_register_format_is_snan(&right) ||
        (!quiet && (left_nan || right_nan))) {
        float_raise(float_flag_invalid, &env->fp.fp_status);
    }
    if (left_nan || right_nan) {
        return float_relation_unordered;
    }

    magnitude = ia64_fp_register_magnitude_compare(&left, &right);
    if (is_abs ||
        (ia64_fp_register_format_is_zero(&left) &&
         ia64_fp_register_format_is_zero(&right))) {
        return magnitude < 0 ? float_relation_less :
               magnitude > 0 ? float_relation_greater :
                               float_relation_equal;
    }
    if (left.sign != right.sign) {
        return left.sign ? float_relation_less : float_relation_greater;
    }
    if (left.sign) {
        magnitude = -magnitude;
    }
    return magnitude < 0 ? float_relation_less :
           magnitude > 0 ? float_relation_greater : float_relation_equal;
}

static void ia64_fp_compare_exception_check(CPUIA64State *env, uint32_t sf,
                                            uint32_t r2, uint32_t r3)
{
    IA64FPRegisterFormat left = ia64_fr_raw_register_format(env, r2);
    IA64FPRegisterFormat right = ia64_fr_raw_register_format(env, r3);

    /* All unsupported and NaN responses precede the D response. */
    if (ia64_fp_register_format_is_unsupported(&left) ||
        ia64_fp_register_format_is_unsupported(&right) ||
        ia64_fp_register_format_is_supported_nan(&left) ||
        ia64_fp_register_format_is_supported_nan(&right)) {
        return;
    }
    ia64_fp_note_unnormal_operand(
        env, sf, ia64_fp_register_format_is_unnormal(&left) ||
                 ia64_fp_register_format_is_unnormal(&right));
}

static bool ia64_fp_handle_binary_unnormal(CPUIA64State *env, uint32_t sf,
                                            uint32_t r1, uint32_t r2,
                                            uint32_t r3,
                                            IA64FPBinaryOperation op)
{
    IA64FPRegisterFormat left = ia64_fr_raw_register_format(env, r2);
    IA64FPRegisterFormat right = ia64_fr_raw_register_format(env, r3);
    bool left_inf;
    bool right_inf;
    bool other_invalid = false;
    bool pseudozero_multiply = false;
    bool uses_unnormal;

    uses_unnormal = ia64_fp_register_format_is_unnormal(&left) ||
                    ia64_fp_register_format_is_unnormal(&right);
    if (!uses_unnormal) {
        return false;
    }

    /* Unsupported operands and all NaN responses precede D. */
    if (ia64_fp_register_format_is_unsupported(&left) ||
        ia64_fp_register_format_is_unsupported(&right) ||
        ia64_fp_register_format_is_supported_nan(&left) ||
        ia64_fp_register_format_is_supported_nan(&right)) {
        return false;
    }

    left_inf = ia64_fp_register_format_is_infinity(&left);
    right_inf = ia64_fp_register_format_is_infinity(&right);
    switch (op) {
    case IA64_FP_BINARY_ADD:
        other_invalid = left_inf && right_inf &&
                        left.sign != right.sign;
        break;
    case IA64_FP_BINARY_SUB:
        other_invalid = left_inf && right_inf &&
                        left.sign == right.sign;
        break;
    case IA64_FP_BINARY_MUL:
    case IA64_FP_BINARY_NEG_MUL:
        pseudozero_multiply =
            (left_inf && ia64_fp_register_format_is_pseudozero(&right)) ||
            (right_inf && ia64_fp_register_format_is_pseudozero(&left));
        other_invalid = !pseudozero_multiply &&
            ((left_inf && ia64_fp_register_format_is_zero(&right)) ||
             (right_inf && ia64_fp_register_format_is_zero(&left)));
        break;
    default:
        g_assert_not_reached();
    }

    ia64_fp_note_unnormal_operand(env, sf, !other_invalid);
    if (pseudozero_multiply) {
        /* IA-64's one pseudo-zero exception: pseudo-zero * infinity. */
        ia64_fr_write_ext(env, r1,
                          left.sign ^ right.sign ^
                          (op == IA64_FP_BINARY_NEG_MUL),
                          IA64_FP_REG_SPECIAL_EXP,
                          IA64_FP_SIGNIFICAND_INTEGER_BIT);
        return true;
    }
    return false;
}

static bool ia64_fp_handle_muladd_special(
    CPUIA64State *env, uint32_t sf, uint32_t r1, uint32_t r2,
    const IA64FPRegisterFormat *addend,
    const IA64FPRegisterFormat *left,
    const IA64FPRegisterFormat *right, IA64FPMulAddOperation op)
{
    bool uses_unnormal;
    bool left_inf;
    bool right_inf;
    bool addend_inf;
    bool pseudozero_multiply;
    bool invalid_zero_multiply;
    bool product_inf;
    bool product_sign;
    bool addend_sign;
    bool other_invalid;

    if (ia64_fp_register_format_is_unsupported(addend) ||
        ia64_fp_register_format_is_unsupported(left) ||
        ia64_fp_register_format_is_unsupported(right)) {
        float_raise(float_flag_invalid, &env->fp.fp_status);
        ia64_fr_write_floatx80(
            env, r1, floatx80_default_nan(&env->fp.fp_status));
        return true;
    }

    uses_unnormal = ia64_fp_register_format_is_unnormal(addend) ||
                    ia64_fp_register_format_is_unnormal(left) ||
                    ia64_fp_register_format_is_unnormal(right);
    if (!uses_unnormal) {
        return false;
    }

    /* Register-prioritized NaN propagation precedes D. */
    if (ia64_fp_register_format_is_supported_nan(addend) ||
        ia64_fp_register_format_is_supported_nan(left) ||
        ia64_fp_register_format_is_supported_nan(right)) {
        return false;
    }

    left_inf = ia64_fp_register_format_is_infinity(left);
    right_inf = ia64_fp_register_format_is_infinity(right);
    addend_inf = ia64_fp_register_format_is_infinity(addend);
    pseudozero_multiply =
        (left_inf && ia64_fp_register_format_is_pseudozero(right)) ||
        (right_inf && ia64_fp_register_format_is_pseudozero(left));
    invalid_zero_multiply = !pseudozero_multiply &&
        ((left_inf && ia64_fp_register_format_is_zero(right)) ||
         (right_inf && ia64_fp_register_format_is_zero(left)));
    product_inf = (left_inf || right_inf) && !invalid_zero_multiply;
    product_sign = left->sign ^ right->sign ^
                   (op == IA64_FP_NEG_MULADD);
    addend_sign = addend->sign ^ (op == IA64_FP_MULSUB);
    other_invalid = invalid_zero_multiply ||
                    (r2 != IA64_FR_ZERO_INDEX && product_inf &&
                     addend_inf && product_sign != addend_sign);
    if (other_invalid) {
        return false;
    }

    ia64_fp_note_unnormal_operand(env, sf, true);
    if (pseudozero_multiply) {
        ia64_fr_write_ext(env, r1, product_sign,
                          IA64_FP_REG_SPECIAL_EXP,
                          IA64_FP_SIGNIFICAND_INTEGER_BIT);
        return true;
    }
    return false;
}

static bool ia64_frcpa_uses_unnormal_operand(
    const IA64FPRegisterFormat *num,
    const IA64FPRegisterFormat *den)
{
    bool num_zero;
    bool den_zero;
    bool num_inf;
    bool den_inf;

    if (!ia64_fp_register_format_is_unnormal(num) &&
        !ia64_fp_register_format_is_unnormal(den)) {
        return false;
    }
    /* NaN propagation and Invalid have priority over D. */
    if (ia64_fp_register_format_is_supported_nan(num) ||
        ia64_fp_register_format_is_supported_nan(den) ||
        ia64_fp_register_format_is_unsupported(num) ||
        ia64_fp_register_format_is_unsupported(den)) {
        return false;
    }

    num_zero = ia64_fp_register_format_is_zero(num);
    den_zero = ia64_fp_register_format_is_zero(den);
    num_inf = ia64_fp_register_format_is_infinity(num);
    den_inf = ia64_fp_register_format_is_infinity(den);

    /* Invalid (0/0, infinity/infinity) and Zero Divide precede D. */
    if ((num_zero && den_zero) || (num_inf && den_inf) ||
        (den_zero && !num_zero && !num_inf)) {
        return false;
    }
    return true;
}

static bool ia64_frsqrta_uses_unnormal_operand(
    const IA64FPRegisterFormat *val)
{
    if (!ia64_fp_register_format_is_unnormal(val) ||
        ia64_fp_register_format_is_supported_nan(val) ||
        ia64_fp_register_format_is_unsupported(val)) {
        return false;
    }

    /* A negative nonzero operand raises Invalid before D; -pseudo-zero does not. */
    return !val->sign || ia64_fp_register_format_is_zero(val);
}

static bool ia64_frcpa_limits_swa_fault(
    const IA64FPRegisterFormat *num,
    const IA64FPRegisterFormat *den)
{
    int32_t est_exp;

    if (ia64_fp_register_format_is_nan(num) ||
        ia64_fp_register_format_is_nan(den) ||
        ia64_fp_register_format_is_infinity(num) ||
        ia64_fp_register_format_is_zero(num) ||
        ia64_fp_register_format_is_infinity(den) ||
        ia64_fp_register_format_is_zero(den)) {
        return false;
    }

    est_exp = (int32_t)num->exp - (int32_t)den->exp;
    return den->exp == 0 ||
           den->exp >= 2 * IA64_FP_WRE_BIAS - 2 ||
           est_exp <= 2 - (int32_t)IA64_FP_WRE_BIAS ||
           est_exp >= (int32_t)IA64_FP_WRE_BIAS ||
           num->exp <= 64;
}

static bool ia64_frsqrta_limits_swa_fault(
    const IA64FPRegisterFormat *val)
{
    if (val->sign ||
        ia64_fp_register_format_is_nan(val) ||
        ia64_fp_register_format_is_infinity(val) ||
        ia64_fp_register_format_is_zero(val)) {
        return false;
    }

    return val->exp <= 64;
}

static uint32_t ia64_recip_table_index(uint64_t mant)
{
    return (mant >> 55) & 0xff;
}

static uint32_t ia64_recip_sqrt_table_index(
    const IA64FPRegisterFormat *fmt)
{
    return ((fmt->exp & 1) << 7) | ((fmt->mant >> 56) & 0x7f);
}

static uint32_t ia64_fp_register_recip_exp(uint32_t exp)
{
    int32_t result = (int32_t)(2 * IA64_FP_WRE_BIAS - 1) - (int32_t)exp;

    return result > 0 ? (uint32_t)result : 0;
}

static uint32_t ia64_fp_register_rsqrt_exp(uint32_t exp)
{
    int32_t unbiased = (int32_t)exp - IA64_FP_WRE_BIAS;
    int32_t result = (IA64_FP_WRE_BIAS - 1) - (unbiased >> 1);

    return (uint32_t)result & IA64_FP_WRE_EXP_MASK;
}

static const uint16_t ia64_recip_table[256] = {
    0x7fc, 0x7f4, 0x7ec, 0x7e4, 0x7dd, 0x7d5, 0x7cd, 0x7c6,
    0x7be, 0x7b7, 0x7af, 0x7a8, 0x7a1, 0x799, 0x792, 0x78b,
    0x784, 0x77d, 0x776, 0x76f, 0x768, 0x761, 0x75b, 0x754,
    0x74d, 0x746, 0x740, 0x739, 0x733, 0x72c, 0x726, 0x720,
    0x719, 0x713, 0x70d, 0x707, 0x700, 0x6fa, 0x6f4, 0x6ee,
    0x6e8, 0x6e2, 0x6dc, 0x6d7, 0x6d1, 0x6cb, 0x6c5, 0x6bf,
    0x6ba, 0x6b4, 0x6af, 0x6a9, 0x6a3, 0x69e, 0x699, 0x693,
    0x68e, 0x688, 0x683, 0x67e, 0x679, 0x673, 0x66e, 0x669,
    0x664, 0x65f, 0x65a, 0x655, 0x650, 0x64b, 0x646, 0x641,
    0x63c, 0x637, 0x632, 0x62e, 0x629, 0x624, 0x61f, 0x61b,
    0x616, 0x611, 0x60d, 0x608, 0x604, 0x5ff, 0x5fb, 0x5f6,
    0x5f2, 0x5ed, 0x5e9, 0x5e5, 0x5e0, 0x5dc, 0x5d8, 0x5d4,
    0x5cf, 0x5cb, 0x5c7, 0x5c3, 0x5bf, 0x5bb, 0x5b6, 0x5b2,
    0x5ae, 0x5aa, 0x5a6, 0x5a2, 0x59e, 0x59a, 0x597, 0x593,
    0x58f, 0x58b, 0x587, 0x583, 0x57f, 0x57c, 0x578, 0x574,
    0x571, 0x56d, 0x569, 0x566, 0x562, 0x55e, 0x55b, 0x557,
    0x554, 0x550, 0x54d, 0x549, 0x546, 0x542, 0x53f, 0x53b,
    0x538, 0x534, 0x531, 0x52e, 0x52a, 0x527, 0x524, 0x520,
    0x51d, 0x51a, 0x517, 0x513, 0x510, 0x50d, 0x50a, 0x507,
    0x503, 0x500, 0x4fd, 0x4fa, 0x4f7, 0x4f4, 0x4f1, 0x4ee,
    0x4eb, 0x4e8, 0x4e5, 0x4e2, 0x4df, 0x4dc, 0x4d9, 0x4d6,
    0x4d3, 0x4d0, 0x4cd, 0x4ca, 0x4c8, 0x4c5, 0x4c2, 0x4bf,
    0x4bc, 0x4b9, 0x4b7, 0x4b4, 0x4b1, 0x4ae, 0x4ac, 0x4a9,
    0x4a6, 0x4a4, 0x4a1, 0x49e, 0x49c, 0x499, 0x496, 0x494,
    0x491, 0x48e, 0x48c, 0x489, 0x487, 0x484, 0x482, 0x47f,
    0x47c, 0x47a, 0x477, 0x475, 0x473, 0x470, 0x46e, 0x46b,
    0x469, 0x466, 0x464, 0x461, 0x45f, 0x45d, 0x45a, 0x458,
    0x456, 0x453, 0x451, 0x44f, 0x44c, 0x44a, 0x448, 0x445,
    0x443, 0x441, 0x43f, 0x43c, 0x43a, 0x438, 0x436, 0x433,
    0x431, 0x42f, 0x42d, 0x42b, 0x429, 0x426, 0x424, 0x422,
    0x420, 0x41e, 0x41c, 0x41a, 0x418, 0x415, 0x413, 0x411,
    0x40f, 0x40d, 0x40b, 0x409, 0x407, 0x405, 0x403, 0x401,
};

static const uint16_t ia64_recip_sqrt_table[256] = {
    0x5a5, 0x5a0, 0x59a, 0x595, 0x58f, 0x58a, 0x585, 0x580,
    0x57a, 0x575, 0x570, 0x56b, 0x566, 0x561, 0x55d, 0x558,
    0x553, 0x54e, 0x54a, 0x545, 0x540, 0x53c, 0x538, 0x533,
    0x52f, 0x52a, 0x526, 0x522, 0x51e, 0x51a, 0x515, 0x511,
    0x50d, 0x509, 0x505, 0x501, 0x4fd, 0x4fa, 0x4f6, 0x4f2,
    0x4ee, 0x4ea, 0x4e7, 0x4e3, 0x4df, 0x4dc, 0x4d8, 0x4d5,
    0x4d1, 0x4ce, 0x4ca, 0x4c7, 0x4c3, 0x4c0, 0x4bd, 0x4b9,
    0x4b6, 0x4b3, 0x4b0, 0x4ad, 0x4a9, 0x4a6, 0x4a3, 0x4a0,
    0x49d, 0x49a, 0x497, 0x494, 0x491, 0x48e, 0x48b, 0x488,
    0x485, 0x482, 0x47f, 0x47d, 0x47a, 0x477, 0x474, 0x471,
    0x46f, 0x46c, 0x469, 0x467, 0x464, 0x461, 0x45f, 0x45c,
    0x45a, 0x457, 0x454, 0x452, 0x44f, 0x44d, 0x44a, 0x448,
    0x445, 0x443, 0x441, 0x43e, 0x43c, 0x43a, 0x437, 0x435,
    0x433, 0x430, 0x42e, 0x42c, 0x429, 0x427, 0x425, 0x423,
    0x420, 0x41e, 0x41c, 0x41a, 0x418, 0x416, 0x414, 0x411,
    0x40f, 0x40d, 0x40b, 0x409, 0x407, 0x405, 0x403, 0x401,
    0x7fc, 0x7f4, 0x7ec, 0x7e5, 0x7dd, 0x7d5, 0x7ce, 0x7c7,
    0x7bf, 0x7b8, 0x7b1, 0x7aa, 0x7a3, 0x79c, 0x795, 0x78e,
    0x788, 0x781, 0x77a, 0x774, 0x76d, 0x767, 0x761, 0x75a,
    0x754, 0x74e, 0x748, 0x742, 0x73c, 0x736, 0x730, 0x72b,
    0x725, 0x71f, 0x71a, 0x714, 0x70f, 0x709, 0x704, 0x6fe,
    0x6f9, 0x6f4, 0x6ee, 0x6e9, 0x6e4, 0x6df, 0x6da, 0x6d5,
    0x6d0, 0x6cb, 0x6c6, 0x6c1, 0x6bd, 0x6b8, 0x6b3, 0x6ae,
    0x6aa, 0x6a5, 0x6a1, 0x69c, 0x698, 0x693, 0x68f, 0x68a,
    0x686, 0x682, 0x67d, 0x679, 0x675, 0x671, 0x66d, 0x668,
    0x664, 0x660, 0x65c, 0x658, 0x654, 0x650, 0x64c, 0x649,
    0x645, 0x641, 0x63d, 0x639, 0x635, 0x632, 0x62e, 0x62a,
    0x627, 0x623, 0x620, 0x61c, 0x618, 0x615, 0x611, 0x60e,
    0x60a, 0x607, 0x604, 0x600, 0x5fd, 0x5f9, 0x5f6, 0x5f3,
    0x5f0, 0x5ec, 0x5e9, 0x5e6, 0x5e3, 0x5df, 0x5dc, 0x5d9,
    0x5d6, 0x5d3, 0x5d0, 0x5cd, 0x5ca, 0x5c7, 0x5c4, 0x5c1,
    0x5be, 0x5bb, 0x5b8, 0x5b5, 0x5b2, 0x5af, 0x5ac, 0x5aa,
};

static void ia64_frcpa_write_approx(CPUIA64State *env, uint32_t r1,
                                    const IA64FPRegisterFormat *den)
{
    uint32_t exp = ia64_fp_register_recip_exp(den->exp);
    uint64_t mant = (uint64_t)ia64_recip_table[
                        ia64_recip_table_index(den->mant)] << 53;

    ia64_fr_write_ext(env, r1, den->sign, exp, mant);
}

static void ia64_frsqrta_write_approx(CPUIA64State *env, uint32_t r1,
                                      const IA64FPRegisterFormat *val)
{
    uint32_t exp = ia64_fp_register_rsqrt_exp(val->exp);
    uint64_t mant = (uint64_t)ia64_recip_sqrt_table[
                        ia64_recip_sqrt_table_index(val)] << 53;

    ia64_fr_write_ext(env, r1, false, exp, mant);
}

static floatx80 ia64_floatx80_rcpa(floatx80 num, floatx80 den,
                                    bool approximate, float_status *status)
{
    floatx80 one = ia64_make_floatx80(
        0x3fff, IA64_FP_SIGNIFICAND_INTEGER_BIT);

    return floatx80_div(approximate ? one : num, den, status);
}

static bool ia64_frcpa_raw_response(CPUIA64State *env, uint32_t r1,
                                    const IA64FPRegisterFormat *num,
                                    const IA64FPRegisterFormat *den,
                                    bool *predicate)
{
    bool num_zero;
    bool den_zero;
    bool num_inf;
    bool den_inf;
    bool num_normal;
    bool den_normal;
    bool sign;

    if (ia64_fp_register_format_is_nan(num) ||
        ia64_fp_register_format_is_nan(den)) {
        return false;
    }

    num_zero = ia64_fp_register_format_is_zero(num);
    den_zero = ia64_fp_register_format_is_zero(den);
    num_inf = ia64_fp_register_format_is_infinity(num);
    den_inf = ia64_fp_register_format_is_infinity(den);
    num_normal = ia64_fp_register_format_is_normal(num);
    den_normal = ia64_fp_register_format_is_normal(den);
    if (!(num_zero || num_inf || num_normal) ||
        !(den_zero || den_inf || den_normal)) {
        return false;
    }

    sign = num->sign ^ den->sign;
    *predicate = false;
    if ((num_zero && den_zero) || (num_inf && den_inf)) {
        float_raise(float_flag_invalid, &env->fp.fp_status);
        ia64_fr_write_floatx80(
            env, r1, floatx80_default_nan(&env->fp.fp_status));
    } else if (den_zero) {
        if (num_normal) {
            float_raise(float_flag_divbyzero, &env->fp.fp_status);
        }
        ia64_fr_write_ext(env, r1, sign, IA64_FP_REG_SPECIAL_EXP,
                          IA64_FP_SIGNIFICAND_INTEGER_BIT);
    } else if (den_inf || num_zero) {
        ia64_fr_write_ext(env, r1, sign, 0, 0);
    } else if (num_inf) {
        ia64_fr_write_ext(env, r1, sign, IA64_FP_REG_SPECIAL_EXP,
                          IA64_FP_SIGNIFICAND_INTEGER_BIT);
    } else {
        ia64_frcpa_write_approx(env, r1, den);
        *predicate = true;
    }
    return true;
}

typedef struct IA64FPSWAFormat {
    bool sign;
    bool unnormal;
    int32_t exp;
    uint64_t mant;
} IA64FPSWAFormat;

typedef struct IA64FPSWARawResult {
    bool sign;
    int32_t exp;
    uint64_t mant;
    bool tail;
    bool half_greater;
    bool half_equal;
} IA64FPSWARawResult;

typedef struct IA64FPWide {
    __uint128_t high;
    __uint128_t low;
} IA64FPWide;

static IA64FPSWAFormat ia64_fpswa_format(CPUIA64State *env, uint32_t reg)
{
    IA64FPSWAFormat value;
    uint64_t high;
    int shift;

    ia64_fpreg_to_spill(env, reg, &value.mant, &high);
    value.sign = (high >> 17) & 1;
    value.exp = high & IA64_FP_WRE_EXP_MASK;
    value.unnormal = value.mant != 0 &&
                     !(value.mant & IA64_FP_SIGNIFICAND_INTEGER_BIT);
    if (value.unnormal) {
        shift = clz64(value.mant);
        value.mant <<= shift;
        value.exp -= shift;
    }
    return value;
}

static uint8_t ia64_fpswa_physical_fr(const CPUIA64State *env,
                                      uint32_t reg)
{
    if (reg < IA64_ROTATING_FR_BASE) {
        return reg;
    }
    return IA64_ROTATING_FR_BASE +
           ((reg - IA64_ROTATING_FR_BASE + env->cfm_rrb_fr) %
            IA64_ROTATING_FR_COUNT);
}

static uint8_t ia64_fpswa_physical_pr(const CPUIA64State *env,
                                      uint32_t reg)
{
    if (reg < 16) {
        return reg;
    }
    return 16 + ((reg - 16 + env->cfm_rrb_pr) % 48);
}

static __uint128_t ia64_fpswa_round_right(
    const IA64FPSWARawResult *raw, uint32_t shift, uint32_t rounding,
    bool *inexact, bool *fpa)
{
    __uint128_t upper;
    uint64_t discarded = 0;
    uint64_t half = 0;
    bool round_up = false;

    if (shift == 0) {
        upper = raw->mant;
        *inexact = raw->tail;
        if (rounding == 0 && raw->tail) {
            round_up = raw->half_greater ||
                       (raw->half_equal && (raw->mant & 1));
        }
    } else if (shift < 64) {
        upper = raw->mant >> shift;
        discarded = raw->mant & ((1ULL << shift) - 1);
        half = 1ULL << (shift - 1);
        *inexact = discarded != 0 || raw->tail;
        if (rounding == 0 && *inexact) {
            round_up = discarded > half ||
                       (discarded == half &&
                        (raw->tail || ((uint64_t)upper & 1)));
        }
    } else if (shift == 64) {
        upper = 0;
        discarded = raw->mant;
        half = 1ULL << 63;
        *inexact = discarded != 0 || raw->tail;
        if (rounding == 0 && *inexact) {
            round_up = discarded > half ||
                       (discarded == half && raw->tail);
        }
    } else {
        upper = 0;
        *inexact = raw->mant != 0 || raw->tail;
    }

    if (*inexact && rounding != 0) {
        round_up = (rounding == 1 && raw->sign) ||
                   (rounding == 2 && !raw->sign);
    }
    if (round_up) {
        upper++;
    }
    *fpa = round_up;
    return upper;
}

static uint64_t ia64_fpswa_isqrt128(__uint128_t value,
                                    __uint128_t *remainder)
{
    __uint128_t estimate;
    __uint128_t next;
    uint64_t high = value >> 64;
    uint32_t significant_bits;

    if (value == 0) {
        *remainder = 0;
        return 0;
    }

    significant_bits = high != 0 ? 128U - clz64(high) :
                                   64U - clz64((uint64_t)value);
    estimate = (__uint128_t)1 << ((significant_bits + 1U) / 2U);

    for (;;) {
        next = (estimate + value / estimate) >> 1;
        if (next >= estimate) {
            break;
        }
        estimate = next;
    }

    *remainder = value - estimate * estimate;
    return estimate;
}

static bool ia64_fpswa_exception_masked(uint64_t fpsr, uint32_t sf,
                                        uint32_t flag)
{
    uint64_t controls = (fpsr >> ia64_fpsr_sf_shift(sf)) &
                        IA64_FPSR_SF_CONTROLS_MASK;

    return ((sf != 0) && (controls & IA64_FPSR_SF_TD)) ||
           (fpsr & flag);
}

/* Deliver an exact finite non-zero result in the selected computation model. */
static bool ia64_fp_deliver_raw(CPUIA64State *env, uint32_t r1,
                                const IA64FPSWARawResult *input,
                                uint32_t sf, uint32_t precision)
{
    IA64FPSWARawResult raw = *input;
    uint64_t controls = ia64_fpsr_sf_controls(env, sf);
    uint32_t precision_bits;
    uint32_t precision_shift;
    uint32_t rounding = (controls >> 4) & 3;
    int32_t min_exp;
    int32_t max_exp;
    int32_t result_exp;
    __uint128_t rounded;
    uint64_t result_mant;
    int soft = 0;
    bool inexact;
    bool fpa;
    bool masked;

    if (raw.mant == 0) {
        ia64_fr_write_ext(env, r1, raw.sign, 0, 0);
        return true;
    }

    if (precision == 1) {
        precision_bits = 24;
        if (controls & 2) {
            min_exp = 0x00001;
            max_exp = 0x1fffe;
        } else {
            min_exp = 0x0ff81;
            max_exp = 0x1007e;
        }
    } else if (precision == 2) {
        precision_bits = 53;
        if (controls & 2) {
            min_exp = 0x00001;
            max_exp = 0x1fffe;
        } else {
            min_exp = 0x0fc01;
            max_exp = 0x103fe;
        }
    } else if (precision == 0) {
        switch ((controls >> 2) & 3) {
        case 0:
            precision_bits = 24;
            break;
        case 2:
            precision_bits = 53;
            break;
        case 3:
            precision_bits = 64;
            break;
        default:
            return false;
        }
        if (controls & 2) {
            min_exp = 0x00001;
            max_exp = 0x1fffe;
        } else {
            min_exp = 0x0c001;
            max_exp = 0x13ffe;
        }
    } else {
        return false;
    }
    precision_shift = 64 - precision_bits;

    /* First round with unbounded exponent range, as required by Figure 5-12. */
    rounded = ia64_fpswa_round_right(&raw, precision_shift, rounding,
                                     &inexact, &fpa);
    result_exp = raw.exp;
    if (rounded == ((__uint128_t)1 << precision_bits)) {
        rounded >>= 1;
        result_exp++;
    }
    result_mant = (uint64_t)rounded << precision_shift;

    if (result_exp > max_exp) {
        masked = ia64_fpswa_exception_masked(env->ar_fpsr, sf, 1U << 3);
        soft = float_flag_overflow;
        if (!masked) {
            /* Enabled overflow returns the unbounded exponent modulo 2^17. */
            if (inexact) {
                soft |= float_flag_inexact;
            }
        } else {
            /* The bounded overflow response is always inexact. */
            soft |= float_flag_inexact;
            if (rounding == 0 ||
                (rounding == 1 && raw.sign) ||
                (rounding == 2 && !raw.sign)) {
                result_exp = IA64_FP_REG_SPECIAL_EXP;
                result_mant = IA64_FP_SIGNIFICAND_INTEGER_BIT;
                fpa = true;
            } else {
                result_exp = max_exp;
                result_mant = UINT64_MAX << precision_shift;
                fpa = false;
            }
        }
    } else if (result_exp < min_exp) {
        masked = ia64_fpswa_exception_masked(env->ar_fpsr, sf, 1U << 4);
        if (!masked) {
            /* Enabled underflow returns the unbounded exponent modulo 2^17. */
            soft = float_flag_underflow;
            if (inexact) {
                soft |= float_flag_inexact;
            }
        } else if (controls & 1) {
            /* FTZ applies even when the tiny result would otherwise be exact. */
            result_exp = 0;
            result_mant = 0;
            soft = float_flag_underflow | float_flag_inexact;
            fpa = false;
        } else {
            uint32_t exponent_shift = (uint32_t)(min_exp - raw.exp);
            uint32_t denormal_shift =
                exponent_shift > UINT32_MAX - precision_shift ? UINT32_MAX :
                precision_shift + exponent_shift;

            /* Re-round the exact input once for the bounded exponent range. */
            rounded = ia64_fpswa_round_right(&raw, denormal_shift, rounding,
                                             &inexact, &fpa);
            if (rounded == ((__uint128_t)1 << (precision_bits - 1))) {
                result_mant = IA64_FP_SIGNIFICAND_INTEGER_BIT;
                result_exp = min_exp;
            } else {
                result_mant = (uint64_t)rounded << precision_shift;
                result_exp = result_mant == 0 ? 0 : min_exp;
            }
            if (inexact) {
                soft = float_flag_underflow | float_flag_inexact;
            }
        }
    } else if (inexact) {
        soft = float_flag_inexact;
    }

    ia64_fr_write_ext(env, r1, raw.sign,
                      (uint32_t)result_exp & IA64_FP_WRE_EXP_MASK,
                      result_mant);
    env->fp.transaction.trap_fpa = fpa;
    if (soft != 0) {
        float_raise(soft, &env->fp.fp_status);
    }
    return true;
}

static bool ia64_fp_deliver_finite(CPUIA64State *env, uint32_t r1,
                                   const IA64FPRegisterFormat *value,
                                   uint32_t sf, uint32_t precision)
{
    IA64FPSWARawResult raw = { 0 };
    int normalize;

    if (value->exp == IA64_FP_REG_SPECIAL_EXP || value->mant == 0) {
        return false;
    }
    raw.sign = value->sign;
    raw.exp = value->exp == 0 ? 0x0c001 : (int32_t)value->exp;
    raw.mant = value->mant;
    normalize = clz64(raw.mant);
    raw.mant <<= normalize;
    raw.exp -= normalize;
    return ia64_fp_deliver_raw(env, r1, &raw, sf, precision);
}

static void ia64_fp_raw_set_fraction(IA64FPSWARawResult *raw,
                                     uint64_t fraction, bool tail)
{
    const uint64_t half = 1ULL << 63;

    raw->tail = fraction != 0 || tail;
    raw->half_greater = fraction > half ||
                        (fraction == half && tail);
    raw->half_equal = fraction == half && !tail;
}

static __uint128_t ia64_fp_shift_right128(__uint128_t value, uint32_t shift,
                                          bool *discarded)
{
    __uint128_t mask;

    if (shift == 0) {
        *discarded = false;
        return value;
    }
    if (shift >= 128) {
        *discarded = value != 0;
        return 0;
    }
    mask = (((__uint128_t)1 << shift) - 1);
    *discarded = (value & mask) != 0;
    return value >> shift;
}

static uint32_t ia64_fp_clz128(__uint128_t value)
{
    uint64_t high = value >> 64;

    return high != 0 ? clz64(high) : 64 + clz64((uint64_t)value);
}

static bool ia64_fp_static_format_operand(
    const IA64FPRegisterFormat *raw, IA64FPSWAFormat *value)
{
    uint32_t normalize;

    if (raw->exp == IA64_FP_REG_SPECIAL_EXP) {
        return false;
    }
    value->sign = raw->sign;
    if (raw->mant == 0) {
        value->exp = 0;
        value->mant = 0;
        value->unnormal = raw->exp != 0;
        return true;
    }
    value->exp = raw->exp == 0 ? 0x0c001 : (int32_t)raw->exp;
    value->mant = raw->mant;
    normalize = clz64(value->mant);
    value->mant <<= normalize;
    value->exp -= normalize;
    value->unnormal = normalize != 0;
    return true;
}

static bool ia64_fp_static_binary_operand(CPUIA64State *env, uint32_t reg,
                                          IA64FPSWAFormat *value)
{
    IA64FPRegisterFormat raw = ia64_fr_raw_register_format(env, reg);

    return ia64_fp_static_format_operand(&raw, value);
}

static bool ia64_fp_static_addsub_raw(CPUIA64State *env, uint32_t r2,
                                      uint32_t r3, uint32_t sf,
                                      IA64FPBinaryOperation op,
                                      IA64FPSWARawResult *raw)
{
    IA64FPSWAFormat left;
    IA64FPSWAFormat right;
    __uint128_t left_aligned;
    __uint128_t right_aligned;
    __uint128_t result;
    int32_t result_exp;
    uint32_t normalize;
    bool left_discarded;
    bool right_discarded;
    bool carry;
    int magnitude_compare;

    if (!ia64_fp_static_binary_operand(env, r2, &left) ||
        !ia64_fp_static_binary_operand(env, r3, &right)) {
        return false;
    }
    if (op == IA64_FP_BINARY_SUB) {
        right.sign = !right.sign;
    }
    if (left.mant == 0 || right.mant == 0) {
        if (left.mant == 0 && right.mant == 0) {
            raw->sign = left.sign == right.sign ? left.sign :
                ((ia64_fpsr_sf_controls(env, sf) >> 4) & 3) == 1;
            return true;
        }
        if (left.mant == 0) {
            raw->sign = right.sign;
            raw->exp = right.exp;
            raw->mant = right.mant;
        } else {
            raw->sign = left.sign;
            raw->exp = left.exp;
            raw->mant = left.mant;
        }
        return true;
    }
    result_exp = MAX(left.exp, right.exp);
    left_aligned = ia64_fp_shift_right128(
        (__uint128_t)left.mant << 64, result_exp - left.exp,
        &left_discarded);
    right_aligned = ia64_fp_shift_right128(
        (__uint128_t)right.mant << 64, result_exp - right.exp,
        &right_discarded);

    if (left.sign == right.sign) {
        result = left_aligned + right_aligned;
        carry = result < left_aligned;
        raw->sign = left.sign;
        if (carry) {
            raw->exp = result_exp + 1;
            raw->mant = IA64_FP_SIGNIFICAND_INTEGER_BIT |
                        (uint64_t)(result >> 65);
            ia64_fp_raw_set_fraction(
                raw, (uint64_t)(result >> 1),
                (result & 1) != 0 || left_discarded || right_discarded);
        } else {
            raw->exp = result_exp;
            raw->mant = result >> 64;
            ia64_fp_raw_set_fraction(
                raw, (uint64_t)result,
                left_discarded || right_discarded);
        }
        return true;
    }

    magnitude_compare = left.exp != right.exp ?
        (left.exp > right.exp ? 1 : -1) :
        (left.mant > right.mant ? 1 :
         left.mant < right.mant ? -1 : 0);
    if (magnitude_compare == 0) {
        raw->sign = ((ia64_fpsr_sf_controls(env, sf) >> 4) & 3) == 1;
        return true;
    }
    if (magnitude_compare > 0) {
        result = left_aligned - right_aligned;
        if (right_discarded) {
            result--;
        }
        raw->sign = left.sign;
    } else {
        result = right_aligned - left_aligned;
        if (left_discarded) {
            result--;
        }
        raw->sign = right.sign;
    }
    normalize = ia64_fp_clz128(result);
    result <<= normalize;
    raw->exp = result_exp - normalize;
    raw->mant = result >> 64;
    ia64_fp_raw_set_fraction(
        raw, (uint64_t)result,
        left_discarded || right_discarded);
    return true;
}

static bool ia64_fp_static_mul_raw(CPUIA64State *env, uint32_t r2,
                                   uint32_t r3, bool negate,
                                   IA64FPSWARawResult *raw)
{
    IA64FPSWAFormat left;
    IA64FPSWAFormat right;
    __uint128_t product;

    if (!ia64_fp_static_binary_operand(env, r2, &left) ||
        !ia64_fp_static_binary_operand(env, r3, &right)) {
        return false;
    }
    product = (__uint128_t)left.mant * right.mant;
    raw->sign = left.sign ^ right.sign ^ negate;
    if (product == 0) {
        return true;
    }
    raw->exp = left.exp + right.exp - IA64_FP_WRE_BIAS;
    if (product >> 127) {
        raw->exp++;
        raw->mant = product >> 64;
        ia64_fp_raw_set_fraction(raw, (uint64_t)product, false);
    } else {
        raw->mant = product >> 63;
        ia64_fp_raw_set_fraction(raw, (uint64_t)(product << 1), false);
    }
    return true;
}

static bool ia64_fp_try_raw_binary(CPUIA64State *env, uint32_t r1,
                                    uint32_t r2, uint32_t r3, uint32_t sf,
                                    uint32_t precision,
                                    IA64FPBinaryOperation op)
{
    IA64FPSWARawResult raw = { 0 };
    bool valid;

    if (op == IA64_FP_BINARY_ADD || op == IA64_FP_BINARY_SUB) {
        valid = ia64_fp_static_addsub_raw(env, r2, r3, sf, op, &raw);
    } else {
        valid = ia64_fp_static_mul_raw(
            env, r2, r3, op == IA64_FP_BINARY_NEG_MUL, &raw);
    }
    return valid && ia64_fp_deliver_raw(
                        env, r1, &raw, sf, precision);
}

static bool ia64_fp_wide_is_zero(const IA64FPWide *value)
{
    return value->high == 0 && value->low == 0;
}

static int ia64_fp_wide_compare(const IA64FPWide *left,
                                const IA64FPWide *right)
{
    if (left->high != right->high) {
        return left->high > right->high ? 1 : -1;
    }
    if (left->low != right->low) {
        return left->low > right->low ? 1 : -1;
    }
    return 0;
}

static IA64FPWide ia64_fp_wide_shift_right(IA64FPWide value, uint32_t shift,
                                            bool *discarded)
{
    IA64FPWide result = { 0 };
    __uint128_t mask;
    uint32_t high_shift;

    if (shift == 0) {
        *discarded = false;
        return value;
    }
    if (shift < 128) {
        mask = (((__uint128_t)1 << shift) - 1);
        *discarded = (value.low & mask) != 0;
        result.high = value.high >> shift;
        result.low = (value.high << (128 - shift)) |
                     (value.low >> shift);
        return result;
    }
    if (shift == 128) {
        *discarded = value.low != 0;
        result.low = value.high;
        return result;
    }
    if (shift < 256) {
        high_shift = shift - 128;
        mask = (((__uint128_t)1 << high_shift) - 1);
        *discarded = value.low != 0 || (value.high & mask) != 0;
        result.low = value.high >> high_shift;
        return result;
    }
    *discarded = !ia64_fp_wide_is_zero(&value);
    return result;
}

static IA64FPWide ia64_fp_wide_add(IA64FPWide left, IA64FPWide right,
                                    bool *carry)
{
    IA64FPWide result;
    __uint128_t high_sum;
    bool low_carry;

    result.low = left.low + right.low;
    low_carry = result.low < left.low;
    high_sum = left.high + right.high;
    *carry = high_sum < left.high;
    result.high = high_sum + low_carry;
    *carry |= result.high < high_sum;
    return result;
}

static IA64FPWide ia64_fp_wide_sub(IA64FPWide left, IA64FPWide right)
{
    IA64FPWide result;
    bool borrow = left.low < right.low;

    result.low = left.low - right.low;
    result.high = left.high - right.high - borrow;
    return result;
}

static void ia64_fp_wide_decrement(IA64FPWide *value)
{
    if (value->low-- == 0) {
        value->high--;
    }
}

static uint32_t ia64_fp_wide_clz(const IA64FPWide *value)
{
    uint64_t word;

    word = value->high >> 64;
    if (word != 0) {
        return clz64(word);
    }
    word = value->high;
    if (word != 0) {
        return 64 + clz64(word);
    }
    word = value->low >> 64;
    if (word != 0) {
        return 128 + clz64(word);
    }
    return 192 + clz64((uint64_t)value->low);
}

static IA64FPWide ia64_fp_wide_shift_left(IA64FPWide value, uint32_t shift)
{
    IA64FPWide result = { 0 };

    if (shift == 0) {
        return value;
    }
    if (shift < 128) {
        result.high = (value.high << shift) |
                      (value.low >> (128 - shift));
        result.low = value.low << shift;
    } else if (shift == 128) {
        result.high = value.low;
    } else if (shift < 256) {
        result.high = value.low << (shift - 128);
    }
    return result;
}

static void ia64_fp_wide_to_raw(IA64FPWide value, int32_t exp,
                                bool sign, bool fractional_tail,
                                IA64FPSWARawResult *raw)
{
    uint32_t normalize = ia64_fp_wide_clz(&value);

    value = ia64_fp_wide_shift_left(value, normalize);
    raw->sign = sign;
    raw->exp = exp - normalize;
    raw->mant = value.high >> 64;
    ia64_fp_raw_set_fraction(
        raw, (uint64_t)value.high,
        value.low != 0 || fractional_tail);
}

static bool ia64_fp_static_muladd_raw(
    CPUIA64State *env, const IA64FPRegisterFormat *addend_raw,
    const IA64FPRegisterFormat *left_raw,
    const IA64FPRegisterFormat *right_raw, uint32_t sf,
    IA64FPMulAddOperation op, IA64FPSWARawResult *raw)
{
    IA64FPSWAFormat addend;
    IA64FPSWAFormat left;
    IA64FPSWAFormat right;
    IA64FPWide product = { 0 };
    IA64FPWide addend_value = { 0 };
    IA64FPWide product_aligned;
    IA64FPWide addend_aligned;
    IA64FPWide result;
    __uint128_t exact_product;
    int32_t product_exp;
    int32_t result_exp;
    int magnitude_compare;
    bool product_sign;
    bool addend_sign;
    bool product_discarded;
    bool addend_discarded;
    bool fractional_tail;
    bool carry;

    if (!ia64_fp_static_format_operand(left_raw, &left) ||
        !ia64_fp_static_format_operand(right_raw, &right) ||
        !ia64_fp_static_format_operand(addend_raw, &addend)) {
        return false;
    }

    exact_product = (__uint128_t)left.mant * right.mant;
    product_sign = left.sign ^ right.sign ^
                   (op == IA64_FP_NEG_MULADD);
    addend_sign = addend.sign ^ (op == IA64_FP_MULSUB);
    if (exact_product == 0) {
        if (addend.mant != 0) {
            raw->sign = addend_sign;
            raw->exp = addend.exp;
            raw->mant = addend.mant;
        } else {
            raw->sign = product_sign == addend_sign ? product_sign :
                ((ia64_fpsr_sf_controls(env, sf) >> 4) & 3) == 1;
        }
        return true;
    }
    product_exp = left.exp + right.exp - IA64_FP_WRE_BIAS;
    if (exact_product >> 127) {
        product.high = exact_product;
        product_exp++;
    } else {
        product.high = exact_product << 1;
    }

    if (addend.mant == 0) {
        ia64_fp_wide_to_raw(product, product_exp, product_sign, false, raw);
        return true;
    }
    addend_value.high = (__uint128_t)addend.mant << 64;
    result_exp = MAX(product_exp, addend.exp);
    product_aligned = ia64_fp_wide_shift_right(
        product, result_exp - product_exp, &product_discarded);
    addend_aligned = ia64_fp_wide_shift_right(
        addend_value, result_exp - addend.exp, &addend_discarded);

    if (product_sign == addend_sign) {
        result = ia64_fp_wide_add(product_aligned, addend_aligned, &carry);
        fractional_tail = product_discarded || addend_discarded;
        if (carry) {
            raw->sign = product_sign;
            raw->exp = result_exp + 1;
            raw->mant = IA64_FP_SIGNIFICAND_INTEGER_BIT |
                        (uint64_t)(result.high >> 65);
            ia64_fp_raw_set_fraction(
                raw, result.high >> 1,
                (result.high & 1) != 0 || result.low != 0 ||
                fractional_tail);
        } else {
            ia64_fp_wide_to_raw(result, result_exp, product_sign,
                                fractional_tail, raw);
        }
        return true;
    }

    magnitude_compare = product_exp != addend.exp ?
        (product_exp > addend.exp ? 1 : -1) :
        ia64_fp_wide_compare(&product, &addend_value);
    if (magnitude_compare == 0) {
        raw->sign = ((ia64_fpsr_sf_controls(env, sf) >> 4) & 3) == 1;
        return true;
    }
    if (magnitude_compare > 0) {
        result = ia64_fp_wide_sub(product_aligned, addend_aligned);
        if (addend_discarded) {
            ia64_fp_wide_decrement(&result);
        }
        raw->sign = product_sign;
    } else {
        result = ia64_fp_wide_sub(addend_aligned, product_aligned);
        if (product_discarded) {
            ia64_fp_wide_decrement(&result);
        }
        raw->sign = addend_sign;
    }
    fractional_tail = product_discarded || addend_discarded;
    ia64_fp_wide_to_raw(result, result_exp, raw->sign,
                        fractional_tail, raw);
    return true;
}

static bool ia64_fp_try_raw_muladd(
    CPUIA64State *env, uint32_t r1,
    const IA64FPRegisterFormat *addend,
    const IA64FPRegisterFormat *left,
    const IA64FPRegisterFormat *right, uint32_t sf, uint32_t precision,
    IA64FPMulAddOperation op)
{
    IA64FPSWARawResult raw = { 0 };

    if (!ia64_fp_static_muladd_raw(
            env, addend, left, right, sf, op, &raw)) {
        return false;
    }
    return ia64_fp_deliver_raw(env, r1, &raw, sf, precision);
}

static bool ia64_fp_try_register_muladd(CPUIA64State *env, uint32_t r1,
                                         uint32_t r2, uint32_t r3,
                                         uint32_t r4, uint32_t sf,
                                         uint32_t precision,
                                         IA64FPMulAddOperation op)
{
    IA64FPRegisterFormat addend = ia64_fr_raw_register_format(env, r2);
    IA64FPRegisterFormat left;
    IA64FPRegisterFormat right;

    left = r3 == r2 ? addend : ia64_fr_raw_register_format(env, r3);
    if (r4 == r2) {
        right = addend;
    } else if (r4 == r3) {
        right = left;
    } else {
        right = ia64_fr_raw_register_format(env, r4);
    }

    if (ia64_fp_handle_muladd_special(
            env, sf, r1, r2, &addend, &left, &right, op)) {
        return true;
    }
    return ia64_fp_try_raw_muladd(
        env, r1, &addend, &left, &right, sf, precision, op);
}

static void ia64_fpswa_cache_result(CPUIA64State *env,
                                    const IA64FPSWARawResult *raw,
                                    uint32_t sf, bool unnormal)
{
    uint64_t controls = ia64_fpsr_sf_controls(env, sf);
    uint32_t precision_control = (controls >> 2) & 3;
    uint32_t precision = precision_control == 0 ? 24 :
                         precision_control == 2 ? 53 : 64;
    uint32_t rounding = (controls >> 4) & 3;
    int32_t min_exp = (controls & 2) ? 1 : 0xc001;
    int32_t max_exp = (controls & 2) ? 0x1fffe : 0x13ffe;
    uint32_t precision_shift = 64 - precision;
    uint32_t shift = precision_shift;
    int32_t result_exp = raw->exp;
    __uint128_t rounded;
    uint64_t result_mant;
    bool inexact;
    bool fpa;

    env->fp.fpswa_flags = unnormal ? (1U << 1) : 0;
    if (result_exp < min_exp) {
        shift += (uint32_t)(min_exp - result_exp);
    }
    rounded = ia64_fpswa_round_right(raw, shift, rounding, &inexact, &fpa);

    if (result_exp < min_exp) {
        uint64_t normal_threshold = 1ULL << (precision - 1);

        result_mant = (uint64_t)rounded << precision_shift;
        result_exp = (uint64_t)rounded >= normal_threshold ? min_exp : 0;
        if (result_exp == 0 && (controls & 1) && result_mant != 0) {
            result_mant = 0;
            inexact = true;
            env->fp.fpswa_flags |= (1U << 4) | (1U << 5);
        } else if (result_exp == 0 &&
                   (inexact ||
                    !ia64_fpswa_exception_masked(env->ar_fpsr, sf,
                                                  1U << 4))) {
            env->fp.fpswa_flags |= 1U << 4;
        }
    } else {
        if (rounded == ((__uint128_t)1 << precision)) {
            rounded >>= 1;
            result_exp++;
        }
        result_mant = (uint64_t)rounded << precision_shift;
    }

    if (result_exp > max_exp) {
        bool overflow_masked = ia64_fpswa_exception_masked(
            env->ar_fpsr, sf, 1U << 3);

        env->fp.fpswa_flags |= (1U << 3) | (1U << 5);
        inexact = true;
        if (!overflow_masked) {
            result_exp &= IA64_FP_WRE_EXP_MASK;
        } else if (rounding == 0 ||
                   (rounding == 1 && raw->sign) ||
                   (rounding == 2 && !raw->sign)) {
            result_exp = IA64_FP_REG_SPECIAL_EXP;
            result_mant = IA64_FP_SIGNIFICAND_INTEGER_BIT;
        } else {
            result_exp = max_exp;
            result_mant = UINT64_MAX << precision_shift;
        }
    }
    if (inexact) {
        env->fp.fpswa_flags |= 1U << 5;
    }

    env->fp.fpswa_result_low = result_mant;
    env->fp.fpswa_result_high =
        ((uint64_t)result_exp & IA64_FP_WRE_EXP_MASK) |
        ((uint64_t)raw->sign << 17);
    env->fp.fpswa_sf = sf;
    env->fp.fpswa_fpa = fpa;
    env->fp.fpswa_pending = true;
}

static void ia64_fpswa_prepare_divide(CPUIA64State *env, uint32_t r1,
                                      uint32_t p2, uint32_t r2,
                                      uint32_t r3, uint32_t sf)
{
    IA64FPSWAFormat num = ia64_fpswa_format(env, r2);
    IA64FPSWAFormat den = ia64_fpswa_format(env, r3);
    IA64FPSWARawResult raw = { 0 };
    __uint128_t dividend;
    __uint128_t remainder;
    uint32_t normalize = num.mant < den.mant;

    raw.sign = num.sign ^ den.sign;
    raw.exp = IA64_FP_WRE_BIAS + num.exp - den.exp - normalize;
    dividend = (__uint128_t)num.mant << (63 + normalize);
    raw.mant = dividend / den.mant;
    remainder = dividend % den.mant;
    raw.tail = remainder != 0;
    if (raw.tail) {
        __uint128_t twice = remainder << 1;

        raw.half_greater = twice > den.mant;
        raw.half_equal = twice == den.mant;
    }

    env->fp.fpswa_dest_fr = ia64_fpswa_physical_fr(env, r1);
    env->fp.fpswa_dest_pr = ia64_fpswa_physical_pr(env, p2);
    ia64_fpswa_cache_result(env, &raw, sf,
                            num.unnormal || den.unnormal);
}

static void ia64_fpswa_prepare_sqrt(CPUIA64State *env, uint32_t r1,
                                    uint32_t p2, uint32_t r3, uint32_t sf)
{
    IA64FPSWAFormat val = ia64_fpswa_format(env, r3);
    IA64FPSWARawResult raw = { 0 };
    __uint128_t radicand;
    __uint128_t remainder;
    int32_t unbiased = val.exp - IA64_FP_WRE_BIAS;
    uint32_t odd = unbiased & 1;

    raw.sign = false;
    raw.exp = IA64_FP_WRE_BIAS + (unbiased - (int32_t)odd) / 2;
    radicand = (__uint128_t)val.mant << (63 + odd);
    raw.mant = ia64_fpswa_isqrt128(radicand, &remainder);
    raw.tail = remainder != 0;
    raw.half_greater = remainder > raw.mant;

    env->fp.fpswa_dest_fr = ia64_fpswa_physical_fr(env, r1);
    env->fp.fpswa_dest_pr = ia64_fpswa_physical_pr(env, p2);
    ia64_fpswa_cache_result(env, &raw, sf, val.unnormal);
}

static int ia64_fp_approx_soft_flags(int soft)
{
    /* Approximation instructions do not report O, U, or I. */
    return soft & ~(float_flag_overflow |
                    float_flag_underflow |
                    float_flag_inexact |
                    float_flag_output_denormal_flushed);
}

static void ia64_fp_approx_restrict_status(float_status *status)
{
    set_float_exception_flags(
        ia64_fp_approx_soft_flags(get_float_exception_flags(status)), status);
}

static void ia64_do_frcpa(CPUIA64State *env, uint32_t r1, uint32_t p2,
                          uint32_t r2, uint32_t r3, uint32_t sf)
{
    floatx80 num;
    floatx80 den;
    bool predicate;
    IA64FPRegisterFormat num_raw;
    IA64FPRegisterFormat den_raw;
    IA64FPRegisterFormat num_fmt;
    IA64FPRegisterFormat den_fmt;

    if (ia64_fr_nat_get(env, r2) || ia64_fr_nat_get(env, r3)) {
        ia64_fr_write_nat(env, r1);
        ia64_pr_write(env, p2, false);
        return;
    }

    num_raw = ia64_fr_raw_register_format(env, r2);
    den_raw = ia64_fr_raw_register_format(env, r3);
    num_fmt = num_raw;
    den_fmt = den_raw;
    ia64_normalize_fp_register_format(&num_fmt);
    ia64_normalize_fp_register_format(&den_fmt);
    if (ia64_frcpa_limits_swa_fault(&num_fmt, &den_fmt)) {
        ia64_fpswa_prepare_divide(env, r1, p2, r2, r3, sf);
        ia64_raise_fp_fault(env, IA64_FP_ISR_SWA);
    }
    ia64_fp_note_unnormal_operand(
        env, sf, ia64_frcpa_uses_unnormal_operand(&num_raw, &den_raw));

    if (!ia64_frcpa_raw_response(
            env, r1, &num_fmt, &den_fmt, &predicate)) {
        num = ia64_fr_to_floatx80(env, r2);
        den = ia64_fr_to_floatx80(env, r3);
        predicate = !ia64_fp_register_format_is_unsupported(&num_fmt) &&
                    !ia64_fp_register_format_is_unsupported(&den_fmt) &&
                    ia64_floatx80_rcpa_predicate(
                        num, den, &env->fp.fp_status);
        ia64_fr_write_floatx80(
            env, r1, ia64_floatx80_rcpa(
                num, den, predicate, &env->fp.fp_status));
    }
    ia64_pr_write(env, p2, predicate);
    ia64_fp_approx_restrict_status(&env->fp.fp_status);
}

static bool ia64_float32_rcpa_predicate(float32 num, float32 den)
{
    return !float32_is_zero(num) &&
           !float32_is_infinity(num) &&
           !float32_is_any_nan(num) &&
           !float32_is_zero(den) &&
           !float32_is_infinity(den) &&
           !float32_is_any_nan(den);
}

static float32 ia64_float32_rcpa(float32 num, float32 den,
                                 bool approximate, float_status *status)
{
    return float32_div(approximate ? float32_one : num, den, status);
}

static bool ia64_float32_register_format(float32 val,
                                         IA64FPRegisterFormat *fmt)
{
    uint32_t bits = float32_val(val);
    uint32_t exp = (bits >> 23) & 0xff;
    uint32_t frac = bits & 0x7fffff;

    if (exp == 0 || exp == 0xff) {
        return false;
    }

    fmt->sign = bits >> 31;
    fmt->exp = exp + IA64_FP_WRE_BIAS - IA64_FP_SINGLE_BIAS;
    fmt->mant = IA64_FP_SIGNIFICAND_INTEGER_BIT | ((uint64_t)frac << 40);
    return true;
}

static bool ia64_float32_normalized_register_format(
    float32 val, IA64FPRegisterFormat *fmt)
{
    uint32_t bits = float32_val(val);
    uint32_t frac = bits & 0x7fffff;

    if (ia64_float32_register_format(val, fmt)) {
        return true;
    }
    if ((bits & 0x7f800000) != 0 || frac == 0) {
        return false;
    }

    fmt->sign = bits >> 31;
    fmt->exp = IA64_FP_WRE_BIAS + 1 - IA64_FP_SINGLE_BIAS;
    fmt->mant = (uint64_t)frac << 40;
    ia64_normalize_fp_register_format(fmt);
    return true;
}

static float32
ia64_float32_from_register_format(CPUIA64State *env,
                                  const IA64FPRegisterFormat *fmt)
{
    float_status status = env->fp.fp_status;

    return floatx80_to_float32(
        ia64_register_format_to_floatx80(env, fmt->sign, fmt->exp,
                                         fmt->mant),
        &status);
}

static float32 ia64_float32_rcpa_approx(CPUIA64State *env,
                                        const IA64FPRegisterFormat *den)
{
    IA64FPRegisterFormat result = {
        .sign = den->sign,
        .exp = ia64_fp_register_recip_exp(den->exp),
        .mant = (uint64_t)ia64_recip_table[
            ia64_recip_table_index(den->mant)] << 53,
    };

    return ia64_float32_from_register_format(env, &result);
}

static bool ia64_float32_fprcpa_predicate(const IA64FPRegisterFormat *num,
                                          const IA64FPRegisterFormat *den)
{
    int32_t est_exp = (int32_t)num->exp - (int32_t)den->exp;

    return est_exp < IA64_FP_SINGLE_BIAS &&
           est_exp > 2 - IA64_FP_SINGLE_BIAS &&
           num->exp > IA64_FP_WRE_BIAS - IA64_FP_SINGLE_BIAS +
                      IA64_FP_SINGLE_MANT_WIDTH;
}

static void ia64_do_fprcpa(CPUIA64State *env, uint32_t r1, uint32_t p2,
                           uint32_t r2, uint32_t r3, uint32_t sf)
{
    uint64_t num = ia64_fr_significand(env, r2);
    uint64_t den = ia64_fr_significand(env, r3);
    float32 num_hi = make_float32(num >> 32);
    float32 num_lo = make_float32(num);
    float32 den_hi = make_float32(den >> 32);
    float32 den_lo = make_float32(den);
    bool hi_pred;
    bool lo_pred;
    float32 hi_result;
    float32 lo_result;
    int hi_soft;
    int lo_soft;

    if (ia64_fr_nat_get(env, r2) || ia64_fr_nat_get(env, r3)) {
        ia64_fr_write_nat(env, r1);
        ia64_pr_write(env, p2, false);
        return;
    }

    {
        IA64FPRegisterFormat num_hi_fmt = { 0 };
        IA64FPRegisterFormat num_lo_fmt = { 0 };
        IA64FPRegisterFormat den_hi_fmt = { 0 };
        IA64FPRegisterFormat den_lo_fmt = { 0 };
        bool hi_normal = ia64_float32_register_format(num_hi, &num_hi_fmt) &&
                         ia64_float32_register_format(den_hi, &den_hi_fmt);
        bool lo_normal = ia64_float32_register_format(num_lo, &num_lo_fmt) &&
                         ia64_float32_register_format(den_lo, &den_lo_fmt);
        float_status hi_status = env->fp.fp_status;
        float_status lo_status = env->fp.fp_status;

        hi_pred = ia64_float32_rcpa_predicate(num_hi, den_hi);
        lo_pred = ia64_float32_rcpa_predicate(num_lo, den_lo);
        hi_result = hi_pred && hi_normal ?
                    ia64_float32_rcpa_approx(env, &den_hi_fmt) :
                    ia64_float32_rcpa(num_hi, den_hi,
                                      hi_pred && !float32_is_denormal(den_hi),
                                      &hi_status);
        lo_result = lo_pred && lo_normal ?
                    ia64_float32_rcpa_approx(env, &den_lo_fmt) :
                    ia64_float32_rcpa(num_lo, den_lo,
                                      lo_pred && !float32_is_denormal(den_lo),
                                      &lo_status);
        hi_soft = ia64_fp_approx_soft_flags(
            get_float_exception_flags(&hi_status));
        lo_soft = ia64_fp_approx_soft_flags(
            get_float_exception_flags(&lo_status));
        hi_pred = hi_pred && hi_normal &&
                  ia64_float32_fprcpa_predicate(&num_hi_fmt, &den_hi_fmt);
        lo_pred = lo_pred && lo_normal &&
                  ia64_float32_fprcpa_predicate(&num_lo_fmt, &den_lo_fmt);
    }

    ia64_fp_simd_fault_end(env, sf, hi_soft, lo_soft, false, false);

    ia64_fr_write_sig(env, r1,
                      ((uint64_t)float32_val(hi_result) << 32) |
                      float32_val(lo_result));
    ia64_pr_write(env, p2, hi_pred && lo_pred);
}

/* ---- FP classify ---- */

void ia64_fp_fclass(CPUIA64State *env, uint32_t p1, uint32_t p2,
                   uint32_t f2, uint32_t fclass9)
{
    uint64_t mant;
    uint64_t high;
    uint32_t exp;
    bool is_neg;
    bool is_nat = ia64_fr_nat_get(env, f2);
    bool is_zero;
    bool is_unorm;
    bool is_inf;
    bool is_qnan;
    bool is_snan;
    bool is_normal;
    bool has_integer_bit;
    bool sign_match;
    bool type_match;
    bool member;

    ia64_fpreg_to_spill(env, f2, &mant, &high);
    exp = (high & 0xffff) | (((high >> 16) & 1) << 16);
    is_neg = (high >> 17) & 1;
    has_integer_bit = mant & IA64_FP_SIGNIFICAND_INTEGER_BIT;
    is_zero = !is_nat && mant == 0 && exp == 0;
    is_inf = !is_nat && exp == IA64_FP_REG_SPECIAL_EXP &&
             mant == IA64_FP_SIGNIFICAND_INTEGER_BIT;
    is_qnan = !is_nat && exp == IA64_FP_REG_SPECIAL_EXP &&
              has_integer_bit && (mant & (UINT64_C(1) << 62));
    is_snan = !is_nat && exp == IA64_FP_REG_SPECIAL_EXP &&
              has_integer_bit && (mant << 1) != 0 &&
              !(mant & (UINT64_C(1) << 62));
    is_unorm = !is_nat && exp != IA64_FP_REG_SPECIAL_EXP &&
                ((exp == 0 && mant != 0) ||
                 (exp != 0 && !has_integer_bit));
    is_normal = !is_nat && exp != 0 &&
                exp != IA64_FP_REG_SPECIAL_EXP && has_integer_bit;
    sign_match = ((fclass9 & 0x001) && !is_neg) ||
                 ((fclass9 & 0x002) && is_neg);
    type_match = ((fclass9 & 0x004) && is_zero) ||
                 ((fclass9 & 0x008) && is_unorm) ||
                 ((fclass9 & 0x010) && is_normal) ||
                 ((fclass9 & 0x020) && is_inf);
    member = (sign_match && type_match) ||
                  ((fclass9 & 0x040) && is_snan) ||
                  ((fclass9 & 0x080) && is_qnan) ||
                  ((fclass9 & 0x100) && is_nat);

    if (is_nat && !(fclass9 & 0x100)) {
        if (p1) {
            env->pr[p1] = 0;
        }
        if (p2) {
            env->pr[p2] = 0;
        }
    } else {
        if (p1) {
            env->pr[p1] = member ? 1 : 0;
        }
        if (p2) {
            env->pr[p2] = member ? 0 : 1;
        }
    }
    env->pr[IA64_PR_TRUE] = 1;
}

#define IA64_FP_SIGN_MASK 0x8000000000000000ULL
#define IA64_FP_EXP_MASK  0x7ff0000000000000ULL
#define IA64_FP_FRAC_MASK 0x000fffffffffffffULL

/* ---- FP merge ---- */

void ia64_fp_fmerge_ns(CPUIA64State *env, uint32_t r1,
                      uint32_t r2, uint32_t r3)
{
    uint64_t low2;
    uint64_t high2;
    uint64_t low3;
    uint64_t high3;

    if (ia64_fr_nat_get(env, r2) || ia64_fr_nat_get(env, r3)) {
        ia64_fr_write_nat(env, r1);
        return;
    }

    ia64_fpreg_to_spill(env, r2, &low2, &high2);
    ia64_fpreg_to_spill(env, r3, &low3, &high3);
    ia64_fpreg_from_spill(env, r1, low3,
                          (high3 & ~(1ULL << 17)) |
                          ((~high2) & (1ULL << 17)));
}

void ia64_fp_fmerge_s(CPUIA64State *env, uint32_t r1, uint32_t r2, uint32_t r3)
{
    uint64_t low2;
    uint64_t high2;
    uint64_t low3;
    uint64_t high3;

    if (ia64_fr_nat_get(env, r2) || ia64_fr_nat_get(env, r3)) {
        ia64_fr_write_nat(env, r1);
        return;
    }

    ia64_fpreg_to_spill(env, r2, &low2, &high2);
    ia64_fpreg_to_spill(env, r3, &low3, &high3);
    ia64_fpreg_from_spill(env, r1, low3,
                          (high3 & ~(1ULL << 17)) |
                          (high2 & (1ULL << 17)));
}

void ia64_fp_fmerge_se(CPUIA64State *env, uint32_t r1, uint32_t r2, uint32_t r3)
{
    uint64_t low2;
    uint64_t high2;
    uint64_t low3;
    uint64_t high3;

    if (ia64_fr_nat_get(env, r2) || ia64_fr_nat_get(env, r3)) {
        ia64_fr_write_nat(env, r1);
        return;
    }

    ia64_fpreg_to_spill(env, r2, &low2, &high2);
    ia64_fpreg_to_spill(env, r3, &low3, &high3);
    ia64_fpreg_from_spill(env, r1, low3, high2);
}

/* ---- FP logical/swap ---- */

void ia64_fp_flogical_and(CPUIA64State *env, uint32_t r1,
                         uint32_t r2, uint32_t r3)
{
    if (ia64_fr_write_nat_if_any2(env, r1, r2, r3)) {
        return;
    }

    ia64_fr_write_sig(env, r1, ia64_fr_significand(env, r2) &
                               ia64_fr_significand(env, r3));
}

void ia64_fp_flogical_andcm(CPUIA64State *env, uint32_t r1,
                           uint32_t r2, uint32_t r3)
{
    if (ia64_fr_write_nat_if_any2(env, r1, r2, r3)) {
        return;
    }

    ia64_fr_write_sig(env, r1, ia64_fr_significand(env, r2) &
                               ~ia64_fr_significand(env, r3));
}

void ia64_fp_flogical_or(CPUIA64State *env, uint32_t r1,
                        uint32_t r2, uint32_t r3)
{
    if (ia64_fr_write_nat_if_any2(env, r1, r2, r3)) {
        return;
    }

    ia64_fr_write_sig(env, r1, ia64_fr_significand(env, r2) |
                               ia64_fr_significand(env, r3));
}

void ia64_fp_flogical_xor(CPUIA64State *env, uint32_t r1,
                         uint32_t r2, uint32_t r3)
{
    if (ia64_fr_write_nat_if_any2(env, r1, r2, r3)) {
        return;
    }

    ia64_fr_write_sig(env, r1, ia64_fr_significand(env, r2) ^
                               ia64_fr_significand(env, r3));
}

void ia64_fp_fswap(CPUIA64State *env, uint32_t r1, uint32_t r2,
                  uint32_t r3, uint32_t form)
{
    uint64_t f2;
    uint64_t f3;
    uint32_t hi;
    uint32_t lo;

    if (ia64_fr_write_nat_if_any2(env, r1, r2, r3)) {
        return;
    }

    f2 = ia64_fr_significand(env, r2);
    f3 = ia64_fr_significand(env, r3);
    hi = f3;
    lo = f2 >> 32;
    if (form == 1) {
        hi ^= 0x80000000U;
    } else if (form == 2) {
        lo ^= 0x80000000U;
    }

    ia64_fr_write_sig(env, r1, ((uint64_t)hi << 32) | lo);
}

void ia64_fp_fmix(CPUIA64State *env, uint32_t r1, uint32_t r2,
                 uint32_t r3, uint32_t form)
{
    uint64_t f2;
    uint64_t f3;
    uint32_t hi;
    uint32_t lo;

    if (ia64_fr_write_nat_if_any2(env, r1, r2, r3)) {
        return;
    }

    f2 = ia64_fr_significand(env, r2);
    f3 = ia64_fr_significand(env, r3);
    if (form == 1) {
        hi = f2;
        lo = f3;
    } else {
        hi = f2 >> 32;
        lo = form == 2 ? f3 >> 32 : f3;
    }

    ia64_fr_write_sig(env, r1, ((uint64_t)hi << 32) | lo);
}

void ia64_fp_fsxt(CPUIA64State *env, uint32_t r1, uint32_t r2,
                 uint32_t r3, uint32_t form)
{
    uint64_t f2;
    uint64_t f3;
    uint32_t hi;
    uint32_t lo;

    if (ia64_fr_write_nat_if_any2(env, r1, r2, r3)) {
        return;
    }

    f2 = ia64_fr_significand(env, r2);
    f3 = ia64_fr_significand(env, r3);
    if (form == 1) {
        hi = (f2 >> 63) ? UINT32_MAX : 0;
        lo = f3 >> 32;
    } else {
        hi = ((f2 >> 31) & 1) ? UINT32_MAX : 0;
        lo = f3;
    }

    ia64_fr_write_sig(env, r1, ((uint64_t)hi << 32) | lo);
}

/* ---- Parallel FP merge/min/max/compare ---- */

static uint64_t ia64_pack_fp32_lanes(uint32_t hi, uint32_t lo)
{
    return ((uint64_t)hi << 32) | lo;
}

void ia64_fp_fpmerge(CPUIA64State *env, uint32_t r1, uint32_t r2,
                    uint32_t r3, uint32_t form)
{
    uint64_t f2;
    uint64_t f3;
    uint32_t f2_hi;
    uint32_t f2_lo;
    uint32_t f3_hi;
    uint32_t f3_lo;
    uint32_t hi;
    uint32_t lo;

    if (ia64_fr_write_nat_if_any2(env, r1, r2, r3)) {
        return;
    }

    f2 = ia64_fr_significand(env, r2);
    f3 = ia64_fr_significand(env, r3);
    f2_hi = f2 >> 32;
    f2_lo = f2;
    f3_hi = f3 >> 32;
    f3_lo = f3;

    if (form == 0) {
        hi = ((f2_hi ^ 0x80000000U) & 0x80000000U) |
             (f3_hi & 0x7fffffffU);
        lo = ((f2_lo ^ 0x80000000U) & 0x80000000U) |
             (f3_lo & 0x7fffffffU);
    } else if (form == 1) {
        hi = (f2_hi & 0x80000000U) | (f3_hi & 0x7fffffffU);
        lo = (f2_lo & 0x80000000U) | (f3_lo & 0x7fffffffU);
    } else {
        hi = (f2_hi & 0xff800000U) | (f3_hi & 0x007fffffU);
        lo = (f2_lo & 0xff800000U) | (f3_lo & 0x007fffffU);
    }

    ia64_fr_write_sig(env, r1, ia64_pack_fp32_lanes(hi, lo));
}

static uint32_t ia64_fpminmax_lane(uint32_t a_bits, uint32_t b_bits,
                                   bool is_max, bool is_abs,
                                   float_status *status)
{
    float32 a = make_float32(a_bits);
    float32 b = make_float32(b_bits);
    float32 cmp_a = is_abs ? float32_abs(a) : a;
    float32 cmp_b = is_abs ? float32_abs(b) : b;
    FloatRelation rel;

    if (float32_is_any_nan(a) || float32_is_any_nan(b)) {
        float_raise(float_flag_invalid, status);
        return b_bits;
    }

    rel = float32_compare(cmp_a, cmp_b, status);
    if (is_max) {
        return rel == float_relation_greater ? a_bits : b_bits;
    }
    return rel == float_relation_less ? a_bits : b_bits;
}

static void ia64_do_fpminmax(CPUIA64State *env, uint32_t r1, uint32_t r2,
                             uint32_t r3, uint32_t is_max, uint32_t is_abs,
                             uint32_t sf)
{
    float_status hi_status = env->fp.fp_status;
    float_status lo_status = env->fp.fp_status;
    uint64_t f2;
    uint64_t f3;
    uint32_t f2_hi;
    uint32_t f2_lo;
    uint32_t f3_hi;
    uint32_t f3_lo;
    uint32_t hi;
    uint32_t lo;

    if (ia64_fr_write_nat_if_any2(env, r1, r2, r3)) {
        return;
    }

    f2 = ia64_fr_significand(env, r2);
    f3 = ia64_fr_significand(env, r3);
    f2_hi = f2 >> 32;
    f2_lo = f2;
    f3_hi = f3 >> 32;
    f3_lo = f3;
    hi = ia64_fpminmax_lane(f2_hi, f3_hi, is_max != 0, is_abs != 0,
                            &hi_status);
    lo = ia64_fpminmax_lane(f2_lo, f3_lo, is_max != 0, is_abs != 0,
                            &lo_status);
    ia64_fp_simd_fault_end(env, sf, get_float_exception_flags(&hi_status),
                           get_float_exception_flags(&lo_status),
                           false, false);

    ia64_fr_write_sig(env, r1, ia64_pack_fp32_lanes(hi, lo));
}

static bool ia64_fpcmp_lane(uint32_t a_bits, uint32_t b_bits, uint32_t frel,
                            float_status *status)
{
    FloatRelation rel;

    if ((frel & 3) == 0 || (frel & 3) == 3) {
        rel = float32_compare_quiet(make_float32(a_bits),
                                    make_float32(b_bits), status);
    } else {
        rel = float32_compare(make_float32(a_bits), make_float32(b_bits),
                              status);
    }

    switch (frel & 7) {
    case 0:
        return rel == float_relation_equal;
    case 1:
        return rel == float_relation_less;
    case 2:
        return rel == float_relation_less || rel == float_relation_equal;
    case 3:
        return rel == float_relation_unordered;
    case 4:
        return rel != float_relation_equal;
    case 5:
        return rel != float_relation_less;
    case 6:
        return rel != float_relation_less && rel != float_relation_equal;
    default:
        return rel != float_relation_unordered;
    }
}

static void ia64_do_fpcmp(CPUIA64State *env, uint32_t r1, uint32_t r2,
                          uint32_t r3, uint32_t frel, uint32_t sf)
{
    float_status hi_status = env->fp.fp_status;
    float_status lo_status = env->fp.fp_status;
    uint64_t f2;
    uint64_t f3;
    uint32_t hi;
    uint32_t lo;

    if (ia64_fr_write_nat_if_any2(env, r1, r2, r3)) {
        return;
    }

    f2 = ia64_fr_significand(env, r2);
    f3 = ia64_fr_significand(env, r3);
    hi = ia64_fpcmp_lane(f2 >> 32, f3 >> 32, frel, &hi_status) ?
         UINT32_MAX : 0;
    lo = ia64_fpcmp_lane(f2, f3, frel, &lo_status) ?
         UINT32_MAX : 0;
    ia64_fp_simd_fault_end(env, sf, get_float_exception_flags(&hi_status),
                           get_float_exception_flags(&lo_status),
                           false, false);

    ia64_fr_write_sig(env, r1, ia64_pack_fp32_lanes(hi, lo));
}

static uint32_t ia64_fpcvt_signed_magnitude(uint32_t value)
{
    return (value & (UINT32_C(1) << 31)) ? -value : value;
}

static bool ia64_fpcvt_rounds_magnitude_up(float32 value, uint32_t result,
                                           bool is_unsigned,
                                           const float_status *fp_status)
{
    float_status status = *fp_status;
    uint32_t truncated;

    set_float_exception_flags(0, &status);
    if (is_unsigned) {
        truncated = float32_to_uint32_round_to_zero(value, &status);
        return result > truncated;
    }

    truncated = (uint32_t)float32_to_int32_round_to_zero(value, &status);
    return ia64_fpcvt_signed_magnitude(result) >
           ia64_fpcvt_signed_magnitude(truncated);
}

static uint32_t ia64_fpcvt_lane(uint32_t value, bool is_unsigned,
                                bool is_trunc, bool *fpa,
                                float_status *status)
{
    float32 f = make_float32(value);
    uint32_t result;

    if (is_unsigned) {
        result = is_trunc ?
            float32_to_uint32_round_to_zero(f, status) :
            float32_to_uint32(f, status);
    } else {
        result = is_trunc ?
            (uint32_t)float32_to_int32_round_to_zero(f, status) :
            (uint32_t)float32_to_int32(f, status);
    }

    if (get_float_exception_flags(status) & float_flag_invalid) {
        return UINT32_C(0x80000000);
    }
    if (!is_trunc &&
        (get_float_exception_flags(status) & float_flag_inexact)) {
        *fpa = ia64_fpcvt_rounds_magnitude_up(f, result, is_unsigned,
                                               status);
    }
    if (float32_is_denormal(f)) {
        float_raise(float_flag_input_denormal_used, status);
    }
    return result;
}

static void ia64_do_fpcvt(CPUIA64State *env, uint32_t r1, uint32_t r2,
                          uint32_t is_unsigned, uint32_t is_trunc,
                          uint32_t sf)
{
    float_status hi_status = env->fp.fp_status;
    float_status lo_status = env->fp.fp_status;
    uint64_t f2;
    uint32_t hi;
    uint32_t lo;
    bool hi_fpa = false;
    bool lo_fpa = false;
    int hi_soft;
    int lo_soft;

    if (ia64_fr_nat_get(env, r2)) {
        ia64_fr_write_nat(env, r1);
        return;
    }

    f2 = ia64_fr_significand(env, r2);
    hi = ia64_fpcvt_lane(f2 >> 32, is_unsigned != 0,
                         is_trunc != 0, &hi_fpa, &hi_status);
    lo = ia64_fpcvt_lane(f2, is_unsigned != 0,
                         is_trunc != 0, &lo_fpa, &lo_status);
    hi_soft = get_float_exception_flags(&hi_status);
    lo_soft = get_float_exception_flags(&lo_status);
    ia64_fp_simd_fault_end(env, sf, hi_soft, lo_soft, hi_fpa, lo_fpa);

    ia64_fr_write_sig(env, r1, ia64_pack_fp32_lanes(hi, lo));
}

static uint32_t ia64_fpma_lane_result(uint32_t addend_bits,
                                      uint32_t multiplicand_bits,
                                      uint32_t multiplier_bits,
                                      uint32_t form, bool pure_multiply,
                                      float_status *status)
{
    Float3NaNPropRule saved_rule = get_float_3nan_prop_rule(status);
    float32 addend = make_float32(addend_bits);
    float32 multiplicand = make_float32(multiplicand_bits);
    float32 multiplier = make_float32(multiplier_bits);
    int flags = 0;
    uint32_t result;

    if (pure_multiply) {
        Float2NaNPropRule saved_mul_rule = get_float_2nan_prop_rule(status);
        float32 product;

        if (form == 2 && !float32_is_any_nan(multiplicand) &&
            !float32_is_any_nan(multiplier)) {
            /* fpnmpy negates the exact product before directed rounding. */
            multiplicand = float32_chs(multiplicand);
        }
        /* SoftFloat B is architectural f4, ahead of f3. */
        set_float_2nan_prop_rule(float_2nan_prop_ba, status);
        product = float32_mul(multiplicand, multiplier, status);
        set_float_2nan_prop_rule(saved_mul_rule, status);
        return float32_val(product);
    }

    if (form == 1) {
        flags = float_muladd_negate_c;
    } else if (form == 2) {
        flags = float_muladd_negate_product;
    }

    /* SoftFloat A, B, C map to architectural f3, f4, f2. */
    set_float_3nan_prop_rule(float_3nan_prop_bca, status);
    result = float32_val(float32_muladd(multiplicand, multiplier, addend,
                                       flags, status));
    set_float_3nan_prop_rule(saved_rule, status);
    return result;
}

static uint32_t ia64_fpma_lane(uint32_t addend_bits,
                               uint32_t multiplicand_bits,
                               uint32_t multiplier_bits, uint32_t form,
                               bool pure_multiply, bool *fpa,
                               float_status *status)
{
    uint32_t result = ia64_fpma_lane_result(
        addend_bits, multiplicand_bits, multiplier_bits, form,
        pure_multiply, status);
    int soft = get_float_exception_flags(status);

    /* IA-64 FTZ always reports both U and I for a flushed tiny result. */
    if (get_flush_to_zero(status) &&
        float32_is_zero(make_float32(result)) &&
        (soft & float_flag_inexact) &&
        !(soft & (float_flag_invalid | float_flag_overflow))) {
        float_raise(float_flag_output_denormal_flushed, status);
        soft |= float_flag_output_denormal_flushed;
    }

    if (!(soft & float_flag_invalid) &&
        (soft & (float_flag_overflow | float_flag_underflow |
                 float_flag_inexact | float_flag_output_denormal_flushed))) {
        float_status truncated_status = *status;
        uint32_t truncated;

        set_float_exception_flags(0, &truncated_status);
        set_float_rounding_mode(float_round_to_zero, &truncated_status);
        truncated = ia64_fpma_lane_result(
            addend_bits, multiplicand_bits, multiplier_bits, form,
            pure_multiply, &truncated_status);
        *fpa = (result & UINT32_C(0x7fffffff)) >
               (truncated & UINT32_C(0x7fffffff));
    }
    return result;
}

static void ia64_do_fpma(CPUIA64State *env, uint32_t r1, uint32_t r2,
                         uint32_t r3, uint32_t r4, uint32_t form,
                         uint32_t sf)
{
    float_status hi_status = env->fp.fp_status;
    float_status lo_status = env->fp.fp_status;
    uint64_t f2;
    uint64_t f3;
    uint64_t f4;
    uint32_t hi;
    uint32_t lo;
    uint64_t traps;
    bool hi_fpa = false;
    bool lo_fpa = false;

    if (ia64_fr_write_nat_if_any3(env, r1, r2, r3, r4)) {
        return;
    }

    f2 = ia64_fr_significand(env, r2);
    f3 = ia64_fr_significand(env, r3);
    f4 = ia64_fr_significand(env, r4);
    traps = ia64_fp_active_traps(env, sf);
    hi_status.rebias_overflow = lo_status.rebias_overflow =
        !(traps & (1U << 3));
    hi_status.rebias_underflow = lo_status.rebias_underflow =
        !(traps & (1U << 4));
    hi = ia64_fpma_lane(f2 >> 32, f3 >> 32, f4 >> 32, form,
                        r2 == IA64_FR_ZERO_INDEX, &hi_fpa, &hi_status);
    lo = ia64_fpma_lane(f2, f3, f4, form,
                        r2 == IA64_FR_ZERO_INDEX, &lo_fpa, &lo_status);
    ia64_fp_simd_fault_end(env, sf, get_float_exception_flags(&hi_status),
                           get_float_exception_flags(&lo_status),
                           hi_fpa, lo_fpa);

    ia64_fr_write_sig(env, r1, ia64_pack_fp32_lanes(hi, lo));
}

/* ---- FP status field controls ---- */

static uint32_t ia64_fpsr_sf_shift(uint32_t sf)
{
    return IA64_FPSR_SF0_SHIFT + (sf & 3) * IA64_FPSR_SF_BITS;
}

static uint64_t ia64_fpsr_sf_controls(const CPUIA64State *env, uint32_t sf)
{
    return (env->ar_fpsr >> ia64_fpsr_sf_shift(sf)) &
           IA64_FPSR_SF_CONTROLS_MASK;
}

static uint64_t ia64_fpsr_sf_flags(const CPUIA64State *env, uint32_t sf)
{
    return (env->ar_fpsr >>
            (ia64_fpsr_sf_shift(sf) + IA64_FPSR_SF_FLAGS_SHIFT)) &
           IA64_FPSR_SF_FLAGS_MASK;
}

static uint64_t ia64_fp_active_traps(CPUIA64State *env, uint32_t sf)
{
    uint64_t controls = ia64_fpsr_sf_controls(env, sf);

    return (controls & IA64_FPSR_SF_TD) ?
           IA64_FPSR_TRAPS_MASK :
           (env->ar_fpsr & IA64_FPSR_TRAPS_MASK);
}

static uint64_t ia64_fp_soft_flags_to_ia64(int soft)
{
    uint64_t flags = 0;

    if (soft & float_flag_invalid) {
        flags |= 1U << 0;
    }
    if (soft & (float_flag_input_denormal_flushed |
                float_flag_input_denormal_used)) {
        flags |= 1U << 1;
    }
    if (soft & float_flag_divbyzero) {
        flags |= 1U << 2;
    }
    if (soft & float_flag_overflow) {
        flags |= 1U << 3;
    }
    if (soft & (float_flag_underflow |
                float_flag_output_denormal_flushed)) {
        flags |= 1U << 4;
    }
    if (soft & (float_flag_inexact |
                float_flag_output_denormal_flushed)) {
        flags |= 1U << 5;
    }

    return flags;
}

static uint64_t ia64_fp_packed_fault_code(uint64_t hi_flags,
                                          uint64_t lo_flags)
{
    /* Table 8-3: Parallel FP-HI is ISR.code[3:0], LO is [7:4]. */
    return (hi_flags & 0xf) | ((lo_flags & 0xf) << 4);
}

static uint16_t ia64_fp_packed_trap_code(uint64_t hi_flags,
                                         uint64_t lo_flags,
                                         bool hi_fpa, bool lo_fpa)
{
    uint16_t code;

    /* Table 8-3: LO O/U/I/FPA is [10:7], HI is [14:11]. */
    code = ((lo_flags & 0x38) << 4) | ((hi_flags & 0x38) << 8);
    if (lo_fpa) {
        code |= IA64_FP_ISR_FPA_LO;
    }
    if (hi_fpa) {
        code |= IA64_FP_ISR_FPA_HI;
    }
    return code;
}

static uint64_t ia64_fp_completion_traps(uint64_t flags, uint64_t traps)
{
    uint64_t enabled = flags & ~traps & 0x38;

    /* Figure 5-12 reports concurrent I with an enabled O/U response. */
    if (enabled & 0x18) {
        enabled |= flags & (1U << 5);
    }
    return enabled;
}

static void ia64_fp_simd_fault_end(CPUIA64State *env, uint32_t sf,
                                   int hi_soft, int lo_soft,
                                   bool hi_fpa, bool lo_fpa)
{
    uint64_t traps = ia64_fp_active_traps(env, sf);
    uint64_t hi_flags;
    uint64_t lo_flags;
    uint64_t hi_fault;
    uint64_t lo_fault;
    uint64_t hi_trap;
    uint64_t lo_trap;

    hi_flags = ia64_fp_soft_flags_to_ia64(hi_soft);
    lo_flags = ia64_fp_soft_flags_to_ia64(lo_soft);
    hi_fault = hi_flags & ~traps & 0x7;
    lo_fault = lo_flags & ~traps & 0x7;
    hi_trap = ia64_fp_completion_traps(hi_flags, traps);
    lo_trap = ia64_fp_completion_traps(lo_flags, traps);

    set_float_exception_flags(hi_soft | lo_soft, &env->fp.fp_status);
    if (hi_fault || lo_fault) {
        ia64_raise_fp_fault(
            env, ia64_fp_packed_fault_code(hi_fault, lo_fault));
    }
    env->fp.transaction.packed_trap = true;
    env->fp.transaction.packed_trap_code = ia64_fp_packed_trap_code(
        hi_trap, lo_trap, hi_fpa && hi_trap, lo_fpa && lo_trap);
}

static void ia64_fp_restore_state(CPUIA64State *env)
{
    uint32_t word;

    /*
     * When every immediate FP exception is masked, ia64_fp_begin()
     * deliberately skips rollback setup.  Software-assist faults are still
     * possible in that mode, but they are detected before an architected
     * destination is written, so there is no state to roll back.  More
     * importantly, the backup masks may still contain data from an earlier
     * transactional instruction and must not be consumed by that assist
     * fault.
     */
    if (!env->fp.transaction.active) {
        return;
    }

    for (word = 0; word < 2; word++) {
        uint64_t pending = env->fp.transaction.backup_fr_mask[word];

        while (pending) {
            uint32_t reg = word * 64 + ctz64(pending);
            uint64_t bit = 1ULL << (reg % 64);

            pending &= pending - 1;
            env->fp.fr[reg] = env->fp.transaction.backup_fr[reg];
            env->fp.fr_ext_mant[reg] =
                env->fp.transaction.backup_fr_ext_mant[reg];
            env->fp.fr_ext_exp[reg] =
                env->fp.transaction.backup_fr_ext_exp[reg];
            env->fp.fr_int_value[reg] =
                env->fp.transaction.backup_fr_int_value[reg];
            env->fp.fr_nat[word] = (env->fp.fr_nat[word] & ~bit) |
                                (env->fp.transaction.backup_fr_nat[word] & bit);
            env->fp.fr_sig[word] = (env->fp.fr_sig[word] & ~bit) |
                                (env->fp.transaction.backup_fr_sig[word] & bit);
            env->fp.fr_ext_sign[word] =
                (env->fp.fr_ext_sign[word] & ~bit) |
                (env->fp.transaction.backup_fr_ext_sign[word] & bit);
            env->fp.fr_ext_valid[word] =
                (env->fp.fr_ext_valid[word] & ~bit) |
                (env->fp.transaction.backup_fr_ext_valid[word] & bit);
            env->fp.fr_int_origin[word] =
                (env->fp.fr_int_origin[word] & ~bit) |
                (env->fp.transaction.backup_fr_int_origin[word] & bit);
        }
    }
    while (env->fp.transaction.backup_pr_mask) {
        uint32_t reg = ctz64(env->fp.transaction.backup_pr_mask);

        env->fp.transaction.backup_pr_mask &=
            env->fp.transaction.backup_pr_mask - 1;
        env->pr[reg] = env->fp.transaction.backup_pr[reg];
    }
    env->psr = (env->psr & ~(IA64_PSR_MFL | IA64_PSR_MFH)) |
               env->fp.transaction.backup_psr_mf;
    env->fp.transaction.active = false;
}

static void ia64_raise_fp_fault(CPUIA64State *env, uint64_t isr)
{
    uint32_t slot = (env->psr & IA64_PSR_RI_MASK) >>
                    IA64_PSR_RI_SHIFT;

    ia64_fp_restore_state(env);
    env->cr_isr = isr;
    ia64_raise_exception(env, IA64_EXCP_FP_FAULT, env->ip, 0, slot);
}

static void ia64_fp_begin(CPUIA64State *env, uint32_t sf,
                          uint32_t precision)
{
    static const FloatRoundMode rounding[4] = {
        float_round_nearest_even,
        float_round_down,
        float_round_up,
        float_round_to_zero,
    };
    uint64_t controls = ia64_fpsr_sf_controls(env, sf);
    uint64_t traps = ia64_fp_active_traps(env, sf);
    uint32_t pc = (controls >> 2) & 3;
    FloatX80RoundPrec round_precision;

    /*
     * Precise rollback is needed only for the immediate V/D/Z faults.
     * O/U/I are completing traps, so their result and modified-FP bits remain
     * architecturally visible.  Avoid copying the complete tagged FR/PR
     * destination state when every immediate exception is masked, including
     * non-zero status fields whose TD control disables all traps.
     */
    if ((~traps & IA64_FPSR_TRAPS_MASK) & 0x7) {
        env->fp.transaction.backup_fr_mask[0] = 0;
        env->fp.transaction.backup_fr_mask[1] = 0;
        env->fp.transaction.backup_pr_mask = 0;
        env->fp.transaction.backup_psr_mf =
            env->psr & (IA64_PSR_MFL | IA64_PSR_MFH);
        env->fp.transaction.active = true;
    } else {
        env->fp.transaction.active = false;
    }
    if ((~traps & IA64_FPSR_TRAPS_MASK) & 0x38) {
        env->fp.transaction.trap_fpa = false;
        env->fp.transaction.packed_trap_code = 0;
        env->fp.transaction.packed_trap = false;
    }

    set_float_rounding_mode(rounding[(controls >> 4) & 3],
                            &env->fp.fp_status);
    if (precision == 1 || (precision == 0 && pc == 0)) {
        round_precision = floatx80_precision_s;
    } else if (precision == 2 || (precision == 0 && pc == 2)) {
        round_precision = floatx80_precision_d;
    } else {
        round_precision = floatx80_precision_x;
    }
    set_floatx80_rounding_precision(round_precision, &env->fp.fp_status);
    set_flush_to_zero(controls & 1, &env->fp.fp_status);
    set_flush_inputs_to_zero(false, &env->fp.fp_status);
    set_float_exception_flags(0, &env->fp.fp_status);
}

static void ia64_fp_end(CPUIA64State *env, uint32_t sf)
{
    int soft = get_float_exception_flags(&env->fp.fp_status);
    uint64_t flags;
    uint64_t traps;
    uint64_t enabled;
    uint32_t shift;

    if (soft == 0) {
        env->fp.transaction.active = false;
        return;
    }

    flags = ia64_fp_soft_flags_to_ia64(soft);
    traps = ia64_fp_active_traps(env, sf);
    enabled = flags & ~traps;
    if (enabled & 0x7) {
        ia64_raise_fp_fault(env, enabled & 0x7);
    }

    env->fp.transaction.active = false;

    shift = ia64_fpsr_sf_shift(sf) + IA64_FPSR_SF_FLAGS_SHIFT;
    env->ar_fpsr |= flags << shift;

    if (enabled & 0x38) {
        uint32_t slot = (env->psr & IA64_PSR_RI_MASK) >>
                        IA64_PSR_RI_SHIFT;
        uint64_t trap_ip = env->ip;
        uint64_t next_ip = env->ip;
        uint32_t next_slot;

        if (slot < 2) {
            next_slot = slot + 1;
        } else {
            next_ip += 16;
            next_slot = 0;
        }
        uint64_t fp_isr;

        if (env->fp.transaction.packed_trap) {
            fp_isr = env->fp.transaction.packed_trap_code |
                     IA64_ISR_CODE_FP;
        } else {
            uint64_t reported = ia64_fp_completion_traps(flags, traps);

            fp_isr = (reported << 8) | IA64_ISR_CODE_FP;
            if (env->fp.transaction.trap_fpa) {
                fp_isr |= IA64_FP_ISR_FPA_HI;
            }
        }

        /* A trapping FP instruction completed successfully. */
        ia64_system_clear_psr_fault_suppression(env);
        ia64_check_native_traps(
            env, next_ip, trap_ip,
            IA64_NATIVE_TRAP_SLOTS(next_slot, slot),
            IA64_NATIVE_TRAP_FP, fp_isr, env->psr);
        g_assert_not_reached();
    }
}

void ia64_fp_fsetc(CPUIA64State *env, uint32_t sf,
                  uint32_t amask7, uint32_t omask7)
{
    uint64_t controls = (ia64_fpsr_sf_controls(env, 0) & (amask7 & 0x7f)) |
                        (omask7 & 0x7f);
    uint64_t shift = ia64_fpsr_sf_shift(sf);

    if (((sf & 3) == 0 && (controls & IA64_FPSR_SF_TD)) ||
        (((controls >> 2) & 3) == 1)) {
        uint32_t slot = (env->psr & IA64_PSR_RI_MASK) >>
                        IA64_PSR_RI_SHIFT;

        env->cr_isr = 0x30;
        ia64_raise_exception(env, IA64_EXCP_RESERVED_REG_FIELD,
                               env->ip, 0, slot);
    }

    env->ar_fpsr &= ~(IA64_FPSR_SF_CONTROLS_MASK << shift);
    env->ar_fpsr |= controls << shift;
}

void ia64_fp_fclrf(CPUIA64State *env, uint32_t sf)
{
    uint64_t mask = IA64_FPSR_SF_FLAGS_MASK <<
                    (ia64_fpsr_sf_shift(sf) + IA64_FPSR_SF_FLAGS_SHIFT);

    env->ar_fpsr &= ~mask;
}

uint64_t ia64_fp_fchkf(CPUIA64State *env, uint32_t sf)
{
    uint64_t traps = env->ar_fpsr & IA64_FPSR_TRAPS_MASK;
    uint64_t sf0_flags = ia64_fpsr_sf_flags(env, 0);
    uint64_t flags = ia64_fpsr_sf_flags(env, sf);

    return (flags & ~traps) || (flags & ~sf0_flags);
}

/* ---- FP multiply-subtract (fms; fma with a negated addend) ---- */

static void ia64_do_fms(CPUIA64State *env, uint32_t r1, uint32_t r2,
                        uint32_t r3, uint32_t r4, uint32_t sf,
                        uint32_t precision)
{
    if (r2 == IA64_FR_ZERO_INDEX) {
        ia64_do_fmpy_common(env, r1, r3, r4, sf, precision, false);
        return;
    }
    if (ia64_fp_try_ieee_muladd(
            env, r1, r2, r3, r4, sf, precision, IA64_FP_MULSUB)) {
        return;
    }
    if (ia64_fr_write_nat_if_any3(env, r1, r2, r3, r4)) {
        return;
    }
    if (ia64_fp_try_register_muladd(
            env, r1, r2, r3, r4, sf, precision, IA64_FP_MULSUB)) {
        return;
    }
    ia64_fr_write_floatx80(
        env, r1, ia64_floatx80_muladd(
            env, ia64_fr_to_floatx80(env, r3),
            ia64_fr_to_floatx80(env, r4),
            ia64_fr_to_floatx80(env, r2), float_muladd_negate_c));
}

void ia64_fp_fnma(CPUIA64State *env, uint32_t r1, uint32_t r2, uint32_t r3)
{
    floatx80 zero = ia64_make_floatx80(0, 0);

    if (ia64_fr_write_nat_if_any2(env, r1, r2, r3)) {
        return;
    }
    ia64_fr_write_floatx80(
        env, r1, ia64_floatx80_muladd(
            env, ia64_fr_to_floatx80(env, r2),
            ia64_fr_to_floatx80(env, r3), zero,
            float_muladd_negate_product));
}

static void ia64_do_fnma4(CPUIA64State *env, uint32_t r1, uint32_t r2,
                          uint32_t r3, uint32_t r4, uint32_t sf,
                          uint32_t precision)
{
    if (r2 == IA64_FR_ZERO_INDEX) {
        ia64_do_fmpy_common(env, r1, r3, r4, sf, precision, true);
        return;
    }
    if (ia64_fp_try_ieee_muladd(
            env, r1, r2, r3, r4, sf, precision, IA64_FP_NEG_MULADD)) {
        return;
    }
    if (ia64_fr_write_nat_if_any3(env, r1, r2, r3, r4)) {
        return;
    }
    if (ia64_fp_try_register_muladd(
            env, r1, r2, r3, r4, sf, precision, IA64_FP_NEG_MULADD)) {
        return;
    }
    ia64_fr_write_floatx80(
        env, r1, ia64_floatx80_muladd(
            env, ia64_fr_to_floatx80(env, r3),
            ia64_fr_to_floatx80(env, r4),
            ia64_fr_to_floatx80(env, r2),
            float_muladd_negate_product));
}

/* ---- FP bitwise select ---- */

void ia64_fp_fselect(CPUIA64State *env, uint32_t r1,
                     uint32_t r2, uint32_t r3, uint32_t r4)
{
    uint64_t mask;
    uint64_t left;
    uint64_t right;

    /*
     * IA-64 fselect: f1 = (f3 AND f2) OR (f4 AND NOT f2)
     * For each bit position, if f2 bit is 1, select from f3; else from f4.
     */
    if (ia64_fr_write_nat_if_any3(env, r1, r2, r3, r4)) {
        return;
    }
    mask = ia64_fr_significand(env, r2);
    left = ia64_fr_significand(env, r3);
    right = ia64_fr_significand(env, r4);
    ia64_fr_write_sig(env, r1, (left & mask) | (right & ~mask));
}

/* ---- FP normalize ---- */

static void ia64_do_fnorm(CPUIA64State *env, uint32_t r1, uint32_t r2,
                          uint32_t r3, uint32_t sf, uint32_t precision)
{
    IA64FPRegisterFormat raw;
    floatx80 value;

    (void)r2;
    if (ia64_fr_nat_get(env, r3)) {
        ia64_fr_write_nat(env, r1);
        return;
    }
    raw = ia64_fr_raw_register_format(env, r3);
    ia64_fp_note_unnormal_operand(
        env, sf, ia64_fp_register_format_is_unnormal(&raw));
    if (ia64_fp_deliver_finite(env, r1, &raw, sf, precision)) {
        return;
    }
    if (ia64_fr_sig_get(env, r3)) {
        uint64_t integer = env->fp.fr[r3];

        /*
         * setf.sig supplies the integer exponent even when the explicit
         * integer bit is clear.  Such values (including its pseudo-zero)
         * are architecturally unnormalized operands.  fnorm is an fma
         * pseudo-op, so consuming one records the D exception before the
         * payload is normalized.
         */
        value = float128_to_floatx80(
            uint64_to_float128(integer, &env->fp.fp_status),
            &env->fp.fp_status);
        ia64_fr_write_floatx80(env, r1, value);
        if (r1 > 1) {
            env->fp.fr_int_value[r1] = integer;
            env->fp.fr_int_origin[r1 / 64] |= 1ULL << (r1 % 64);
        }
    } else {
        value = floatx80_round(ia64_fr_to_floatx80(env, r3),
                               &env->fp.fp_status);
        ia64_fr_write_floatx80(env, r1, value);
    }
}

/* ---- FP absolute / negate / negate-absolute ---- */

static uint64_t ia64_fr_packed_significand(CPUIA64State *env, uint32_t reg)
{
    uint64_t significand;
    uint64_t high;

    ia64_fpreg_to_spill(env, reg, &significand, &high);
    return significand;
}

void ia64_fp_fpabs(CPUIA64State *env, uint32_t r1, uint32_t r2)
{
    if (ia64_fr_nat_get(env, r2)) {
        ia64_fr_write_nat(env, r1);
        return;
    }
    ia64_fr_write_sig(env, r1,
                      ia64_fr_packed_significand(env, r2) &
                      UINT64_C(0x7fffffff7fffffff));
}

void ia64_fp_fpneg(CPUIA64State *env, uint32_t r1, uint32_t r2)
{
    if (ia64_fr_nat_get(env, r2)) {
        ia64_fr_write_nat(env, r1);
        return;
    }
    ia64_fr_write_sig(env, r1,
                      ia64_fr_packed_significand(env, r2) ^
                      UINT64_C(0x8000000080000000));
}

void ia64_fp_fpnegabs(CPUIA64State *env, uint32_t r1, uint32_t r2)
{
    if (ia64_fr_nat_get(env, r2)) {
        ia64_fr_write_nat(env, r1);
        return;
    }
    ia64_fr_write_sig(env, r1,
                      ia64_fr_packed_significand(env, r2) |
                      UINT64_C(0x8000000080000000));
}

void ia64_fp_fcvt_xf(CPUIA64State *env, uint32_t r1, uint32_t r2)
{
    uint64_t value;
    uint64_t magnitude;
    uint32_t shift;
    bool sign;

    if (ia64_fr_nat_get(env, r2)) {
        ia64_fr_write_nat(env, r1);
        return;
    }

    /*
     * fcvt.xf produces register-file precision, is always exact, and is
     * independent of FPSR rounding controls.  Building the register-format
     * value directly also prevents it from inheriting SoftFloat's precision
     * from a preceding status-field-controlled instruction.
     */
    value = ia64_fr_significand(env, r2);
    if (value == 0) {
        ia64_fr_write_ext(env, r1, false, 0, 0);
        return;
    }

    sign = (int64_t)value < 0;
    magnitude = sign ? -value : value;
    shift = clz64(magnitude);
    ia64_fr_write_ext(env, r1, sign, IA64_FP_REG_INTEGER_EXP - shift,
                      magnitude << shift);
}

static bool ia64_fcvt_raw_to_integer(const IA64FPRegisterFormat *input,
                                     bool is_unsigned, uint32_t rounding,
                                     uint64_t *result, bool *inexact,
                                     bool *fpa)
{
    IA64FPSWARawResult raw = { 0 };
    __uint128_t rounded;
    int32_t exp;
    uint32_t normalize;
    uint32_t shift;

    *inexact = false;
    *fpa = false;
    if (input->exp == IA64_FP_REG_SPECIAL_EXP) {
        return false;
    }
    if (input->mant == 0) {
        *result = 0;
        return true;
    }

    raw.sign = input->sign;
    raw.mant = input->mant;
    exp = input->exp == 0 ? 0x0c001 : (int32_t)input->exp;
    normalize = clz64(raw.mant);
    raw.mant <<= normalize;
    exp -= normalize;

    /* A normalized value above this exponent has magnitude at least 2^64. */
    if (exp > IA64_FP_REG_INTEGER_EXP) {
        return false;
    }
    shift = IA64_FP_REG_INTEGER_EXP - exp;
    rounded = ia64_fpswa_round_right(&raw, shift, rounding, inexact, fpa);

    if (rounded > UINT64_MAX) {
        return false;
    }
    if (is_unsigned) {
        if (input->sign && rounded != 0) {
            return false;
        }
        *result = rounded;
    } else if (input->sign) {
        if (rounded > (UINT64_C(1) << 63)) {
            return false;
        }
        *result = -(uint64_t)rounded;
    } else {
        if (rounded > INT64_MAX) {
            return false;
        }
        *result = rounded;
    }
    return true;
}

static void ia64_do_fcvt_fx(CPUIA64State *env, uint32_t r1, uint32_t r2,
                            uint32_t is_unsigned, uint32_t is_trunc,
                            uint32_t sf)
{
    IA64FPRegisterFormat raw;
    uint64_t result;
    uint32_t rounding;
    bool inexact;
    bool fpa;
    bool valid;

    if (ia64_fr_nat_get(env, r2)) {
        ia64_fr_write_nat(env, r1);
        return;
    }

    raw = ia64_fr_raw_register_format(env, r2);
    rounding = is_trunc ? 3 :
               ((ia64_fpsr_sf_controls(env, sf) >> 4) & 3);
    valid = ia64_fcvt_raw_to_integer(
        &raw, is_unsigned, rounding, &result, &inexact, &fpa);
    if (!valid) {
        result = UINT64_C(0x8000000000000000);
        float_raise(float_flag_invalid, &env->fp.fp_status);
    } else {
        /* Invalid conversion responses take precedence over D. */
        ia64_fp_note_unnormal_operand(
            env, sf, ia64_fp_register_format_is_unnormal(&raw));
        if (inexact) {
            env->fp.transaction.trap_fpa = fpa;
            float_raise(float_flag_inexact, &env->fp.fp_status);
        }
    }
    ia64_fr_write_sig(env, r1, result);
}

uint64_t ia64_fp_getf(CPUIA64State *env, uint32_t reg, uint32_t kind)
{
    uint64_t low;
    uint64_t high;

    if (kind == 0) {
        return ia64_fpreg_to_binary64(env, reg);
    }
    if (kind == 1) {
        return ia64_fpreg_to_binary32(env, reg);
    }
    ia64_fpreg_to_spill(env, reg, &low, &high);
    return kind == 2 ? low : high;
}

void ia64_fp_setf_exp(CPUIA64State *env, uint32_t reg, uint64_t value)
{
    ia64_fr_write_ext(env, reg, (value >> 17) & 1,
                      value & 0x1ffff,
                      IA64_FP_SIGNIFICAND_INTEGER_BIT);
}

void ia64_fp_setf_s(CPUIA64State *env, uint32_t reg, uint64_t value)
{
    ia64_fpreg_from_binary32(env, reg, value);
}

void ia64_fp_fmov(CPUIA64State *env, uint32_t dst, uint32_t src)
{
    ia64_fr_copy(env, dst, src, 1);
}

/* ---- FP reciprocal sqrt approx ---- */

static bool ia64_floatx80_rsqrta_predicate(floatx80 val,
                                            float_status *status)
{
    return !floatx80_is_zero(val) &&
           !floatx80_is_neg(val) &&
           !floatx80_is_infinity(val, status) &&
           !floatx80_is_any_nan(val);
}

static floatx80 ia64_floatx80_rsqrta(floatx80 val, float_status *status)
{
    floatx80 one = ia64_make_floatx80(
        0x3fff, IA64_FP_SIGNIFICAND_INTEGER_BIT);
    floatx80 sqrtv = floatx80_sqrt(val, status);

    if (floatx80_is_zero(sqrtv)) {
        return floatx80_default_inf(floatx80_is_neg(val), status);
    }
    return floatx80_div(one, sqrtv, status);
}

static bool ia64_frsqrta_raw_response(CPUIA64State *env, uint32_t r1,
                                      const IA64FPRegisterFormat *val,
                                      bool *predicate)
{
    if (ia64_fp_register_format_is_nan(val)) {
        return false;
    }

    *predicate = false;
    if (ia64_fp_register_format_is_zero(val)) {
        ia64_fr_write_ext(env, r1, val->sign, 0, 0);
    } else if (ia64_fp_register_format_is_infinity(val)) {
        if (val->sign) {
            float_raise(float_flag_invalid, &env->fp.fp_status);
            ia64_fr_write_floatx80(
                env, r1, floatx80_default_nan(&env->fp.fp_status));
        } else {
            ia64_fr_write_ext(env, r1, false, IA64_FP_REG_SPECIAL_EXP,
                              IA64_FP_SIGNIFICAND_INTEGER_BIT);
        }
    } else if (ia64_fp_register_format_is_normal(val)) {
        if (val->sign) {
            float_raise(float_flag_invalid, &env->fp.fp_status);
            ia64_fr_write_floatx80(
                env, r1, floatx80_default_nan(&env->fp.fp_status));
        } else {
            ia64_frsqrta_write_approx(env, r1, val);
            *predicate = true;
        }
    } else {
        return false;
    }
    return true;
}

static bool ia64_float32_rsqrta_predicate(float32 val)
{
    return !float32_is_zero(val) &&
           !float32_is_neg(val) &&
           !float32_is_infinity(val) &&
           !float32_is_any_nan(val);
}

static float32 ia64_float32_rsqrta(float32 val, float_status *status)
{
    float32 sqrtv = float32_sqrt(val, status);

    if (float32_is_zero(sqrtv)) {
        return float32_set_sign(float32_infinity, float32_is_neg(val));
    }
    return float32_div(float32_one, sqrtv, status);
}

static float32 ia64_float32_rsqrta_approx(
    CPUIA64State *env, const IA64FPRegisterFormat *val)
{
    IA64FPRegisterFormat result = {
        .sign = false,
        .exp = ia64_fp_register_rsqrt_exp(val->exp),
        .mant = (uint64_t)ia64_recip_sqrt_table[
            ia64_recip_sqrt_table_index(val)] << 53,
    };

    return ia64_float32_from_register_format(env, &result);
}

static bool ia64_float32_fprsqrta_predicate(
    const IA64FPRegisterFormat *val)
{
    return val->exp >
           IA64_FP_WRE_BIAS - IA64_FP_SINGLE_BIAS +
           IA64_FP_SINGLE_MANT_WIDTH;
}

static void ia64_do_fprsqrta(CPUIA64State *env, uint32_t r1, uint32_t p2,
                             uint32_t r3, uint32_t sf)
{
    uint64_t val = ia64_fr_significand(env, r3);
    float32 hi = make_float32(val >> 32);
    float32 lo = make_float32(val);
    bool hi_pred;
    bool lo_pred;
    float32 hi_result;
    float32 lo_result;
    int hi_soft;
    int lo_soft;

    if (ia64_fr_nat_get(env, r3)) {
        ia64_fr_write_nat(env, r1);
        ia64_pr_write(env, p2, false);
        return;
    }

    {
        IA64FPRegisterFormat hi_fmt = { 0 };
        IA64FPRegisterFormat lo_fmt = { 0 };
        bool hi_normal =
            ia64_float32_normalized_register_format(hi, &hi_fmt);
        bool lo_normal =
            ia64_float32_normalized_register_format(lo, &lo_fmt);
        float_status hi_status = env->fp.fp_status;
        float_status lo_status = env->fp.fp_status;

        hi_pred = ia64_float32_rsqrta_predicate(hi);
        lo_pred = ia64_float32_rsqrta_predicate(lo);
        hi_result = hi_pred && hi_normal ?
                    ia64_float32_rsqrta_approx(env, &hi_fmt) :
                    ia64_float32_rsqrta(hi, &hi_status);
        lo_result = lo_pred && lo_normal ?
                    ia64_float32_rsqrta_approx(env, &lo_fmt) :
                    ia64_float32_rsqrta(lo, &lo_status);
        if (hi_pred && float32_is_denormal(hi)) {
            float_raise(float_flag_input_denormal_used, &hi_status);
        }
        if (lo_pred && float32_is_denormal(lo)) {
            float_raise(float_flag_input_denormal_used, &lo_status);
        }
        hi_soft = ia64_fp_approx_soft_flags(
            get_float_exception_flags(&hi_status));
        lo_soft = ia64_fp_approx_soft_flags(
            get_float_exception_flags(&lo_status));
        hi_pred = hi_pred && hi_normal &&
                  ia64_float32_fprsqrta_predicate(&hi_fmt);
        lo_pred = lo_pred && lo_normal &&
                  ia64_float32_fprsqrta_predicate(&lo_fmt);
    }

    ia64_fp_simd_fault_end(env, sf, hi_soft, lo_soft, false, false);

    ia64_fr_write_sig(env, r1,
                      ((uint64_t)float32_val(hi_result) << 32) |
                      float32_val(lo_result));
    ia64_pr_write(env, p2, hi_pred && lo_pred);
}

static void ia64_do_frsqrta(CPUIA64State *env, uint32_t r1, uint32_t p2,
                            uint32_t r3, uint32_t sf)
{
    floatx80 val;
    IA64FPRegisterFormat raw;
    IA64FPRegisterFormat fmt;
    bool predicate;

    if (ia64_fr_nat_get(env, r3)) {
        ia64_fr_write_nat(env, r1);
        ia64_pr_write(env, p2, false);
        return;
    }

    raw = ia64_fr_raw_register_format(env, r3);
    fmt = raw;
    ia64_normalize_fp_register_format(&fmt);
    if (ia64_frsqrta_limits_swa_fault(&fmt)) {
        ia64_fpswa_prepare_sqrt(env, r1, p2, r3, sf);
        ia64_raise_fp_fault(env, IA64_FP_ISR_SWA);
    }
    ia64_fp_note_unnormal_operand(
        env, sf, ia64_frsqrta_uses_unnormal_operand(&raw));

    if (!ia64_frsqrta_raw_response(env, r1, &fmt, &predicate)) {
        val = ia64_fr_to_floatx80(env, r3);
        predicate = !ia64_fp_register_format_is_unsupported(&fmt) &&
                    ia64_floatx80_rsqrta_predicate(
                        val, &env->fp.fp_status);
        ia64_fr_write_floatx80(
            env, r1, ia64_floatx80_rsqrta(val, &env->fp.fp_status));
    }
    ia64_pr_write(env, p2, predicate);
    ia64_fp_approx_restrict_status(&env->fp.fp_status);
}

static uint32_t ia64_fp_context_sf(uint32_t context)
{
    return context & IA64_FP_CONTEXT_SF_MASK;
}

static uint32_t ia64_fp_context_precision(uint32_t context)
{
    return context >> IA64_FP_CONTEXT_PREC_SHIFT;
}

static void ia64_fp_begin_context(CPUIA64State *env, uint32_t context)
{
    ia64_fp_begin(env, ia64_fp_context_sf(context),
                  ia64_fp_context_precision(context));
}

static void ia64_fp_end_context(CPUIA64State *env, uint32_t context)
{
    ia64_fp_end(env, ia64_fp_context_sf(context));
}

void ia64_fp_fadd(CPUIA64State *env, uint32_t r1, uint32_t r2, uint32_t r3,
                 uint32_t context)
{
    ia64_fp_begin_context(env, context);
    ia64_do_fadd(env, r1, r2, r3, ia64_fp_context_sf(context),
                 ia64_fp_context_precision(context));
    ia64_fp_end_context(env, context);
}

void ia64_fp_fsub(CPUIA64State *env, uint32_t r1, uint32_t r2, uint32_t r3,
                 uint32_t context)
{
    ia64_fp_begin_context(env, context);
    ia64_do_fsub(env, r1, r2, r3, ia64_fp_context_sf(context),
                 ia64_fp_context_precision(context));
    ia64_fp_end_context(env, context);
}

void ia64_fp_fmpy(CPUIA64State *env, uint32_t r1, uint32_t r2, uint32_t r3,
                 uint32_t context)
{
    ia64_fp_begin_context(env, context);
    ia64_do_fmpy(env, r1, r2, r3, ia64_fp_context_sf(context),
                 ia64_fp_context_precision(context));
    ia64_fp_end_context(env, context);
}

void ia64_fp_fma4(CPUIA64State *env, uint32_t r1, uint32_t r2, uint32_t r3,
                 uint32_t r4, uint32_t context)
{
    ia64_fp_begin_context(env, context);
    ia64_do_fma4(env, r1, r2, r3, r4, ia64_fp_context_sf(context),
                 ia64_fp_context_precision(context));
    ia64_fp_end_context(env, context);
}

void ia64_fp_fcmp(CPUIA64State *env, uint32_t p1, uint32_t p2, uint32_t r2,
                 uint32_t r3, uint32_t cond_code, uint32_t context)
{
    ia64_fp_begin_context(env, context);
    ia64_do_fcmp(env, p1, p2, r2, r3, cond_code,
                 ia64_fp_context_sf(context));
    ia64_fp_end_context(env, context);
}

#define IA64_DEFINE_FP_BINARY_WRAPPER(name)                                \
    void ia64_fp_##name(CPUIA64State *env, uint32_t r1, uint32_t r2,        \
                       uint32_t r3, uint32_t context)                       \
    {                                                                       \
        ia64_fp_begin_context(env, context);                                \
        ia64_do_##name(env, r1, r2, r3, ia64_fp_context_sf(context));       \
        ia64_fp_end_context(env, context);                                  \
    }

IA64_DEFINE_FP_BINARY_WRAPPER(fmin)
IA64_DEFINE_FP_BINARY_WRAPPER(fmax)
IA64_DEFINE_FP_BINARY_WRAPPER(famin)
IA64_DEFINE_FP_BINARY_WRAPPER(famax)

#undef IA64_DEFINE_FP_BINARY_WRAPPER

void ia64_fp_frcpa(CPUIA64State *env, uint32_t r1, uint32_t p2, uint32_t r2,
                  uint32_t r3, uint32_t context)
{
    ia64_fp_begin_context(env, context);
    ia64_do_frcpa(env, r1, p2, r2, r3, ia64_fp_context_sf(context));
    ia64_fp_end_context(env, context);
}

void ia64_fp_fprcpa(CPUIA64State *env, uint32_t r1, uint32_t p2, uint32_t r2,
                   uint32_t r3, uint32_t context)
{
    ia64_fp_begin_context(env, context);
    ia64_do_fprcpa(env, r1, p2, r2, r3, ia64_fp_context_sf(context));
    ia64_fp_end_context(env, context);
}

void ia64_fp_fpminmax(CPUIA64State *env, uint32_t r1, uint32_t r2,
                     uint32_t r3, uint32_t is_max, uint32_t is_abs,
                     uint32_t context)
{
    ia64_fp_begin_context(env, context);
    ia64_do_fpminmax(env, r1, r2, r3, is_max, is_abs,
                     ia64_fp_context_sf(context));
    ia64_fp_end_context(env, context);
}

void ia64_fp_fpcmp(CPUIA64State *env, uint32_t r1, uint32_t r2, uint32_t r3,
                  uint32_t frel, uint32_t context)
{
    ia64_fp_begin_context(env, context);
    ia64_do_fpcmp(env, r1, r2, r3, frel, ia64_fp_context_sf(context));
    ia64_fp_end_context(env, context);
}

void ia64_fp_fpcvt(CPUIA64State *env, uint32_t r1, uint32_t r2,
                  uint32_t is_unsigned, uint32_t is_trunc,
                  uint32_t context)
{
    ia64_fp_begin_context(env, context);
    ia64_do_fpcvt(env, r1, r2, is_unsigned, is_trunc,
                  ia64_fp_context_sf(context));
    ia64_fp_end_context(env, context);
}

void ia64_fp_fpma(CPUIA64State *env, uint32_t r1, uint32_t r2, uint32_t r3,
                 uint32_t r4, uint32_t form, uint32_t context)
{
    ia64_fp_begin_context(env, context);
    ia64_do_fpma(env, r1, r2, r3, r4, form,
                 ia64_fp_context_sf(context));
    ia64_fp_end_context(env, context);
}

void ia64_fp_fms(CPUIA64State *env, uint32_t r1, uint32_t r2, uint32_t r3,
                uint32_t r4, uint32_t context)
{
    ia64_fp_begin_context(env, context);
    ia64_do_fms(env, r1, r2, r3, r4, ia64_fp_context_sf(context),
                ia64_fp_context_precision(context));
    ia64_fp_end_context(env, context);
}

void ia64_fp_fnma4(CPUIA64State *env, uint32_t r1, uint32_t r2, uint32_t r3,
                  uint32_t r4, uint32_t context)
{
    ia64_fp_begin_context(env, context);
    ia64_do_fnma4(env, r1, r2, r3, r4,
                  ia64_fp_context_sf(context),
                  ia64_fp_context_precision(context));
    ia64_fp_end_context(env, context);
}

void ia64_fp_fnorm(CPUIA64State *env, uint32_t r1, uint32_t r2, uint32_t r3,
                  uint32_t context)
{
    ia64_fp_begin_context(env, context);
    ia64_do_fnorm(env, r1, r2, r3, ia64_fp_context_sf(context),
                  ia64_fp_context_precision(context));
    ia64_fp_end_context(env, context);
}

void ia64_fp_fcvt_fx(CPUIA64State *env, uint32_t r1, uint32_t r2,
                    uint32_t is_unsigned, uint32_t is_trunc,
                    uint32_t context)
{
    ia64_fp_begin_context(env, context);
    ia64_do_fcvt_fx(env, r1, r2, is_unsigned, is_trunc,
                    ia64_fp_context_sf(context));
    ia64_fp_end_context(env, context);
}

void ia64_fp_fprsqrta(CPUIA64State *env, uint32_t r1, uint32_t p2,
                     uint32_t r3, uint32_t context)
{
    ia64_fp_begin_context(env, context);
    ia64_do_fprsqrta(env, r1, p2, r3, ia64_fp_context_sf(context));
    ia64_fp_end_context(env, context);
}

void ia64_fp_frsqrta(CPUIA64State *env, uint32_t r1, uint32_t p2,
                    uint32_t r3, uint32_t context)
{
    ia64_fp_begin_context(env, context);
    ia64_do_frsqrta(env, r1, p2, r3, ia64_fp_context_sf(context));
    ia64_fp_end_context(env, context);
}

static void ia64_fpswa_return(CPUIA64State *env, int64_t status,
                              uint64_t err1, uint64_t err2, uint64_t err3)
{
    env->gr[IA64_PAL_GR_STATUS] = status;
    env->gr[IA64_PAL_GR_RESULT1] = err1;
    env->gr[IA64_PAL_GR_RESULT2] = err2;
    env->gr[IA64_PAL_GR_RESULT3] = err3;
    trace_ia64_fpswa_return(env_cpu(env)->cpu_index, status, err1, err2,
                            err3);
}

static void ia64_fpswa_error(CPUIA64State *env, uint32_t number)
{
    ia64_fpswa_return(env, -1, (uint64_t)number << 56, 0, 0);
}

static bool ia64_fpswa_result_save_address(CPUIA64State *env,
                                           uint64_t state,
                                           uint32_t reg,
                                           uint64_t *address,
                                           uintptr_t ra)
{
    uint64_t mask;
    uint64_t base;
    uint32_t first;

    mask = ia64_ldq_data_ra(env, state + (reg >= 64 ? 8 : 0), ra);
    if (!(mask & (1ULL << (reg % 64)))) {
        *address = 0;
        return true;
    }

    if (reg < 6) {
        base = ia64_ldq_data_ra(env, state + 16, ra);
        first = 2;
    } else if (reg < 16) {
        base = ia64_ldq_data_ra(env, state + 24, ra);
        first = 6;
    } else if (reg < 32) {
        base = ia64_ldq_data_ra(env, state + 32, ra);
        first = 16;
    } else {
        base = ia64_ldq_data_ra(env, state + 40, ra);
        first = 32;
    }
    if (base == 0 || (base & 7)) {
        return false;
    }
    *address = base + (uint64_t)(reg - first) * 16;
    return true;
}

static uint32_t ia64_fpswa_current_fr(const CPUIA64State *env,
                                      uint32_t physical)
{
    uint32_t rrb;

    if (physical < IA64_ROTATING_FR_BASE) {
        return physical;
    }
    rrb = env->cfm_rrb_fr % IA64_ROTATING_FR_COUNT;
    return IA64_ROTATING_FR_BASE +
           ((physical - IA64_ROTATING_FR_BASE +
             IA64_ROTATING_FR_COUNT - rrb) % IA64_ROTATING_FR_COUNT);
}

void ia64_fp_fpswa_dispatch(CPUIA64State *env, uintptr_t ra)
{
    uint64_t trap_type = env->gr[IA64_FPSWA_GR_TRAP_TYPE];
    uint64_t bundle = env->gr[IA64_FPSWA_GR_BUNDLE];
    uint64_t ipsr_ptr = env->gr[IA64_FPSWA_GR_IPSR_PTR];
    uint64_t fpsr_ptr = env->gr[IA64_FPSWA_GR_FPSR_PTR];
    uint64_t isr_ptr = env->gr[IA64_FPSWA_GR_ISR_PTR];
    uint64_t preds_ptr = env->gr[IA64_FPSWA_GR_PREDS_PTR];
    uint64_t ifs_ptr = env->gr[IA64_FPSWA_GR_IFS_PTR];
    uint64_t state = env->gr[IA64_FPSWA_GR_STATE];
    uint64_t ipsr;
    uint64_t fpsr;
    uint64_t isr;
    uint64_t preds;
    uint64_t save_address;
    uint64_t enabled = 0;
    uint64_t flags;
    uint32_t reg;

    ia64_sync_rotating_fr(env);
    trace_ia64_fpswa_call(env_cpu(env)->cpu_index, trap_type, bundle,
                          env->fp.fpswa_pending);
    if (trap_type > 1 || bundle == 0 || ipsr_ptr == 0 || fpsr_ptr == 0 ||
        isr_ptr == 0 || preds_ptr == 0 || ifs_ptr == 0 || state == 0 ||
        (bundle & 7) || (ipsr_ptr & 7) || (fpsr_ptr & 7) ||
        (isr_ptr & 7) || (preds_ptr & 7) || (ifs_ptr & 7) || (state & 7)) {
        ia64_fpswa_error(env, 5);
        return;
    }

    isr = ia64_ldq_data_ra(env, isr_ptr, ra);
    if (!env->fp.fpswa_pending) {
        if (trap_type == 1 && (isr & IA64_FP_ISR_SWA)) {
            ia64_fpswa_error(env, 6);
        } else {
            ia64_fpswa_return(env, 1, 0, 0, 0);
        }
        return;
    }
    if (trap_type != 1 || !(isr & IA64_FP_ISR_SWA)) {
        ia64_fpswa_error(env, 7);
        return;
    }

    fpsr = ia64_ldq_data_ra(env, fpsr_ptr, ra);
    if ((env->fp.fpswa_flags & (1U << 1)) &&
        !ia64_fpswa_exception_masked(fpsr, env->fp.fpswa_sf, 1U << 1)) {
        isr = (isr & ~0xffffULL) | (1U << 1);
        ia64_stq_data_ra(env, isr_ptr, isr, ra);
        env->fp.fpswa_pending = false;
        ia64_fpswa_return(env, 1, 0, 0, 0);
        return;
    }

    reg = env->fp.fpswa_dest_fr;
    if (reg <= 1 || reg >= IA64_FR_COUNT ||
        !ia64_fpswa_result_save_address(env, state, reg,
                                        &save_address, ra)) {
        ia64_fpswa_error(env, 8);
        return;
    }
    if (save_address != 0) {
        ia64_stq_data_ra(env, save_address, env->fp.fpswa_result_low, ra);
        ia64_stq_data_ra(env, save_address + 8,
                         env->fp.fpswa_result_high, ra);
    } else {
        uint32_t current = ia64_fpswa_current_fr(env, reg);

        ia64_fpreg_from_spill(env, current, env->fp.fpswa_result_low,
                              env->fp.fpswa_result_high);
    }

    preds = ia64_ldq_data_ra(env, preds_ptr, ra);
    preds &= ~(1ULL << env->fp.fpswa_dest_pr);
    preds |= 1;
    ia64_stq_data_ra(env, preds_ptr, preds, ra);

    ipsr = ia64_ldq_data_ra(env, ipsr_ptr, ra);
    ipsr |= reg < 32 ? IA64_PSR_MFL : IA64_PSR_MFH;
    ia64_stq_data_ra(env, ipsr_ptr, ipsr, ra);

    flags = env->fp.fpswa_flags & IA64_FPSR_SF_FLAGS_MASK;
    fpsr |= flags << (ia64_fpsr_sf_shift(env->fp.fpswa_sf) +
                      IA64_FPSR_SF_FLAGS_SHIFT);
    ia64_stq_data_ra(env, fpsr_ptr, fpsr, ra);

    for (reg = 3; reg <= 5; reg++) {
        uint64_t flag = 1ULL << reg;

        if ((flags & flag) &&
            !ia64_fpswa_exception_masked(fpsr, env->fp.fpswa_sf, flag)) {
            enabled |= flag;
        }
    }
    env->fp.fpswa_pending = false;
    if (enabled != 0) {
        isr = (isr & ~0xffffULL) | 1 | (enabled << 8);
        if (env->fp.fpswa_fpa) {
            isr |= 1U << 14;
        }
        ia64_stq_data_ra(env, isr_ptr, isr, ra);
        ia64_fpswa_return(env, 3, 0, 0, 0);
    } else {
        ia64_fpswa_return(env, 0, 0, 0, 0);
    }
}


/* ---- FP pack ---- */

void ia64_fp_fpack(CPUIA64State *env, uint32_t r1, uint32_t r2, uint32_t r3)
{
    uint32_t hi;
    uint32_t lo;

    if (ia64_fr_nat_get(env, r2) || ia64_fr_nat_get(env, r3)) {
        ia64_fr_write_nat(env, r1);
        return;
    }

    hi = ia64_fpreg_to_binary32(env, r2);
    lo = ia64_fpreg_to_binary32(env, r3);
    ia64_fr_write_sig(env, r1, ((uint64_t)hi << 32) | lo);
}

static bool ia64_probe_writeback_ram(CPUIA64State *env, uint64_t addr,
                                     MMUAccessType access_type,
                                     bool *direct, uintptr_t ra)
{
    return ia64_exec_probe_writeback_ram(env, addr, 10, access_type,
                                         direct, ra);
}

static Int128 ia64_ld16_raw(CPUIA64State *env, uint64_t addr, uintptr_t ra)
{
    int mmu_idx = ia64_exec_mmu_index(env, false);
    MemOpIdx oi = make_memop_idx(MO_LE | MO_UO, mmu_idx);

    return ia64_exec_load_16(env, addr, oi, ra);
}

static void ia64_st10_atomic(CPUIA64State *env, uint64_t addr,
                             uint64_t mant, uint16_t ext, uintptr_t ra)
{
#if HAVE_CMPXCHG128
    int mmu_idx = ia64_exec_mmu_index(env, false);
    MemOpIdx oi = make_memop_idx(MO_LE | MO_UO, mmu_idx);
    Int128 observed = ia64_ld16_raw(env, addr, ra);
    uint64_t raw_mant = ia64_data_big_endian(env) ? bswap64(mant) : mant;
    uint16_t raw_ext = ia64_data_big_endian(env) ? bswap16(ext) : ext;
    uint64_t low = ia64_data_big_endian(env) ?
                   (raw_mant << 16) | raw_ext : mant;

    for (;;) {
        Int128 expected = observed;
        uint64_t high = int128_gethi(expected);
        Int128 desired;

        if (ia64_data_big_endian(env)) {
            high = (high & ~UINT64_C(0xffff)) | (raw_mant >> 48);
        } else {
            high = (high & ~UINT64_C(0xffff)) | ext;
        }
        desired = int128_make128(low, high);
        observed = ia64_exec_cmpxchg_16(env, addr, expected, desired,
                                        false, 10, oi, ra);
        if (int128_eq(observed, expected)) {
            return;
        }
    }
#else
    ia64_exec_exit_atomic(env, ra);
#endif
}

void ia64_fp_ldfe(CPUIA64State *env, uint32_t r1, uint64_t addr, uintptr_t ra)
{
    uint64_t low;
    uint16_t high;
    uint32_t exp;
    bool sign;
    bool direct;

    if ((addr & 15) == 0 &&
        ia64_probe_writeback_ram(env, addr, MMU_DATA_LOAD, &direct, ra) &&
        ia64_exec_is_parallel(env)) {
        Int128 raw;

        if (!direct) {
            ia64_exec_exit_atomic(env, ra);
        }
        raw = ia64_ld16_raw(env, addr, ra);
        if (ia64_data_big_endian(env)) {
            uint64_t raw_low = int128_getlo(raw);
            uint64_t raw_high = int128_gethi(raw);

            high = bswap16(raw_low & 0xffff);
            low = bswap64((raw_low >> 16) | (raw_high << 48));
        } else {
            low = int128_getlo(raw);
            high = int128_gethi(raw) & 0xffff;
        }
    } else if (ia64_data_big_endian(env)) {
        high = ia64_exec_load_data(env, addr, 2, true, ra);
        low = ia64_exec_load_data(env, addr + 2, 8, true, ra);
    } else {
        low = ia64_exec_load_data(env, addr, 8, false, ra);
        high = ia64_exec_load_data(env, addr + 8, 2, false, ra);
    }
    sign = high >> 15;
    exp = high & 0x7fff;
    if (exp == 0x7fff) {
        exp = IA64_FP_REG_SPECIAL_EXP;
    } else if (exp != 0) {
        exp += 0xc000;
    }
    ia64_fr_write_ext(env, r1, sign, exp, low);
}

void ia64_fp_ldf_fill(CPUIA64State *env, uint32_t r1, uint64_t addr,
                      uintptr_t ra)
{
    int mmu_idx = ia64_exec_mmu_index(env, false);
    MemOpIdx oi = make_memop_idx(
        ia64_runtime_data_memop(env, MO_UO), mmu_idx);
    Int128 pair = ia64_exec_load_16(env, addr, oi, ra);
    uint64_t low = int128_getlo(pair);
    uint64_t high = int128_gethi(pair);

    ia64_fpreg_from_spill(env, r1, low, high);
}

void ia64_fp_stfe(CPUIA64State *env, uint64_t addr, uint32_t r2, uintptr_t ra)
{
    uint64_t high;
    uint64_t mant;
    uint32_t exp;
    bool sign;
    uint16_t ext_exp;
    bool direct;

    ia64_fpreg_to_spill(env, r2, &mant, &high);
    exp = (high & 0xffff) | (((high >> 16) & 1) << 16);
    sign = (high >> 17) & 1;
    ext_exp = ((exp >> 2) & 0x4000) | (exp & 0x3fff);

    if ((addr & 15) == 0 &&
        ia64_probe_writeback_ram(env, addr, MMU_DATA_STORE, &direct, ra) &&
        ia64_exec_is_parallel(env)) {
        if (!direct) {
            ia64_exec_exit_atomic(env, ra);
        }
        ia64_st10_atomic(env, addr, mant,
                         ((uint16_t)sign << 15) | ext_exp, ra);
        return;
    }

    if (ia64_data_big_endian(env)) {
        ia64_exec_store_data(env, addr,
                             ((uint16_t)sign << 15) | ext_exp, 2, true, ra);
        ia64_exec_store_data(env, addr + 2, mant, 8, true, ra);
    } else {
        ia64_exec_store_data(env, addr, mant, 8, false, ra);
        ia64_exec_store_data(env, addr + 8,
                             ((uint16_t)sign << 15) | ext_exp, 2, false, ra);
    }
}

void ia64_fp_stf_spill(CPUIA64State *env, uint64_t addr, uint32_t r2,
                       uintptr_t ra)
{
    int mmu_idx = ia64_exec_mmu_index(env, false);
    MemOpIdx oi = make_memop_idx(
        ia64_runtime_data_memop(env, MO_UO), mmu_idx);
    uint64_t low;
    uint64_t high;

    ia64_fpreg_to_spill(env, r2, &low, &high);
    ia64_exec_store_16(env, addr, int128_make128(low, high), oi, ra);
}
