# Verilog-code-gates
hey, there are 2 diffrent files :
1. Design file coded in verilog for different gates
2. Test bench file to check the functionality of the intented design

