
---------- Begin Simulation Statistics ----------
simSeconds                                   0.077227                       # Number of seconds simulated (Second)
simTicks                                  77226876153                       # Number of ticks simulated (Tick)
finalTick                                 77226876153                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    583.52                       # Real time elapsed on the host (Second)
hostTickRate                                132345501                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     748780                       # Number of bytes of host memory used (Byte)
simInsts                                    249880494                       # Number of instructions simulated (Count)
simOps                                      249880710                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   428226                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     428226                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       231605893                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      125191149                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                     916                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     127677024                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                   241                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              256849                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           137644                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                265                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          231509436                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.551498                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             0.975654                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                150384127     64.96%     64.96% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 51935645     22.43%     87.39% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 20652756      8.92%     96.31% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  4746289      2.05%     98.36% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  1258184      0.54%     98.91% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   964967      0.42%     99.32% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                   977918      0.42%     99.75% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   244479      0.11%     99.85% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   345071      0.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            231509436                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 774937     68.62%     68.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     6      0.00%     68.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      4      0.00%     68.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     68.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     68.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     68.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                1027      0.09%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                  17      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                351965     31.16%     99.87% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1413      0.13%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite               9      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass          399      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     34778566     27.24%     27.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult           71      0.00%     27.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv          142      0.00%     27.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd     14161932     11.09%     38.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp           16      0.00%     38.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt     17838103     13.97%     52.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult     28325899     22.19%     74.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     74.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc      3148824      2.47%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     15734926     12.32%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      5285138      4.14%     93.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      8402973      6.58%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite           35      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     127677024                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.551268                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1129382                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.008846                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               344236486                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               53396239                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       53231878                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                143756621                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                72052776                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        71876748                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   56927168                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    71878839                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        127674112                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     24137155                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                     2912                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          29422253                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       7906918                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     5285098                       # Number of stores executed (Count)
system.cpu0.numRate                          0.551256                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                            550                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                          96457                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                      306650                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                  124935075                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                    124935215                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              1.853810                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         1.853810                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.539430                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.539430                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  86839272                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 51066488                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                  100192410                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  62957654                       # Number of floating regfile writes (Count)
system.cpu0.miscRegfileReads                195675452                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                63438940                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      21581483                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      5287385                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads      4719700                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores      3146401                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                7919316                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          3711522                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             1697                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             5809093                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                5807284                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999689                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                2102776                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 9                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups            390                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits                53                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             337                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         243090                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            651                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             1230                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    231477119                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.539730                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.370873                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      172724257     74.62%     74.62% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       32839867     14.19%     88.81% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2       15407299      6.66%     95.46% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        2504947      1.08%     96.54% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        1891168      0.82%     97.36% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         713559      0.31%     97.67% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6           4600      0.00%     97.67% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         525534      0.23%     97.90% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        4865888      2.10%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    231477119                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted           124935075                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted             124935215                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   26798784                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     21529355                       # Number of loads committed (Count)
system.cpu0.commit.amos                           184                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        290                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   7889058                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  71827610                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   79321493                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls              2097760                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass          299      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     34697013     27.77%     27.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult           57      0.00%     27.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv          122      0.00%     27.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd     14155794     11.33%     39.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            6      0.00%     39.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt     17825825     14.27%     53.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult     28311577     22.66%     76.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc      3145738      2.52%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     13140904     10.52%     89.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      5269210      4.22%     93.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      8388635      6.71%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite           35      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    124935215                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      4865888                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     22951749                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         22951749                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     22951749                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        22951749                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      3851331                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        3851331                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      3851331                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       3851331                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 264369752938                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 264369752938                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 264369752938                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 264369752938                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     26803080                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     26803080                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     26803080                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     26803080                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.143690                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.143690                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.143690                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.143690                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 68643.737175                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 68643.737175                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 68643.737175                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 68643.737175                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     11984187                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       536204                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     22.350051                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       973404                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           973404                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      2482861                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      2482861                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      2482861                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      2482861                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1368470                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1368470                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1368470                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1368470                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  71499828574                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  71499828574                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  71499828574                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  71499828574                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.051056                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.051056                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.051056                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.051056                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 52248.005856                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 52248.005856                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 52248.005856                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 52248.005856                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1363596                       # number of replacements (Count)
system.cpu0.dcache.LoadLockedReq.hits::cpu0.data           82                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total           82                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::cpu0.data           34                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total           34                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::cpu0.data      1337661                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total      1337661                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::cpu0.data          116                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total          116                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::cpu0.data     0.293103                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.293103                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::cpu0.data 39342.970588                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total 39342.970588                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrHits::cpu0.data           29                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrHits::total           29                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::cpu0.data            5                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::total            5                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::cpu0.data       418581                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::total       418581                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::cpu0.data     0.043103                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::total     0.043103                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::cpu0.data 83716.200000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::total 83716.200000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::cpu0.data     18691241                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       18691241                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      2842693                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      2842693                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 225641547918                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 225641547918                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     21533934                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     21533934                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.132010                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.132010                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 79375.981831                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 79375.981831                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      2380001                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      2380001                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       462692                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       462692                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  36466198632                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  36466198632                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.021487                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.021487                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 78813.116786                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 78813.116786                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::cpu0.data           82                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total           82                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.misses::cpu0.data           17                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.misses::total           17                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.missLatency::cpu0.data       424242                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.missLatency::total       424242                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.accesses::cpu0.data           99                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total           99                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.missRate::cpu0.data     0.171717                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.missRate::total     0.171717                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMissLatency::cpu0.data 24955.411765                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMissLatency::total 24955.411765                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.mshrMisses::cpu0.data           17                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMisses::total           17                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::cpu0.data       412920                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::total       412920                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissRate::cpu0.data     0.171717                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.mshrMissRate::total     0.171717                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::cpu0.data 24289.411765                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::total 24289.411765                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.hits::cpu0.data          156                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.hits::total            156                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.misses::cpu0.data           28                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.misses::total           28                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.missLatency::cpu0.data       925074                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.missLatency::total       925074                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.accesses::cpu0.data          184                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.accesses::total          184                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.missRate::cpu0.data     0.152174                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.missRate::total     0.152174                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMissLatency::cpu0.data 33038.357143                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMissLatency::total 33038.357143                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.mshrHits::cpu0.data           10                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrHits::total           10                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrMisses::cpu0.data           18                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMisses::total           18                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMissLatency::cpu0.data       906426                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissLatency::total       906426                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissRate::cpu0.data     0.097826                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.mshrMissRate::total     0.097826                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMshrMissLatency::cpu0.data        50357                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMshrMissLatency::total        50357                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      4260508                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       4260508                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data      1008638                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total      1008638                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  38728205020                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  38728205020                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      5269146                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      5269146                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.191423                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.191423                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 38396.535744                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 38396.535744                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data       102860                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total       102860                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       905778                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       905778                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  35033629942                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  35033629942                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.171902                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.171902                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 38677.943096                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 38677.943096                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          511.493300                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            24322596                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1366175                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             17.803426                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             268065                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   511.493300                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999010                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999010                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           47                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          456                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         215794007                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        215794007                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 4431059                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            211409689                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  1403332                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             14261906                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                  3450                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             5803040                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  513                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             125226648                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 1925                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles          12644403                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     125330193                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    7919316                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           7910113                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    218860727                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                   7894                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                  62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles          187                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 12620753                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                  955                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         231509436                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.541362                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.796796                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               208162868     89.92%     89.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 1836681      0.79%     90.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 2232451      0.96%     91.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 2799959      1.21%     92.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 1860316      0.80%     93.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 2572263      1.11%     94.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 2425911      1.05%     95.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 1180939      0.51%     96.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 8438048      3.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           231509436                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.034193                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.541136                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst     12619756                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         12619756                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     12619756                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        12619756                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst          996                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total            996                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst          996                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total           996                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst     81861388                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total     81861388                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst     81861388                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total     81861388                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     12620752                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     12620752                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     12620752                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     12620752                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000079                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000079                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000079                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000079                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 82190.148594                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 82190.148594                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 82190.148594                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 82190.148594                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         2344                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    156.266667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          206                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              206                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          296                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          296                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          296                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          296                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst          700                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total          700                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst          700                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total          700                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst     61690579                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     61690579                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst     61690579                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     61690579                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000055                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000055                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000055                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000055                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 88129.398571                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 88129.398571                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 88129.398571                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 88129.398571                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   206                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     12619756                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       12619756                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst          996                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total          996                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst     81861388                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total     81861388                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     12620752                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     12620752                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000079                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000079                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 82190.148594                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 82190.148594                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          296                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          296                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst          700                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total          700                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst     61690579                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     61690579                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000055                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000055                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 88129.398571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 88129.398571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          434.886048                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            12620456                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs               700                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs          18029.222857                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              92241                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   434.886048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.849387                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.849387                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          494                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          119                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           59                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          316                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.964844                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         100966716                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        100966716                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                     3450                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  75311093                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 7963238                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             125192065                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 387                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                21581483                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                5287385                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  542                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                  3460182                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 2690350                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           104                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect           231                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         1169                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                1400                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               125114254                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              125108626                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                100765563                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                124574251                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.540179                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.808880                       # Average fanout of values written-back ((Count/Count))
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.inst           11                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.data       708357                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total          708368                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.inst           11                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.data       708357                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total         708368                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.inst          689                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.data       657793                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total        658482                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.inst          689                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.data       657793                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total       658482                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.inst     60905034                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.data  64942223436                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total  65003128470                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.inst     60905034                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.data  64942223436                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total  65003128470                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.inst          700                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.data      1366150                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total      1366850                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.inst          700                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.data      1366150                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total      1366850                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.inst     0.984286                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.data     0.481494                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.481751                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.inst     0.984286                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.data     0.481494                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.481751                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.inst 88396.275762                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.data 98727.446835                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 98716.636856                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.inst 88396.275762                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.data 98727.446835                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 98716.636856                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks       271609                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total          271609                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.inst          689                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.data       657793                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total       658482                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.inst          689                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.data       657793                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total       658482                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.inst     56316294                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.data  60561275436                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total  60617591730                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.inst     56316294                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.data  60561275436                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total  60617591730                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.inst     0.984286                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.data     0.481494                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.481751                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.inst     0.984286                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.data     0.481494                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.481751                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.inst 81736.275762                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.data 92067.375962                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 92056.566056                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.inst 81736.275762                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.data 92067.375962                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 92056.566056                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.replacements               622483                       # number of replacements (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::writebacks            3                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::total            3                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.hits::cpu0.data            3                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.hits::total            3                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.misses::cpu0.data           40                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::total           40                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.missLatency::cpu0.data       962703                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.missLatency::total       962703                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.accesses::cpu0.data           43                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::total           43                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.missRate::cpu0.data     0.930233                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::total     0.930233                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMissLatency::cpu0.data 24067.575000                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMissLatency::total 24067.575000                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.mshrMisses::cpu0.data           40                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::total           40                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::cpu0.data       901764                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::total       901764                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::cpu0.data     0.930233                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::total     0.930233                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::cpu0.data 22544.100000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::total 22544.100000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.hits::cpu0.inst           11                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total           11                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu0.inst          689                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total          689                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::cpu0.inst     60905034                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total     60905034                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu0.inst          700                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total          700                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu0.inst     0.984286                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.984286                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::cpu0.inst 88396.275762                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 88396.275762                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::cpu0.inst          689                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total          689                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::cpu0.inst     56316294                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total     56316294                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::cpu0.inst     0.984286                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.984286                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::cpu0.inst 81736.275762                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 81736.275762                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.data       638190                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total       638190                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu0.data       265263                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total       265263                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::cpu0.data  29444337855                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total  29444337855                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.data       903453                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total       903453                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::cpu0.data     0.293610                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.293610                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu0.data 111000.546081                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 111000.546081                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu0.data       265263                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total       265263                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu0.data  27677639655                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total  27677639655                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.293610                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.293610                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 104340.370331                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 104340.370331                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.data        70167                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total        70167                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.data       392530                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total       392530                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.data  35497885581                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total  35497885581                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.data       462697                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total       462697                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.data     0.848352                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.848352                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 90433.560699                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 90433.560699                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.data       392530                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total       392530                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data  32883635781                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total  32883635781                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.848352                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.848352                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 83773.560699                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 83773.560699                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.misses::cpu0.data           17                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2cache.SCUpgradeReq.misses::total           17                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2cache.SCUpgradeReq.missLatency::cpu0.data       395937                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.missLatency::total       395937                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.accesses::cpu0.data           17                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.accesses::total           17                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.missRate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.avgMissLatency::cpu0.data 23290.411765                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMissLatency::total 23290.411765                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.mshrMisses::cpu0.data           17                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2cache.SCUpgradeReq.mshrMisses::total           17                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2cache.SCUpgradeReq.mshrMissLatency::cpu0.data       282717                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.mshrMissLatency::total       282717                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu0.data 16630.411765                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMshrMissLatency::total 16630.411765                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::cpu0.data            3                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total            3                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::cpu0.data         2307                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total         2307                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::cpu0.data     51661953                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total     51661953                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::cpu0.data         2310                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total         2310                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::cpu0.data     0.998701                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.998701                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::cpu0.data 22393.564369                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 22393.564369                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::cpu0.data         2307                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total         2307                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::cpu0.data     36380916                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total     36380916                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::cpu0.data     0.998701                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.998701                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data 15769.794538                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 15769.794538                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WritebackClean.hits::writebacks          206                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total          206                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks          206                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total          206                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks       973404                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total       973404                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks       973404                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total       973404                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       21937.075337                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs            2733019                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs           658721                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             4.148978                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick             85248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks     5.905526                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst   176.232333                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data 21754.937478                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.000180                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.005378                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.663908                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.669466                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1024        32767                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::0          248                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1         1695                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2        15848                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3        14934                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::4           42                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.999969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses         44387073                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses        44387073                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      45032                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  52128                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  29                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                104                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 17956                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   3                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                535349                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          21529355                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            37.145158                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          100.519020                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              17549750     81.52%     81.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              217148      1.01%     82.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              631230      2.93%     85.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39               89598      0.42%     85.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              103099      0.48%     86.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              201157      0.93%     87.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69              180599      0.84%     88.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               36870      0.17%     88.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               20964      0.10%     88.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               14437      0.07%     88.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             12302      0.06%     88.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             12108      0.06%     88.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             12282      0.06%     88.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             15722      0.07%     88.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             18368      0.09%     88.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             23662      0.11%     88.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             31342      0.15%     89.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             24408      0.11%     89.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             35141      0.16%     89.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             43430      0.20%     89.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209            166220      0.77%     90.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219            110184      0.51%     90.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229            422107      1.96%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239            745481      3.46%     96.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249            114135      0.53%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             40489      0.19%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             46293      0.22%     97.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279             56661      0.26%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             42539      0.20%     97.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299             41418      0.19%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          470211      2.18%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2506                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            21529355                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             22                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           11                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 9283464.818182                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 20368462.606081                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value        96237                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value     70584345                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           11                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  77124758040                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED    102118113                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                  3450                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 7116908                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles              148129541                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         31961                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 10333513                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             65894063                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             125201304                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                   76                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              55608599                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               5904120                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               2628946                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          114105852                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  184624603                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                84314708                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                100300876                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            113874525                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  231327                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    281                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                284                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 95742706                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       351761911                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      250388959                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               124935075                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 124935215                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadResp        465832                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty      1247057                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean          206                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict       908584                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq         4325                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeReq           42                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp         4345                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq       904847                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp       903491                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq          700                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq       478828                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateReq           43                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateResp           43                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1606                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4105127                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total           4106733                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        57984                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    149889728                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total          149947712                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                     816101                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic             17671616                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples      2180830                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.002897                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.053746                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0            2174512     99.71%     99.71% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1               6318      0.29%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total        2180830                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy    1558520586                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy       699300                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy   1365577722                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy      3137859                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests      2733022                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests      1366160                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops         6318                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops         6318                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                   69                       # Number of system calls (Count)
system.cpu1.numCycles                       230617569                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      125189963                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     626                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     127670909                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                    64                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined              245094                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined           131703                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                208                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          230598724                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.553650                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             0.976648                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                149464740     64.82%     64.82% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 51939359     22.52%     87.34% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 20659633      8.96%     96.30% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  4753332      2.06%     98.36% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  1252540      0.54%     98.90% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   964200      0.42%     99.32% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   977380      0.42%     99.75% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   243472      0.11%     99.85% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   344068      0.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            230598724                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 773402     68.74%     68.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     68.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                1029      0.09%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                  30      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     68.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                349709     31.08%     99.92% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                  936      0.08%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               8      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          210      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     34775768     27.24%     27.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           20      0.00%     27.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0      0.00%     27.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd     14162070     11.09%     38.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     38.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt     17838287     13.97%     52.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult     28326192     22.19%     74.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     74.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc      3148918      2.47%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead     15732574     12.32%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      5283772      4.14%     93.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      8403078      6.58%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite           20      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     127670909                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.553604                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            1125115                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.008813                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               343307523                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               53381863                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       53235165                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                143758198                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                72053888                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        71877529                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   56916181                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    71879633                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                        127669506                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     24135411                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                     1403                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          29419272                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       7903651                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     5283861                       # Number of stores executed (Count)
system.cpu1.numRate                          0.553598                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            162                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          18845                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1245798                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                  124945419                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                    124945495                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              1.845746                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         1.845746                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.541786                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.541786                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  86838712                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 51073713                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                  100193520                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                  62958367                       # Number of floating regfile writes (Count)
system.cpu1.miscRegfileReads                195677507                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                63439587                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      21586518                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      5285520                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads      4734096                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores      3152437                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                7911698                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          3707039                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              390                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             5808333                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                5807732                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999897                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                2101625                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups             13                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              13                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            3                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts         231441                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            418                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              250                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    230568649                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.541901                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.372978                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      171800215     74.51%     74.51% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       32851702     14.25%     88.76% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2       15408747      6.68%     95.44% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        2506057      1.09%     96.53% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        1896276      0.82%     97.35% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         712874      0.31%     97.66% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6           4224      0.00%     97.66% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         525122      0.23%     97.89% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        4863432      2.11%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    230568649                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted           124945419                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted             124945495                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   26805817                       # Number of memory references committed (Count)
system.cpu1.commit.loads                     21537107                       # Number of loads committed (Count)
system.cpu1.commit.amos                           145                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        179                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   7887452                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  71828324                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   79331627                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls              2097323                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          179      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     34699895     27.77%     27.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           17      0.00%     27.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0      0.00%     27.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd     14155920     11.33%     39.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     39.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt     17825985     14.27%     53.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult     28311841     22.66%     76.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc      3145841      2.52%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead     13148535     10.52%     89.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite      5268545      4.22%     93.29% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      8388717      6.71%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    124945495                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      4863432                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     22963775                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         22963775                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     22963775                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        22963775                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      3844763                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        3844763                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      3844763                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       3844763                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 262064518464                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 262064518464                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 262064518464                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 262064518464                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     26808538                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     26808538                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     26808538                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     26808538                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.143416                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.143416                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.143416                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.143416                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 68161.423335                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 68161.423335                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 68161.423335                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 68161.423335                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     11903498                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets          173                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       536318                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     22.194851                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          173                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       973199                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           973199                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      2476929                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      2476929                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      2476929                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      2476929                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data      1367834                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      1367834                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data      1367834                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      1367834                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  71127596661                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  71127596661                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  71127596661                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  71127596661                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.051022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.051022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.051022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.051022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 52000.167170                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 52000.167170                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 52000.167170                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 52000.167170                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements               1362867                       # number of replacements (Count)
system.cpu1.dcache.LoadLockedReq.hits::cpu1.data           33                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total           33                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::cpu1.data           39                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total           39                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.missLatency::cpu1.data      2117214                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.missLatency::total      2117214                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.accesses::cpu1.data           72                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total           72                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::cpu1.data     0.541667                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.541667                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMissLatency::cpu1.data 54287.538462                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMissLatency::total 54287.538462                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.mshrHits::cpu1.data           38                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrHits::total           38                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::cpu1.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::cpu1.data        84249                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::total        84249                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::cpu1.data     0.013889                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::total     0.013889                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::cpu1.data        84249                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::total        84249                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.hits::cpu1.data     18702877                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       18702877                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      2837159                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2837159                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 223166155455                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 223166155455                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     21540036                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     21540036                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.131716                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.131716                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 78658.318217                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 78658.318217                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      2375093                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      2375093                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       462066                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       462066                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  36105544647                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  36105544647                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.021451                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.021451                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 78139.366772                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 78139.366772                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.hits::cpu1.data           38                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.hits::total           38                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.misses::cpu1.data           25                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.misses::total           25                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.missLatency::cpu1.data       582417                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.missLatency::total       582417                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.accesses::cpu1.data           63                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.accesses::total           63                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.missRate::cpu1.data     0.396825                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.missRate::total     0.396825                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMissLatency::cpu1.data 23296.680000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMissLatency::total 23296.680000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.mshrMisses::cpu1.data           25                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMisses::total           25                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::cpu1.data       565767                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::total       565767                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissRate::cpu1.data     0.396825                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.mshrMissRate::total     0.396825                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::cpu1.data 22630.680000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::total 22630.680000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.hits::cpu1.data          126                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.hits::total            126                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.misses::cpu1.data           19                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.misses::total           19                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.missLatency::cpu1.data       849483                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.missLatency::total       849483                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.accesses::cpu1.data          145                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.accesses::total          145                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.missRate::cpu1.data     0.131034                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.missRate::total     0.131034                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMissLatency::cpu1.data 44709.631579                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMissLatency::total 44709.631579                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.mshrHits::cpu1.data            6                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrHits::total            6                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrMisses::cpu1.data           13                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMisses::total           13                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMissLatency::cpu1.data       805860                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissLatency::total       805860                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissRate::cpu1.data     0.089655                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.mshrMissRate::total     0.089655                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMshrMissLatency::cpu1.data 61989.230769                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMshrMissLatency::total 61989.230769                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      4260898                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       4260898                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data      1007604                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total      1007604                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  38898363009                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  38898363009                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      5268502                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      5268502                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.191251                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.191251                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 38604.812018                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 38604.812018                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data       101836                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total       101836                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       905768                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       905768                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  35022052014                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  35022052014                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.171921                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.171921                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 38665.587671                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 38665.587671                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          511.050458                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            24331901                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           1365838                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             17.814632                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick           30494808                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   511.050458                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.998145                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.998145                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          506                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          233                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          266                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.988281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         215836382                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        215836382                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 4414969                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            210519847                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  1398908                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles             14262584                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                  2416                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             5803387                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  141                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             125218574                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  498                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles          12622454                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                     125315387                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    7911698                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           7909357                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    217973659                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                   5112                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.cacheLines                 12614243                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  236                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         230598724                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.543436                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.799956                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               207253716     89.88%     89.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 1840877      0.80%     90.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 2230023      0.97%     91.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 2798464      1.21%     92.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 1859857      0.81%     93.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 2573682      1.12%     94.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 2422103      1.05%     95.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                 1181234      0.51%     96.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 8438768      3.66%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           230598724                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.034307                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.543390                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst     12613948                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         12613948                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     12613948                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        12613948                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          294                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            294                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          294                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           294                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     18276372                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     18276372                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     18276372                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     18276372                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst     12614242                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     12614242                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     12614242                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     12614242                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000023                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000023                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000023                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000023                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 62164.530612                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 62164.530612                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 62164.530612                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 62164.530612                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          326                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     81.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.demandMshrHits::cpu1.inst           71                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           71                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           71                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           71                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          223                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          223                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          223                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          223                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     14332986                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     14332986                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     14332986                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     14332986                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000018                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000018                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000018                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000018                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 64273.479821                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 64273.479821                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 64273.479821                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 64273.479821                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst     12613948                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       12613948                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          294                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          294                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     18276372                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     18276372                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     12614242                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     12614242                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000023                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000023                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 62164.530612                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 62164.530612                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           71                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           71                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          223                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          223                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     14332986                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     14332986                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 64273.479821                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 64273.479821                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          139.971931                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            12614171                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               223                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          56565.789238                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick           30467169                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   139.971931                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.273383                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.273383                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          223                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           45                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          178                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.435547                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses         100914159                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses        100914159                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                     2416                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                  74351573                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 7970336                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             125190589                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                 138                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                21586518                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                5285520                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  376                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                  3459912                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                 2698523                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            68                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            50                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          229                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 279                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               125118133                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              125112694                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                100774122                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                124576749                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.542512                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.808932                       # Average fanout of values written-back ((Count/Count))
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.data       708833                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total          708833                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.data       708833                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total         708833                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.inst          223                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.data       656971                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total        657194                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.inst          223                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.data       656971                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total       657194                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.inst     14108544                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::cpu1.data  64575527832                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total  64589636376                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.inst     14108544                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.data  64575527832                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total  64589636376                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.inst          223                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.data      1365804                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total      1366027                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.inst          223                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.data      1365804                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total      1366027                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.data     0.481014                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.481099                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.data     0.481014                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.481099                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.inst 63267.013453                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::cpu1.data 98292.813278                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 98280.928274                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.inst 63267.013453                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.data 98292.813278                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 98280.928274                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.writebacks::writebacks       272328                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total          272328                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.inst          223                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.data       656971                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total       657194                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.inst          223                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.data       656971                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total       657194                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.inst     12623364                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.data  60200014392                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total  60212637756                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.inst     12623364                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.data  60200014392                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total  60212637756                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::cpu1.data     0.481014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.481099                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.data     0.481014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.481099                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.inst 56607.013453                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.data 91632.681491                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 91620.796532                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.inst 56607.013453                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.data 91632.681491                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 91620.796532                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.replacements               620466                       # number of replacements (Count)
system.cpu1.l2cache.InvalidateReq.misses::cpu1.data           21                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.misses::total           21                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.accesses::cpu1.data           21                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::total           21                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.missRate::cpu1.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMisses::cpu1.data           21                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMisses::total           21                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::cpu1.data       633366                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::total       633366                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::cpu1.data 30160.285714                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::total 30160.285714                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.misses::cpu1.inst          223                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total          223                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::cpu1.inst     14108544                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total     14108544                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::cpu1.inst          223                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total          223                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::cpu1.inst 63267.013453                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 63267.013453                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::cpu1.inst          223                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total          223                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::cpu1.inst     12623364                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total     12623364                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::cpu1.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::cpu1.inst 56607.013453                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 56607.013453                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.data       639126                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total       639126                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::cpu1.data       264611                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total       264611                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::cpu1.data  29435024178                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total  29435024178                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.data       903737                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total       903737                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::cpu1.data     0.292796                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.292796                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::cpu1.data 111238.853177                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 111238.853177                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::cpu1.data       264611                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total       264611                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::cpu1.data  27672628338                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total  27672628338                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.292796                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.292796                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 104578.525980                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 104578.525980                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.data        69707                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total        69707                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.data       392360                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total       392360                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.data  35140503654                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total  35140503654                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.data       462067                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total       462067                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.data     0.849141                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.849141                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 89561.891258                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 89561.891258                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.data       392360                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total       392360                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data  32527386054                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total  32527386054                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.849141                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.849141                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 82901.891258                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 82901.891258                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.misses::cpu1.data           25                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2cache.SCUpgradeReq.misses::total           25                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2cache.SCUpgradeReq.missLatency::cpu1.data       540792                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.missLatency::total       540792                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.accesses::cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.SCUpgradeReq.accesses::total           25                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.SCUpgradeReq.missRate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.avgMissLatency::cpu1.data 21631.680000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.avgMissLatency::total 21631.680000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.mshrMisses::cpu1.data           25                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2cache.SCUpgradeReq.mshrMisses::total           25                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2cache.SCUpgradeReq.mshrMissLatency::cpu1.data       374292                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.mshrMissLatency::total       374292                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu1.data 14971.680000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.avgMshrMissLatency::total 14971.680000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.misses::cpu1.data         2028                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total         2028                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::cpu1.data     43708247                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total     43708247                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::cpu1.data         2028                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total         2028                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::cpu1.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::cpu1.data 21552.390039                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 21552.390039                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::cpu1.data         2028                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total         2028                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::cpu1.data     30288347                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total     30288347                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::cpu1.data 14935.082347                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 14935.082347                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WritebackDirty.hits::writebacks       973199                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total       973199                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks       973199                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total       973199                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse       21750.503060                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs            2730960                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs           657368                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs             4.154385                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick          30460176                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     5.036669                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst    42.775225                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data 21702.691167                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000154                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.001305                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.662314                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.663773                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1024        32761                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::1          282                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2        15832                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3        16646                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.999786                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses         44352856                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses        44352856                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                      44886                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                  49411                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 68                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 16810                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                535463                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          21537107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            36.772512                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           99.893853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              17558738     81.53%     81.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19              219069      1.02%     82.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              635158      2.95%     85.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39               91826      0.43%     85.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              104233      0.48%     86.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59              210425      0.98%     87.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69              196438      0.91%     88.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               36157      0.17%     88.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               21176      0.10%     88.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               14562      0.07%     88.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             12136      0.06%     88.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             11692      0.05%     88.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             12203      0.06%     88.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             15450      0.07%     88.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             18810      0.09%     88.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             23385      0.11%     89.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             31282      0.15%     89.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             24199      0.11%     89.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             35021      0.16%     89.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             43688      0.20%     89.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209            164185      0.76%     90.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219            108842      0.51%     90.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229            413346      1.92%     92.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239            734146      3.41%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249            115188      0.53%     96.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             39357      0.18%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             44661      0.21%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             54151      0.25%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             41018      0.19%     97.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             41397      0.19%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          465168      2.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2498                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            21537107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions             16                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 48052066.500000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 101536979.973465                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value       114219                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    292821885                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  76842459621                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED    384416532                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                  2416                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 7101183                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles              147092915                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         23414                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 10329415                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             66049381                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             125196098                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                   10                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents              55611687                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents               5930305                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents               2770152                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands          114107777                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  184620056                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                84311028                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                100302212                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            113886693                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                  221084                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                    146                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                148                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 95757406                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       350854944                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      250383948                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               124945419                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 124945495                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadResp        464722                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty      1248480                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict       906593                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq         4424                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::SCUpgradeReq           42                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp         4070                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq       905692                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp       903772                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq          223                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq       474309                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateReq           55                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateResp           21                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          446                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      4103107                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total           4103553                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        14272                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    149854080                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total          149868352                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                     813334                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic             17775040                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples      2176951                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.002754                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.052405                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0            2170956     99.72%     99.72% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1               5995      0.28%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total        2176951                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy    1557563210                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy       222777                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy   1365137496                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy      3127536                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests      2730968                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests      1364927                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops         5995                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops         5995                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                    27                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                 29296                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   107                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                 30051                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     59481                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                   27                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                29296                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  107                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                30051                       # number of overall hits (Count)
system.l3.overallHits::total                    59481                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                 662                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data              616192                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                 116                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data              610902                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                 1227872                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst                662                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data             616192                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                116                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data             610902                       # number of overall misses (Count)
system.l3.overallMisses::total                1227872                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst       50878737                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data    55445080419                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst        9455535                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data    55058926293                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total       110564340984                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst      50878737                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data   55445080419                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst       9455535                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data   55058926293                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total      110564340984                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst               689                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data            645488                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               223                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data            640953                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total               1287353                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst              689                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data           645488                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              223                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data           640953                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total              1287353                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.960813                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.954614                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.520179                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.953115                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.953796                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.960813                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.954614                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.520179                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.953115                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.953796                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 76856.098187                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 89980.201656                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 81513.232759                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 90127.264754                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    90045.494143                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 76856.098187                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 89980.201656                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 81513.232759                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 90127.264754                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   90045.494143                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks               456253                       # number of writebacks (Count)
system.l3.writebacks::total                    456253                       # number of writebacks (Count)
system.l3.demandMshrHits::cpu0.inst                 1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.inst                1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst             661                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data          616192                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst             116                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data          610902                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total             1227871                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst            661                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data         616192                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst            116                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data         610902                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total            1227871                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst     46354201                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data  51238788461                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst      8663414                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data  50888785931                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total   102182592007                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst     46354201                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data  51238788461                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst      8663414                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data  50888785931                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total  102182592007                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.959361                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.954614                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.520179                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.953115                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.953795                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.959361                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.954614                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.520179                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.953115                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.953795                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 70127.384266                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 83153.933289                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 74684.603448                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 83301.062905                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 83219.321905                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 70127.384266                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 83153.933289                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 74684.603448                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 83301.062905                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 83219.321905                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                        1237121                       # number of replacements (Count)
system.l3.dataExpansions                       198972                       # number of data expansions (Count)
system.l3.dataContractions                      48969                       # number of data contractions (Count)
system.l3.CleanEvict.mshrMisses::writebacks       128439                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total         128439                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.InvalidateReq.hits::cpu0.data            35                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::total                35                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.misses::cpu0.data            5                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::cpu1.data           21                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::total              26                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.accesses::cpu0.data           40                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::cpu1.data           21                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::total            61                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.missRate::cpu0.data     0.125000                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::cpu1.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::total      0.426230                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMisses::cpu0.data            5                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::cpu1.data           21                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::total           26                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMissLatency::cpu0.data        80386                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::cpu1.data       334275                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::total       414661                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissRate::cpu0.data     0.125000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::total     0.426230                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMshrMissLatency::cpu0.data 16077.200000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::cpu1.data 15917.857143                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::total 15948.500000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu0.data                58                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data                30                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                    88                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data          265091                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data          264558                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total              529649                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data  25730656587                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data  25731712197                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total    51462368784                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data        265149                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data        264588                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total            529737                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.999781                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.999887                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.999834                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 97063.486075                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 97263.028134                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 97163.156702                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data       265091                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data       264558                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total          529649                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data  23921073980                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data  23925790637                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total  47846864617                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.999781                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.999887                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.999834                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 90237.216578                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 90436.844235                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 90336.929961                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst            27                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data         29238                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           107                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data         30021                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             59393                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst          662                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data       351101                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst          116                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data       346344                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total          698223                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst     50878737                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data  29714423832                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst      9455535                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data  29327214096                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total  59101972200                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst          689                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data       380339                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          223                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data       376365                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        757616                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.960813                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.923126                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.520179                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.920234                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.921605                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 76856.098187                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 84632.125320                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 81513.232759                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 84676.547294                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 84646.269458                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.inst            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total             1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst          661                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data       351101                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst          116                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data       346344                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       698222                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst     46354201                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data  27317714481                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst      8663414                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data  26962995294                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total  54335727390                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.959361                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.923126                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.520179                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.920234                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.921604                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 70127.384266                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 77805.857804                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 74684.603448                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 77850.331734                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 77820.130832                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.hits::cpu0.data              1                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::total                  1                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.misses::cpu0.data            1                       # number of SCUpgradeReq misses (Count)
system.l3.SCUpgradeReq.misses::total                1                       # number of SCUpgradeReq misses (Count)
system.l3.SCUpgradeReq.accesses::cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.missRate::cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.missRate::total       0.500000                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.mshrMisses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses (Count)
system.l3.SCUpgradeReq.mshrMisses::total            1                       # number of SCUpgradeReq MSHR misses (Count)
system.l3.SCUpgradeReq.mshrMissLatency::cpu0.data        22747                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l3.SCUpgradeReq.mshrMissLatency::total        22747                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l3.SCUpgradeReq.mshrMissRate::cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.mshrMissRate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.avgMshrMissLatency::cpu0.data        22747                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.avgMshrMissLatency::total        22747                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data              377                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data               10                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                  387                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::cpu0.data              2                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::cpu1.data              1                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                  3                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.accesses::cpu0.data          379                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data           11                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total              390                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::cpu0.data     0.005277                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::cpu1.data     0.090909                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.007692                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMisses::cpu0.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::cpu1.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total              3                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::cpu0.data        39028                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::cpu1.data        22615                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total        61643                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::cpu0.data     0.005277                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::cpu1.data     0.090909                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.007692                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::cpu0.data        19514                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::cpu1.data        22615                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total 20547.666667                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WritebackDirty.hits::writebacks       543936                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total           543936                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks       543936                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total       543936                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.compressor.compressions             1771807                       # Total number of compressions (Count)
system.l3.compressor.failedCompressions       1412382                       # Total number of failed compressions (Count)
system.l3.compressor.compressionSize::0        264325                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressionSize::1             0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressionSize::2             0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressionSize::4             0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressionSize::8             0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressionSize::64          838                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressionSize::256        94262                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressionSize::512      1412382                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressionSizeBits    741070688                       # Total compressed data size (Bit)
system.l3.compressor.avgCompressionSizeBits   418.257004                       # Average compression size ((Bit/Count))
system.l3.compressor.decompressions             60074                       # Total number of decompressions (Count)
system.l3.compressor.ranks_0::0               1676707                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_0::1                    14                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_0::2                    64                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_0::3                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_0::4                 15164                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_0::5                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_0::6                 79020                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_0::7                   838                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_1::0                   838                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_1::1                264325                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_1::2                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_1::3                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_1::4                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_1::5                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_1::6               1412396                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_1::7                 94248                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_2::0                 15228                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_2::1               1492240                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_2::2                264325                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_2::3                    14                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_2::4                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_2::5                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_2::6                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_2::7                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_3::0                 79020                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_3::1                    64                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_3::2                 15164                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_3::3                   838                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_3::4                264325                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_3::5                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_3::6                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_3::7               1412396                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_4::0                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_4::1                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_4::2                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_4::3                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_4::4                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_4::5               1491416                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_4::6                 16066                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_4::7                264325                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_5::0                    14                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_5::1                 15164                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_5::2                   838                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_5::3               1755791                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_5::4                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_5::5                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_5::6                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_5::7                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_6::0                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_6::1                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_6::2               1491416                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_6::3                 15164                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_6::4                    64                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_6::5                265163                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_6::6                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_6::7                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_7::0                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_7::1                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_7::2                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_7::3                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_7::4               1492254                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_7::5                 15228                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_7::6                264325                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.ranks_7::7                     0                       # Number of times each compressor had the nth best compression (Count)
system.l3.compressor.compressors0.compressions      1771807                       # Total number of compressions (Count)
system.l3.compressor.compressors0.failedCompressions      1507482                       # Total number of failed compressions (Count)
system.l3.compressor.compressors0.compressionSize::0       264325                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressors0.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressors0.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressors0.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressors0.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressors0.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressors0.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressors0.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressors0.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressors0.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressors0.compressionSize::512      1507482                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressors0.compressionSizeBits    771830784                       # Total compressed data size (Bit)
system.l3.compressor.compressors0.avgCompressionSizeBits   435.617866                       # Average compression size ((Bit/Count))
system.l3.compressor.compressors0.decompressions            0                       # Total number of decompressions (Count)
system.l3.compressor.compressors0.patterns::X     12043615                       # Number of data entries that match pattern X (Count)
system.l3.compressor.compressors0.patterns::Z      2130841                       # Number of data entries that match pattern Z (Count)
system.l3.compressor.compressors1.compressions      1771807                       # Total number of compressions (Count)
system.l3.compressor.compressors1.failedCompressions      1506644                       # Total number of failed compressions (Count)
system.l3.compressor.compressors1.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressors1.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressors1.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressors1.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressors1.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressors1.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressors1.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressors1.compressionSize::64       265163                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressors1.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressors1.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressors1.compressionSize::512      1506644                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressors1.compressionSizeBits    788372160                       # Total compressed data size (Bit)
system.l3.compressor.compressors1.avgCompressionSizeBits   444.953745                       # Average compression size ((Bit/Count))
system.l3.compressor.compressors1.decompressions            0                       # Total number of decompressions (Count)
system.l3.compressor.compressors1.patterns::X     12299196                       # Number of data entries that match pattern X (Count)
system.l3.compressor.compressors1.patterns::M      1875260                       # Number of data entries that match pattern M (Count)
system.l3.compressor.compressors2.compressions      1771807                       # Total number of compressions (Count)
system.l3.compressor.compressors2.failedCompressions      1491416                       # Total number of failed compressions (Count)
system.l3.compressor.compressors2.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressors2.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressors2.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressors2.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressors2.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressors2.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressors2.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressors2.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressors2.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressors2.compressionSize::256       280391                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressors2.compressionSize::512      1491416                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressors2.compressionSizeBits    801738168                       # Total compressed data size (Bit)
system.l3.compressor.compressors2.avgCompressionSizeBits   452.497461                       # Average compression size ((Bit/Count))
system.l3.compressor.compressors2.decompressions            0                       # Total number of decompressions (Count)
system.l3.compressor.compressors2.patterns::X     11234585                       # Number of data entries that match pattern X (Count)
system.l3.compressor.compressors2.patterns::M      2939871                       # Number of data entries that match pattern M (Count)
system.l3.compressor.compressors3.compressions      1771807                       # Total number of compressions (Count)
system.l3.compressor.compressors3.failedCompressions      1412396                       # Total number of failed compressions (Count)
system.l3.compressor.compressors3.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressors3.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressors3.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressors3.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressors3.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressors3.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressors3.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressors3.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressors3.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressors3.compressionSize::256       359411                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressors3.compressionSize::512      1412396                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressors3.compressionSizeBits    795028952                       # Total compressed data size (Bit)
system.l3.compressor.compressors3.avgCompressionSizeBits   448.710809                       # Average compression size ((Bit/Count))
system.l3.compressor.compressors3.decompressions            0                       # Total number of decompressions (Count)
system.l3.compressor.compressors3.patterns::X     11033116                       # Number of data entries that match pattern X (Count)
system.l3.compressor.compressors3.patterns::M      3141340                       # Number of data entries that match pattern M (Count)
system.l3.compressor.compressors4.compressions      1771807                       # Total number of compressions (Count)
system.l3.compressor.compressors4.failedCompressions          887                       # Total number of failed compressions (Count)
system.l3.compressor.compressors4.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressors4.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressors4.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressors4.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressors4.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressors4.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressors4.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressors4.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressors4.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressors4.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressors4.compressionSize::512      1771807                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressors4.compressionSizeBits    581315904                       # Total compressed data size (Bit)
system.l3.compressor.compressors4.avgCompressionSizeBits   328.092114                       # Average compression size ((Bit/Count))
system.l3.compressor.compressors4.decompressions            0                       # Total number of decompressions (Count)
system.l3.compressor.compressors4.patterns::X         6823                       # Number of data entries that match pattern X (Count)
system.l3.compressor.compressors4.patterns::M     14167633                       # Number of data entries that match pattern M (Count)
system.l3.compressor.compressors5.compressions      1771807                       # Total number of compressions (Count)
system.l3.compressor.compressors5.failedCompressions      1491466                       # Total number of failed compressions (Count)
system.l3.compressor.compressors5.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressors5.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressors5.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressors5.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressors5.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressors5.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressors5.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressors5.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressors5.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressors5.compressionSize::256       280341                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressors5.compressionSize::512      1491466                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressors5.compressionSizeBits    812970608                       # Total compressed data size (Bit)
system.l3.compressor.compressors5.avgCompressionSizeBits   458.837000                       # Average compression size ((Bit/Count))
system.l3.compressor.compressors5.decompressions            0                       # Total number of decompressions (Count)
system.l3.compressor.compressors5.patterns::X     11240896                       # Number of data entries that match pattern X (Count)
system.l3.compressor.compressors5.patterns::M     17108016                       # Number of data entries that match pattern M (Count)
system.l3.compressor.compressors6.compressions      1771807                       # Total number of compressions (Count)
system.l3.compressor.compressors6.failedCompressions      1412417                       # Total number of failed compressions (Count)
system.l3.compressor.compressors6.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressors6.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressors6.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressors6.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressors6.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressors6.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressors6.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressors6.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressors6.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressors6.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressors6.compressionSize::512      1771807                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressors6.compressionSizeBits    832412064                       # Total compressed data size (Bit)
system.l3.compressor.compressors6.avgCompressionSizeBits   469.809671                       # Average compression size ((Bit/Count))
system.l3.compressor.compressors6.decompressions            0                       # Total number of decompressions (Count)
system.l3.compressor.compressors6.patterns::X     11038935                       # Number of data entries that match pattern X (Count)
system.l3.compressor.compressors6.patterns::M     17309977                       # Number of data entries that match pattern M (Count)
system.l3.compressor.compressors7.compressions      1771807                       # Total number of compressions (Count)
system.l3.compressor.compressors7.failedCompressions      1504253                       # Total number of failed compressions (Count)
system.l3.compressor.compressors7.compressionSize::0            0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressors7.compressionSize::1            0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressors7.compressionSize::2            0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressors7.compressionSize::4            0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressors7.compressionSize::8            0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressors7.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressors7.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressors7.compressionSize::64            0                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressors7.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressors7.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressors7.compressionSize::512      1771807                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressors7.compressionSizeBits    851513952                       # Total compressed data size (Bit)
system.l3.compressor.compressors7.avgCompressionSizeBits   480.590692                       # Average compression size ((Bit/Count))
system.l3.compressor.compressors7.decompressions            0                       # Total number of decompressions (Count)
system.l3.compressor.compressors7.patterns::X     12670996                       # Number of data entries that match pattern X (Count)
system.l3.compressor.compressors7.patterns::M     44026828                       # Number of data entries that match pattern M (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 73804.079535                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                      2385736                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                    1412753                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.688714                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks    5675.855661                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      184.357794                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    38813.437131                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst       15.525995                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data    38795.315506                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.028869                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.000938                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.197415                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000079                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.197323                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.424624                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024         113352                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  269                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 2472                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                40587                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                67858                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                 2166                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.576538                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                   61753721                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                 122094689                       # Number of data accesses (Count)
system.l3.tags.evictionsReplacement::0         423573                       # Number of replacements that caused the eviction of 0 blocks (Count)
system.l3.tags.evictionsReplacement::1        1174876                       # Number of replacements that caused the eviction of 1 blocks (Count)
system.l3.tags.evictionsReplacement::2          62245                       # Number of replacements that caused the eviction of 2 blocks (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    456253.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples       661.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples    615285.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       116.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples    609823.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.006815085722                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        28326                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        28326                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2613562                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             429035                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1227871                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     456253                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1227871                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   456253                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1986                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      15.79                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1227871                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               456253                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  547205                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  336500                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  188774                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  100471                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   38867                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   11370                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    2364                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     334                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1249                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1314                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   9433                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  20872                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  25618                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  28427                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  29016                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  29760                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  31024                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  30220                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  30548                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  30611                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  30456                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  30814                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  33501                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  30405                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  32817                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  29081                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    735                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    200                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        28326                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      43.277166                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     28.701186                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    897.855653                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095        28324     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::106496-110591            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         28326                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        28326                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.106227                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.099229                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.504922                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            26919     95.03%     95.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               62      0.22%     95.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1222      4.31%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               70      0.25%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               24      0.08%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               17      0.06%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                3      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         28326                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  127104                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                78583744                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             29200192                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1017569891.65678287                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              378109195.32921791                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   77226790905                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      45855.76                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst        42304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     39378240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         7424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data     39028672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     29198400                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 547788.569308285252                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 509903312.960436105728                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 96132.335914918440                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 505376805.902097463608                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 378085990.972272932529                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst          661                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data       616192                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          116                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data       610902                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       456253                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     21172530                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data  27658439045                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      4144833                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data  27514581380                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1116270052375                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     32031.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     44886.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     35731.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     45039.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2446603.21                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst        42304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     39436288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         7424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data     39097728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       78583744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst        42304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         7424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        49728                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     29200192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     29200192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst          661                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       616192                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          116                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       610902                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1227871                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       456253                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         456253                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst        547789                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     510654968                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst         96132                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data     506271002                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1017569892                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst       547789                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst        96132                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        643921                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    378109195                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        378109195                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    378109195                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst       547789                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    510654968                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst        96132                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data    506271002                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1395679087                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1225885                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              456225                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        76703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        76273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        76073                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        76679                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        76527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        76909                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        76949                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        76567                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        76292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        76210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        76776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        76503                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        77467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        76614                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        77283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        76060                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        28164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        28251                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        28493                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        29064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        28803                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        28496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        28419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        28509                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        28481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        28456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        28277                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        28535                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        28638                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        28697                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        28515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        28427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             32212994038                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            6129425000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        55198337788                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                26277.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           45027.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              702627                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             251492                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            57.32                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           55.12                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       727981                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   147.878585                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    93.776868                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   214.543057                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       547066     75.15%     75.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        80568     11.07%     86.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        26990      3.71%     89.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        16553      2.27%     92.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        11723      1.61%     93.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        11772      1.62%     95.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         5440      0.75%     96.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3848      0.53%     96.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        24021      3.30%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       727981                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              78456640                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           29198400                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1015.924040                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              378.085991                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   10.89                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.94                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.95                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               56.72                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2597289240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1380476790                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     4374535200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1191198780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 6095999520.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  24364921890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   9137291520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   49141712940                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   636.329156                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23414288117                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2578680000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51233908036                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2600566500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1382211105                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     4378283700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1190295720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 6095999520.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  24358838850                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   9142414080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   49148609475                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   636.418458                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  23431657183                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2578680000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  51216538970                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              698222                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        456253                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            640708                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              4025                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              41                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             529667                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            529649                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         698222                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             26                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port      3556813                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3556813                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port    107783936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                107783936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             4080                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1231981                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1231981    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1231981                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          5096976841                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         6618191550                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2328942                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1104094                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp             785802                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty      1000189                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict          1541189                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq             4412                       # Transaction distribution (Count)
system.tol3bus.transDist::SCUpgradeReq             42                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp            4454                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq            529797                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp           529797                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq        785802                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateReq            61                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateResp           61                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port      1929315                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port      1920617                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount::total                3849932                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port     58738240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port     58464256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize::total               117202496                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                         1331674                       # Total snoops (Count)
system.tol3bus.snoopTraffic                  31007936                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples           2619480                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.144122                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.357117                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                 2247430     85.80%     85.80% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                  366574     13.99%     99.79% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::2                    5476      0.21%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total             2619480                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED  77226876153                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy         1215452655                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         658598598                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer1.occupancy         657280926                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests       2562126                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests      1246299                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests        31929                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops          335841                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops       330365                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops         5476                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
