{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09867,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09952,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00133371,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00061863,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000277304,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00061863,
	"finish__design__instance__count__class:fill_cell": 3066,
	"finish__design__instance__area__class:fill_cell": 18588.1,
	"finish__design__instance__count__class:tap_cell": 248,
	"finish__design__instance__area__class:tap_cell": 65.968,
	"finish__design__instance__count__class:buffer": 21,
	"finish__design__instance__area__class:buffer": 46.284,
	"finish__design__instance__count__class:timing_repair_buffer": 82,
	"finish__design__instance__area__class:timing_repair_buffer": 67.564,
	"finish__design__instance__count__class:inverter": 26,
	"finish__design__instance__area__class:inverter": 16.226,
	"finish__design__instance__count__class:multi_input_combinational_cell": 333,
	"finish__design__instance__area__class:multi_input_combinational_cell": 597.702,
	"finish__design__instance__count": 3776,
	"finish__design__instance__area": 19381.8,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.38904,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.0984975,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000190029,
	"finish__power__switching__total": 0.00017708,
	"finish__power__leakage__total": 1.94469e-05,
	"finish__power__total": 0.000386556,
	"finish__design__io": 86,
	"finish__design__die__area": 22500,
	"finish__design__core__area": 19381.8,
	"finish__design__instance__count": 710,
	"finish__design__instance__area": 793.744,
	"finish__design__instance__count__stdcell": 710,
	"finish__design__instance__area__stdcell": 793.744,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.040953,
	"finish__design__instance__utilization__stdcell": 0.040953,
	"finish__design__rows": 99,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 99,
	"finish__design__sites": 72864,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 72864,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}