
\begin{DoxyItemize}
\item \hyperlink{ASerialLdd1}{A\+Serial\+Ldd1 (Serial\+\_\+\+L\+DD)}
\item \hyperlink{ASerialLdd2}{A\+Serial\+Ldd2 (Serial\+\_\+\+L\+DD)}
\item \hyperlink{AdcLdd1}{Adc\+Ldd1 (A\+D\+C\+\_\+\+L\+DD)}
\item \hyperlink{TU1}{T\+U1 (Timer\+Unit\+\_\+\+L\+DD)}
\item \hyperlink{TimerIntLdd1}{Timer\+Int\+Ldd1 (Timer\+Int\+\_\+\+L\+DD)}
\item \hyperlink{RTC}{R\+TC (R\+T\+C\+\_\+\+L\+DD)} 
\end{DoxyItemize}\hypertarget{ASerialLdd1}{}\section{A\+Serial\+Ldd1 (Serial\+\_\+\+L\+DD)}\label{ASerialLdd1}
This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel.


\begin{DoxyItemize}
\item \hyperlink{ASerialLdd1_settings}{Component Settings}
\item \hyperlink{ASerialLdd1_regs_overview}{Registers Initialization Overview}
\item \hyperlink{ASerialLdd1_regs_details}{Register Initialization Details}
\item \hyperlink{group___a_serial_ldd1__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{ASerialLdd1_settings}{}\subsection{Component Settings}\label{ASerialLdd1_settings}

\begin{DoxyCode}
            Component name                                 : ASerialLdd1
            Device                                         : UART0
            Interrupt service/event                        : Enabled
              Interrupt RxD                                : \hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8da85284e700459e876405861bb9e99467a}{INT\_UART0}
              Interrupt RxD priority                       : medium priority
              Interrupt TxD                                : \hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8da85284e700459e876405861bb9e99467a}{INT\_UART0}
              Interrupt TxD priority                       : medium priority
              Interrupt Error                              : \hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8da85284e700459e876405861bb9e99467a}{INT\_UART0}
              Interrupt Error priority                     : medium priority
            Settings                                       : 
              Data width                                   : 8 bits
              Parity                                       : None
              Stop bits                                    : 1
              Loop mode                                    : Normal
              Baud rate                                    : 19200 baud
              Wakeup condition                             : Idle line wakeup
              Stop in wait mode                            : no
              Idle line mode                               : Starts after start bit
              Transmitter output                           : Not inverted
              Receiver input                               : Not inverted
              Break generation length                      : 10/11 bits
              Receiver                                     : Enabled
                RxD                                        : TSI0\_CH2/PTA1/UART0\_RX/TPM2\_CH0
                RxD pin signal                             : 
              Transmitter                                  : Enabled
                TxD                                        : TSI0\_CH3/PTA2/UART0\_TX/TPM2\_CH1
                TxD pin signal                             : 
              Flow control                                 : None
            Initialization                                 : 
              Enabled in init. code                        : yes
              Auto initialization                          : no
              Event mask                                   : 
                OnBlockSent                                : Enabled
                OnBlockReceived                            : Enabled
                OnTxComplete                               : Disabled
                OnError                                    : Enabled
                OnBreak                                    : Enabled
            CPU clock/configuration selection              : 
              Clock configuration 0                        : This component enabled
              Clock configuration 1                        : This component disabled
              Clock configuration 2                        : This component disabled
              Clock configuration 3                        : This component disabled
              Clock configuration 4                        : This component disabled
              Clock configuration 5                        : This component disabled
              Clock configuration 6                        : This component disabled
              Clock configuration 7                        : This component disabled
<h1>
\end{DoxyCode}
 \hypertarget{ASerialLdd1_regs_overview}{}\subsection{Registers Initialization Overview}\label{ASerialLdd1_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{A\+Serial\+Ldd1 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x40048034&S\+I\+M\+\_\+\+S\+C\+G\+C4 &0x\+F0000430 &S\+I\+M\+\_\+\+S\+C\+G\+C4 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x40049004&P\+O\+R\+T\+A\+\_\+\+P\+C\+R1 &0x00000200 &P\+O\+R\+T\+A\+\_\+\+P\+C\+R1 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x40049008&P\+O\+R\+T\+A\+\_\+\+P\+C\+R2 &0x00000200 &P\+O\+R\+T\+A\+\_\+\+P\+C\+R2 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x\+E000\+E40C&N\+V\+I\+C\+\_\+\+I\+P\+R3 &0x00000080 &N\+V\+I\+C\+\_\+\+I\+P\+R3 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x\+E000\+E100&N\+V\+I\+C\+\_\+\+I\+S\+ER &0x00001000 &N\+V\+I\+C\+\_\+\+I\+S\+ER register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x4006\+A002&U\+A\+R\+T0\+\_\+\+C1 &0x00000000 &U\+A\+R\+T0\+\_\+\+C1 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x4006\+A006&U\+A\+R\+T0\+\_\+\+C3 &0x00000000 &U\+A\+R\+T0\+\_\+\+C3 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x4006\+A00A&U\+A\+R\+T0\+\_\+\+C4 &0x00000000 &U\+A\+R\+T0\+\_\+\+C4 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
0x4006\+A005&U\+A\+R\+T0\+\_\+\+S2 &0x00000000 &U\+A\+R\+T0\+\_\+\+S2 register, peripheral A\+Serial\+Ldd1. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{ASerialLdd1_regs_details}{}\subsection{Register Initialization Details}\label{ASerialLdd1_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\+I\+M\+\_\+\+S\+C\+G\+C4  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\+P\+I1 }&\multirow{2}{\linewidth}{S\+P\+I0}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{C\+MP}&\multirow{2}{\linewidth}{U\+S\+B\+O\+TG}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&1&1&1&1&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{U\+A\+R\+T2}&\multirow{2}{\linewidth}{U\+A\+R\+T1}&\multirow{2}{\linewidth}{U\+A\+R\+T0 }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I2\+C1 }&\multirow{2}{\linewidth}{I2\+C0}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &1&1&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40048034 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+F0000430 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+F0000030 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
23&S\+P\+I1&0x00&S\+P\+I1 Clock Gate Control \\\cline{1-4}
22&S\+P\+I0&0x00&S\+P\+I0 Clock Gate Control \\\cline{1-4}
19&C\+MP&0x00&Comparator Clock Gate Control \\\cline{1-4}
18&U\+S\+B\+O\+TG&0x00&U\+SB Clock Gate Control \\\cline{1-4}
12&U\+A\+R\+T2&0x00&U\+A\+R\+T2 Clock Gate Control \\\cline{1-4}
11&U\+A\+R\+T1&0x00&U\+A\+R\+T1 Clock Gate Control \\\cline{1-4}
10&U\+A\+R\+T0&0x01&U\+A\+R\+T0 Clock Gate Control \\\cline{1-4}
7&I2\+C1&0x00&I2\+C1 Clock Gate Control \\\cline{1-4}
6&I2\+C0&0x00&I2\+C0 Clock Gate Control \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+A\+\_\+\+P\+C\+R1  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\+SF}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\+UX }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+SE}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\+FE}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\+RE }&\multirow{2}{\linewidth}{PE}&\multirow{2}{\linewidth}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40049004 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000200 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+A\+\_\+\+P\+C\+R2  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\+SF}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\+UX }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+SE}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\+FE}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\+RE }&\multirow{2}{\linewidth}{PE}&\multirow{2}{\linewidth}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40049008 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000200 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+P\+R3  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+15}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+14  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+13}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+12  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+E000\+E40C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000080 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24 -\/ 31&P\+R\+I\+\_\+15&0x00&Priority of interrupt 15 \\\cline{1-4}
16 -\/ 23&P\+R\+I\+\_\+14&0x00&Priority of interrupt 14 \\\cline{1-4}
8 -\/ 15&P\+R\+I\+\_\+13&0x00&Priority of interrupt 12 \\\cline{1-4}
0 -\/ 7&P\+R\+I\+\_\+12&0x80&Priority of interrupt 11 \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+S\+ER  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+E000\+E100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00001000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&S\+E\+T\+E\+NA&0x00&Interrupt set enable bits \\\cline{1-4}
\end{longtabu}
U\+A\+R\+T0\+\_\+\+C1  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{\linewidth}{L\+O\+O\+PS}&\multirow{2}{\linewidth}{D\+O\+Z\+E\+EN }&\multirow{2}{\linewidth}{R\+S\+RC}&\multirow{2}{\linewidth}{M}&\multirow{2}{\linewidth}{W\+A\+KE }&\multirow{2}{\linewidth}{I\+LT}&\multirow{2}{\linewidth}{PE}&\multirow{2}{\linewidth}{PT  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4006\+A002 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&L\+O\+O\+PS&0x00&Loop Mode Select \\\cline{1-4}
6&D\+O\+Z\+E\+EN&0x00&Doze Enable \\\cline{1-4}
5&R\+S\+RC&0x00&Receiver Source Select \\\cline{1-4}
4&M&0x00&9-\/\+Bit or 8-\/\+Bit Mode Select \\\cline{1-4}
3&W\+A\+KE&0x00&Receiver Wakeup Method Select \\\cline{1-4}
2&I\+LT&0x00&Idle Line Type Select \\\cline{1-4}
1&PE&0x00&Parity Enable \\\cline{1-4}
0&PT&0x00&Parity Type \\\cline{1-4}
\end{longtabu}
U\+A\+R\+T0\+\_\+\+C3  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{\linewidth}{R8\+T9}&\multirow{2}{\linewidth}{R9\+T8 }&\multirow{2}{\linewidth}{T\+X\+D\+IR}&\multirow{2}{\linewidth}{T\+X\+I\+NV}&\multirow{2}{\linewidth}{O\+R\+IE }&\multirow{2}{\linewidth}{N\+E\+IE}&\multirow{2}{\linewidth}{F\+E\+IE}&\multirow{2}{\linewidth}{P\+E\+IE  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4006\+A006 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&R8\+T9&0x00&Receive Bit 8 / Transmit Bit 9 \\\cline{1-4}
6&R9\+T8&0x00&Receive Bit 9 / Transmit Bit 8 \\\cline{1-4}
5&T\+X\+D\+IR&0x00&U\+A\+RT \+\_\+\+TX Pin Direction in Single-\/\+Wire Mode \\\cline{1-4}
4&T\+X\+I\+NV&0x00&Transmit Data Inversion \\\cline{1-4}
3&O\+R\+IE&0x00&Overrun Interrupt Enable \\\cline{1-4}
2&N\+E\+IE&0x00&Noise Error Interrupt Enable \\\cline{1-4}
1&F\+E\+IE&0x00&Framing Error Interrupt Enable \\\cline{1-4}
0&P\+E\+IE&0x00&Parity Error Interrupt Enable \\\cline{1-4}
\end{longtabu}
U\+A\+R\+T0\+\_\+\+C4  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{\linewidth}{M\+A\+E\+N1}&\multirow{2}{\linewidth}{M\+A\+E\+N2 }&\multirow{2}{\linewidth}{M10}&\multicolumn{5}{p{(\linewidth-\tabcolsep*9-\arrayrulewidth*5)*5/9}|}{\multirow{2}{\linewidth}{O\+SR  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{5}{p{(\linewidth-\tabcolsep*9-\arrayrulewidth*1)*5/9}|}{}\\\cline{1-9}
Reset&0&0&0&0&1&1&1&1  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4006\+A00A }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x0000000F }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&M\+A\+E\+N1&0x00&Match Address Mode Enable 1 \\\cline{1-4}
6&M\+A\+E\+N2&0x00&Match Address Mode Enable 2 \\\cline{1-4}
5&M10&0x00&10-\/bit Mode select \\\cline{1-4}
0 -\/ 4&O\+SR&0x00&Over Sampling Ratio \\\cline{1-4}
\end{longtabu}
U\+A\+R\+T0\+\_\+\+S2  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{\linewidth}{L\+B\+K\+D\+IF}&\multirow{2}{\linewidth}{R\+X\+E\+D\+G\+IF }&\multirow{2}{\linewidth}{M\+S\+BF}&\multirow{2}{\linewidth}{R\+X\+I\+NV}&\multirow{2}{\linewidth}{R\+W\+U\+ID }&\multirow{2}{\linewidth}{B\+R\+K13}&\multirow{2}{\linewidth}{L\+B\+K\+DE}&\multirow{1}{\linewidth}{R\+AF  }\\\cline{1-1}\cline{9-9}
W &&&&&&&&\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4006\+A005 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&L\+B\+K\+D\+IF&0x00&L\+IN Break Detect Interrupt Flag \\\cline{1-4}
6&R\+X\+E\+D\+G\+IF&0x00&U\+A\+RT \+\_\+\+RX Pin Active Edge Interrupt Flag \\\cline{1-4}
5&M\+S\+BF&0x00&M\+SB First \\\cline{1-4}
4&R\+X\+I\+NV&0x00&Receive Data Inversion \\\cline{1-4}
3&R\+W\+U\+ID&0x00&Receive Wake Up Idle Detect \\\cline{1-4}
2&B\+R\+K13&0x00&Break Character Generation Length \\\cline{1-4}
1&L\+B\+K\+DE&0x00&L\+IN Break Detection Enable \\\cline{1-4}
0&R\+AF&0x00&Receiver Active Flag \\\cline{1-4}
\end{longtabu}
\hypertarget{ASerialLdd2}{}\section{A\+Serial\+Ldd2 (Serial\+\_\+\+L\+DD)}\label{ASerialLdd2}
This component \char`\"{}\+Serial\+\_\+\+L\+D\+D\char`\"{} implements an asynchronous serial communication. The component supports different settings of parity, word width, stop-\/bit and communication speed, user can select interrupt or polling handler. Communication speed can be changed also in runtime. The component requires one on-\/chip asynchronous serial communication channel.


\begin{DoxyItemize}
\item \hyperlink{ASerialLdd2_settings}{Component Settings}
\item \hyperlink{ASerialLdd2_regs_overview}{Registers Initialization Overview}
\item \hyperlink{ASerialLdd2_regs_details}{Register Initialization Details}
\item \hyperlink{group___a_serial_ldd2__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{ASerialLdd2_settings}{}\subsection{Component Settings}\label{ASerialLdd2_settings}

\begin{DoxyCode}
            Component name                                 : ASerialLdd2
            Device                                         : UART2
            Interrupt service/event                        : Enabled
              Interrupt RxD                                : \hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8da430d09ab19cb610205e57ef6d2654c63}{INT\_UART2}
              Interrupt RxD priority                       : medium priority
              Interrupt TxD                                : \hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8da430d09ab19cb610205e57ef6d2654c63}{INT\_UART2}
              Interrupt TxD priority                       : medium priority
              Interrupt Error                              : \hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8da430d09ab19cb610205e57ef6d2654c63}{INT\_UART2}
              Interrupt Error priority                     : medium priority
            Settings                                       : 
              Data width                                   : 8 bits
              Parity                                       : None
              Stop bits                                    : 1
              Loop mode                                    : Normal
              Baud rate                                    : 19200 baud
              Wakeup condition                             : Idle line wakeup
              Stop in wait mode                            : no
              Idle line mode                               : Starts after start bit
              Transmitter output                           : Not inverted
              Receiver input                               : Not inverted
              Break generation length                      : 10/11 bits
              Receiver                                     : Enabled
                RxD                                        : ADC0\_DM3/ADC0\_SE7a/PTE23/TPM2\_CH1/UART2\_RX
                RxD pin signal                             : 
              Transmitter                                  : Enabled
                TxD                                        : ADC0\_DP3/ADC0\_SE3/PTE22/TPM2\_CH0/UART2\_TX
                TxD pin signal                             : 
              Flow control                                 : None
            Initialization                                 : 
              Enabled in init. code                        : yes
              Auto initialization                          : no
              Event mask                                   : 
                OnBlockSent                                : Enabled
                OnBlockReceived                            : Enabled
                OnTxComplete                               : Disabled
                OnError                                    : Enabled
                OnBreak                                    : Enabled
            CPU clock/configuration selection              : 
              Clock configuration 0                        : This component enabled
              Clock configuration 1                        : This component disabled
              Clock configuration 2                        : This component disabled
              Clock configuration 3                        : This component disabled
              Clock configuration 4                        : This component disabled
              Clock configuration 5                        : This component disabled
              Clock configuration 6                        : This component disabled
              Clock configuration 7                        : This component disabled
<h1>
\end{DoxyCode}
 \hypertarget{ASerialLdd2_regs_overview}{}\subsection{Registers Initialization Overview}\label{ASerialLdd2_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{A\+Serial\+Ldd2 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x40048034&S\+I\+M\+\_\+\+S\+C\+G\+C4 &0x\+F0001430 &S\+I\+M\+\_\+\+S\+C\+G\+C4 register, peripheral A\+Serial\+Ldd2. \\\cline{1-4}
0x4004\+D05C&P\+O\+R\+T\+E\+\_\+\+P\+C\+R23 &0x00000400 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R23 register, peripheral A\+Serial\+Ldd2. \\\cline{1-4}
0x4004\+D058&P\+O\+R\+T\+E\+\_\+\+P\+C\+R22 &0x00000400 &P\+O\+R\+T\+E\+\_\+\+P\+C\+R22 register, peripheral A\+Serial\+Ldd2. \\\cline{1-4}
0x\+E000\+E40C&N\+V\+I\+C\+\_\+\+I\+P\+R3 &0x00800080 &N\+V\+I\+C\+\_\+\+I\+P\+R3 register, peripheral A\+Serial\+Ldd2. \\\cline{1-4}
0x\+E000\+E100&N\+V\+I\+C\+\_\+\+I\+S\+ER &0x00005000 &N\+V\+I\+C\+\_\+\+I\+S\+ER register, peripheral A\+Serial\+Ldd2. \\\cline{1-4}
0x4006\+C002&U\+A\+R\+T2\+\_\+\+C1 &0x00000000 &U\+A\+R\+T2\+\_\+\+C1 register, peripheral A\+Serial\+Ldd2. \\\cline{1-4}
0x4006\+C006&U\+A\+R\+T2\+\_\+\+C3 &0x00000000 &U\+A\+R\+T2\+\_\+\+C3 register, peripheral A\+Serial\+Ldd2. \\\cline{1-4}
0x4006\+C005&U\+A\+R\+T2\+\_\+\+S2 &0x00000000 &U\+A\+R\+T2\+\_\+\+S2 register, peripheral A\+Serial\+Ldd2. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{ASerialLdd2_regs_details}{}\subsection{Register Initialization Details}\label{ASerialLdd2_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\+I\+M\+\_\+\+S\+C\+G\+C4  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\+P\+I1 }&\multirow{2}{\linewidth}{S\+P\+I0}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{C\+MP}&\multirow{2}{\linewidth}{U\+S\+B\+O\+TG}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&1&1&1&1&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{U\+A\+R\+T2}&\multirow{2}{\linewidth}{U\+A\+R\+T1}&\multirow{2}{\linewidth}{U\+A\+R\+T0 }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I2\+C1 }&\multirow{2}{\linewidth}{I2\+C0}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &1&1&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40048034 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+F0001430 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+F0000030 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
23&S\+P\+I1&0x00&S\+P\+I1 Clock Gate Control \\\cline{1-4}
22&S\+P\+I0&0x00&S\+P\+I0 Clock Gate Control \\\cline{1-4}
19&C\+MP&0x00&Comparator Clock Gate Control \\\cline{1-4}
18&U\+S\+B\+O\+TG&0x00&U\+SB Clock Gate Control \\\cline{1-4}
12&U\+A\+R\+T2&0x01&U\+A\+R\+T2 Clock Gate Control \\\cline{1-4}
11&U\+A\+R\+T1&0x00&U\+A\+R\+T1 Clock Gate Control \\\cline{1-4}
10&U\+A\+R\+T0&0x01&U\+A\+R\+T0 Clock Gate Control \\\cline{1-4}
7&I2\+C1&0x00&I2\+C1 Clock Gate Control \\\cline{1-4}
6&I2\+C0&0x00&I2\+C0 Clock Gate Control \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R23  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\+SF}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\+UX }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+SE}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\+FE}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\+RE }&\multirow{2}{\linewidth}{PE}&\multirow{2}{\linewidth}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\+D05C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000400 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x04&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+E\+\_\+\+P\+C\+R22  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\+SF}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\+UX }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+SE}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\+FE}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\+RE }&\multirow{2}{\linewidth}{PE}&\multirow{2}{\linewidth}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\+D058 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000400 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x04&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+P\+R3  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+15}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+14  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+13}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+12  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+E000\+E40C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00800080 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24 -\/ 31&P\+R\+I\+\_\+15&0x00&Priority of interrupt 15 \\\cline{1-4}
16 -\/ 23&P\+R\+I\+\_\+14&0x80&Priority of interrupt 14 \\\cline{1-4}
8 -\/ 15&P\+R\+I\+\_\+13&0x00&Priority of interrupt 12 \\\cline{1-4}
0 -\/ 7&P\+R\+I\+\_\+12&0x80&Priority of interrupt 11 \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+S\+ER  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+E000\+E100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00005000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&S\+E\+T\+E\+NA&0x00&Interrupt set enable bits \\\cline{1-4}
\end{longtabu}
U\+A\+R\+T2\+\_\+\+C1  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{\linewidth}{L\+O\+O\+PS}&\multirow{2}{\linewidth}{U\+A\+R\+T\+S\+W\+AI }&\multirow{2}{\linewidth}{R\+S\+RC}&\multirow{2}{\linewidth}{M}&\multirow{2}{\linewidth}{W\+A\+KE }&\multirow{2}{\linewidth}{I\+LT}&\multirow{2}{\linewidth}{PE}&\multirow{2}{\linewidth}{PT  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4006\+C002 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&L\+O\+O\+PS&0x00&Loop Mode Select \\\cline{1-4}
6&U\+A\+R\+T\+S\+W\+AI&0x00&U\+A\+RT Stops in Wait Mode \\\cline{1-4}
5&R\+S\+RC&0x00&Receiver Source Select \\\cline{1-4}
4&M&0x00&9-\/\+Bit or 8-\/\+Bit Mode Select \\\cline{1-4}
3&W\+A\+KE&0x00&Receiver Wakeup Method Select \\\cline{1-4}
2&I\+LT&0x00&Idle Line Type Select \\\cline{1-4}
1&PE&0x00&Parity Enable \\\cline{1-4}
0&PT&0x00&Parity Type \\\cline{1-4}
\end{longtabu}
U\+A\+R\+T2\+\_\+\+C3  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{1}{\linewidth}{R8}&\multirow{2}{\linewidth}{T8 }&\multirow{2}{\linewidth}{T\+X\+D\+IR}&\multirow{2}{\linewidth}{T\+X\+I\+NV}&\multirow{2}{\linewidth}{O\+R\+IE }&\multirow{2}{\linewidth}{N\+E\+IE}&\multirow{2}{\linewidth}{F\+E\+IE}&\multirow{2}{\linewidth}{P\+E\+IE  }\\\cline{1-2}
W &&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4006\+C006 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&R8&0x00&Ninth Data Bit for Receiver \\\cline{1-4}
6&T8&0x00&Ninth Data Bit for Transmitter \\\cline{1-4}
5&T\+X\+D\+IR&0x00&TxD Pin Direction in Single-\/\+Wire Mode \\\cline{1-4}
4&T\+X\+I\+NV&0x00&Transmit Data Inversion \\\cline{1-4}
3&O\+R\+IE&0x00&Overrun Interrupt Enable \\\cline{1-4}
2&N\+E\+IE&0x00&Noise Error Interrupt Enable \\\cline{1-4}
1&F\+E\+IE&0x00&Framing Error Interrupt Enable \\\cline{1-4}
0&P\+E\+IE&0x00&Parity Error Interrupt Enable \\\cline{1-4}
\end{longtabu}
U\+A\+R\+T2\+\_\+\+S2  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{9}{|X[-1]}|}
\hline
Bit&7&6&5&4&3&2&1&0  \\\cline{1-9}
R&\multirow{2}{\linewidth}{L\+B\+K\+D\+IF}&\multirow{2}{\linewidth}{R\+X\+E\+D\+G\+IF }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{R\+X\+I\+NV}&\multirow{2}{\linewidth}{R\+W\+U\+ID }&\multirow{2}{\linewidth}{B\+R\+K13}&\multirow{2}{\linewidth}{L\+B\+K\+DE}&\multirow{1}{\linewidth}{R\+AF  }\\\cline{1-1}\cline{9-9}
W &&&&&&&&\\\cline{1-9}
Reset&0&0&0&0&0&0&0&0  \\\cline{1-9}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4006\+C005 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&L\+B\+K\+D\+IF&0x00&L\+IN Break Detect Interrupt Flag \\\cline{1-4}
6&R\+X\+E\+D\+G\+IF&0x00&RxD Pin Active Edge Interrupt Flag \\\cline{1-4}
4&R\+X\+I\+NV&0x00&Receive Data Inversion \\\cline{1-4}
3&R\+W\+U\+ID&0x00&Receive Wake Up Idle Detect \\\cline{1-4}
2&B\+R\+K13&0x00&Break Character Generation Length \\\cline{1-4}
1&L\+B\+K\+DE&0x00&L\+IN Break Detection Enable \\\cline{1-4}
0&R\+AF&0x00&Receiver Active Flag \\\cline{1-4}
\end{longtabu}
\hypertarget{AdcLdd1}{}\section{Adc\+Ldd1 (A\+D\+C\+\_\+\+L\+DD)}\label{AdcLdd1}
This device \char`\"{}\+A\+D\+C\+\_\+\+L\+D\+D\char`\"{} implements an A/D converter, its control methods and interrupt/event handling procedure.


\begin{DoxyItemize}
\item \hyperlink{AdcLdd1_settings}{Component Settings}
\item \hyperlink{AdcLdd1_regs_overview}{Registers Initialization Overview}
\item \hyperlink{AdcLdd1_regs_details}{Register Initialization Details}
\item \hyperlink{group___adc_ldd1__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{AdcLdd1_settings}{}\subsection{Component Settings}\label{AdcLdd1_settings}

\begin{DoxyCode}
            Component name                                 : AdcLdd1
            A/D converter                                  : ADC0
            Discontinuous mode                             : no
            Interrupt service/event                        : Enabled
              A/D interrupt                                : \hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8dadc0bb741cef921ebacfbc9105c85097b}{INT\_ADC0}
              A/D interrupt priority                       : medium priority
            DMA                                            : Disabled
            A/D channel list                               : 1
              Channel 0                                    : 
                Channel mode                               : Single Ended
                  Input                                    : 
                    A/D channel (pin)                      : ADC0\_SE8/TSI0\_CH0/PTB0/LLWU\_P5/I2C0\_SCL/
      TPM1\_CH0
                    A/D channel (pin) signal               : 
            Static sample groups                           : Disabled
            Max. samples                                   : 8
            A/D resolution                                 : Autoselect
            Low-power mode                                 : Disabled
            High-speed conversion mode                     : Disabled
            Asynchro clock output                          : Disabled
            Sample time                                    : 24 clock periods
            Number of conversions                          : 1
            Conversion time                                : 34.615385 µs
            ADC clock                                      : 1.31 MHz (762.939 ns)
            Single conversion time - Single-ended          : 36.859 us
            Single conversion time - Differential          : 43.725 us
            Additional conversion time - Single-ended      : 34.332 us
            Additional conversion time - Differential      : 41.198 us
            Result type                                    : unsigned 16 bits, right justified
            Trigger                                        : Disabled
            Voltage reference                              : 
              High voltage reference                       : 
                Volt. ref. pin                             : VREFH
                Volt. ref pin signal                       : 
              Low voltage reference                        : 
                Volt. ref. pin                             : VREFL
                Volt. ref pin signal                       : 
            Initialization                                 : 
              Enabled in init. code                        : yes
              Auto initialization                          : no
              Event mask                                   : 
                OnMeasurementComplete                      : Enabled
                OnError                                    : Disabled
            CPU clock/configuration selection              : 
              Clock configuration 0                        : This component enabled
              Clock configuration 1                        : This component disabled
              Clock configuration 2                        : This component disabled
              Clock configuration 3                        : This component disabled
              Clock configuration 4                        : This component disabled
              Clock configuration 5                        : This component disabled
              Clock configuration 6                        : This component disabled
              Clock configuration 7                        : This component disabled
<h1>
\end{DoxyCode}
 \hypertarget{AdcLdd1_regs_overview}{}\subsection{Registers Initialization Overview}\label{AdcLdd1_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{Adc\+Ldd1 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x4003\+B000&A\+D\+C0\+\_\+\+S\+C1A &0x00000048 &A\+D\+C0\+\_\+\+S\+C1A register, peripheral Adc\+Ldd1. \\\cline{1-4}
0x4004803C&S\+I\+M\+\_\+\+S\+C\+G\+C6 &0x08000001 &S\+I\+M\+\_\+\+S\+C\+G\+C6 register, peripheral Adc\+Ldd1. \\\cline{1-4}
0x\+E000\+E40C&N\+V\+I\+C\+\_\+\+I\+P\+R3 &0x80800080 &N\+V\+I\+C\+\_\+\+I\+P\+R3 register, peripheral Adc\+Ldd1. \\\cline{1-4}
0x\+E000\+E100&N\+V\+I\+C\+\_\+\+I\+S\+ER &0x0000\+D000 &N\+V\+I\+C\+\_\+\+I\+S\+ER register, peripheral Adc\+Ldd1. \\\cline{1-4}
0x4004\+A000&P\+O\+R\+T\+B\+\_\+\+P\+C\+R0 &0x00000000 &P\+O\+R\+T\+B\+\_\+\+P\+C\+R0 register, peripheral Adc\+Ldd1. \\\cline{1-4}
0x4003\+B008&A\+D\+C0\+\_\+\+C\+F\+G1 &0x0000007D &A\+D\+C0\+\_\+\+C\+F\+G1 register, peripheral Adc\+Ldd1. \\\cline{1-4}
0x4003\+B00C&A\+D\+C0\+\_\+\+C\+F\+G2 &0x00000000 &A\+D\+C0\+\_\+\+C\+F\+G2 register, peripheral Adc\+Ldd1. \\\cline{1-4}
0x4003\+B020&A\+D\+C0\+\_\+\+S\+C2 &0x00000000 &A\+D\+C0\+\_\+\+S\+C2 register, peripheral Adc\+Ldd1. \\\cline{1-4}
0x4003\+B024&A\+D\+C0\+\_\+\+S\+C3 &0x00000040 &A\+D\+C0\+\_\+\+S\+C3 register, peripheral Adc\+Ldd1. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{AdcLdd1_regs_details}{}\subsection{Register Initialization Details}\label{AdcLdd1_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

A\+D\+C0\+\_\+\+S\+C1A  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{1}{\linewidth}{C\+O\+CO }&\multirow{2}{\linewidth}{A\+I\+EN}&\multirow{2}{\linewidth}{D\+I\+FF}&\multicolumn{5}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*13)*5/17}|}{\multirow{2}{\linewidth}{A\+D\+CH  }}\\\cline{1-1}\cline{10-10}
W &&&&&&&&&&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{5}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*10)*5/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&1&1&1&1&1  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4003\+B000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000048 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x0000001F }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&C\+O\+CO&0x00&Conversion Complete Flag \\\cline{1-4}
6&A\+I\+EN&0x01&Interrupt Enable \\\cline{1-4}
5&D\+I\+FF&0x00&Differential Mode Enable \\\cline{1-4}
0 -\/ 4&A\+D\+CH&0x00&Input channel select \\\cline{1-4}
\end{longtabu}
S\+I\+M\+\_\+\+S\+C\+G\+C6  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{D\+A\+C0}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{R\+TC}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{A\+D\+C0 }&\multirow{2}{\linewidth}{T\+P\+M2}&\multirow{2}{\linewidth}{T\+P\+M1}&\multirow{2}{\linewidth}{T\+P\+M0 }&\multirow{2}{\linewidth}{P\+IT}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+M\+A\+M\+UX }&\multirow{2}{\linewidth}{F\+TF  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&1  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004803C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x08000001 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000001 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
31&D\+A\+C0&0x00&D\+A\+C0 Clock Gate Control \\\cline{1-4}
29&R\+TC&0x00&R\+TC Access Control \\\cline{1-4}
27&A\+D\+C0&0x01&A\+D\+C0 Clock Gate Control \\\cline{1-4}
26&T\+P\+M2&0x00&T\+P\+M2 Clock Gate Control \\\cline{1-4}
25&T\+P\+M1&0x00&T\+P\+M1 Clock Gate Control \\\cline{1-4}
24&T\+P\+M0&0x00&T\+P\+M0 Clock Gate Control \\\cline{1-4}
23&P\+IT&0x00&P\+IT Clock Gate Control \\\cline{1-4}
1&D\+M\+A\+M\+UX&0x00&D\+MA Mux Clock Gate Control \\\cline{1-4}
0&F\+TF&0x01&Flash Memory Clock Gate Control \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+P\+R3  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+15}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+14  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+13}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+12  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+E000\+E40C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x80800080 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24 -\/ 31&P\+R\+I\+\_\+15&0x80&Priority of interrupt 15 \\\cline{1-4}
16 -\/ 23&P\+R\+I\+\_\+14&0x80&Priority of interrupt 14 \\\cline{1-4}
8 -\/ 15&P\+R\+I\+\_\+13&0x00&Priority of interrupt 12 \\\cline{1-4}
0 -\/ 7&P\+R\+I\+\_\+12&0x80&Priority of interrupt 11 \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+S\+ER  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+E000\+E100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x0000\+D000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&S\+E\+T\+E\+NA&0x00&Interrupt set enable bits \\\cline{1-4}
\end{longtabu}
P\+O\+R\+T\+B\+\_\+\+P\+C\+R0  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{I\+SF}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*4/17}|}{\multirow{2}{\linewidth}{I\+R\+QC  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*15)*3/17}|}{\multirow{2}{\linewidth}{M\+UX }}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+SE}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\+FE}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{S\+RE }&\multirow{2}{\linewidth}{PE}&\multirow{2}{\linewidth}{PS  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{3}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*3/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&?&?&?&0&? &0&?&0&?&?&?  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004\+A000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24&I\+SF&0x00&Interrupt Status Flag \\\cline{1-4}
16 -\/ 19&I\+R\+QC&0x00&Interrupt Configuration \\\cline{1-4}
8 -\/ 10&M\+UX&0x00&Pin Mux Control \\\cline{1-4}
6&D\+SE&0x00&Drive Strength Enable \\\cline{1-4}
4&P\+FE&0x00&Passive Filter Enable \\\cline{1-4}
2&S\+RE&0x00&Slew Rate Enable \\\cline{1-4}
1&PE&0x00&Pull Enable \\\cline{1-4}
0&PS&0x00&Pull Select \\\cline{1-4}
\end{longtabu}
A\+D\+C0\+\_\+\+C\+F\+G1  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{A\+D\+L\+PC }&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*2/17}|}{\multirow{2}{\linewidth}{A\+D\+IV}}&\multirow{2}{\linewidth}{A\+D\+L\+S\+MP}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*2/17}|}{\multirow{2}{\linewidth}{M\+O\+DE }}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*14)*2/17}|}{\multirow{2}{\linewidth}{A\+D\+I\+C\+LK  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*2/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*2/17}|}{}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*2/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4003\+B008 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x0000007D }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&A\+D\+L\+PC&0x00&Low-\/\+Power Configuration \\\cline{1-4}
5 -\/ 6&A\+D\+IV&0x02&Clock Divide Select \\\cline{1-4}
4&A\+D\+L\+S\+MP&0x01&Sample time configuration \\\cline{1-4}
2 -\/ 3&M\+O\+DE&0x02&Conversion mode selection \\\cline{1-4}
0 -\/ 1&A\+D\+I\+C\+LK&0x00&Input Clock Select \\\cline{1-4}
\end{longtabu}
A\+D\+C0\+\_\+\+C\+F\+G2  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{M\+U\+X\+S\+EL }&\multirow{2}{\linewidth}{A\+D\+A\+C\+K\+EN}&\multirow{2}{\linewidth}{A\+D\+H\+SC}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*16)*2/17}|}{\multirow{2}{\linewidth}{A\+D\+L\+S\+TS  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*2/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4003\+B00C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
4&M\+U\+X\+S\+EL&0x00&A\+DC Mux Select \\\cline{1-4}
3&A\+D\+A\+C\+K\+EN&0x00&Asynchronous Clock Output Enable \\\cline{1-4}
2&A\+D\+H\+SC&0x00&High-\/\+Speed Configuration \\\cline{1-4}
0 -\/ 1&A\+D\+L\+S\+TS&0x00&Long Sample Time Select \\\cline{1-4}
\end{longtabu}
A\+D\+C0\+\_\+\+S\+C2  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{1}{\linewidth}{A\+D\+A\+CT }&\multirow{2}{\linewidth}{A\+D\+T\+RG}&\multirow{2}{\linewidth}{A\+C\+FE}&\multirow{2}{\linewidth}{A\+C\+F\+GT }&\multirow{2}{\linewidth}{A\+C\+R\+EN}&\multirow{2}{\linewidth}{D\+M\+A\+EN}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*16)*2/17}|}{\multirow{2}{\linewidth}{R\+E\+F\+S\+EL  }}\\\cline{1-1}\cline{10-10}
W &&&&&&&&&&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*10)*2/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4003\+B020 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&A\+D\+A\+CT&0x00&Conversion Active \\\cline{1-4}
6&A\+D\+T\+RG&0x00&Conversion Trigger Select \\\cline{1-4}
5&A\+C\+FE&0x00&Compare Function Enable \\\cline{1-4}
4&A\+C\+F\+GT&0x00&Compare Function Greater Than Enable \\\cline{1-4}
3&A\+C\+R\+EN&0x00&Compare Function Range Enable \\\cline{1-4}
2&D\+M\+A\+EN&0x00&D\+MA Enable \\\cline{1-4}
0 -\/ 1&R\+E\+F\+S\+EL&0x00&Voltage Reference Selection \\\cline{1-4}
\end{longtabu}
A\+D\+C0\+\_\+\+S\+C3  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{C\+AL }&\multirow{2}{\linewidth}{C\+A\+LF}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{A\+D\+CO}&\multirow{2}{\linewidth}{A\+V\+GE}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*16)*2/17}|}{\multirow{2}{\linewidth}{A\+V\+GS  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*2/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4003\+B024 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000040 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&C\+AL&0x00&Calibration \\\cline{1-4}
6&C\+A\+LF&0x01&Calibration Failed Flag \\\cline{1-4}
3&A\+D\+CO&0x00&Continuous Conversion Enable \\\cline{1-4}
2&A\+V\+GE&0x00&Hardware Average Enable \\\cline{1-4}
0 -\/ 1&A\+V\+GS&0x00&Hardware Average Select \\\cline{1-4}
\end{longtabu}
\hypertarget{TU1}{}\section{T\+U1 (Timer\+Unit\+\_\+\+L\+DD)}\label{TU1}
This Timer\+Unit component provides a low level A\+PI for unified hardware access across various timer devices using the Prescaler-\/\+Counter-\/\+Compare-\/\+Capture timer structure.


\begin{DoxyItemize}
\item \hyperlink{TU1_settings}{Component Settings}
\item \hyperlink{TU1_regs_overview}{Registers Initialization Overview}
\item \hyperlink{TU1_regs_details}{Register Initialization Details}
\item \hyperlink{group___t_u1__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{TU1_settings}{}\subsection{Component Settings}\label{TU1_settings}

\begin{DoxyCode}
            Component name                                 : TU1
            Module name                                    : LPTMR0
            Counter                                        : LPTMR0\_CNR
            Counter direction                              : Up
            Counter width                                  : 16 bits
            Value type                                     : uint16\_t
            Input clock source                             : Internal
              Counter frequency                            : Auto select
            Counter restart                                : On-match
              Period device                                : LPTMR0\_CMR
              Period                                       : 2 ms
              Interrupt                                    : Enabled
                Interrupt                                  : \hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8dadb33151c23fc4df6fa87f60d1df02dae}{INT\_LPTMR0}
                Interrupt priority                         : medium priority
            Channel list                                   : 0
            Initialization                                 : 
              Enabled in init. code                        : yes
              Auto initialization                          : no
              Event mask                                   : 
                OnCounterRestart                           : Disabled
                OnChannel0                                 : Disabled
                OnChannel1                                 : Disabled
                OnChannel2                                 : Disabled
                OnChannel3                                 : Disabled
                OnChannel4                                 : Disabled
                OnChannel5                                 : Disabled
                OnChannel6                                 : Disabled
                OnChannel7                                 : Disabled
            CPU clock/configuration selection              : 
              Clock configuration 0                        : This component enabled
              Clock configuration 1                        : This component disabled
              Clock configuration 2                        : This component disabled
              Clock configuration 3                        : This component disabled
              Clock configuration 4                        : This component disabled
              Clock configuration 5                        : This component disabled
              Clock configuration 6                        : This component disabled
              Clock configuration 7                        : This component disabled
<h1>
\end{DoxyCode}
 \hypertarget{TU1_regs_overview}{}\subsection{Registers Initialization Overview}\label{TU1_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{T\+U1 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x40048038&S\+I\+M\+\_\+\+S\+C\+G\+C5 &0x00000181 &S\+I\+M\+\_\+\+S\+C\+G\+C5 register, peripheral T\+U1. \\\cline{1-4}
0x40040000&L\+P\+T\+M\+R0\+\_\+\+C\+SR &0x00000081 &L\+P\+T\+M\+R0\+\_\+\+C\+SR register, peripheral T\+U1. \\\cline{1-4}
0x40040008&L\+P\+T\+M\+R0\+\_\+\+C\+MR &0x00000041 &L\+P\+T\+M\+R0\+\_\+\+C\+MR register, peripheral T\+U1. \\\cline{1-4}
0x40040004&L\+P\+T\+M\+R0\+\_\+\+P\+SR &0x00000004 &L\+P\+T\+M\+R0\+\_\+\+P\+SR register, peripheral T\+U1. \\\cline{1-4}
0x\+E000\+E41C&N\+V\+I\+C\+\_\+\+I\+P\+R7 &0x00000080 &N\+V\+I\+C\+\_\+\+I\+P\+R7 register, peripheral T\+U1. \\\cline{1-4}
0x\+E000\+E100&N\+V\+I\+C\+\_\+\+I\+S\+ER &0x1000\+D000 &N\+V\+I\+C\+\_\+\+I\+S\+ER register, peripheral T\+U1. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{TU1_regs_details}{}\subsection{Register Initialization Details}\label{TU1_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\+I\+M\+\_\+\+S\+C\+G\+C5  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\+O\+R\+TE}&\multirow{2}{\linewidth}{P\+O\+R\+TD}&\multirow{2}{\linewidth}{P\+O\+R\+TC }&\multirow{2}{\linewidth}{P\+O\+R\+TB}&\multirow{2}{\linewidth}{P\+O\+R\+TA}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{T\+SI }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{L\+P\+T\+MR  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&1&1&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40048038 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000181 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000180 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
13&P\+O\+R\+TE&0x00&Port E Clock Gate Control \\\cline{1-4}
12&P\+O\+R\+TD&0x00&Port D Clock Gate Control \\\cline{1-4}
11&P\+O\+R\+TC&0x00&Port C Clock Gate Control \\\cline{1-4}
10&P\+O\+R\+TB&0x00&Port B Clock Gate Control \\\cline{1-4}
9&P\+O\+R\+TA&0x00&Port A Clock Gate Control \\\cline{1-4}
5&T\+SI&0x00&T\+SI Access Control \\\cline{1-4}
0&L\+P\+T\+MR&0x01&Low Power Timer Access Control \\\cline{1-4}
\end{longtabu}
L\+P\+T\+M\+R0\+\_\+\+C\+SR  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{T\+CF }&\multirow{2}{\linewidth}{T\+IE}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*16)*2/17}|}{\multirow{2}{\linewidth}{T\+PS}}&\multirow{2}{\linewidth}{T\+PP }&\multirow{2}{\linewidth}{T\+FC}&\multirow{2}{\linewidth}{T\+MS}&\multirow{2}{\linewidth}{T\+EN  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*2/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40040000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000081 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&T\+CF&0x01&Timer Compare Flag \\\cline{1-4}
6&T\+IE&0x00&Timer Interrupt Enable \\\cline{1-4}
4 -\/ 5&T\+PS&0x00&Timer Pin Select \\\cline{1-4}
3&T\+PP&0x00&Timer Pin Polarity \\\cline{1-4}
2&T\+FC&0x00&Timer Free-\/\+Running Counter \\\cline{1-4}
1&T\+MS&0x00&Timer Mode Select \\\cline{1-4}
0&T\+EN&0x01&Timer Enable \\\cline{1-4}
\end{longtabu}
L\+P\+T\+M\+R0\+\_\+\+C\+MR  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{C\+O\+M\+P\+A\+RE  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40040008 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000041 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 15&C\+O\+M\+P\+A\+RE&0x00&Compare Value \\\cline{1-4}
\end{longtabu}
L\+P\+T\+M\+R0\+\_\+\+P\+SR  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*13)*4/17}|}{\multirow{2}{\linewidth}{P\+R\+E\+S\+C\+A\+LE}}&\multirow{2}{\linewidth}{P\+B\+YP}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*13)*2/17}|}{\multirow{2}{\linewidth}{P\+CS  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*2/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40040004 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000004 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
3 -\/ 6&P\+R\+E\+S\+C\+A\+LE&0x00&Prescale Value \\\cline{1-4}
2&P\+B\+YP&0x01&Prescaler Bypass \\\cline{1-4}
0 -\/ 1&P\+CS&0x00&Prescaler Clock Select \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+P\+R7  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+31}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+30  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+29}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+28  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+E000\+E41C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000080 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24 -\/ 31&P\+R\+I\+\_\+31&0x00&Priority of interrupt 31 \\\cline{1-4}
16 -\/ 23&P\+R\+I\+\_\+30&0x00&Priority of interrupt 30 \\\cline{1-4}
8 -\/ 15&P\+R\+I\+\_\+29&0x00&Priority of interrupt 29 \\\cline{1-4}
0 -\/ 7&P\+R\+I\+\_\+28&0x80&Priority of interrupt 28 \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+S\+ER  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+E000\+E100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x1000\+D000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&S\+E\+T\+E\+NA&0x00&Interrupt set enable bits \\\cline{1-4}
\end{longtabu}
\hypertarget{TimerIntLdd1}{}\section{Timer\+Int\+Ldd1 (Timer\+Int\+\_\+\+L\+DD)}\label{TimerIntLdd1}
This Timer\+Int component implements a periodic interrupt. When the component and its events are enabled, the \char`\"{}\+On\+Interrupt\char`\"{} event is called periodically with the period that you specify. Timer\+Int supports also changing the period in runtime. This Timer\+Int component provides a high level A\+PI for unified hardware access to various timer devices using the Timer\+Unit component.


\begin{DoxyItemize}
\item \hyperlink{TimerIntLdd1_settings}{Component Settings}
\item \hyperlink{TimerIntLdd1_regs_overview}{Registers Initialization Overview}
\item \hyperlink{TimerIntLdd1_regs_details}{Register Initialization Details}
\item \hyperlink{group___timer_int_ldd1__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{TimerIntLdd1_settings}{}\subsection{Component Settings}\label{TimerIntLdd1_settings}

\begin{DoxyCode}
            Component name                                 : TimerIntLdd1
            Periodic interrupt source                      : LPTMR0\_CMR
            Counter                                        : LPTMR0\_CNR
            Interrupt service/event                        : Enabled
              Interrupt                                    : \hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8dadb33151c23fc4df6fa87f60d1df02dae}{INT\_LPTMR0}
              Interrupt priority                           : medium priority
            Interrupt period                               : 2 ms
            Initialization                                 : 
              Enabled in init. code                        : yes
              Auto initialization                          : yes
              Event mask                                   : 
                OnInterrupt                                : Disabled
            CPU clock/configuration selection              : 
              Clock configuration 0                        : This component enabled
              Clock configuration 1                        : This component disabled
              Clock configuration 2                        : This component disabled
              Clock configuration 3                        : This component disabled
              Clock configuration 4                        : This component disabled
              Clock configuration 5                        : This component disabled
              Clock configuration 6                        : This component disabled
              Clock configuration 7                        : This component disabled
            Referenced components                          : 
              Linked TimerUnit                             : TU1
<h1>
\end{DoxyCode}
 \hypertarget{TimerIntLdd1_regs_overview}{}\subsection{Registers Initialization Overview}\label{TimerIntLdd1_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{Timer\+Int\+Ldd1 Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x40048038&S\+I\+M\+\_\+\+S\+C\+G\+C5 &0x00000181 &S\+I\+M\+\_\+\+S\+C\+G\+C5 register, peripheral Timer\+Int\+Ldd1. \\\cline{1-4}
0x40040000&L\+P\+T\+M\+R0\+\_\+\+C\+SR &0x00000081 &L\+P\+T\+M\+R0\+\_\+\+C\+SR register, peripheral Timer\+Int\+Ldd1. \\\cline{1-4}
0x40040008&L\+P\+T\+M\+R0\+\_\+\+C\+MR &0x00000041 &L\+P\+T\+M\+R0\+\_\+\+C\+MR register, peripheral Timer\+Int\+Ldd1. \\\cline{1-4}
0x40040004&L\+P\+T\+M\+R0\+\_\+\+P\+SR &0x00000004 &L\+P\+T\+M\+R0\+\_\+\+P\+SR register, peripheral Timer\+Int\+Ldd1. \\\cline{1-4}
0x\+E000\+E41C&N\+V\+I\+C\+\_\+\+I\+P\+R7 &0x00000080 &N\+V\+I\+C\+\_\+\+I\+P\+R7 register, peripheral Timer\+Int\+Ldd1. \\\cline{1-4}
0x\+E000\+E100&N\+V\+I\+C\+\_\+\+I\+S\+ER &0x1000\+D000 &N\+V\+I\+C\+\_\+\+I\+S\+ER register, peripheral Timer\+Int\+Ldd1. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{TimerIntLdd1_regs_details}{}\subsection{Register Initialization Details}\label{TimerIntLdd1_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\+I\+M\+\_\+\+S\+C\+G\+C5  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{P\+O\+R\+TE}&\multirow{2}{\linewidth}{P\+O\+R\+TD}&\multirow{2}{\linewidth}{P\+O\+R\+TC }&\multirow{2}{\linewidth}{P\+O\+R\+TB}&\multirow{2}{\linewidth}{P\+O\+R\+TA}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{T\+SI }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{L\+P\+T\+MR  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&1&1&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40048038 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000181 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000180 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
13&P\+O\+R\+TE&0x00&Port E Clock Gate Control \\\cline{1-4}
12&P\+O\+R\+TD&0x00&Port D Clock Gate Control \\\cline{1-4}
11&P\+O\+R\+TC&0x00&Port C Clock Gate Control \\\cline{1-4}
10&P\+O\+R\+TB&0x00&Port B Clock Gate Control \\\cline{1-4}
9&P\+O\+R\+TA&0x00&Port A Clock Gate Control \\\cline{1-4}
5&T\+SI&0x00&T\+SI Access Control \\\cline{1-4}
0&L\+P\+T\+MR&0x01&Low Power Timer Access Control \\\cline{1-4}
\end{longtabu}
L\+P\+T\+M\+R0\+\_\+\+C\+SR  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{T\+CF }&\multirow{2}{\linewidth}{T\+IE}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*16)*2/17}|}{\multirow{2}{\linewidth}{T\+PS}}&\multirow{2}{\linewidth}{T\+PP }&\multirow{2}{\linewidth}{T\+FC}&\multirow{2}{\linewidth}{T\+MS}&\multirow{2}{\linewidth}{T\+EN  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*2/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40040000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000081 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&T\+CF&0x01&Timer Compare Flag \\\cline{1-4}
6&T\+IE&0x00&Timer Interrupt Enable \\\cline{1-4}
4 -\/ 5&T\+PS&0x00&Timer Pin Select \\\cline{1-4}
3&T\+PP&0x00&Timer Pin Polarity \\\cline{1-4}
2&T\+FC&0x00&Timer Free-\/\+Running Counter \\\cline{1-4}
1&T\+MS&0x00&Timer Mode Select \\\cline{1-4}
0&T\+EN&0x01&Timer Enable \\\cline{1-4}
\end{longtabu}
L\+P\+T\+M\+R0\+\_\+\+C\+MR  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{C\+O\+M\+P\+A\+RE  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40040008 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000041 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 15&C\+O\+M\+P\+A\+RE&0x00&Compare Value \\\cline{1-4}
\end{longtabu}
L\+P\+T\+M\+R0\+\_\+\+P\+SR  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*13)*4/17}|}{\multirow{2}{\linewidth}{P\+R\+E\+S\+C\+A\+LE}}&\multirow{2}{\linewidth}{P\+B\+YP}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*13)*2/17}|}{\multirow{2}{\linewidth}{P\+CS  }}\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{4}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*4/17}|}{}&\multicolumn{1}{c|}{}&\multicolumn{2}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*2/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x40040004 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000004 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
3 -\/ 6&P\+R\+E\+S\+C\+A\+LE&0x00&Prescale Value \\\cline{1-4}
2&P\+B\+YP&0x01&Prescaler Bypass \\\cline{1-4}
0 -\/ 1&P\+CS&0x00&Prescaler Clock Select \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+P\+R7  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+31}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+30  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+29}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+28  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+E000\+E41C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000080 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24 -\/ 31&P\+R\+I\+\_\+31&0x00&Priority of interrupt 31 \\\cline{1-4}
16 -\/ 23&P\+R\+I\+\_\+30&0x00&Priority of interrupt 30 \\\cline{1-4}
8 -\/ 15&P\+R\+I\+\_\+29&0x00&Priority of interrupt 29 \\\cline{1-4}
0 -\/ 7&P\+R\+I\+\_\+28&0x80&Priority of interrupt 28 \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+S\+ER  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+E000\+E100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x1000\+D000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&S\+E\+T\+E\+NA&0x00&Interrupt set enable bits \\\cline{1-4}
\end{longtabu}
\hypertarget{RTC}{}\section{R\+TC (R\+T\+C\+\_\+\+L\+DD)}\label{RTC}
This component implements a real time clock (R\+TC). Actual date may also be obtained and an alarm function is included.


\begin{DoxyItemize}
\item \hyperlink{RTC_settings}{Component Settings}
\item \hyperlink{RTC_regs_overview}{Registers Initialization Overview}
\item \hyperlink{RTC_regs_details}{Register Initialization Details}
\item \hyperlink{group___r_t_c__module}{Component documentation} 
\end{DoxyItemize}\hypertarget{RTC_settings}{}\subsection{Component Settings}\label{RTC_settings}

\begin{DoxyCode}
            Component name                                 : RTC
            Device                                         : RTC
            Input clock frequency [s]                      : 1 sec
            Clock frequency [kHz]                          : 
            Interrupt service/event                        : Enabled
              Interrupt                                    : \hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8daa4162d8752ffcf07bd0b1197f8c68f44}{INT\_RTC}
              Interrupt priority                           : medium priority
              Interrupt                                    : \hyperlink{group___interrupt__vector__numbers_gga5f3656e2a154b64aa378a2f3856c3a8da45c91289c03c8e8e65f1993cef955930}{INT\_RTC\_Seconds}
              Interrupt priority                           : medium priority
            Min year                                       : 2000
            Max year                                       : 2099
            Initialization                                 : 
              Enabled in init. code                        : yes
              Auto Initialization                          : no
              Event mask                                   : 
                OnAlarm                                    : Disabled
                OnSecond                                   : Disabled
                OnTimeOverflow                             : Disabled
                OnTimeInvalid                              : Disabled
              Time and date settings                       : 
                Time                                       : 00:00:01
                Date                                       : 2000-01-01
              Alarm settings                               : Enabled
                Alarm time                                 : 00:00:00
                Alarm date                                 : 2000-01-01
              Compensation settings                        : 
                Compensation period [s]                    : 0
                Compensation value [clock cycles]          : 0
            CPU clock/configuration selection              : 
              Clock configuration 0                        : This component enabled
              Clock configuration 1                        : This component disabled
              Clock configuration 2                        : This component disabled
              Clock configuration 3                        : This component disabled
              Clock configuration 4                        : This component disabled
              Clock configuration 5                        : This component disabled
              Clock configuration 6                        : This component disabled
              Clock configuration 7                        : This component disabled
<h1>
\end{DoxyCode}
 \hypertarget{RTC_regs_overview}{}\subsection{Registers Initialization Overview}\label{RTC_regs_overview}
This page contains the initialization values for the registers of the peripheral(s) configured by the component. \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{4}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*1)*4/4}|}{R\+TC Initialization }\\\cline{1-4}
Address&Register&Register Value&Register Description \\\cline{1-4}
0x4004803C&S\+I\+M\+\_\+\+S\+C\+G\+C6 &0x28000001 &S\+I\+M\+\_\+\+S\+C\+G\+C6 register, peripheral R\+TC. \\\cline{1-4}
0x4003\+D01C&R\+T\+C\+\_\+\+I\+ER &0x00000000 &R\+T\+C\+\_\+\+I\+ER register, peripheral R\+TC. \\\cline{1-4}
0x\+E000\+E414&N\+V\+I\+C\+\_\+\+I\+P\+R5 &0x00000080 &N\+V\+I\+C\+\_\+\+I\+P\+R5 register, peripheral R\+TC. \\\cline{1-4}
0x\+E000\+E100&N\+V\+I\+C\+\_\+\+I\+S\+ER &0x1010\+D000 &N\+V\+I\+C\+\_\+\+I\+S\+ER register, peripheral R\+TC. \\\cline{1-4}
\end{longtabu}
Color Denotes Reset Value ~\newline
 \hypertarget{RTC_regs_details}{}\subsection{Register Initialization Details}\label{RTC_regs_details}
This page contains detailed description of initialization values for the registers of the peripheral(s) configured by the component.

S\+I\+M\+\_\+\+S\+C\+G\+C6  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{D\+A\+C0}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{R\+TC}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{A\+D\+C0 }&\multirow{2}{\linewidth}{T\+P\+M2}&\multirow{2}{\linewidth}{T\+P\+M1}&\multirow{2}{\linewidth}{T\+P\+M0 }&\multirow{2}{\linewidth}{P\+IT}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{D\+M\+A\+M\+UX }&\multirow{2}{\linewidth}{F\+TF  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&1  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4004803C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x28000001 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000001 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
31&D\+A\+C0&0x00&D\+A\+C0 Clock Gate Control \\\cline{1-4}
29&R\+TC&0x01&R\+TC Access Control \\\cline{1-4}
27&A\+D\+C0&0x01&A\+D\+C0 Clock Gate Control \\\cline{1-4}
26&T\+P\+M2&0x00&T\+P\+M2 Clock Gate Control \\\cline{1-4}
25&T\+P\+M1&0x00&T\+P\+M1 Clock Gate Control \\\cline{1-4}
24&T\+P\+M0&0x00&T\+P\+M0 Clock Gate Control \\\cline{1-4}
23&P\+IT&0x00&P\+IT Clock Gate Control \\\cline{1-4}
1&D\+M\+A\+M\+UX&0x00&D\+MA Mux Clock Gate Control \\\cline{1-4}
0&F\+TF&0x01&Flash Memory Clock Gate Control \\\cline{1-4}
\end{longtabu}
R\+T\+C\+\_\+\+I\+ER  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/ }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{W\+P\+ON }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{T\+S\+IE }&\multirow{2}{\linewidth}{-\/}&\multirow{2}{\linewidth}{T\+A\+IE}&\multirow{2}{\linewidth}{T\+O\+IE }&\multirow{2}{\linewidth}{T\+I\+IE  }\\\cline{1-1}
W  &\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}&\multicolumn{1}{c|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&1&1&1  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x4003\+D01C }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000007 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
7&W\+P\+ON&0x00&Wakeup Pin On \\\cline{1-4}
4&T\+S\+IE&0x00&Time Seconds Interrupt Enable \\\cline{1-4}
2&T\+A\+IE&0x00&Time Alarm Interrupt Enable \\\cline{1-4}
1&T\+O\+IE&0x00&Time Overflow Interrupt Enable \\\cline{1-4}
0&T\+I\+IE&0x00&Time Invalid Interrupt Enable \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+P\+R5  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+23}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+22  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-17}
R&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+21}}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*3)*8/17}|}{\multirow{2}{\linewidth}{P\+R\+I\+\_\+20  }}\\\cline{1-1}
W  &\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}&\multicolumn{8}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*8/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+E000\+E414 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000080 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
24 -\/ 31&P\+R\+I\+\_\+23&0x00&Priority of interrupt 23 \\\cline{1-4}
16 -\/ 23&P\+R\+I\+\_\+22&0x00&Priority of interrupt 22 \\\cline{1-4}
8 -\/ 15&P\+R\+I\+\_\+21&0x00&Priority of interrupt 21 \\\cline{1-4}
0 -\/ 7&P\+R\+I\+\_\+20&0x80&Priority of interrupt 0 \\\cline{1-4}
\end{longtabu}
N\+V\+I\+C\+\_\+\+I\+S\+ER  \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{17}{|X[-1]}|}
\hline
Bit&31&30&29&28&27&26&25&24&23 &22&21&20&19&18&17&16  \\\cline{1-17}
R&\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*2)*16/17}|}{\multirow{2}{\linewidth}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{16}{p{(\linewidth-\tabcolsep*17-\arrayrulewidth*1)*16/17}|}{}\\\cline{1-17}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-17}
\end{longtabu}
\tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{33}{|X[-1]}|}
\hline
Bit&15&14&13&12&11&10&9&8&7 &6&5&4&3&2&1&0  \\\cline{1-33}
R&\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*2)*32/33}|}{\multirow{2}{\linewidth}{S\+E\+T\+E\+NA  }}\\\cline{1-1}
W  &\multicolumn{32}{p{(\linewidth-\tabcolsep*33-\arrayrulewidth*1)*32/33}|}{}\\\cline{1-33}
Reset&0&0&0&0&0&0&0&0&0&0 &0&0&0&0&0&0  \\\cline{1-33}
\end{longtabu}


 \tabulinesep=1mm
\begin{longtabu} spread 0pt [c]{*{4}{|X[-1]}|}
\hline
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Address}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x\+E000\+E100 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{Initial value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x1010\+D000 }\\\cline{1-4}
\multicolumn{2}{|p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{After-\/reset value}&\multicolumn{2}{p{(\linewidth-\tabcolsep*4-\arrayrulewidth*2)*2/4}|}{0x00000000 }\\\cline{1-4}
Bit&Field&Value&Description \\\cline{1-4}
0 -\/ 31&S\+E\+T\+E\+NA&0x00&Interrupt set enable bits \\\cline{1-4}
\end{longtabu}
