{
    "spec": "Module name: audio_nios. Module specification: This module is a complex system-on-chip design for audio processing, likely implemented on an FPGA. It integrates various components including a CPU, memory interfaces (SDRAM, on-chip memory), audio interface, I2C communication, timers, JTAG debugging, and various peripherals like LEDs, switches, and 7-segment displays. The module has input ports for clocks, reset, keys, switches, and audio inputs, and output ports for LEDs, 7-segment displays, SDRAM control, audio outputs, and PLL status signals. It also includes bidirectional ports for SDRAM data and I2C communication. Internally, the module uses numerous signals for interconnecting different components, including CPU instruction and data master interfaces, memory interfaces, and peripheral control signals. The code is structured into several sections, including clock generation (PLLs), CPU",
    "gpt-message": [
        {
            "role": "system",
            "content": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
        },
        {
            "role": "user",
            "content": "Name of the module and its functionality is as follows: \nModule name: audio_nios\n\nExplanation: This module appears to be a complex system-on-chip design for audio processing, likely implemented on an FPGA. It integrates various components including a CPU, memory interfaces (SDRAM, on-chip memory), audio interface, I2C communication, timers, JTAG debugging, and various peripherals like LEDs, switches, and 7-segment displays. The module uses a Qsys/Platform Designer interconnect system with multiple clock domains, reset controllers, and data width adapters to connect these components. It implements a memory-mapped architecture with address decoding and routing logic to facilitate communication between the CPU and peripherals."
        },
        {
            "role": "user",
            "content": "Input and output ports and their explanation is as follows: \nBased on the provided Verilog code, here are the input and output ports of the audio_nios module:\n\nInput ports:\n- key_external_connection_export [3:0]\n- sw_external_connection_export [9:0]\n- audio_conduit_end_ADCDAT\n- audio_conduit_end_ADCLRC\n- audio_conduit_end_BCLK\n- audio_conduit_end_DACLRC\n- clk_clk\n- reset_reset_n\n\nExplanation: These input ports include external connections for keys and switches, audio input signals (ADC data, ADC LR clock, bit clock, DAC LR clock), system clock, and reset signal.\n\nOutput ports:\n- seg7_conduit_end_export [47:0]\n- pio_0_external_connection_export [9:0]\n- i2c_scl_external_connection_export\n- audio_conduit_end_XCK\n- audio_conduit_end_DACDAT\n- sdram_wire_addr [12:0]\n- sdram_wire_ba [1:0]\n- sdram_wire_cas_n\n- sdram_wire_cke\n- sdram_wire_cs_n\n- sdram_wire_dqm [1:0]\n- sdram_wire_ras_n\n- sdram_wire_we_n\n- altpll_audio_locked_export\n- pll_sdam_clk\n- pll_locked_export\n\nExplanation: These output ports include connections for 7-segment displays, LED outputs, I2C clock line, audio output signals (XCK, DAC data), SDRAM control signals (address, bank address, control signals), PLL status signals (locked), and clock outputs.\n\nInout port:\n- sdram_wire_dq [15:0]\n- i2c_sda_external_connection_export\n\nExplanation: These bidirectional ports are for SDRAM data lines and I2C data line, allowing both input and output on the same pins."
        },
        {
            "role": "user",
            "content": "Internal signals and their explanation is as follows: \nBased on the provided Verilog code, here are the internal signals and their explanations:\n\nInternal signals: altpll_audio_outclk0_clk, pll_outclk0_clk, pll_outclk2_clk, cpu_instruction_master_waitrequest, cpu_instruction_master_address, cpu_instruction_master_read, cpu_instruction_master_readdata, cpu_instruction_master_readdatavalid, cpu_data_master_waitrequest, cpu_data_master_writedata, cpu_data_master_address, cpu_data_master_write, cpu_data_master_read, cpu_data_master_readdata, cpu_data_master_debugaccess, cpu_data_master_readdatavalid, cpu_data_master_byteenable.\n\nExplanation: These signals are related to the CPU's instruction and data master interfaces. They handle memory access, read/write operations, and control signals for the CPU's interaction with other components in the system.\n\nInternal signals: onchip_memory2_s1_translator_avalon_anti_slave_0_writedata, onchip_memory2_s1_translator_avalon_anti_slave_0_address, onchip_memory2_s1_translator_avalon_anti_slave_0_chipselect, onchip_memory2_s1_translator_avalon_anti_slave_0_clken, onchip_memory2_s1_translator_avalon_anti_slave_0_write, onchip_memory2_s1_translator_avalon_anti_slave_0_readdata, onchip_memory2_s1_translator_avalon_anti_slave_0_byteenable.\n\nExplanation: These signals are associated with the on-chip memory interface, handling data transfer, addressing, and control for the internal memory component.\n\nInternal signals: sdram_s1_translator_avalon_anti_slave_0_waitrequest, sdram_s1_translator_avalon_anti_slave_0_writedata, sdram_s1_translator_avalon_anti_slave_0_address, sdram_s1_translator_avalon_anti_slave_0_chipselect, sdram_s1_translator_avalon_anti_slave_0_write, sdram_s1_translator_avalon_anti_slave_0_read, sdram_s1_translator_avalon_anti_slave_0_readdata, sdram_s1_translator_avalon_anti_slave_0_readdatavalid, sdram_s1_translator_avalon_anti_slave_0_byteenable.\n\nExplanation: These signals are related to the SDRAM interface, managing data transfer, addressing, and control for external SDRAM memory.\n\nInternal signals: audio_avalon_slave_translator_avalon_anti_slave_0_writedata, audio_avalon_slave_translator_avalon_anti_slave_0_address, audio_avalon_slave_translator_avalon_anti_slave_0_write, audio_avalon_slave_translator_avalon_anti_slave_0_read, audio_avalon_slave_translator_avalon_anti_slave_0_readdata.\n\nExplanation: These signals are associated with the audio interface, handling data transfer and control for audio processing components.\n\nInternal signals: Various *_translator_avalon_universal_slave_0_agent* signals for different components (e.g., CPU, memory, peripherals).\n\nExplanation: These signals are part of the Avalon bus interface, facilitating communication between different components in the system-on-chip design."
        },
        {
            "role": "user",
            "content": "Original Verilog code is as follows: \n```verilog\n\n\n\n\n`timescale 1 ps / 1 ps\nmodule audio_nios (\n\t\tinput  wire [3:0]  key_external_connection_export,     \n\t\toutput wire [47:0] seg7_conduit_end_export,            \n\t\toutput wire [9:0]  pio_0_external_connection_export,   \n\t\tinput  wire [9:0]  sw_external_connection_export,      \n\t\toutput wire        i2c_scl_external_connection_export, \n\t\tinout  wire        i2c_sda_external_connection_export, \n\t\toutput wire        audio_conduit_end_XCK,              \n\t\tinput  wire        audio_conduit_end_ADCDAT,           \n\t\tinput  wire        audio_conduit_end_ADCLRC,           \n\t\toutput wire        audio_conduit_end_DACDAT,           \n\t\tinput  wire        audio_conduit_end_DACLRC,           \n\t\tinput  wire        audio_conduit_end_BCLK,             \n\t\tinput  wire        clk_clk,                            \n\t\tinput  wire        reset_reset_n,                      \n\t\toutput wire [12:0] sdram_wire_addr,                    \n\t\toutput wire [1:0]  sdram_wire_ba,                      \n\t\toutput wire        sdram_wire_cas_n,                   \n\t\toutput wire        sdram_wire_cke,                     \n\t\toutput wire        sdram_wire_cs_n,                    \n\t\tinout  wire [15:0] sdram_wire_dq,                      \n\t\toutput wire [1:0]  sdram_wire_dqm,                     \n\t\toutput wire        sdram_wire_ras_n,                   \n\t\toutput wire        sdram_wire_we_n,                    \n\t\toutput wire        altpll_audio_locked_export,         \n\t\toutput wire        pll_sdam_clk,                       \n\t\toutput wire        pll_locked_export                   \n\t);\n\n\twire          altpll_audio_outclk0_clk;                                                                         \n\twire          pll_outclk0_clk;                                                                                  \n\twire          pll_outclk2_clk;                                                                                  \n\twire          cpu_instruction_master_waitrequest;                                                               \n\twire   [26:0] cpu_instruction_master_address;                                                                   \n\twire          cpu_instruction_master_read;                                                                      \n\twire   [31:0] cpu_instruction_master_readdata;                                                                  \n\twire          cpu_instruction_master_readdatavalid;                                                             \n\twire          cpu_data_master_waitrequest;                                                                      \n\twire   [31:0] cpu_data_master_writedata;                                                                        \n\twire   [26:0] cpu_data_master_address;                                                                          \n\twire          cpu_data_master_write;                                                                            \n\twire          cpu_data_master_read;                                                                             \n\twire   [31:0] cpu_data_master_readdata;                                                                         \n\twire          cpu_data_master_debugaccess;                                                                      \n\twire          cpu_data_master_readdatavalid;                                                                    \n\twire    [3:0] cpu_data_master_byteenable;                                                                       \n\twire          cpu_jtag_debug_module_translator_avalon_anti_slave_0_waitrequest;                                 \n\twire   [31:0] cpu_jtag_debug_module_translator_avalon_anti_slave_0_writedata;                                   \n\twire    [8:0] cpu_jtag_debug_module_translator_avalon_anti_slave_0_address;                                     \n\twire          cpu_jtag_debug_module_translator_avalon_anti_slave_0_write;                                       \n\twire          cpu_jtag_debug_module_translator_avalon_anti_slave_0_read;                                        \n\twire   [31:0] cpu_jtag_debug_module_translator_avalon_anti_slave_0_readdata;                                    \n\twire          cpu_jtag_debug_module_translator_avalon_anti_slave_0_debugaccess;                                 \n\twire    [3:0] cpu_jtag_debug_module_translator_avalon_anti_slave_0_byteenable;                                  \n\twire   [31:0] onchip_memory2_s1_translator_avalon_anti_slave_0_writedata;                                       \n\twire   [16:0] onchip_memory2_s1_translator_avalon_anti_slave_0_address;                                         \n\twire          onchip_memory2_s1_translator_avalon_anti_slave_0_chipselect;                                      \n\twire          onchip_memory2_s1_translator_avalon_anti_slave_0_clken;                                           \n\twire          onchip_memory2_s1_translator_avalon_anti_slave_0_write;                                           \n\twire   [31:0] onchip_memory2_s1_translator_avalon_anti_slave_0_readdata;                                        \n\twire    [3:0] onchip_memory2_s1_translator_avalon_anti_slave_0_byteenable;                                      \n\twire          cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_waitrequest;                              \n\twire    [0:0] cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_burstcount;                               \n\twire   [31:0] cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_writedata;                                \n\twire    [8:0] cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_address;                                  \n\twire          cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_write;                                    \n\twire          cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_read;                                     \n\twire   [31:0] cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_readdata;                                 \n\twire          cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_debugaccess;                              \n\twire          cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_readdatavalid;                            \n\twire    [3:0] cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_byteenable;                               \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_waitrequest;                           \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_writedata;                             \n\twire    [0:0] jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_address;                               \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_chipselect;                            \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_write;                                 \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_read;                                  \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_readdata;                              \n\twire          sdram_s1_translator_avalon_anti_slave_0_waitrequest;                                              \n\twire   [15:0] sdram_s1_translator_avalon_anti_slave_0_writedata;                                                \n\twire   [24:0] sdram_s1_translator_avalon_anti_slave_0_address;                                                  \n\twire          sdram_s1_translator_avalon_anti_slave_0_chipselect;                                               \n\twire          sdram_s1_translator_avalon_anti_slave_0_write;                                                    \n\twire          sdram_s1_translator_avalon_anti_slave_0_read;                                                     \n\twire   [15:0] sdram_s1_translator_avalon_anti_slave_0_readdata;                                                 \n\twire          sdram_s1_translator_avalon_anti_slave_0_readdatavalid;                                            \n\twire    [1:0] sdram_s1_translator_avalon_anti_slave_0_byteenable;                                               \n\twire   [15:0] audio_avalon_slave_translator_avalon_anti_slave_0_writedata;                                      \n\twire    [2:0] audio_avalon_slave_translator_avalon_anti_slave_0_address;                                        \n\twire          audio_avalon_slave_translator_avalon_anti_slave_0_write;                                          \n\twire          audio_avalon_slave_translator_avalon_anti_slave_0_read;                                           \n\twire   [15:0] audio_avalon_slave_translator_avalon_anti_slave_0_readdata;                                       \n\twire    [0:0] sysid_qsys_control_slave_translator_avalon_anti_slave_0_address;                                  \n\twire   [31:0] sysid_qsys_control_slave_translator_avalon_anti_slave_0_readdata;                                 \n\twire   [15:0] timer_s1_translator_avalon_anti_slave_0_writedata;                                                \n\twire    [2:0] timer_s1_translator_avalon_anti_slave_0_address;                                                  \n\twire          timer_s1_translator_avalon_anti_slave_0_chipselect;                                               \n\twire          timer_s1_translator_avalon_anti_slave_0_write;                                                    \n\twire   [15:0] timer_s1_translator_avalon_anti_slave_0_readdata;                                                 \n\twire    [0:0] cpu_peripheral_bridge_m0_burstcount;                                                              \n\twire          cpu_peripheral_bridge_m0_waitrequest;                                                             \n\twire    [8:0] cpu_peripheral_bridge_m0_address;                                                                 \n\twire   [31:0] cpu_peripheral_bridge_m0_writedata;                                                               \n\twire          cpu_peripheral_bridge_m0_write;                                                                   \n\twire          cpu_peripheral_bridge_m0_read;                                                                    \n\twire   [31:0] cpu_peripheral_bridge_m0_readdata;                                                                \n\twire          cpu_peripheral_bridge_m0_debugaccess;                                                             \n\twire    [3:0] cpu_peripheral_bridge_m0_byteenable;                                                              \n\twire          cpu_peripheral_bridge_m0_readdatavalid;                                                           \n\twire   [31:0] key_s1_translator_avalon_anti_slave_0_writedata;                                                  \n\twire    [1:0] key_s1_translator_avalon_anti_slave_0_address;                                                    \n\twire          key_s1_translator_avalon_anti_slave_0_chipselect;                                                 \n\twire          key_s1_translator_avalon_anti_slave_0_write;                                                      \n\twire   [31:0] key_s1_translator_avalon_anti_slave_0_readdata;                                                   \n\twire    [7:0] seg7_avalon_slave_translator_avalon_anti_slave_0_writedata;                                       \n\twire    [2:0] seg7_avalon_slave_translator_avalon_anti_slave_0_address;                                         \n\twire          seg7_avalon_slave_translator_avalon_anti_slave_0_write;                                           \n\twire          seg7_avalon_slave_translator_avalon_anti_slave_0_read;                                            \n\twire    [7:0] seg7_avalon_slave_translator_avalon_anti_slave_0_readdata;                                        \n\twire   [31:0] pio_led_s1_translator_avalon_anti_slave_0_writedata;                                              \n\twire    [1:0] pio_led_s1_translator_avalon_anti_slave_0_address;                                                \n\twire          pio_led_s1_translator_avalon_anti_slave_0_chipselect;                                             \n\twire          pio_led_s1_translator_avalon_anti_slave_0_write;                                                  \n\twire   [31:0] pio_led_s1_translator_avalon_anti_slave_0_readdata;                                               \n\twire   [31:0] sw_s1_translator_avalon_anti_slave_0_writedata;                                                   \n\twire    [1:0] sw_s1_translator_avalon_anti_slave_0_address;                                                     \n\twire          sw_s1_translator_avalon_anti_slave_0_chipselect;                                                  \n\twire          sw_s1_translator_avalon_anti_slave_0_write;                                                       \n\twire   [31:0] sw_s1_translator_avalon_anti_slave_0_readdata;                                                    \n\twire   [31:0] i2c_scl_s1_translator_avalon_anti_slave_0_writedata;                                              \n\twire    [1:0] i2c_scl_s1_translator_avalon_anti_slave_0_address;                                                \n\twire          i2c_scl_s1_translator_avalon_anti_slave_0_chipselect;                                             \n\twire          i2c_scl_s1_translator_avalon_anti_slave_0_write;                                                  \n\twire   [31:0] i2c_scl_s1_translator_avalon_anti_slave_0_readdata;                                               \n\twire   [31:0] i2c_sda_s1_translator_avalon_anti_slave_0_writedata;                                              \n\twire    [1:0] i2c_sda_s1_translator_avalon_anti_slave_0_address;                                                \n\twire          i2c_sda_s1_translator_avalon_anti_slave_0_chipselect;                                             \n\twire          i2c_sda_s1_translator_avalon_anti_slave_0_write;                                                  \n\twire   [31:0] i2c_sda_s1_translator_avalon_anti_slave_0_readdata;                                               \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_waitrequest;                          \n\twire    [2:0] cpu_instruction_master_translator_avalon_universal_master_0_burstcount;                           \n\twire   [31:0] cpu_instruction_master_translator_avalon_universal_master_0_writedata;                            \n\twire   [26:0] cpu_instruction_master_translator_avalon_universal_master_0_address;                              \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_lock;                                 \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_write;                                \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_read;                                 \n\twire   [31:0] cpu_instruction_master_translator_avalon_universal_master_0_readdata;                             \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_debugaccess;                          \n\twire    [3:0] cpu_instruction_master_translator_avalon_universal_master_0_byteenable;                           \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid;                        \n\twire          cpu_data_master_translator_avalon_universal_master_0_waitrequest;                                 \n\twire    [2:0] cpu_data_master_translator_avalon_universal_master_0_burstcount;                                  \n\twire   [31:0] cpu_data_master_translator_avalon_universal_master_0_writedata;                                   \n\twire   [26:0] cpu_data_master_translator_avalon_universal_master_0_address;                                     \n\twire          cpu_data_master_translator_avalon_universal_master_0_lock;                                        \n\twire          cpu_data_master_translator_avalon_universal_master_0_write;                                       \n\twire          cpu_data_master_translator_avalon_universal_master_0_read;                                        \n\twire   [31:0] cpu_data_master_translator_avalon_universal_master_0_readdata;                                    \n\twire          cpu_data_master_translator_avalon_universal_master_0_debugaccess;                                 \n\twire    [3:0] cpu_data_master_translator_avalon_universal_master_0_byteenable;                                  \n\twire          cpu_data_master_translator_avalon_universal_master_0_readdatavalid;                               \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_waitrequest;                   \n\twire    [2:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_burstcount;                    \n\twire   [31:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_writedata;                     \n\twire   [26:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_address;                       \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_write;                         \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_lock;                          \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_read;                          \n\twire   [31:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdata;                      \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                 \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_debugaccess;                   \n\twire    [3:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_byteenable;                    \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;            \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_valid;                  \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;          \n\twire  [100:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_data;                   \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_ready;                  \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;         \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;               \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;       \n\twire  [100:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;               \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;             \n\twire   [33:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;              \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;             \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                       \n\twire    [2:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                        \n\twire   [31:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                         \n\twire   [26:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_address;                           \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_write;                             \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_lock;                              \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_read;                              \n\twire   [31:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                          \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                     \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                       \n\twire    [3:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                        \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                      \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;              \n\twire  [100:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                       \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                      \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;             \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                   \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;           \n\twire  [100:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                    \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                   \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                 \n\twire   [33:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                  \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                 \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest;                \n\twire    [2:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount;                 \n\twire   [31:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata;                  \n\twire   [26:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address;                    \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write;                      \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock;                       \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read;                       \n\twire   [31:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata;                   \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid;              \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess;                \n\twire    [3:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable;                 \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;         \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid;               \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;       \n\twire  [100:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data;                \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready;               \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;      \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;            \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;    \n\twire  [100:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;             \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;            \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;          \n\twire   [33:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;           \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;          \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;             \n\twire    [2:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;              \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata;               \n\twire   [26:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address;                 \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write;                   \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock;                    \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read;                    \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;           \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;             \n\twire    [3:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;              \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;      \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;            \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;    \n\twire  [100:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data;             \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;            \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;   \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;         \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; \n\twire  [100:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;          \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;         \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;       \n\twire   [33:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;        \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;       \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                                \n\twire    [1:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                 \n\twire   [15:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                  \n\twire   [26:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_address;                                    \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_write;                                      \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                       \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_read;                                       \n\twire   [15:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                   \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                              \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                                \n\twire    [1:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                 \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                         \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                               \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                       \n\twire   [82:0] sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                                \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                               \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                      \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                            \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                    \n\twire   [82:0] sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                             \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                            \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                          \n\twire   [17:0] sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                           \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                          \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;                          \n\twire   [17:0] sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;                           \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;                          \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;                      \n\twire    [2:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;                       \n\twire   [31:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_writedata;                        \n\twire   [26:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_address;                          \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_write;                            \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_lock;                             \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_read;                             \n\twire   [31:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                         \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                    \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;                      \n\twire    [3:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;                       \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;               \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;                     \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;             \n\twire  [100:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_data;                      \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;                     \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;            \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                  \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;          \n\twire  [100:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                   \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                  \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                \n\twire   [33:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                 \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;                \n\twire   [33:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;                 \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;                \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;                \n\twire    [2:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;                 \n\twire   [31:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata;                  \n\twire   [26:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address;                    \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write;                      \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock;                       \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read;                       \n\twire   [31:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                   \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;              \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;                \n\twire    [3:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;                 \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;         \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;               \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;       \n\twire  [100:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data;                \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;               \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;      \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;            \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;    \n\twire  [100:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;             \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;            \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;          \n\twire   [33:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;           \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;          \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                                \n\twire    [2:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                 \n\twire   [31:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                  \n\twire   [26:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_address;                                    \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_write;                                      \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                       \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_read;                                       \n\twire   [31:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                   \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                              \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                                \n\twire    [3:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                 \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                         \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                               \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                       \n\twire  [100:0] timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                                \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                               \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                      \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                            \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                    \n\twire  [100:0] timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                             \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                            \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                          \n\twire   [33:0] timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                           \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                          \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_waitrequest;                        \n\twire    [2:0] cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_burstcount;                         \n\twire   [31:0] cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_writedata;                          \n\twire    [8:0] cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_address;                            \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_lock;                               \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_write;                              \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_read;                               \n\twire   [31:0] cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_readdata;                           \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_debugaccess;                        \n\twire    [3:0] cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_byteenable;                         \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_readdatavalid;                      \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                                  \n\twire    [2:0] key_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                   \n\twire   [31:0] key_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                    \n\twire    [8:0] key_s1_translator_avalon_universal_slave_0_agent_m0_address;                                      \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_write;                                        \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                         \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_read;                                         \n\twire   [31:0] key_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                     \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                                \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                                  \n\twire    [3:0] key_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                   \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                           \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                                 \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                         \n\twire   [80:0] key_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                                  \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                                 \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                        \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                              \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                      \n\twire   [80:0] key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                               \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                              \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                            \n\twire   [33:0] key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                             \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                            \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;                       \n\twire    [2:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;                        \n\twire   [31:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_writedata;                         \n\twire    [8:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_address;                           \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_write;                             \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_lock;                              \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_read;                              \n\twire   [31:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                          \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                     \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;                       \n\twire    [3:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;                        \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;                      \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;              \n\twire   [80:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_data;                       \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;                      \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;             \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                   \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;           \n\twire   [80:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                    \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                   \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                 \n\twire   [33:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                  \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                 \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                              \n\twire    [2:0] pio_led_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                               \n\twire   [31:0] pio_led_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                \n\twire    [8:0] pio_led_s1_translator_avalon_universal_slave_0_agent_m0_address;                                  \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_m0_write;                                    \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                     \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_m0_read;                                     \n\twire   [31:0] pio_led_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                 \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                            \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                              \n\twire    [3:0] pio_led_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                               \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                       \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                             \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                     \n\twire   [80:0] pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                              \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                             \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                    \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                          \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                  \n\twire   [80:0] pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                           \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                          \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                        \n\twire   [33:0] pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                         \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                        \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                                   \n\twire    [2:0] sw_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                    \n\twire   [31:0] sw_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                     \n\twire    [8:0] sw_s1_translator_avalon_universal_slave_0_agent_m0_address;                                       \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_m0_write;                                         \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                          \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_m0_read;                                          \n\twire   [31:0] sw_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                      \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                                 \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                                   \n\twire    [3:0] sw_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                    \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                            \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                                  \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                          \n\twire   [80:0] sw_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                                   \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                                  \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                         \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                               \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                       \n\twire   [80:0] sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                                \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                               \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                             \n\twire   [33:0] sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                              \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                             \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                              \n\twire    [2:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                               \n\twire   [31:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                \n\twire    [8:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_address;                                  \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_write;                                    \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                     \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_read;                                     \n\twire   [31:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                 \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                            \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                              \n\twire    [3:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                               \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                       \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                             \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                     \n\twire   [80:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                              \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                             \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                    \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                          \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                  \n\twire   [80:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                           \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                          \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                        \n\twire   [33:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                         \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                        \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                              \n\twire    [2:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                               \n\twire   [31:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                \n\twire    [8:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_address;                                  \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_write;                                    \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                     \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_read;                                     \n\twire   [31:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                 \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                            \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                              \n\twire    [3:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                               \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                       \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                             \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                     \n\twire   [80:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                              \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                             \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                    \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                          \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                  \n\twire   [80:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                           \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                          \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                        \n\twire   [33:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                         \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                        \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_endofpacket;                 \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_valid;                       \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_startofpacket;               \n\twire   [99:0] cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_data;                        \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_ready;                       \n\twire          cpu_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket;                        \n\twire          cpu_data_master_translator_avalon_universal_master_0_agent_cp_valid;                              \n\twire          cpu_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket;                      \n\twire   [99:0] cpu_data_master_translator_avalon_universal_master_0_agent_cp_data;                               \n\twire          cpu_data_master_translator_avalon_universal_master_0_agent_cp_ready;                              \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_endofpacket;                   \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_valid;                         \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_startofpacket;                 \n\twire   [99:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_data;                          \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_ready;                         \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                       \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_valid;                             \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                     \n\twire   [99:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_data;                              \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_ready;                             \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket;                \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid;                      \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket;              \n\twire   [99:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data;                       \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready;                      \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;             \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid;                   \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;           \n\twire   [99:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data;                    \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready;                   \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                                \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                      \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                              \n\twire   [81:0] sdram_s1_translator_avalon_universal_slave_0_agent_rp_data;                                       \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                      \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;                      \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_valid;                            \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;                    \n\twire   [99:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_data;                             \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_ready;                            \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;                \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid;                      \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;              \n\twire   [99:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data;                       \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready;                      \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                                \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                      \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                              \n\twire   [99:0] timer_s1_translator_avalon_universal_slave_0_agent_rp_data;                                       \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                      \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket;               \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid;                     \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket;             \n\twire   [79:0] cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_data;                      \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready;                     \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                                  \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                        \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                                \n\twire   [79:0] key_s1_translator_avalon_universal_slave_0_agent_rp_data;                                         \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                        \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;                       \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_valid;                             \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;                     \n\twire   [79:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_data;                              \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_ready;                             \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                              \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                    \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                            \n\twire   [79:0] pio_led_s1_translator_avalon_universal_slave_0_agent_rp_data;                                     \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                    \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                                   \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                         \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                                 \n\twire   [79:0] sw_s1_translator_avalon_universal_slave_0_agent_rp_data;                                          \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                         \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                              \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                    \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                            \n\twire   [79:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_data;                                     \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                    \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                              \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                    \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                            \n\twire   [79:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_data;                                     \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                    \n\twire          addr_router_src_endofpacket;                                                                      \n\twire          addr_router_src_valid;                                                                            \n\twire          addr_router_src_startofpacket;                                                                    \n\twire   [99:0] addr_router_src_data;                                                                             \n\twire    [7:0] addr_router_src_channel;                                                                          \n\twire          addr_router_src_ready;                                                                            \n\twire          limiter_rsp_src_endofpacket;                                                                      \n\twire          limiter_rsp_src_valid;                                                                            \n\twire          limiter_rsp_src_startofpacket;                                                                    \n\twire   [99:0] limiter_rsp_src_data;                                                                             \n\twire    [7:0] limiter_rsp_src_channel;                                                                          \n\twire          limiter_rsp_src_ready;                                                                            \n\twire          addr_router_001_src_endofpacket;                                                                  \n\twire          addr_router_001_src_valid;                                                                        \n\twire          addr_router_001_src_startofpacket;                                                                \n\twire   [99:0] addr_router_001_src_data;                                                                         \n\twire    [7:0] addr_router_001_src_channel;                                                                      \n\twire          addr_router_001_src_ready;                                                                        \n\twire          limiter_001_rsp_src_endofpacket;                                                                  \n\twire          limiter_001_rsp_src_valid;                                                                        \n\twire          limiter_001_rsp_src_startofpacket;                                                                \n\twire   [99:0] limiter_001_rsp_src_data;                                                                         \n\twire    [7:0] limiter_001_rsp_src_channel;                                                                      \n\twire          limiter_001_rsp_src_ready;                                                                        \n\twire          addr_router_002_src_endofpacket;                                                                  \n\twire          addr_router_002_src_valid;                                                                        \n\twire          addr_router_002_src_startofpacket;                                                                \n\twire   [79:0] addr_router_002_src_data;                                                                         \n\twire    [5:0] addr_router_002_src_channel;                                                                      \n\twire          addr_router_002_src_ready;                                                                        \n\twire          limiter_002_rsp_src_endofpacket;                                                                  \n\twire          limiter_002_rsp_src_valid;                                                                        \n\twire          limiter_002_rsp_src_startofpacket;                                                                \n\twire   [79:0] limiter_002_rsp_src_data;                                                                         \n\twire    [5:0] limiter_002_rsp_src_channel;                                                                      \n\twire          limiter_002_rsp_src_ready;                                                                        \n\twire          burst_adapter_source0_endofpacket;                                                                \n\twire          burst_adapter_source0_valid;                                                                      \n\twire          burst_adapter_source0_startofpacket;                                                              \n\twire   [81:0] burst_adapter_source0_data;                                                                       \n\twire          burst_adapter_source0_ready;                                                                      \n\twire    [7:0] burst_adapter_source0_channel;                                                                    \n\twire          rst_controller_reset_out_reset;                                                                   \n\twire          rst_controller_001_reset_out_reset;                                                               \n\twire          rst_controller_001_reset_out_reset_req;                                                           \n\twire          rst_controller_002_reset_out_reset;                                                               \n\twire          cpu_jtag_debug_module_reset_reset;                                                                \n\twire          rst_controller_003_reset_out_reset;                                                               \n\twire          rst_controller_004_reset_out_reset;                                                               \n\twire          cmd_xbar_demux_src0_endofpacket;                                                                  \n\twire          cmd_xbar_demux_src0_valid;                                                                        \n\twire          cmd_xbar_demux_src0_startofpacket;                                                                \n\twire   [99:0] cmd_xbar_demux_src0_data;                                                                         \n\twire    [7:0] cmd_xbar_demux_src0_channel;                                                                      \n\twire          cmd_xbar_demux_src0_ready;                                                                        \n\twire          cmd_xbar_demux_src1_endofpacket;                                                                  \n\twire          cmd_xbar_demux_src1_valid;                                                                        \n\twire          cmd_xbar_demux_src1_startofpacket;                                                                \n\twire   [99:0] cmd_xbar_demux_src1_data;                                                                         \n\twire    [7:0] cmd_xbar_demux_src1_channel;                                                                      \n\twire          cmd_xbar_demux_src1_ready;                                                                        \n\twire          cmd_xbar_demux_001_src0_endofpacket;                                                              \n\twire          cmd_xbar_demux_001_src0_valid;                                                                    \n\twire          cmd_xbar_demux_001_src0_startofpacket;                                                            \n\twire   [99:0] cmd_xbar_demux_001_src0_data;                                                                     \n\twire    [7:0] cmd_xbar_demux_001_src0_channel;                                                                  \n\twire          cmd_xbar_demux_001_src0_ready;                                                                    \n\twire          cmd_xbar_demux_001_src1_endofpacket;                                                              \n\twire          cmd_xbar_demux_001_src1_valid;                                                                    \n\twire          cmd_xbar_demux_001_src1_startofpacket;                                                            \n\twire   [99:0] cmd_xbar_demux_001_src1_data;                                                                     \n\twire    [7:0] cmd_xbar_demux_001_src1_channel;                                                                  \n\twire          cmd_xbar_demux_001_src1_ready;                                                                    \n\twire          cmd_xbar_demux_001_src2_endofpacket;                                                              \n\twire          cmd_xbar_demux_001_src2_valid;                                                                    \n\twire          cmd_xbar_demux_001_src2_startofpacket;                                                            \n\twire   [99:0] cmd_xbar_demux_001_src2_data;                                                                     \n\twire    [7:0] cmd_xbar_demux_001_src2_channel;                                                                  \n\twire          cmd_xbar_demux_001_src3_endofpacket;                                                              \n\twire          cmd_xbar_demux_001_src3_valid;                                                                    \n\twire          cmd_xbar_demux_001_src3_startofpacket;                                                            \n\twire   [99:0] cmd_xbar_demux_001_src3_data;                                                                     \n\twire    [7:0] cmd_xbar_demux_001_src3_channel;                                                                  \n\twire          cmd_xbar_demux_001_src4_endofpacket;                                                              \n\twire          cmd_xbar_demux_001_src4_valid;                                                                    \n\twire          cmd_xbar_demux_001_src4_startofpacket;                                                            \n\twire   [99:0] cmd_xbar_demux_001_src4_data;                                                                     \n\twire    [7:0] cmd_xbar_demux_001_src4_channel;                                                                  \n\twire          cmd_xbar_demux_001_src6_endofpacket;                                                              \n\twire          cmd_xbar_demux_001_src6_valid;                                                                    \n\twire          cmd_xbar_demux_001_src6_startofpacket;                                                            \n\twire   [99:0] cmd_xbar_demux_001_src6_data;                                                                     \n\twire    [7:0] cmd_xbar_demux_001_src6_channel;                                                                  \n\twire          cmd_xbar_demux_001_src7_endofpacket;                                                              \n\twire          cmd_xbar_demux_001_src7_valid;                                                                    \n\twire          cmd_xbar_demux_001_src7_startofpacket;                                                            \n\twire   [99:0] cmd_xbar_demux_001_src7_data;                                                                     \n\twire    [7:0] cmd_xbar_demux_001_src7_channel;                                                                  \n\twire          rsp_xbar_demux_src0_endofpacket;                                                                  \n\twire          rsp_xbar_demux_src0_valid;                                                                        \n\twire          rsp_xbar_demux_src0_startofpacket;                                                                \n\twire   [99:0] rsp_xbar_demux_src0_data;                                                                         \n\twire    [7:0] rsp_xbar_demux_src0_channel;                                                                      \n\twire          rsp_xbar_demux_src0_ready;                                                                        \n\twire          rsp_xbar_demux_src1_endofpacket;                                                                  \n\twire          rsp_xbar_demux_src1_valid;                                                                        \n\twire          rsp_xbar_demux_src1_startofpacket;                                                                \n\twire   [99:0] rsp_xbar_demux_src1_data;                                                                         \n\twire    [7:0] rsp_xbar_demux_src1_channel;                                                                      \n\twire          rsp_xbar_demux_src1_ready;                                                                        \n\twire          rsp_xbar_demux_001_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_001_src0_valid;                                                                    \n\twire          rsp_xbar_demux_001_src0_startofpacket;                                                            \n\twire   [99:0] rsp_xbar_demux_001_src0_data;                                                                     \n\twire    [7:0] rsp_xbar_demux_001_src0_channel;                                                                  \n\twire          rsp_xbar_demux_001_src0_ready;                                                                    \n\twire          rsp_xbar_demux_001_src1_endofpacket;                                                              \n\twire          rsp_xbar_demux_001_src1_valid;                                                                    \n\twire          rsp_xbar_demux_001_src1_startofpacket;                                                            \n\twire   [99:0] rsp_xbar_demux_001_src1_data;                                                                     \n\twire    [7:0] rsp_xbar_demux_001_src1_channel;                                                                  \n\twire          rsp_xbar_demux_001_src1_ready;                                                                    \n\twire          rsp_xbar_demux_002_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_002_src0_valid;                                                                    \n\twire          rsp_xbar_demux_002_src0_startofpacket;                                                            \n\twire   [99:0] rsp_xbar_demux_002_src0_data;                                                                     \n\twire    [7:0] rsp_xbar_demux_002_src0_channel;                                                                  \n\twire          rsp_xbar_demux_002_src0_ready;                                                                    \n\twire          rsp_xbar_demux_003_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_003_src0_valid;                                                                    \n\twire          rsp_xbar_demux_003_src0_startofpacket;                                                            \n\twire   [99:0] rsp_xbar_demux_003_src0_data;                                                                     \n\twire    [7:0] rsp_xbar_demux_003_src0_channel;                                                                  \n\twire          rsp_xbar_demux_003_src0_ready;                                                                    \n\twire          rsp_xbar_demux_004_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_004_src0_valid;                                                                    \n\twire          rsp_xbar_demux_004_src0_startofpacket;                                                            \n\twire   [99:0] rsp_xbar_demux_004_src0_data;                                                                     \n\twire    [7:0] rsp_xbar_demux_004_src0_channel;                                                                  \n\twire          rsp_xbar_demux_004_src0_ready;                                                                    \n\twire          rsp_xbar_demux_006_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_006_src0_valid;                                                                    \n\twire          rsp_xbar_demux_006_src0_startofpacket;                                                            \n\twire   [99:0] rsp_xbar_demux_006_src0_data;                                                                     \n\twire    [7:0] rsp_xbar_demux_006_src0_channel;                                                                  \n\twire          rsp_xbar_demux_006_src0_ready;                                                                    \n\twire          rsp_xbar_demux_007_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_007_src0_valid;                                                                    \n\twire          rsp_xbar_demux_007_src0_startofpacket;                                                            \n\twire   [99:0] rsp_xbar_demux_007_src0_data;                                                                     \n\twire    [7:0] rsp_xbar_demux_007_src0_channel;                                                                  \n\twire          rsp_xbar_demux_007_src0_ready;                                                                    \n\twire          limiter_cmd_src_endofpacket;                                                                      \n\twire          limiter_cmd_src_startofpacket;                                                                    \n\twire   [99:0] limiter_cmd_src_data;                                                                             \n\twire    [7:0] limiter_cmd_src_channel;                                                                          \n\twire          limiter_cmd_src_ready;                                                                            \n\twire          rsp_xbar_mux_src_endofpacket;                                                                     \n\twire          rsp_xbar_mux_src_valid;                                                                           \n\twire          rsp_xbar_mux_src_startofpacket;                                                                   \n\twire   [99:0] rsp_xbar_mux_src_data;                                                                            \n\twire    [7:0] rsp_xbar_mux_src_channel;                                                                         \n\twire          rsp_xbar_mux_src_ready;                                                                           \n\twire          limiter_001_cmd_src_endofpacket;                                                                  \n\twire          limiter_001_cmd_src_startofpacket;                                                                \n\twire   [99:0] limiter_001_cmd_src_data;                                                                         \n\twire    [7:0] limiter_001_cmd_src_channel;                                                                      \n\twire          limiter_001_cmd_src_ready;                                                                        \n\twire          rsp_xbar_mux_001_src_endofpacket;                                                                 \n\twire          rsp_xbar_mux_001_src_valid;                                                                       \n\twire          rsp_xbar_mux_001_src_startofpacket;                                                               \n\twire   [99:0] rsp_xbar_mux_001_src_data;                                                                        \n\twire    [7:0] rsp_xbar_mux_001_src_channel;                                                                     \n\twire          rsp_xbar_mux_001_src_ready;                                                                       \n\twire          cmd_xbar_mux_src_endofpacket;                                                                     \n\twire          cmd_xbar_mux_src_valid;                                                                           \n\twire          cmd_xbar_mux_src_startofpacket;                                                                   \n\twire   [99:0] cmd_xbar_mux_src_data;                                                                            \n\twire    [7:0] cmd_xbar_mux_src_channel;                                                                         \n\twire          cmd_xbar_mux_src_ready;                                                                           \n\twire          id_router_src_endofpacket;                                                                        \n\twire          id_router_src_valid;                                                                              \n\twire          id_router_src_startofpacket;                                                                      \n\twire   [99:0] id_router_src_data;                                                                               \n\twire    [7:0] id_router_src_channel;                                                                            \n\twire          id_router_src_ready;                                                                              \n\twire          cmd_xbar_mux_001_src_endofpacket;                                                                 \n\twire          cmd_xbar_mux_001_src_valid;                                                                       \n\twire          cmd_xbar_mux_001_src_startofpacket;                                                               \n\twire   [99:0] cmd_xbar_mux_001_src_data;                                                                        \n\twire    [7:0] cmd_xbar_mux_001_src_channel;                                                                     \n\twire          cmd_xbar_mux_001_src_ready;                                                                       \n\twire          id_router_001_src_endofpacket;                                                                    \n\twire          id_router_001_src_valid;                                                                          \n\twire          id_router_001_src_startofpacket;                                                                  \n\twire   [99:0] id_router_001_src_data;                                                                           \n\twire    [7:0] id_router_001_src_channel;                                                                        \n\twire          id_router_001_src_ready;                                                                          \n\twire          cmd_xbar_demux_001_src2_ready;                                                                    \n\twire          id_router_002_src_endofpacket;                                                                    \n\twire          id_router_002_src_valid;                                                                          \n\twire          id_router_002_src_startofpacket;                                                                  \n\twire   [99:0] id_router_002_src_data;                                                                           \n\twire    [7:0] id_router_002_src_channel;                                                                        \n\twire          id_router_002_src_ready;                                                                          \n\twire          cmd_xbar_demux_001_src3_ready;                                                                    \n\twire          id_router_003_src_endofpacket;                                                                    \n\twire          id_router_003_src_valid;                                                                          \n\twire          id_router_003_src_startofpacket;                                                                  \n\twire   [99:0] id_router_003_src_data;                                                                           \n\twire    [7:0] id_router_003_src_channel;                                                                        \n\twire          id_router_003_src_ready;                                                                          \n\twire          crosser_out_ready;                                                                                \n\twire          id_router_005_src_endofpacket;                                                                    \n\twire          id_router_005_src_valid;                                                                          \n\twire          id_router_005_src_startofpacket;                                                                  \n\twire   [99:0] id_router_005_src_data;                                                                           \n\twire    [7:0] id_router_005_src_channel;                                                                        \n\twire          id_router_005_src_ready;                                                                          \n\twire          cmd_xbar_demux_001_src6_ready;                                                                    \n\twire          id_router_006_src_endofpacket;                                                                    \n\twire          id_router_006_src_valid;                                                                          \n\twire          id_router_006_src_startofpacket;                                                                  \n\twire   [99:0] id_router_006_src_data;                                                                           \n\twire    [7:0] id_router_006_src_channel;                                                                        \n\twire          id_router_006_src_ready;                                                                          \n\twire          cmd_xbar_demux_001_src7_ready;                                                                    \n\twire          id_router_007_src_endofpacket;                                                                    \n\twire          id_router_007_src_valid;                                                                          \n\twire          id_router_007_src_startofpacket;                                                                  \n\twire   [99:0] id_router_007_src_data;                                                                           \n\twire    [7:0] id_router_007_src_channel;                                                                        \n\twire          id_router_007_src_ready;                                                                          \n\twire          cmd_xbar_demux_002_src0_endofpacket;                                                              \n\twire          cmd_xbar_demux_002_src0_valid;                                                                    \n\twire          cmd_xbar_demux_002_src0_startofpacket;                                                            \n\twire   [79:0] cmd_xbar_demux_002_src0_data;                                                                     \n\twire    [5:0] cmd_xbar_demux_002_src0_channel;                                                                  \n\twire          cmd_xbar_demux_002_src1_endofpacket;                                                              \n\twire          cmd_xbar_demux_002_src1_valid;                                                                    \n\twire          cmd_xbar_demux_002_src1_startofpacket;                                                            \n\twire   [79:0] cmd_xbar_demux_002_src1_data;                                                                     \n\twire    [5:0] cmd_xbar_demux_002_src1_channel;                                                                  \n\twire          cmd_xbar_demux_002_src2_endofpacket;                                                              \n\twire          cmd_xbar_demux_002_src2_valid;                                                                    \n\twire          cmd_xbar_demux_002_src2_startofpacket;                                                            \n\twire   [79:0] cmd_xbar_demux_002_src2_data;                                                                     \n\twire    [5:0] cmd_xbar_demux_002_src2_channel;                                                                  \n\twire          cmd_xbar_demux_002_src3_endofpacket;                                                              \n\twire          cmd_xbar_demux_002_src3_valid;                                                                    \n\twire          cmd_xbar_demux_002_src3_startofpacket;                                                            \n\twire   [79:0] cmd_xbar_demux_002_src3_data;                                                                     \n\twire    [5:0] cmd_xbar_demux_002_src3_channel;                                                                  \n\twire          cmd_xbar_demux_002_src4_endofpacket;                                                              \n\twire          cmd_xbar_demux_002_src4_valid;                                                                    \n\twire          cmd_xbar_demux_002_src4_startofpacket;                                                            \n\twire   [79:0] cmd_xbar_demux_002_src4_data;                                                                     \n\twire    [5:0] cmd_xbar_demux_002_src4_channel;                                                                  \n\twire          cmd_xbar_demux_002_src5_endofpacket;                                                              \n\twire          cmd_xbar_demux_002_src5_valid;                                                                    \n\twire          cmd_xbar_demux_002_src5_startofpacket;                                                            \n\twire   [79:0] cmd_xbar_demux_002_src5_data;                                                                     \n\twire    [5:0] cmd_xbar_demux_002_src5_channel;                                                                  \n\twire          rsp_xbar_demux_008_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_008_src0_valid;                                                                    \n\twire          rsp_xbar_demux_008_src0_startofpacket;                                                            \n\twire   [79:0] rsp_xbar_demux_008_src0_data;                                                                     \n\twire    [5:0] rsp_xbar_demux_008_src0_channel;                                                                  \n\twire          rsp_xbar_demux_008_src0_ready;                                                                    \n\twire          rsp_xbar_demux_009_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_009_src0_valid;                                                                    \n\twire          rsp_xbar_demux_009_src0_startofpacket;                                                            \n\twire   [79:0] rsp_xbar_demux_009_src0_data;                                                                     \n\twire    [5:0] rsp_xbar_demux_009_src0_channel;                                                                  \n\twire          rsp_xbar_demux_009_src0_ready;                                                                    \n\twire          rsp_xbar_demux_010_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_010_src0_valid;                                                                    \n\twire          rsp_xbar_demux_010_src0_startofpacket;                                                            \n\twire   [79:0] rsp_xbar_demux_010_src0_data;                                                                     \n\twire    [5:0] rsp_xbar_demux_010_src0_channel;                                                                  \n\twire          rsp_xbar_demux_010_src0_ready;                                                                    \n\twire          rsp_xbar_demux_011_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_011_src0_valid;                                                                    \n\twire          rsp_xbar_demux_011_src0_startofpacket;                                                            \n\twire   [79:0] rsp_xbar_demux_011_src0_data;                                                                     \n\twire    [5:0] rsp_xbar_demux_011_src0_channel;                                                                  \n\twire          rsp_xbar_demux_011_src0_ready;                                                                    \n\twire          rsp_xbar_demux_012_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_012_src0_valid;                                                                    \n\twire          rsp_xbar_demux_012_src0_startofpacket;                                                            \n\twire   [79:0] rsp_xbar_demux_012_src0_data;                                                                     \n\twire    [5:0] rsp_xbar_demux_012_src0_channel;                                                                  \n\twire          rsp_xbar_demux_012_src0_ready;                                                                    \n\twire          rsp_xbar_demux_013_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_013_src0_valid;                                                                    \n\twire          rsp_xbar_demux_013_src0_startofpacket;                                                            \n\twire   [79:0] rsp_xbar_demux_013_src0_data;                                                                     \n\twire    [5:0] rsp_xbar_demux_013_src0_channel;                                                                  \n\twire          rsp_xbar_demux_013_src0_ready;                                                                    \n\twire          limiter_002_cmd_src_endofpacket;                                                                  \n\twire          limiter_002_cmd_src_startofpacket;                                                                \n\twire   [79:0] limiter_002_cmd_src_data;                                                                         \n\twire    [5:0] limiter_002_cmd_src_channel;                                                                      \n\twire          limiter_002_cmd_src_ready;                                                                        \n\twire          rsp_xbar_mux_002_src_endofpacket;                                                                 \n\twire          rsp_xbar_mux_002_src_valid;                                                                       \n\twire          rsp_xbar_mux_002_src_startofpacket;                                                               \n\twire   [79:0] rsp_xbar_mux_002_src_data;                                                                        \n\twire    [5:0] rsp_xbar_mux_002_src_channel;                                                                     \n\twire          rsp_xbar_mux_002_src_ready;                                                                       \n\twire          cmd_xbar_demux_002_src0_ready;                                                                    \n\twire          id_router_008_src_endofpacket;                                                                    \n\twire          id_router_008_src_valid;                                                                          \n\twire          id_router_008_src_startofpacket;                                                                  \n\twire   [79:0] id_router_008_src_data;                                                                           \n\twire    [5:0] id_router_008_src_channel;                                                                        \n\twire          id_router_008_src_ready;                                                                          \n\twire          cmd_xbar_demux_002_src1_ready;                                                                    \n\twire          id_router_009_src_endofpacket;                                                                    \n\twire          id_router_009_src_valid;                                                                          \n\twire          id_router_009_src_startofpacket;                                                                  \n\twire   [79:0] id_router_009_src_data;                                                                           \n\twire    [5:0] id_router_009_src_channel;                                                                        \n\twire          id_router_009_src_ready;                                                                          \n\twire          cmd_xbar_demux_002_src2_ready;                                                                    \n\twire          id_router_010_src_endofpacket;                                                                    \n\twire          id_router_010_src_valid;                                                                          \n\twire          id_router_010_src_startofpacket;                                                                  \n\twire   [79:0] id_router_010_src_data;                                                                           \n\twire    [5:0] id_router_010_src_channel;                                                                        \n\twire          id_router_010_src_ready;                                                                          \n\twire          cmd_xbar_demux_002_src3_ready;                                                                    \n\twire          id_router_011_src_endofpacket;                                                                    \n\twire          id_router_011_src_valid;                                                                          \n\twire          id_router_011_src_startofpacket;                                                                  \n\twire   [79:0] id_router_011_src_data;                                                                           \n\twire    [5:0] id_router_011_src_channel;                                                                        \n\twire          id_router_011_src_ready;                                                                          \n\twire          cmd_xbar_demux_002_src4_ready;                                                                    \n\twire          id_router_012_src_endofpacket;                                                                    \n\twire          id_router_012_src_valid;                                                                          \n\twire          id_router_012_src_startofpacket;                                                                  \n\twire   [79:0] id_router_012_src_data;                                                                           \n\twire    [5:0] id_router_012_src_channel;                                                                        \n\twire          id_router_012_src_ready;                                                                          \n\twire          cmd_xbar_demux_002_src5_ready;                                                                    \n\twire          id_router_013_src_endofpacket;                                                                    \n\twire          id_router_013_src_valid;                                                                          \n\twire          id_router_013_src_startofpacket;                                                                  \n\twire   [79:0] id_router_013_src_data;                                                                           \n\twire    [5:0] id_router_013_src_channel;                                                                        \n\twire          id_router_013_src_ready;                                                                          \n\twire          cmd_xbar_demux_001_src4_ready;                                                                    \n\twire          width_adapter_src_endofpacket;                                                                    \n\twire          width_adapter_src_valid;                                                                          \n\twire          width_adapter_src_startofpacket;                                                                  \n\twire   [81:0] width_adapter_src_data;                                                                           \n\twire          width_adapter_src_ready;                                                                          \n\twire    [7:0] width_adapter_src_channel;                                                                        \n\twire          id_router_004_src_endofpacket;                                                                    \n\twire          id_router_004_src_valid;                                                                          \n\twire          id_router_004_src_startofpacket;                                                                  \n\twire   [81:0] id_router_004_src_data;                                                                           \n\twire    [7:0] id_router_004_src_channel;                                                                        \n\twire          id_router_004_src_ready;                                                                          \n\twire          width_adapter_001_src_endofpacket;                                                                \n\twire          width_adapter_001_src_valid;                                                                      \n\twire          width_adapter_001_src_startofpacket;                                                              \n\twire   [99:0] width_adapter_001_src_data;                                                                       \n\twire          width_adapter_001_src_ready;                                                                      \n\twire    [7:0] width_adapter_001_src_channel;                                                                    \n\twire          crosser_out_endofpacket;                                                                          \n\twire          crosser_out_valid;                                                                                \n\twire          crosser_out_startofpacket;                                                                        \n\twire   [99:0] crosser_out_data;                                                                                 \n\twire    [7:0] crosser_out_channel;                                                                              \n\twire          cmd_xbar_demux_001_src5_endofpacket;                                                              \n\twire          cmd_xbar_demux_001_src5_valid;                                                                    \n\twire          cmd_xbar_demux_001_src5_startofpacket;                                                            \n\twire   [99:0] cmd_xbar_demux_001_src5_data;                                                                     \n\twire    [7:0] cmd_xbar_demux_001_src5_channel;                                                                  \n\twire          cmd_xbar_demux_001_src5_ready;                                                                    \n\twire          crosser_001_out_endofpacket;                                                                      \n\twire          crosser_001_out_valid;                                                                            \n\twire          crosser_001_out_startofpacket;                                                                    \n\twire   [99:0] crosser_001_out_data;                                                                             \n\twire    [7:0] crosser_001_out_channel;                                                                          \n\twire          crosser_001_out_ready;                                                                            \n\twire          rsp_xbar_demux_005_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_005_src0_valid;                                                                    \n\twire          rsp_xbar_demux_005_src0_startofpacket;                                                            \n\twire   [99:0] rsp_xbar_demux_005_src0_data;                                                                     \n\twire    [7:0] rsp_xbar_demux_005_src0_channel;                                                                  \n\twire          rsp_xbar_demux_005_src0_ready;                                                                    \n\twire    [7:0] limiter_cmd_valid_data;                                                                           \n\twire    [7:0] limiter_001_cmd_valid_data;                                                                       \n\twire    [5:0] limiter_002_cmd_valid_data;                                                                       \n\twire          irq_mapper_receiver0_irq;                                                                         \n\twire          irq_mapper_receiver3_irq;                                                                         \n\twire   [31:0] cpu_d_irq_irq;                                                                                    \n\twire          irq_mapper_receiver1_irq;                                                                         \n\twire    [0:0] irq_synchronizer_receiver_irq;                                                                    \n\twire          irq_mapper_receiver2_irq;                                                                         \n\twire    [0:0] irq_synchronizer_001_receiver_irq;                                                                \n\n\taltera_avalon_mm_clock_crossing_bridge #(\n\t\t.DATA_WIDTH          (32),\n\t\t.SYMBOL_WIDTH        (8),\n\t\t.ADDRESS_WIDTH       (9),\n\t\t.BURSTCOUNT_WIDTH    (1),\n\t\t.COMMAND_FIFO_DEPTH  (32),\n\t\t.RESPONSE_FIFO_DEPTH (64),\n\t\t.MASTER_SYNC_DEPTH   (3),\n\t\t.SLAVE_SYNC_DEPTH    (3)\n\t) cpu_peripheral_bridge (\n\t\t.m0_clk           (pll_outclk2_clk),                                                       \n\t\t.m0_reset         (rst_controller_reset_out_reset),                                        \n\t\t.s0_clk           (pll_outclk0_clk),                                                       \n\t\t.s0_reset         (rst_controller_001_reset_out_reset),                                    \n\t\t.s0_waitrequest   (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_waitrequest),   \n\t\t.s0_readdata      (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_readdata),      \n\t\t.s0_readdatavalid (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_readdatavalid), \n\t\t.s0_burstcount    (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_burstcount),    \n\t\t.s0_writedata     (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_writedata),     \n\t\t.s0_address       (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_address),       \n\t\t.s0_write         (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_write),         \n\t\t.s0_read          (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_read),          \n\t\t.s0_byteenable    (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_byteenable),    \n\t\t.s0_debugaccess   (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_debugaccess),   \n\t\t.m0_waitrequest   (cpu_peripheral_bridge_m0_waitrequest),                                  \n\t\t.m0_readdata      (cpu_peripheral_bridge_m0_readdata),                                     \n\t\t.m0_readdatavalid (cpu_peripheral_bridge_m0_readdatavalid),                                \n\t\t.m0_burstcount    (cpu_peripheral_bridge_m0_burstcount),                                   \n\t\t.m0_writedata     (cpu_peripheral_bridge_m0_writedata),                                    \n\t\t.m0_address       (cpu_peripheral_bridge_m0_address),                                      \n\t\t.m0_write         (cpu_peripheral_bridge_m0_write),                                        \n\t\t.m0_read          (cpu_peripheral_bridge_m0_read),                                         \n\t\t.m0_byteenable    (cpu_peripheral_bridge_m0_byteenable),                                   \n\t\t.m0_debugaccess   (cpu_peripheral_bridge_m0_debugaccess)                                   \n\t);\n\n\taudio_nios_cpu cpu (\n\t\t.clk                                   (pll_outclk0_clk),                                                  \n\t\t.reset_n                               (~rst_controller_002_reset_out_reset),                              \n\t\t.d_address                             (cpu_data_master_address),                                          \n\t\t.d_byteenable                          (cpu_data_master_byteenable),                                       \n\t\t.d_read                                (cpu_data_master_read),                                             \n\t\t.d_readdata                            (cpu_data_master_readdata),                                         \n\t\t.d_waitrequest                         (cpu_data_master_waitrequest),                                      \n\t\t.d_write                               (cpu_data_master_write),                                            \n\t\t.d_writedata                           (cpu_data_master_writedata),                                        \n\t\t.d_readdatavalid                       (cpu_data_master_readdatavalid),                                    \n\t\t.jtag_debug_module_debugaccess_to_roms (cpu_data_master_debugaccess),                                      \n\t\t.i_address                             (cpu_instruction_master_address),                                   \n\t\t.i_read                                (cpu_instruction_master_read),                                      \n\t\t.i_readdata                            (cpu_instruction_master_readdata),                                  \n\t\t.i_waitrequest                         (cpu_instruction_master_waitrequest),                               \n\t\t.i_readdatavalid                       (cpu_instruction_master_readdatavalid),                             \n\t\t.d_irq                                 (cpu_d_irq_irq),                                                    \n\t\t.jtag_debug_module_resetrequest        (cpu_jtag_debug_module_reset_reset),                                \n\t\t.jtag_debug_module_address             (cpu_jtag_debug_module_translator_avalon_anti_slave_0_address),     \n\t\t.jtag_debug_module_byteenable          (cpu_jtag_debug_module_translator_avalon_anti_slave_0_byteenable),  \n\t\t.jtag_debug_module_debugaccess         (cpu_jtag_debug_module_translator_avalon_anti_slave_0_debugaccess), \n\t\t.jtag_debug_module_read                (cpu_jtag_debug_module_translator_avalon_anti_slave_0_read),        \n\t\t.jtag_debug_module_readdata            (cpu_jtag_debug_module_translator_avalon_anti_slave_0_readdata),    \n\t\t.jtag_debug_module_waitrequest         (cpu_jtag_debug_module_translator_avalon_anti_slave_0_waitrequest), \n\t\t.jtag_debug_module_write               (cpu_jtag_debug_module_translator_avalon_anti_slave_0_write),       \n\t\t.jtag_debug_module_writedata           (cpu_jtag_debug_module_translator_avalon_anti_slave_0_writedata),   \n\t\t.no_ci_readra                          ()                                                                  \n\t);\n\n\taudio_nios_jtag_uart jtag_uart (\n\t\t.clk            (pll_outclk0_clk),                                                        \n\t\t.rst_n          (~rst_controller_001_reset_out_reset),                                    \n\t\t.av_chipselect  (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_chipselect),  \n\t\t.av_address     (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_address),     \n\t\t.av_read_n      (~jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_read),       \n\t\t.av_readdata    (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_readdata),    \n\t\t.av_write_n     (~jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_write),      \n\t\t.av_writedata   (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_writedata),   \n\t\t.av_waitrequest (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_waitrequest), \n\t\t.av_irq         (irq_mapper_receiver0_irq)                                                \n\t);\n\n\taudio_nios_sdram sdram (\n\t\t.clk            (pll_outclk0_clk),                                       \n\t\t.reset_n        (~rst_controller_001_reset_out_reset),                   \n\t\t.az_addr        (sdram_s1_translator_avalon_anti_slave_0_address),       \n\t\t.az_be_n        (~sdram_s1_translator_avalon_anti_slave_0_byteenable),   \n\t\t.az_cs          (sdram_s1_translator_avalon_anti_slave_0_chipselect),    \n\t\t.az_data        (sdram_s1_translator_avalon_anti_slave_0_writedata),     \n\t\t.az_rd_n        (~sdram_s1_translator_avalon_anti_slave_0_read),         \n\t\t.az_wr_n        (~sdram_s1_translator_avalon_anti_slave_0_write),        \n\t\t.za_data        (sdram_s1_translator_avalon_anti_slave_0_readdata),      \n\t\t.za_valid       (sdram_s1_translator_avalon_anti_slave_0_readdatavalid), \n\t\t.za_waitrequest (sdram_s1_translator_avalon_anti_slave_0_waitrequest),   \n\t\t.zs_addr        (sdram_wire_addr),                                       \n\t\t.zs_ba          (sdram_wire_ba),                                         \n\t\t.zs_cas_n       (sdram_wire_cas_n),                                      \n\t\t.zs_cke         (sdram_wire_cke),                                        \n\t\t.zs_cs_n        (sdram_wire_cs_n),                                       \n\t\t.zs_dq          (sdram_wire_dq),                                         \n\t\t.zs_dqm         (sdram_wire_dqm),                                        \n\t\t.zs_ras_n       (sdram_wire_ras_n),                                      \n\t\t.zs_we_n        (sdram_wire_we_n)                                        \n\t);\n\n\taudio_nios_key key (\n\t\t.clk        (pll_outclk2_clk),                                  \n\t\t.reset_n    (~rst_controller_reset_out_reset),                  \n\t\t.address    (key_s1_translator_avalon_anti_slave_0_address),    \n\t\t.write_n    (~key_s1_translator_avalon_anti_slave_0_write),     \n\t\t.writedata  (key_s1_translator_avalon_anti_slave_0_writedata),  \n\t\t.chipselect (key_s1_translator_avalon_anti_slave_0_chipselect), \n\t\t.readdata   (key_s1_translator_avalon_anti_slave_0_readdata),   \n\t\t.in_port    (key_external_connection_export),                   \n\t\t.irq        (irq_synchronizer_receiver_irq)                     \n\t);\n\n\tSEG7_IF #(\n\t\t.SEG7_NUM       (6),\n\t\t.ADDR_WIDTH     (3),\n\t\t.DEFAULT_ACTIVE (1),\n\t\t.LOW_ACTIVE     (1)\n\t) seg7 (\n\t\t.s_address   (seg7_avalon_slave_translator_avalon_anti_slave_0_address),   \n\t\t.s_read      (seg7_avalon_slave_translator_avalon_anti_slave_0_read),      \n\t\t.s_readdata  (seg7_avalon_slave_translator_avalon_anti_slave_0_readdata),  \n\t\t.s_write     (seg7_avalon_slave_translator_avalon_anti_slave_0_write),     \n\t\t.s_writedata (seg7_avalon_slave_translator_avalon_anti_slave_0_writedata), \n\t\t.SEG7        (seg7_conduit_end_export),                                    \n\t\t.s_clk       (pll_outclk2_clk),                                            \n\t\t.s_reset     (rst_controller_reset_out_reset)                              \n\t);\n\n\taudio_nios_pio_led pio_led (\n\t\t.clk        (pll_outclk2_clk),                                      \n\t\t.reset_n    (~rst_controller_reset_out_reset),                      \n\t\t.address    (pio_led_s1_translator_avalon_anti_slave_0_address),    \n\t\t.write_n    (~pio_led_s1_translator_avalon_anti_slave_0_write),     \n\t\t.writedata  (pio_led_s1_translator_avalon_anti_slave_0_writedata),  \n\t\t.chipselect (pio_led_s1_translator_avalon_anti_slave_0_chipselect), \n\t\t.readdata   (pio_led_s1_translator_avalon_anti_slave_0_readdata),   \n\t\t.out_port   (pio_0_external_connection_export)                      \n\t);\n\n\taudio_nios_sw sw (\n\t\t.clk        (pll_outclk2_clk),                                 \n\t\t.reset_n    (~rst_controller_reset_out_reset),                 \n\t\t.address    (sw_s1_translator_avalon_anti_slave_0_address),    \n\t\t.write_n    (~sw_s1_translator_avalon_anti_slave_0_write),     \n\t\t.writedata  (sw_s1_translator_avalon_anti_slave_0_writedata),  \n\t\t.chipselect (sw_s1_translator_avalon_anti_slave_0_chipselect), \n\t\t.readdata   (sw_s1_translator_avalon_anti_slave_0_readdata),   \n\t\t.in_port    (sw_external_connection_export),                   \n\t\t.irq        (irq_synchronizer_001_receiver_irq)                \n\t);\n\n\taudio_nios_i2c_scl i2c_scl (\n\t\t.clk        (pll_outclk2_clk),                                      \n\t\t.reset_n    (~rst_controller_reset_out_reset),                      \n\t\t.address    (i2c_scl_s1_translator_avalon_anti_slave_0_address),    \n\t\t.write_n    (~i2c_scl_s1_translator_avalon_anti_slave_0_write),     \n\t\t.writedata  (i2c_scl_s1_translator_avalon_anti_slave_0_writedata),  \n\t\t.chipselect (i2c_scl_s1_translator_avalon_anti_slave_0_chipselect), \n\t\t.readdata   (i2c_scl_s1_translator_avalon_anti_slave_0_readdata),   \n\t\t.out_port   (i2c_scl_external_connection_export)                    \n\t);\n\n\taudio_nios_i2c_sda i2c_sda (\n\t\t.clk        (pll_outclk2_clk),                                      \n\t\t.reset_n    (~rst_controller_reset_out_reset),                      \n\t\t.address    (i2c_sda_s1_translator_avalon_anti_slave_0_address),    \n\t\t.write_n    (~i2c_sda_s1_translator_avalon_anti_slave_0_write),     \n\t\t.writedata  (i2c_sda_s1_translator_avalon_anti_slave_0_writedata),  \n\t\t.chipselect (i2c_sda_s1_translator_avalon_anti_slave_0_chipselect), \n\t\t.readdata   (i2c_sda_s1_translator_avalon_anti_slave_0_readdata),   \n\t\t.bidir_port (i2c_sda_external_connection_export)                    \n\t);\n\n\tAUDIO_IF audio (\n\t\t.avs_s1_address       (audio_avalon_slave_translator_avalon_anti_slave_0_address),   \n\t\t.avs_s1_read          (audio_avalon_slave_translator_avalon_anti_slave_0_read),      \n\t\t.avs_s1_readdata      (audio_avalon_slave_translator_avalon_anti_slave_0_readdata),  \n\t\t.avs_s1_write         (audio_avalon_slave_translator_avalon_anti_slave_0_write),     \n\t\t.avs_s1_writedata     (audio_avalon_slave_translator_avalon_anti_slave_0_writedata), \n\t\t.avs_s1_clk           (altpll_audio_outclk0_clk),                                    \n\t\t.avs_s1_reset         (rst_controller_003_reset_out_reset),                          \n\t\t.avs_s1_export_XCK    (audio_conduit_end_XCK),                                       \n\t\t.avs_s1_export_ADCDAT (audio_conduit_end_ADCDAT),                                    \n\t\t.avs_s1_export_ADCLRC (audio_conduit_end_ADCLRC),                                    \n\t\t.avs_s1_export_DACDAT (audio_conduit_end_DACDAT),                                    \n\t\t.avs_s1_export_DACLRC (audio_conduit_end_DACLRC),                                    \n\t\t.avs_s1_export_BCLK   (audio_conduit_end_BCLK)                                       \n\t);\n\n\taudio_nios_altpll_audio altpll_audio (\n\t\t.refclk   (clk_clk),                            \n\t\t.rst      (rst_controller_004_reset_out_reset), \n\t\t.outclk_0 (altpll_audio_outclk0_clk),           \n\t\t.locked   (altpll_audio_locked_export)          \n\t);\n\n\taudio_nios_pll pll (\n\t\t.refclk   (clk_clk),                            \n\t\t.rst      (rst_controller_004_reset_out_reset), \n\t\t.outclk_0 (pll_outclk0_clk),                    \n\t\t.outclk_1 (pll_sdam_clk),                       \n\t\t.outclk_2 (pll_outclk2_clk),                    \n\t\t.locked   (pll_locked_export)                   \n\t);\n\n\taudio_nios_onchip_memory2 onchip_memory2 (\n\t\t.clk        (pll_outclk0_clk),                                             \n\t\t.address    (onchip_memory2_s1_translator_avalon_anti_slave_0_address),    \n\t\t.clken      (onchip_memory2_s1_translator_avalon_anti_slave_0_clken),      \n\t\t.chipselect (onchip_memory2_s1_translator_avalon_anti_slave_0_chipselect), \n\t\t.write      (onchip_memory2_s1_translator_avalon_anti_slave_0_write),      \n\t\t.readdata   (onchip_memory2_s1_translator_avalon_anti_slave_0_readdata),   \n\t\t.writedata  (onchip_memory2_s1_translator_avalon_anti_slave_0_writedata),  \n\t\t.byteenable (onchip_memory2_s1_translator_avalon_anti_slave_0_byteenable), \n\t\t.reset      (rst_controller_001_reset_out_reset),                          \n\t\t.reset_req  (rst_controller_001_reset_out_reset_req)                       \n\t);\n\n\taudio_nios_timer timer (\n\t\t.clk        (pll_outclk0_clk),                                    \n\t\t.reset_n    (~rst_controller_001_reset_out_reset),                \n\t\t.address    (timer_s1_translator_avalon_anti_slave_0_address),    \n\t\t.writedata  (timer_s1_translator_avalon_anti_slave_0_writedata),  \n\t\t.readdata   (timer_s1_translator_avalon_anti_slave_0_readdata),   \n\t\t.chipselect (timer_s1_translator_avalon_anti_slave_0_chipselect), \n\t\t.write_n    (~timer_s1_translator_avalon_anti_slave_0_write),     \n\t\t.irq        (irq_mapper_receiver3_irq)                            \n\t);\n\n\taudio_nios_sysid_qsys sysid_qsys (\n\t\t.clock    (pll_outclk0_clk),                                                  \n\t\t.reset_n  (~rst_controller_001_reset_out_reset),                              \n\t\t.readdata (sysid_qsys_control_slave_translator_avalon_anti_slave_0_readdata), \n\t\t.address  (sysid_qsys_control_slave_translator_avalon_anti_slave_0_address)   \n\t);\n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (27),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (27),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (0),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (1),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (1),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) cpu_instruction_master_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                           \n\t\t.reset                    (rst_controller_002_reset_out_reset),                                        \n\t\t.uav_address              (cpu_instruction_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount           (cpu_instruction_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read                 (cpu_instruction_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write                (cpu_instruction_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest          (cpu_instruction_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid        (cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable           (cpu_instruction_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata             (cpu_instruction_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata            (cpu_instruction_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock                 (cpu_instruction_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess          (cpu_instruction_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address               (cpu_instruction_master_address),                                            \n\t\t.av_waitrequest           (cpu_instruction_master_waitrequest),                                        \n\t\t.av_read                  (cpu_instruction_master_read),                                               \n\t\t.av_readdata              (cpu_instruction_master_readdata),                                           \n\t\t.av_readdatavalid         (cpu_instruction_master_readdatavalid),                                      \n\t\t.av_burstcount            (1'b1),                                                                      \n\t\t.av_byteenable            (4'b1111),                                                                   \n\t\t.av_beginbursttransfer    (1'b0),                                                                      \n\t\t.av_begintransfer         (1'b0),                                                                      \n\t\t.av_chipselect            (1'b0),                                                                      \n\t\t.av_write                 (1'b0),                                                                      \n\t\t.av_writedata             (32'b00000000000000000000000000000000),                                      \n\t\t.av_lock                  (1'b0),                                                                      \n\t\t.av_debugaccess           (1'b0),                                                                      \n\t\t.uav_clken                (),                                                                          \n\t\t.av_clken                 (1'b1),                                                                      \n\t\t.uav_response             (2'b00),                                                                     \n\t\t.av_response              (),                                                                          \n\t\t.uav_writeresponserequest (),                                                                          \n\t\t.uav_writeresponsevalid   (1'b0),                                                                      \n\t\t.av_writeresponserequest  (1'b0),                                                                      \n\t\t.av_writeresponsevalid    ()                                                                           \n\t);\n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (27),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (27),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (1),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (1),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (0),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) cpu_data_master_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                    \n\t\t.reset                    (rst_controller_002_reset_out_reset),                                 \n\t\t.uav_address              (cpu_data_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount           (cpu_data_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read                 (cpu_data_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write                (cpu_data_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest          (cpu_data_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid        (cpu_data_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable           (cpu_data_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata             (cpu_data_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata            (cpu_data_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock                 (cpu_data_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess          (cpu_data_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address               (cpu_data_master_address),                                            \n\t\t.av_waitrequest           (cpu_data_master_waitrequest),                                        \n\t\t.av_byteenable            (cpu_data_master_byteenable),                                         \n\t\t.av_read                  (cpu_data_master_read),                                               \n\t\t.av_readdata              (cpu_data_master_readdata),                                           \n\t\t.av_readdatavalid         (cpu_data_master_readdatavalid),                                      \n\t\t.av_write                 (cpu_data_master_write),                                              \n\t\t.av_writedata             (cpu_data_master_writedata),                                          \n\t\t.av_debugaccess           (cpu_data_master_debugaccess),                                        \n\t\t.av_burstcount            (1'b1),                                                               \n\t\t.av_beginbursttransfer    (1'b0),                                                               \n\t\t.av_begintransfer         (1'b0),                                                               \n\t\t.av_chipselect            (1'b0),                                                               \n\t\t.av_lock                  (1'b0),                                                               \n\t\t.uav_clken                (),                                                                   \n\t\t.av_clken                 (1'b1),                                                               \n\t\t.uav_response             (2'b00),                                                              \n\t\t.av_response              (),                                                                   \n\t\t.uav_writeresponserequest (),                                                                   \n\t\t.uav_writeresponsevalid   (1'b0),                                                               \n\t\t.av_writeresponserequest  (1'b0),                                                               \n\t\t.av_writeresponsevalid    ()                                                                    \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (9),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) cpu_jtag_debug_module_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                                  \n\t\t.reset                    (rst_controller_002_reset_out_reset),                                               \n\t\t.uav_address              (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (cpu_jtag_debug_module_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (cpu_jtag_debug_module_translator_avalon_anti_slave_0_write),                       \n\t\t.av_read                  (cpu_jtag_debug_module_translator_avalon_anti_slave_0_read),                        \n\t\t.av_readdata              (cpu_jtag_debug_module_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (cpu_jtag_debug_module_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_byteenable            (cpu_jtag_debug_module_translator_avalon_anti_slave_0_byteenable),                  \n\t\t.av_waitrequest           (cpu_jtag_debug_module_translator_avalon_anti_slave_0_waitrequest),                 \n\t\t.av_debugaccess           (cpu_jtag_debug_module_translator_avalon_anti_slave_0_debugaccess),                 \n\t\t.av_begintransfer         (),                                                                                 \n\t\t.av_beginbursttransfer    (),                                                                                 \n\t\t.av_burstcount            (),                                                                                 \n\t\t.av_readdatavalid         (1'b0),                                                                             \n\t\t.av_writebyteenable       (),                                                                                 \n\t\t.av_lock                  (),                                                                                 \n\t\t.av_chipselect            (),                                                                                 \n\t\t.av_clken                 (),                                                                                 \n\t\t.uav_clken                (1'b0),                                                                             \n\t\t.av_outputenable          (),                                                                                 \n\t\t.uav_response             (),                                                                                 \n\t\t.av_response              (2'b00),                                                                            \n\t\t.uav_writeresponserequest (1'b0),                                                                             \n\t\t.uav_writeresponsevalid   (),                                                                                 \n\t\t.av_writeresponserequest  (),                                                                                 \n\t\t.av_writeresponsevalid    (1'b0)                                                                              \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (17),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) onchip_memory2_s1_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                              \n\t\t.reset                    (rst_controller_001_reset_out_reset),                                           \n\t\t.uav_address              (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (onchip_memory2_s1_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (onchip_memory2_s1_translator_avalon_anti_slave_0_write),                       \n\t\t.av_readdata              (onchip_memory2_s1_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (onchip_memory2_s1_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_byteenable            (onchip_memory2_s1_translator_avalon_anti_slave_0_byteenable),                  \n\t\t.av_chipselect            (onchip_memory2_s1_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_clken                 (onchip_memory2_s1_translator_avalon_anti_slave_0_clken),                       \n\t\t.av_read                  (),                                                                             \n\t\t.av_begintransfer         (),                                                                             \n\t\t.av_beginbursttransfer    (),                                                                             \n\t\t.av_burstcount            (),                                                                             \n\t\t.av_readdatavalid         (1'b0),                                                                         \n\t\t.av_waitrequest           (1'b0),                                                                         \n\t\t.av_writebyteenable       (),                                                                             \n\t\t.av_lock                  (),                                                                             \n\t\t.uav_clken                (1'b0),                                                                         \n\t\t.av_debugaccess           (),                                                                             \n\t\t.av_outputenable          (),                                                                             \n\t\t.uav_response             (),                                                                             \n\t\t.av_response              (2'b00),                                                                        \n\t\t.uav_writeresponserequest (1'b0),                                                                         \n\t\t.uav_writeresponsevalid   (),                                                                             \n\t\t.av_writeresponserequest  (),                                                                             \n\t\t.av_writeresponsevalid    (1'b0)                                                                          \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (9),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (1),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) cpu_peripheral_bridge_s0_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                                     \n\t\t.reset                    (rst_controller_001_reset_out_reset),                                                  \n\t\t.uav_address              (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_write),                       \n\t\t.av_read                  (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_read),                        \n\t\t.av_readdata              (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_burstcount            (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_burstcount),                  \n\t\t.av_byteenable            (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_byteenable),                  \n\t\t.av_readdatavalid         (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_readdatavalid),               \n\t\t.av_waitrequest           (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_waitrequest),                 \n\t\t.av_debugaccess           (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_debugaccess),                 \n\t\t.av_begintransfer         (),                                                                                    \n\t\t.av_beginbursttransfer    (),                                                                                    \n\t\t.av_writebyteenable       (),                                                                                    \n\t\t.av_lock                  (),                                                                                    \n\t\t.av_chipselect            (),                                                                                    \n\t\t.av_clken                 (),                                                                                    \n\t\t.uav_clken                (1'b0),                                                                                \n\t\t.av_outputenable          (),                                                                                    \n\t\t.uav_response             (),                                                                                    \n\t\t.av_response              (2'b00),                                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                                \n\t\t.uav_writeresponsevalid   (),                                                                                    \n\t\t.av_writeresponserequest  (),                                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                                 \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) jtag_uart_avalon_jtag_slave_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                                        \n\t\t.reset                    (rst_controller_001_reset_out_reset),                                                     \n\t\t.uav_address              (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_write),                       \n\t\t.av_read                  (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_read),                        \n\t\t.av_readdata              (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_waitrequest           (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_waitrequest),                 \n\t\t.av_chipselect            (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_begintransfer         (),                                                                                       \n\t\t.av_beginbursttransfer    (),                                                                                       \n\t\t.av_burstcount            (),                                                                                       \n\t\t.av_byteenable            (),                                                                                       \n\t\t.av_readdatavalid         (1'b0),                                                                                   \n\t\t.av_writebyteenable       (),                                                                                       \n\t\t.av_lock                  (),                                                                                       \n\t\t.av_clken                 (),                                                                                       \n\t\t.uav_clken                (1'b0),                                                                                   \n\t\t.av_debugaccess           (),                                                                                       \n\t\t.av_outputenable          (),                                                                                       \n\t\t.uav_response             (),                                                                                       \n\t\t.av_response              (2'b00),                                                                                  \n\t\t.uav_writeresponserequest (1'b0),                                                                                   \n\t\t.uav_writeresponsevalid   (),                                                                                       \n\t\t.av_writeresponserequest  (),                                                                                       \n\t\t.av_writeresponsevalid    (1'b0)                                                                                    \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (25),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (16),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (2),\n\t\t.UAV_BYTEENABLE_W               (2),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (2),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (1),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (2),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sdram_s1_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                     \n\t\t.reset                    (rst_controller_001_reset_out_reset),                                  \n\t\t.uav_address              (sdram_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (sdram_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (sdram_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (sdram_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (sdram_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (sdram_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (sdram_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (sdram_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (sdram_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (sdram_s1_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (sdram_s1_translator_avalon_anti_slave_0_write),                       \n\t\t.av_read                  (sdram_s1_translator_avalon_anti_slave_0_read),                        \n\t\t.av_readdata              (sdram_s1_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (sdram_s1_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_byteenable            (sdram_s1_translator_avalon_anti_slave_0_byteenable),                  \n\t\t.av_readdatavalid         (sdram_s1_translator_avalon_anti_slave_0_readdatavalid),               \n\t\t.av_waitrequest           (sdram_s1_translator_avalon_anti_slave_0_waitrequest),                 \n\t\t.av_chipselect            (sdram_s1_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_begintransfer         (),                                                                    \n\t\t.av_beginbursttransfer    (),                                                                    \n\t\t.av_burstcount            (),                                                                    \n\t\t.av_writebyteenable       (),                                                                    \n\t\t.av_lock                  (),                                                                    \n\t\t.av_clken                 (),                                                                    \n\t\t.uav_clken                (1'b0),                                                                \n\t\t.av_debugaccess           (),                                                                    \n\t\t.av_outputenable          (),                                                                    \n\t\t.uav_response             (),                                                                    \n\t\t.av_response              (2'b00),                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                \n\t\t.uav_writeresponsevalid   (),                                                                    \n\t\t.av_writeresponserequest  (),                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                 \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (3),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) audio_avalon_slave_translator (\n\t\t.clk                      (altpll_audio_outclk0_clk),                                                      \n\t\t.reset                    (rst_controller_003_reset_out_reset),                                            \n\t\t.uav_address              (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (audio_avalon_slave_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (audio_avalon_slave_translator_avalon_anti_slave_0_write),                       \n\t\t.av_read                  (audio_avalon_slave_translator_avalon_anti_slave_0_read),                        \n\t\t.av_readdata              (audio_avalon_slave_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (audio_avalon_slave_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_begintransfer         (),                                                                              \n\t\t.av_beginbursttransfer    (),                                                                              \n\t\t.av_burstcount            (),                                                                              \n\t\t.av_byteenable            (),                                                                              \n\t\t.av_readdatavalid         (1'b0),                                                                          \n\t\t.av_waitrequest           (1'b0),                                                                          \n\t\t.av_writebyteenable       (),                                                                              \n\t\t.av_lock                  (),                                                                              \n\t\t.av_chipselect            (),                                                                              \n\t\t.av_clken                 (),                                                                              \n\t\t.uav_clken                (1'b0),                                                                          \n\t\t.av_debugaccess           (),                                                                              \n\t\t.av_outputenable          (),                                                                              \n\t\t.uav_response             (),                                                                              \n\t\t.av_response              (2'b00),                                                                         \n\t\t.uav_writeresponserequest (1'b0),                                                                          \n\t\t.uav_writeresponsevalid   (),                                                                              \n\t\t.av_writeresponserequest  (),                                                                              \n\t\t.av_writeresponsevalid    (1'b0)                                                                           \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sysid_qsys_control_slave_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                                     \n\t\t.reset                    (rst_controller_001_reset_out_reset),                                                  \n\t\t.uav_address              (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (sysid_qsys_control_slave_translator_avalon_anti_slave_0_address),                     \n\t\t.av_readdata              (sysid_qsys_control_slave_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_write                 (),                                                                                    \n\t\t.av_read                  (),                                                                                    \n\t\t.av_writedata             (),                                                                                    \n\t\t.av_begintransfer         (),                                                                                    \n\t\t.av_beginbursttransfer    (),                                                                                    \n\t\t.av_burstcount            (),                                                                                    \n\t\t.av_byteenable            (),                                                                                    \n\t\t.av_readdatavalid         (1'b0),                                                                                \n\t\t.av_waitrequest           (1'b0),                                                                                \n\t\t.av_writebyteenable       (),                                                                                    \n\t\t.av_lock                  (),                                                                                    \n\t\t.av_chipselect            (),                                                                                    \n\t\t.av_clken                 (),                                                                                    \n\t\t.uav_clken                (1'b0),                                                                                \n\t\t.av_debugaccess           (),                                                                                    \n\t\t.av_outputenable          (),                                                                                    \n\t\t.uav_response             (),                                                                                    \n\t\t.av_response              (2'b00),                                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                                \n\t\t.uav_writeresponsevalid   (),                                                                                    \n\t\t.av_writeresponserequest  (),                                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                                 \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (3),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) timer_s1_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                     \n\t\t.reset                    (rst_controller_001_reset_out_reset),                                  \n\t\t.uav_address              (timer_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (timer_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (timer_s1_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (timer_s1_translator_avalon_anti_slave_0_write),                       \n\t\t.av_readdata              (timer_s1_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (timer_s1_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_chipselect            (timer_s1_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_read                  (),                                                                    \n\t\t.av_begintransfer         (),                                                                    \n\t\t.av_beginbursttransfer    (),                                                                    \n\t\t.av_burstcount            (),                                                                    \n\t\t.av_byteenable            (),                                                                    \n\t\t.av_readdatavalid         (1'b0),                                                                \n\t\t.av_waitrequest           (1'b0),                                                                \n\t\t.av_writebyteenable       (),                                                                    \n\t\t.av_lock                  (),                                                                    \n\t\t.av_clken                 (),                                                                    \n\t\t.uav_clken                (1'b0),                                                                \n\t\t.av_debugaccess           (),                                                                    \n\t\t.av_outputenable          (),                                                                    \n\t\t.uav_response             (),                                                                    \n\t\t.av_response              (2'b00),                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                \n\t\t.uav_writeresponsevalid   (),                                                                    \n\t\t.av_writeresponserequest  (),                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                 \n\t);\n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (9),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (9),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (1),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (1),\n\t\t.USE_READDATAVALID           (1),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (0),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) cpu_peripheral_bridge_m0_translator (\n\t\t.clk                      (pll_outclk2_clk),                                                             \n\t\t.reset                    (rst_controller_reset_out_reset),                                              \n\t\t.uav_address              (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount           (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read                 (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_read),          \n\t\t.uav_write                (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest          (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid        (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable           (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata             (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata            (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock                 (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess          (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address               (cpu_peripheral_bridge_m0_address),                                            \n\t\t.av_waitrequest           (cpu_peripheral_bridge_m0_waitrequest),                                        \n\t\t.av_burstcount            (cpu_peripheral_bridge_m0_burstcount),                                         \n\t\t.av_byteenable            (cpu_peripheral_bridge_m0_byteenable),                                         \n\t\t.av_read                  (cpu_peripheral_bridge_m0_read),                                               \n\t\t.av_readdata              (cpu_peripheral_bridge_m0_readdata),                                           \n\t\t.av_readdatavalid         (cpu_peripheral_bridge_m0_readdatavalid),                                      \n\t\t.av_write                 (cpu_peripheral_bridge_m0_write),                                              \n\t\t.av_writedata             (cpu_peripheral_bridge_m0_writedata),                                          \n\t\t.av_debugaccess           (cpu_peripheral_bridge_m0_debugaccess),                                        \n\t\t.av_beginbursttransfer    (1'b0),                                                                        \n\t\t.av_begintransfer         (1'b0),                                                                        \n\t\t.av_chipselect            (1'b0),                                                                        \n\t\t.av_lock                  (1'b0),                                                                        \n\t\t.uav_clken                (),                                                                            \n\t\t.av_clken                 (1'b1),                                                                        \n\t\t.uav_response             (2'b00),                                                                       \n\t\t.av_response              (),                                                                            \n\t\t.uav_writeresponserequest (),                                                                            \n\t\t.uav_writeresponsevalid   (1'b0),                                                                        \n\t\t.av_writeresponserequest  (1'b0),                                                                        \n\t\t.av_writeresponsevalid    ()                                                                             \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) key_s1_translator (\n\t\t.clk                      (pll_outclk2_clk),                                                   \n\t\t.reset                    (rst_controller_reset_out_reset),                                    \n\t\t.uav_address              (key_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (key_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (key_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (key_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (key_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (key_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (key_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (key_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (key_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (key_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (key_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (key_s1_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (key_s1_translator_avalon_anti_slave_0_write),                       \n\t\t.av_readdata              (key_s1_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (key_s1_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_chipselect            (key_s1_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_read                  (),                                                                  \n\t\t.av_begintransfer         (),                                                                  \n\t\t.av_beginbursttransfer    (),                                                                  \n\t\t.av_burstcount            (),                                                                  \n\t\t.av_byteenable            (),                                                                  \n\t\t.av_readdatavalid         (1'b0),                                                              \n\t\t.av_waitrequest           (1'b0),                                                              \n\t\t.av_writebyteenable       (),                                                                  \n\t\t.av_lock                  (),                                                                  \n\t\t.av_clken                 (),                                                                  \n\t\t.uav_clken                (1'b0),                                                              \n\t\t.av_debugaccess           (),                                                                  \n\t\t.av_outputenable          (),                                                                  \n\t\t.uav_response             (),                                                                  \n\t\t.av_response              (2'b00),                                                             \n\t\t.uav_writeresponserequest (1'b0),                                                              \n\t\t.uav_writeresponsevalid   (),                                                                  \n\t\t.av_writeresponserequest  (),                                                                  \n\t\t.av_writeresponsevalid    (1'b0)                                                               \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (3),\n\t\t.AV_DATA_W                      (8),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) seg7_avalon_slave_translator (\n\t\t.clk                      (pll_outclk2_clk),                                                              \n\t\t.reset                    (rst_controller_reset_out_reset),                                               \n\t\t.uav_address              (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (seg7_avalon_slave_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (seg7_avalon_slave_translator_avalon_anti_slave_0_write),                       \n\t\t.av_read                  (seg7_avalon_slave_translator_avalon_anti_slave_0_read),                        \n\t\t.av_readdata              (seg7_avalon_slave_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (seg7_avalon_slave_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_begintransfer         (),                                                                             \n\t\t.av_beginbursttransfer    (),                                                                             \n\t\t.av_burstcount            (),                                                                             \n\t\t.av_byteenable            (),                                                                             \n\t\t.av_readdatavalid         (1'b0),                                                                         \n\t\t.av_waitrequest           (1'b0),                                                                         \n\t\t.av_writebyteenable       (),                                                                             \n\t\t.av_lock                  (),                                                                             \n\t\t.av_chipselect            (),                                                                             \n\t\t.av_clken                 (),                                                                             \n\t\t.uav_clken                (1'b0),                                                                         \n\t\t.av_debugaccess           (),                                                                             \n\t\t.av_outputenable          (),                                                                             \n\t\t.uav_response             (),                                                                             \n\t\t.av_response              (2'b00),                                                                        \n\t\t.uav_writeresponserequest (1'b0),                                                                         \n\t\t.uav_writeresponsevalid   (),                                                                             \n\t\t.av_writeresponserequest  (),                                                                             \n\t\t.av_writeresponsevalid    (1'b0)                                                                          \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) pio_led_s1_translator (\n\t\t.clk                      (pll_outclk2_clk),                                                       \n\t\t.reset                    (rst_controller_reset_out_reset),                                        \n\t\t.uav_address              (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (pio_led_s1_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (pio_led_s1_translator_avalon_anti_slave_0_write),                       \n\t\t.av_readdata              (pio_led_s1_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (pio_led_s1_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_chipselect            (pio_led_s1_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_read                  (),                                                                      \n\t\t.av_begintransfer         (),                                                                      \n\t\t.av_beginbursttransfer    (),                                                                      \n\t\t.av_burstcount            (),                                                                      \n\t\t.av_byteenable            (),                                                                      \n\t\t.av_readdatavalid         (1'b0),                                                                  \n\t\t.av_waitrequest           (1'b0),                                                                  \n\t\t.av_writebyteenable       (),                                                                      \n\t\t.av_lock                  (),                                                                      \n\t\t.av_clken                 (),                                                                      \n\t\t.uav_clken                (1'b0),                                                                  \n\t\t.av_debugaccess           (),                                                                      \n\t\t.av_outputenable          (),                                                                      \n\t\t.uav_response             (),                                                                      \n\t\t.av_response              (2'b00),                                                                 \n\t\t.uav_writeresponserequest (1'b0),                                                                  \n\t\t.uav_writeresponsevalid   (),                                                                      \n\t\t.av_writeresponserequest  (),                                                                      \n\t\t.av_writeresponsevalid    (1'b0)                                                                   \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sw_s1_translator (\n\t\t.clk                      (pll_outclk2_clk),                                                  \n\t\t.reset                    (rst_controller_reset_out_reset),                                   \n\t\t.uav_address              (sw_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (sw_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (sw_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (sw_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (sw_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (sw_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (sw_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (sw_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (sw_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (sw_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (sw_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (sw_s1_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (sw_s1_translator_avalon_anti_slave_0_write),                       \n\t\t.av_readdata              (sw_s1_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (sw_s1_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_chipselect            (sw_s1_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_read                  (),                                                                 \n\t\t.av_begintransfer         (),                                                                 \n\t\t.av_beginbursttransfer    (),                                                                 \n\t\t.av_burstcount            (),                                                                 \n\t\t.av_byteenable            (),                                                                 \n\t\t.av_readdatavalid         (1'b0),                                                             \n\t\t.av_waitrequest           (1'b0),                                                             \n\t\t.av_writebyteenable       (),                                                                 \n\t\t.av_lock                  (),                                                                 \n\t\t.av_clken                 (),                                                                 \n\t\t.uav_clken                (1'b0),                                                             \n\t\t.av_debugaccess           (),                                                                 \n\t\t.av_outputenable          (),                                                                 \n\t\t.uav_response             (),                                                                 \n\t\t.av_response              (2'b00),                                                            \n\t\t.uav_writeresponserequest (1'b0),                                                             \n\t\t.uav_writeresponsevalid   (),                                                                 \n\t\t.av_writeresponserequest  (),                                                                 \n\t\t.av_writeresponsevalid    (1'b0)                                                              \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) i2c_scl_s1_translator (\n\t\t.clk                      (pll_outclk2_clk),                                                       \n\t\t.reset                    (rst_controller_reset_out_reset),                                        \n\t\t.uav_address              (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (i2c_scl_s1_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (i2c_scl_s1_translator_avalon_anti_slave_0_write),                       \n\t\t.av_readdata              (i2c_scl_s1_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (i2c_scl_s1_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_chipselect            (i2c_scl_s1_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_read                  (),                                                                      \n\t\t.av_begintransfer         (),                                                                      \n\t\t.av_beginbursttransfer    (),                                                                      \n\t\t.av_burstcount            (),                                                                      \n\t\t.av_byteenable            (),                                                                      \n\t\t.av_readdatavalid         (1'b0),                                                                  \n\t\t.av_waitrequest           (1'b0),                                                                  \n\t\t.av_writebyteenable       (),                                                                      \n\t\t.av_lock                  (),                                                                      \n\t\t.av_clken                 (),                                                                      \n\t\t.uav_clken                (1'b0),                                                                  \n\t\t.av_debugaccess           (),                                                                      \n\t\t.av_outputenable          (),                                                                      \n\t\t.uav_response             (),                                                                      \n\t\t.av_response              (2'b00),                                                                 \n\t\t.uav_writeresponserequest (1'b0),                                                                  \n\t\t.uav_writeresponsevalid   (),                                                                      \n\t\t.av_writeresponserequest  (),                                                                      \n\t\t.av_writeresponsevalid    (1'b0)                                                                   \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) i2c_sda_s1_translator (\n\t\t.clk                      (pll_outclk2_clk),                                                       \n\t\t.reset                    (rst_controller_reset_out_reset),                                        \n\t\t.uav_address              (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (i2c_sda_s1_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (i2c_sda_s1_translator_avalon_anti_slave_0_write),                       \n\t\t.av_readdata              (i2c_sda_s1_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (i2c_sda_s1_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_chipselect            (i2c_sda_s1_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_read                  (),                                                                      \n\t\t.av_begintransfer         (),                                                                      \n\t\t.av_beginbursttransfer    (),                                                                      \n\t\t.av_burstcount            (),                                                                      \n\t\t.av_byteenable            (),                                                                      \n\t\t.av_readdatavalid         (1'b0),                                                                  \n\t\t.av_waitrequest           (1'b0),                                                                  \n\t\t.av_writebyteenable       (),                                                                      \n\t\t.av_lock                  (),                                                                      \n\t\t.av_clken                 (),                                                                      \n\t\t.uav_clken                (1'b0),                                                                  \n\t\t.av_debugaccess           (),                                                                      \n\t\t.av_outputenable          (),                                                                      \n\t\t.uav_response             (),                                                                      \n\t\t.av_response              (2'b00),                                                                 \n\t\t.uav_writeresponserequest (1'b0),                                                                  \n\t\t.uav_writeresponsevalid   (),                                                                      \n\t\t.av_writeresponserequest  (),                                                                      \n\t\t.av_writeresponsevalid    (1'b0)                                                                   \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_BURST_TYPE_H          (79),\n\t\t.PKT_BURST_TYPE_L          (78),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_TRANS_EXCLUSIVE       (68),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_THREAD_ID_H           (90),\n\t\t.PKT_THREAD_ID_L           (90),\n\t\t.PKT_CACHE_H               (97),\n\t\t.PKT_CACHE_L               (94),\n\t\t.PKT_DATA_SIDEBAND_H       (81),\n\t\t.PKT_DATA_SIDEBAND_L       (81),\n\t\t.PKT_QOS_H                 (83),\n\t\t.PKT_QOS_L                 (83),\n\t\t.PKT_ADDR_SIDEBAND_H       (80),\n\t\t.PKT_ADDR_SIDEBAND_L       (80),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.ST_DATA_W                 (100),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (1),\n\t\t.BURSTWRAP_VALUE           (3),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) cpu_instruction_master_translator_avalon_universal_master_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                    \n\t\t.reset                   (rst_controller_002_reset_out_reset),                                                 \n\t\t.av_address              (cpu_instruction_master_translator_avalon_universal_master_0_address),                \n\t\t.av_write                (cpu_instruction_master_translator_avalon_universal_master_0_write),                  \n\t\t.av_read                 (cpu_instruction_master_translator_avalon_universal_master_0_read),                   \n\t\t.av_writedata            (cpu_instruction_master_translator_avalon_universal_master_0_writedata),              \n\t\t.av_readdata             (cpu_instruction_master_translator_avalon_universal_master_0_readdata),               \n\t\t.av_waitrequest          (cpu_instruction_master_translator_avalon_universal_master_0_waitrequest),            \n\t\t.av_readdatavalid        (cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid),          \n\t\t.av_byteenable           (cpu_instruction_master_translator_avalon_universal_master_0_byteenable),             \n\t\t.av_burstcount           (cpu_instruction_master_translator_avalon_universal_master_0_burstcount),             \n\t\t.av_debugaccess          (cpu_instruction_master_translator_avalon_universal_master_0_debugaccess),            \n\t\t.av_lock                 (cpu_instruction_master_translator_avalon_universal_master_0_lock),                   \n\t\t.cp_valid                (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.cp_data                 (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.cp_startofpacket        (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.cp_endofpacket          (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.cp_ready                (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.rp_valid                (limiter_rsp_src_valid),                                                              \n\t\t.rp_data                 (limiter_rsp_src_data),                                                               \n\t\t.rp_channel              (limiter_rsp_src_channel),                                                            \n\t\t.rp_startofpacket        (limiter_rsp_src_startofpacket),                                                      \n\t\t.rp_endofpacket          (limiter_rsp_src_endofpacket),                                                        \n\t\t.rp_ready                (limiter_rsp_src_ready),                                                              \n\t\t.av_response             (),                                                                                   \n\t\t.av_writeresponserequest (1'b0),                                                                               \n\t\t.av_writeresponsevalid   ()                                                                                    \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_BURST_TYPE_H          (79),\n\t\t.PKT_BURST_TYPE_L          (78),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_TRANS_EXCLUSIVE       (68),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_THREAD_ID_H           (90),\n\t\t.PKT_THREAD_ID_L           (90),\n\t\t.PKT_CACHE_H               (97),\n\t\t.PKT_CACHE_L               (94),\n\t\t.PKT_DATA_SIDEBAND_H       (81),\n\t\t.PKT_DATA_SIDEBAND_L       (81),\n\t\t.PKT_QOS_H                 (83),\n\t\t.PKT_QOS_L                 (83),\n\t\t.PKT_ADDR_SIDEBAND_H       (80),\n\t\t.PKT_ADDR_SIDEBAND_L       (80),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.ST_DATA_W                 (100),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (0),\n\t\t.BURSTWRAP_VALUE           (7),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) cpu_data_master_translator_avalon_universal_master_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                             \n\t\t.reset                   (rst_controller_002_reset_out_reset),                                          \n\t\t.av_address              (cpu_data_master_translator_avalon_universal_master_0_address),                \n\t\t.av_write                (cpu_data_master_translator_avalon_universal_master_0_write),                  \n\t\t.av_read                 (cpu_data_master_translator_avalon_universal_master_0_read),                   \n\t\t.av_writedata            (cpu_data_master_translator_avalon_universal_master_0_writedata),              \n\t\t.av_readdata             (cpu_data_master_translator_avalon_universal_master_0_readdata),               \n\t\t.av_waitrequest          (cpu_data_master_translator_avalon_universal_master_0_waitrequest),            \n\t\t.av_readdatavalid        (cpu_data_master_translator_avalon_universal_master_0_readdatavalid),          \n\t\t.av_byteenable           (cpu_data_master_translator_avalon_universal_master_0_byteenable),             \n\t\t.av_burstcount           (cpu_data_master_translator_avalon_universal_master_0_burstcount),             \n\t\t.av_debugaccess          (cpu_data_master_translator_avalon_universal_master_0_debugaccess),            \n\t\t.av_lock                 (cpu_data_master_translator_avalon_universal_master_0_lock),                   \n\t\t.cp_valid                (cpu_data_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.cp_data                 (cpu_data_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.cp_startofpacket        (cpu_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.cp_endofpacket          (cpu_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.cp_ready                (cpu_data_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.rp_valid                (limiter_001_rsp_src_valid),                                                   \n\t\t.rp_data                 (limiter_001_rsp_src_data),                                                    \n\t\t.rp_channel              (limiter_001_rsp_src_channel),                                                 \n\t\t.rp_startofpacket        (limiter_001_rsp_src_startofpacket),                                           \n\t\t.rp_endofpacket          (limiter_001_rsp_src_endofpacket),                                             \n\t\t.rp_ready                (limiter_001_rsp_src_ready),                                                   \n\t\t.av_response             (),                                                                            \n\t\t.av_writeresponserequest (1'b0),                                                                        \n\t\t.av_writeresponsevalid   ()                                                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.ST_DATA_W                 (100),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                            \n\t\t.reset                   (rst_controller_002_reset_out_reset),                                                         \n\t\t.m0_address              (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_src_ready),                                                                     \n\t\t.cp_valid                (cmd_xbar_mux_src_valid),                                                                     \n\t\t.cp_data                 (cmd_xbar_mux_src_data),                                                                      \n\t\t.cp_startofpacket        (cmd_xbar_mux_src_startofpacket),                                                             \n\t\t.cp_endofpacket          (cmd_xbar_mux_src_endofpacket),                                                               \n\t\t.cp_channel              (cmd_xbar_mux_src_channel),                                                                   \n\t\t.rf_sink_ready           (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                      \n\t\t.m0_writeresponserequest (),                                                                                           \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                        \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (101),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                            \n\t\t.reset             (rst_controller_002_reset_out_reset),                                                         \n\t\t.in_data           (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                      \n\t\t.csr_read          (1'b0),                                                                                       \n\t\t.csr_write         (1'b0),                                                                                       \n\t\t.csr_readdata      (),                                                                                           \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                       \n\t\t.almost_full_data  (),                                                                                           \n\t\t.almost_empty_data (),                                                                                           \n\t\t.in_empty          (1'b0),                                                                                       \n\t\t.out_empty         (),                                                                                           \n\t\t.in_error          (1'b0),                                                                                       \n\t\t.out_error         (),                                                                                           \n\t\t.in_channel        (1'b0),                                                                                       \n\t\t.out_channel       ()                                                                                            \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.ST_DATA_W                 (100),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) onchip_memory2_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                        \n\t\t.reset                   (rst_controller_001_reset_out_reset),                                                     \n\t\t.m0_address              (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_001_src_ready),                                                             \n\t\t.cp_valid                (cmd_xbar_mux_001_src_valid),                                                             \n\t\t.cp_data                 (cmd_xbar_mux_001_src_data),                                                              \n\t\t.cp_startofpacket        (cmd_xbar_mux_001_src_startofpacket),                                                     \n\t\t.cp_endofpacket          (cmd_xbar_mux_001_src_endofpacket),                                                       \n\t\t.cp_channel              (cmd_xbar_mux_001_src_channel),                                                           \n\t\t.rf_sink_ready           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                  \n\t\t.m0_writeresponserequest (),                                                                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                    \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (101),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                        \n\t\t.reset             (rst_controller_001_reset_out_reset),                                                     \n\t\t.in_data           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                  \n\t\t.csr_read          (1'b0),                                                                                   \n\t\t.csr_write         (1'b0),                                                                                   \n\t\t.csr_readdata      (),                                                                                       \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                   \n\t\t.almost_full_data  (),                                                                                       \n\t\t.almost_empty_data (),                                                                                       \n\t\t.in_empty          (1'b0),                                                                                   \n\t\t.out_empty         (),                                                                                       \n\t\t.in_error          (1'b0),                                                                                   \n\t\t.out_error         (),                                                                                       \n\t\t.in_channel        (1'b0),                                                                                   \n\t\t.out_channel       ()                                                                                        \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.ST_DATA_W                 (100),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                               \n\t\t.reset                   (rst_controller_001_reset_out_reset),                                                            \n\t\t.m0_address              (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_001_src2_ready),                                                                 \n\t\t.cp_valid                (cmd_xbar_demux_001_src2_valid),                                                                 \n\t\t.cp_data                 (cmd_xbar_demux_001_src2_data),                                                                  \n\t\t.cp_startofpacket        (cmd_xbar_demux_001_src2_startofpacket),                                                         \n\t\t.cp_endofpacket          (cmd_xbar_demux_001_src2_endofpacket),                                                           \n\t\t.cp_channel              (cmd_xbar_demux_001_src2_channel),                                                               \n\t\t.rf_sink_ready           (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                         \n\t\t.m0_writeresponserequest (),                                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (101),\n\t\t.FIFO_DEPTH          (97),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                               \n\t\t.reset             (rst_controller_001_reset_out_reset),                                                            \n\t\t.in_data           (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                         \n\t\t.csr_read          (1'b0),                                                                                          \n\t\t.csr_write         (1'b0),                                                                                          \n\t\t.csr_readdata      (),                                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                          \n\t\t.almost_full_data  (),                                                                                              \n\t\t.almost_empty_data (),                                                                                              \n\t\t.in_empty          (1'b0),                                                                                          \n\t\t.out_empty         (),                                                                                              \n\t\t.in_error          (1'b0),                                                                                          \n\t\t.out_error         (),                                                                                              \n\t\t.in_channel        (1'b0),                                                                                          \n\t\t.out_channel       ()                                                                                               \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.ST_DATA_W                 (100),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                                  \n\t\t.reset                   (rst_controller_001_reset_out_reset),                                                               \n\t\t.m0_address              (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_001_src3_ready),                                                                    \n\t\t.cp_valid                (cmd_xbar_demux_001_src3_valid),                                                                    \n\t\t.cp_data                 (cmd_xbar_demux_001_src3_data),                                                                     \n\t\t.cp_startofpacket        (cmd_xbar_demux_001_src3_startofpacket),                                                            \n\t\t.cp_endofpacket          (cmd_xbar_demux_001_src3_endofpacket),                                                              \n\t\t.cp_channel              (cmd_xbar_demux_001_src3_channel),                                                                  \n\t\t.rf_sink_ready           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                            \n\t\t.m0_writeresponserequest (),                                                                                                 \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                              \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (101),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                                  \n\t\t.reset             (rst_controller_001_reset_out_reset),                                                               \n\t\t.in_data           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                            \n\t\t.csr_read          (1'b0),                                                                                             \n\t\t.csr_write         (1'b0),                                                                                             \n\t\t.csr_readdata      (),                                                                                                 \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                             \n\t\t.almost_full_data  (),                                                                                                 \n\t\t.almost_empty_data (),                                                                                                 \n\t\t.in_empty          (1'b0),                                                                                             \n\t\t.out_empty         (),                                                                                                 \n\t\t.in_error          (1'b0),                                                                                             \n\t\t.out_error         (),                                                                                                 \n\t\t.in_channel        (1'b0),                                                                                             \n\t\t.out_channel       ()                                                                                                  \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (15),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (64),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (17),\n\t\t.PKT_BYTEEN_L              (16),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (18),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (68),\n\t\t.PKT_SRC_ID_L              (66),\n\t\t.PKT_DEST_ID_H             (71),\n\t\t.PKT_DEST_ID_L             (69),\n\t\t.PKT_BURSTWRAP_H           (56),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (75),\n\t\t.PKT_PROTECTION_L          (73),\n\t\t.PKT_RESPONSE_STATUS_H     (81),\n\t\t.PKT_RESPONSE_STATUS_L     (80),\n\t\t.PKT_BURST_SIZE_H          (59),\n\t\t.PKT_BURST_SIZE_L          (57),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.ST_DATA_W                 (82),\n\t\t.AVS_BURSTCOUNT_W          (2),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) sdram_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                               \n\t\t.reset                   (rst_controller_001_reset_out_reset),                                            \n\t\t.m0_address              (sdram_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (sdram_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sdram_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sdram_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sdram_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sdram_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (sdram_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sdram_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (sdram_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (sdram_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (sdram_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (sdram_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (sdram_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (sdram_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (burst_adapter_source0_ready),                                                   \n\t\t.cp_valid                (burst_adapter_source0_valid),                                                   \n\t\t.cp_data                 (burst_adapter_source0_data),                                                    \n\t\t.cp_startofpacket        (burst_adapter_source0_startofpacket),                                           \n\t\t.cp_endofpacket          (burst_adapter_source0_endofpacket),                                             \n\t\t.cp_channel              (burst_adapter_source0_channel),                                                 \n\t\t.rf_sink_ready           (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                         \n\t\t.m0_writeresponserequest (),                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (83),\n\t\t.FIFO_DEPTH          (8),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                               \n\t\t.reset             (rst_controller_001_reset_out_reset),                                            \n\t\t.in_data           (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                         \n\t\t.csr_read          (1'b0),                                                                          \n\t\t.csr_write         (1'b0),                                                                          \n\t\t.csr_readdata      (),                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                          \n\t\t.almost_full_data  (),                                                                              \n\t\t.almost_empty_data (),                                                                              \n\t\t.in_empty          (1'b0),                                                                          \n\t\t.out_empty         (),                                                                              \n\t\t.in_error          (1'b0),                                                                          \n\t\t.out_error         (),                                                                              \n\t\t.in_channel        (1'b0),                                                                          \n\t\t.out_channel       ()                                                                               \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (18),\n\t\t.FIFO_DEPTH          (8),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (3),\n\t\t.USE_MEMORY_BLOCKS   (1),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                         \n\t\t.reset             (rst_controller_001_reset_out_reset),                                      \n\t\t.in_data           (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                   \n\t\t.csr_read          (1'b0),                                                                    \n\t\t.csr_write         (1'b0),                                                                    \n\t\t.csr_readdata      (),                                                                        \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                    \n\t\t.almost_full_data  (),                                                                        \n\t\t.almost_empty_data (),                                                                        \n\t\t.in_startofpacket  (1'b0),                                                                    \n\t\t.in_endofpacket    (1'b0),                                                                    \n\t\t.out_startofpacket (),                                                                        \n\t\t.out_endofpacket   (),                                                                        \n\t\t.in_empty          (1'b0),                                                                    \n\t\t.out_empty         (),                                                                        \n\t\t.in_error          (1'b0),                                                                    \n\t\t.out_error         (),                                                                        \n\t\t.in_channel        (1'b0),                                                                    \n\t\t.out_channel       ()                                                                         \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.ST_DATA_W                 (100),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) audio_avalon_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (altpll_audio_outclk0_clk),                                                                \n\t\t.reset                   (rst_controller_003_reset_out_reset),                                                      \n\t\t.m0_address              (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (crosser_out_ready),                                                                       \n\t\t.cp_valid                (crosser_out_valid),                                                                       \n\t\t.cp_data                 (crosser_out_data),                                                                        \n\t\t.cp_startofpacket        (crosser_out_startofpacket),                                                               \n\t\t.cp_endofpacket          (crosser_out_endofpacket),                                                                 \n\t\t.cp_channel              (crosser_out_channel),                                                                     \n\t\t.rf_sink_ready           (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                   \n\t\t.m0_writeresponserequest (),                                                                                        \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                     \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (101),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (altpll_audio_outclk0_clk),                                                                \n\t\t.reset             (rst_controller_003_reset_out_reset),                                                      \n\t\t.in_data           (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                   \n\t\t.csr_read          (1'b0),                                                                                    \n\t\t.csr_write         (1'b0),                                                                                    \n\t\t.csr_readdata      (),                                                                                        \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                    \n\t\t.almost_full_data  (),                                                                                        \n\t\t.almost_empty_data (),                                                                                        \n\t\t.in_empty          (1'b0),                                                                                    \n\t\t.out_empty         (),                                                                                        \n\t\t.in_error          (1'b0),                                                                                    \n\t\t.out_error         (),                                                                                        \n\t\t.in_channel        (1'b0),                                                                                    \n\t\t.out_channel       ()                                                                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (altpll_audio_outclk0_clk),                                                          \n\t\t.reset             (rst_controller_003_reset_out_reset),                                                \n\t\t.in_data           (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                             \n\t\t.csr_read          (1'b0),                                                                              \n\t\t.csr_write         (1'b0),                                                                              \n\t\t.csr_readdata      (),                                                                                  \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                              \n\t\t.almost_full_data  (),                                                                                  \n\t\t.almost_empty_data (),                                                                                  \n\t\t.in_startofpacket  (1'b0),                                                                              \n\t\t.in_endofpacket    (1'b0),                                                                              \n\t\t.out_startofpacket (),                                                                                  \n\t\t.out_endofpacket   (),                                                                                  \n\t\t.in_empty          (1'b0),                                                                              \n\t\t.out_empty         (),                                                                                  \n\t\t.in_error          (1'b0),                                                                              \n\t\t.out_error         (),                                                                                  \n\t\t.in_channel        (1'b0),                                                                              \n\t\t.out_channel       ()                                                                                   \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.ST_DATA_W                 (100),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                               \n\t\t.reset                   (rst_controller_001_reset_out_reset),                                                            \n\t\t.m0_address              (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_001_src6_ready),                                                                 \n\t\t.cp_valid                (cmd_xbar_demux_001_src6_valid),                                                                 \n\t\t.cp_data                 (cmd_xbar_demux_001_src6_data),                                                                  \n\t\t.cp_startofpacket        (cmd_xbar_demux_001_src6_startofpacket),                                                         \n\t\t.cp_endofpacket          (cmd_xbar_demux_001_src6_endofpacket),                                                           \n\t\t.cp_channel              (cmd_xbar_demux_001_src6_channel),                                                               \n\t\t.rf_sink_ready           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                         \n\t\t.m0_writeresponserequest (),                                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (101),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                               \n\t\t.reset             (rst_controller_001_reset_out_reset),                                                            \n\t\t.in_data           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                         \n\t\t.csr_read          (1'b0),                                                                                          \n\t\t.csr_write         (1'b0),                                                                                          \n\t\t.csr_readdata      (),                                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                          \n\t\t.almost_full_data  (),                                                                                              \n\t\t.almost_empty_data (),                                                                                              \n\t\t.in_empty          (1'b0),                                                                                          \n\t\t.out_empty         (),                                                                                              \n\t\t.in_error          (1'b0),                                                                                          \n\t\t.out_error         (),                                                                                              \n\t\t.in_channel        (1'b0),                                                                                          \n\t\t.out_channel       ()                                                                                               \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.ST_DATA_W                 (100),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) timer_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                               \n\t\t.reset                   (rst_controller_001_reset_out_reset),                                            \n\t\t.m0_address              (timer_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (timer_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (timer_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (timer_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (timer_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_001_src7_ready),                                                 \n\t\t.cp_valid                (cmd_xbar_demux_001_src7_valid),                                                 \n\t\t.cp_data                 (cmd_xbar_demux_001_src7_data),                                                  \n\t\t.cp_startofpacket        (cmd_xbar_demux_001_src7_startofpacket),                                         \n\t\t.cp_endofpacket          (cmd_xbar_demux_001_src7_endofpacket),                                           \n\t\t.cp_channel              (cmd_xbar_demux_001_src7_channel),                                               \n\t\t.rf_sink_ready           (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                         \n\t\t.m0_writeresponserequest (),                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (101),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                               \n\t\t.reset             (rst_controller_001_reset_out_reset),                                            \n\t\t.in_data           (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                         \n\t\t.csr_read          (1'b0),                                                                          \n\t\t.csr_write         (1'b0),                                                                          \n\t\t.csr_readdata      (),                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                          \n\t\t.almost_full_data  (),                                                                              \n\t\t.almost_empty_data (),                                                                              \n\t\t.in_empty          (1'b0),                                                                          \n\t\t.out_empty         (),                                                                              \n\t\t.in_error          (1'b0),                                                                          \n\t\t.out_error         (),                                                                              \n\t\t.in_channel        (1'b0),                                                                          \n\t\t.out_channel       ()                                                                               \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.PKT_BURST_TYPE_H          (59),\n\t\t.PKT_BURST_TYPE_L          (58),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_TRANS_EXCLUSIVE       (50),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_THREAD_ID_H           (70),\n\t\t.PKT_THREAD_ID_L           (70),\n\t\t.PKT_CACHE_H               (77),\n\t\t.PKT_CACHE_L               (74),\n\t\t.PKT_DATA_SIDEBAND_H       (61),\n\t\t.PKT_DATA_SIDEBAND_L       (61),\n\t\t.PKT_QOS_H                 (63),\n\t\t.PKT_QOS_L                 (63),\n\t\t.PKT_ADDR_SIDEBAND_H       (60),\n\t\t.PKT_ADDR_SIDEBAND_L       (60),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.ST_DATA_W                 (80),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (0),\n\t\t.BURSTWRAP_VALUE           (1),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent (\n\t\t.clk                     (pll_outclk2_clk),                                                                      \n\t\t.reset                   (rst_controller_reset_out_reset),                                                       \n\t\t.av_address              (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_address),                \n\t\t.av_write                (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_write),                  \n\t\t.av_read                 (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_read),                   \n\t\t.av_writedata            (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_writedata),              \n\t\t.av_readdata             (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_readdata),               \n\t\t.av_waitrequest          (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_waitrequest),            \n\t\t.av_readdatavalid        (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_readdatavalid),          \n\t\t.av_byteenable           (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_byteenable),             \n\t\t.av_burstcount           (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_burstcount),             \n\t\t.av_debugaccess          (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_debugaccess),            \n\t\t.av_lock                 (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_lock),                   \n\t\t.cp_valid                (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.cp_data                 (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.cp_startofpacket        (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.cp_endofpacket          (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.cp_ready                (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.rp_valid                (limiter_002_rsp_src_valid),                                                            \n\t\t.rp_data                 (limiter_002_rsp_src_data),                                                             \n\t\t.rp_channel              (limiter_002_rsp_src_channel),                                                          \n\t\t.rp_startofpacket        (limiter_002_rsp_src_startofpacket),                                                    \n\t\t.rp_endofpacket          (limiter_002_rsp_src_endofpacket),                                                      \n\t\t.rp_ready                (limiter_002_rsp_src_ready),                                                            \n\t\t.av_response             (),                                                                                     \n\t\t.av_writeresponserequest (1'b0),                                                                                 \n\t\t.av_writeresponsevalid   ()                                                                                      \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (80),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) key_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk2_clk),                                                             \n\t\t.reset                   (rst_controller_reset_out_reset),                                              \n\t\t.m0_address              (key_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (key_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (key_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (key_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (key_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (key_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (key_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (key_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (key_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (key_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (key_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (key_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (key_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (key_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (key_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (key_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_002_src0_ready),                                               \n\t\t.cp_valid                (cmd_xbar_demux_002_src0_valid),                                               \n\t\t.cp_data                 (cmd_xbar_demux_002_src0_data),                                                \n\t\t.cp_startofpacket        (cmd_xbar_demux_002_src0_startofpacket),                                       \n\t\t.cp_endofpacket          (cmd_xbar_demux_002_src0_endofpacket),                                         \n\t\t.cp_channel              (cmd_xbar_demux_002_src0_channel),                                             \n\t\t.rf_sink_ready           (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (key_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (key_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (key_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (key_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (key_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                       \n\t\t.m0_writeresponserequest (),                                                                            \n\t\t.m0_writeresponsevalid   (1'b0)                                                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (81),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk2_clk),                                                             \n\t\t.reset             (rst_controller_reset_out_reset),                                              \n\t\t.in_data           (key_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (key_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (key_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (key_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (key_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                       \n\t\t.csr_read          (1'b0),                                                                        \n\t\t.csr_write         (1'b0),                                                                        \n\t\t.csr_readdata      (),                                                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                        \n\t\t.almost_full_data  (),                                                                            \n\t\t.almost_empty_data (),                                                                            \n\t\t.in_empty          (1'b0),                                                                        \n\t\t.out_empty         (),                                                                            \n\t\t.in_error          (1'b0),                                                                        \n\t\t.out_error         (),                                                                            \n\t\t.in_channel        (1'b0),                                                                        \n\t\t.out_channel       ()                                                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (80),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) seg7_avalon_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk2_clk),                                                                        \n\t\t.reset                   (rst_controller_reset_out_reset),                                                         \n\t\t.m0_address              (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_002_src1_ready),                                                          \n\t\t.cp_valid                (cmd_xbar_demux_002_src1_valid),                                                          \n\t\t.cp_data                 (cmd_xbar_demux_002_src1_data),                                                           \n\t\t.cp_startofpacket        (cmd_xbar_demux_002_src1_startofpacket),                                                  \n\t\t.cp_endofpacket          (cmd_xbar_demux_002_src1_endofpacket),                                                    \n\t\t.cp_channel              (cmd_xbar_demux_002_src1_channel),                                                        \n\t\t.rf_sink_ready           (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                  \n\t\t.m0_writeresponserequest (),                                                                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                    \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (81),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk2_clk),                                                                        \n\t\t.reset             (rst_controller_reset_out_reset),                                                         \n\t\t.in_data           (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                  \n\t\t.csr_read          (1'b0),                                                                                   \n\t\t.csr_write         (1'b0),                                                                                   \n\t\t.csr_readdata      (),                                                                                       \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                   \n\t\t.almost_full_data  (),                                                                                       \n\t\t.almost_empty_data (),                                                                                       \n\t\t.in_empty          (1'b0),                                                                                   \n\t\t.out_empty         (),                                                                                       \n\t\t.in_error          (1'b0),                                                                                   \n\t\t.out_error         (),                                                                                       \n\t\t.in_channel        (1'b0),                                                                                   \n\t\t.out_channel       ()                                                                                        \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (80),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) pio_led_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk2_clk),                                                                 \n\t\t.reset                   (rst_controller_reset_out_reset),                                                  \n\t\t.m0_address              (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_002_src2_ready),                                                   \n\t\t.cp_valid                (cmd_xbar_demux_002_src2_valid),                                                   \n\t\t.cp_data                 (cmd_xbar_demux_002_src2_data),                                                    \n\t\t.cp_startofpacket        (cmd_xbar_demux_002_src2_startofpacket),                                           \n\t\t.cp_endofpacket          (cmd_xbar_demux_002_src2_endofpacket),                                             \n\t\t.cp_channel              (cmd_xbar_demux_002_src2_channel),                                                 \n\t\t.rf_sink_ready           (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                           \n\t\t.m0_writeresponserequest (),                                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (81),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk2_clk),                                                                 \n\t\t.reset             (rst_controller_reset_out_reset),                                                  \n\t\t.in_data           (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                           \n\t\t.csr_read          (1'b0),                                                                            \n\t\t.csr_write         (1'b0),                                                                            \n\t\t.csr_readdata      (),                                                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                            \n\t\t.almost_full_data  (),                                                                                \n\t\t.almost_empty_data (),                                                                                \n\t\t.in_empty          (1'b0),                                                                            \n\t\t.out_empty         (),                                                                                \n\t\t.in_error          (1'b0),                                                                            \n\t\t.out_error         (),                                                                                \n\t\t.in_channel        (1'b0),                                                                            \n\t\t.out_channel       ()                                                                                 \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (80),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) sw_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk2_clk),                                                            \n\t\t.reset                   (rst_controller_reset_out_reset),                                             \n\t\t.m0_address              (sw_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (sw_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sw_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sw_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sw_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (sw_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sw_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sw_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (sw_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sw_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (sw_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (sw_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (sw_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (sw_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (sw_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (sw_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_002_src3_ready),                                              \n\t\t.cp_valid                (cmd_xbar_demux_002_src3_valid),                                              \n\t\t.cp_data                 (cmd_xbar_demux_002_src3_data),                                               \n\t\t.cp_startofpacket        (cmd_xbar_demux_002_src3_startofpacket),                                      \n\t\t.cp_endofpacket          (cmd_xbar_demux_002_src3_endofpacket),                                        \n\t\t.cp_channel              (cmd_xbar_demux_002_src3_channel),                                            \n\t\t.rf_sink_ready           (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                      \n\t\t.m0_writeresponserequest (),                                                                           \n\t\t.m0_writeresponsevalid   (1'b0)                                                                        \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (81),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk2_clk),                                                            \n\t\t.reset             (rst_controller_reset_out_reset),                                             \n\t\t.in_data           (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                      \n\t\t.csr_read          (1'b0),                                                                       \n\t\t.csr_write         (1'b0),                                                                       \n\t\t.csr_readdata      (),                                                                           \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                       \n\t\t.almost_full_data  (),                                                                           \n\t\t.almost_empty_data (),                                                                           \n\t\t.in_empty          (1'b0),                                                                       \n\t\t.out_empty         (),                                                                           \n\t\t.in_error          (1'b0),                                                                       \n\t\t.out_error         (),                                                                           \n\t\t.in_channel        (1'b0),                                                                       \n\t\t.out_channel       ()                                                                            \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (80),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) i2c_scl_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk2_clk),                                                                 \n\t\t.reset                   (rst_controller_reset_out_reset),                                                  \n\t\t.m0_address              (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_002_src4_ready),                                                   \n\t\t.cp_valid                (cmd_xbar_demux_002_src4_valid),                                                   \n\t\t.cp_data                 (cmd_xbar_demux_002_src4_data),                                                    \n\t\t.cp_startofpacket        (cmd_xbar_demux_002_src4_startofpacket),                                           \n\t\t.cp_endofpacket          (cmd_xbar_demux_002_src4_endofpacket),                                             \n\t\t.cp_channel              (cmd_xbar_demux_002_src4_channel),                                                 \n\t\t.rf_sink_ready           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                           \n\t\t.m0_writeresponserequest (),                                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (81),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk2_clk),                                                                 \n\t\t.reset             (rst_controller_reset_out_reset),                                                  \n\t\t.in_data           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                           \n\t\t.csr_read          (1'b0),                                                                            \n\t\t.csr_write         (1'b0),                                                                            \n\t\t.csr_readdata      (),                                                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                            \n\t\t.almost_full_data  (),                                                                                \n\t\t.almost_empty_data (),                                                                                \n\t\t.in_empty          (1'b0),                                                                            \n\t\t.out_empty         (),                                                                                \n\t\t.in_error          (1'b0),                                                                            \n\t\t.out_error         (),                                                                                \n\t\t.in_channel        (1'b0),                                                                            \n\t\t.out_channel       ()                                                                                 \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (80),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) i2c_sda_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk2_clk),                                                                 \n\t\t.reset                   (rst_controller_reset_out_reset),                                                  \n\t\t.m0_address              (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_002_src5_ready),                                                   \n\t\t.cp_valid                (cmd_xbar_demux_002_src5_valid),                                                   \n\t\t.cp_data                 (cmd_xbar_demux_002_src5_data),                                                    \n\t\t.cp_startofpacket        (cmd_xbar_demux_002_src5_startofpacket),                                           \n\t\t.cp_endofpacket          (cmd_xbar_demux_002_src5_endofpacket),                                             \n\t\t.cp_channel              (cmd_xbar_demux_002_src5_channel),                                                 \n\t\t.rf_sink_ready           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                           \n\t\t.m0_writeresponserequest (),                                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (81),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk2_clk),                                                                 \n\t\t.reset             (rst_controller_reset_out_reset),                                                  \n\t\t.in_data           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                           \n\t\t.csr_read          (1'b0),                                                                            \n\t\t.csr_write         (1'b0),                                                                            \n\t\t.csr_readdata      (),                                                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                            \n\t\t.almost_full_data  (),                                                                                \n\t\t.almost_empty_data (),                                                                                \n\t\t.in_empty          (1'b0),                                                                            \n\t\t.out_empty         (),                                                                                \n\t\t.in_error          (1'b0),                                                                            \n\t\t.out_error         (),                                                                                \n\t\t.in_channel        (1'b0),                                                                            \n\t\t.out_channel       ()                                                                                 \n\t);\n\n\taudio_nios_addr_router addr_router (\n\t\t.sink_ready         (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.sink_valid         (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.sink_data          (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.sink_startofpacket (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                    \n\t\t.reset              (rst_controller_002_reset_out_reset),                                                 \n\t\t.src_ready          (addr_router_src_ready),                                                              \n\t\t.src_valid          (addr_router_src_valid),                                                              \n\t\t.src_data           (addr_router_src_data),                                                               \n\t\t.src_channel        (addr_router_src_channel),                                                            \n\t\t.src_startofpacket  (addr_router_src_startofpacket),                                                      \n\t\t.src_endofpacket    (addr_router_src_endofpacket)                                                         \n\t);\n\n\taudio_nios_addr_router_001 addr_router_001 (\n\t\t.sink_ready         (cpu_data_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.sink_valid         (cpu_data_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.sink_data          (cpu_data_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.sink_startofpacket (cpu_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (cpu_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                             \n\t\t.reset              (rst_controller_002_reset_out_reset),                                          \n\t\t.src_ready          (addr_router_001_src_ready),                                                   \n\t\t.src_valid          (addr_router_001_src_valid),                                                   \n\t\t.src_data           (addr_router_001_src_data),                                                    \n\t\t.src_channel        (addr_router_001_src_channel),                                                 \n\t\t.src_startofpacket  (addr_router_001_src_startofpacket),                                           \n\t\t.src_endofpacket    (addr_router_001_src_endofpacket)                                              \n\t);\n\n\taudio_nios_id_router id_router (\n\t\t.sink_ready         (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                  \n\t\t.reset              (rst_controller_002_reset_out_reset),                                               \n\t\t.src_ready          (id_router_src_ready),                                                              \n\t\t.src_valid          (id_router_src_valid),                                                              \n\t\t.src_data           (id_router_src_data),                                                               \n\t\t.src_channel        (id_router_src_channel),                                                            \n\t\t.src_startofpacket  (id_router_src_startofpacket),                                                      \n\t\t.src_endofpacket    (id_router_src_endofpacket)                                                         \n\t);\n\n\taudio_nios_id_router id_router_001 (\n\t\t.sink_ready         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                              \n\t\t.reset              (rst_controller_001_reset_out_reset),                                           \n\t\t.src_ready          (id_router_001_src_ready),                                                      \n\t\t.src_valid          (id_router_001_src_valid),                                                      \n\t\t.src_data           (id_router_001_src_data),                                                       \n\t\t.src_channel        (id_router_001_src_channel),                                                    \n\t\t.src_startofpacket  (id_router_001_src_startofpacket),                                              \n\t\t.src_endofpacket    (id_router_001_src_endofpacket)                                                 \n\t);\n\n\taudio_nios_id_router_002 id_router_002 (\n\t\t.sink_ready         (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                     \n\t\t.reset              (rst_controller_001_reset_out_reset),                                                  \n\t\t.src_ready          (id_router_002_src_ready),                                                             \n\t\t.src_valid          (id_router_002_src_valid),                                                             \n\t\t.src_data           (id_router_002_src_data),                                                              \n\t\t.src_channel        (id_router_002_src_channel),                                                           \n\t\t.src_startofpacket  (id_router_002_src_startofpacket),                                                     \n\t\t.src_endofpacket    (id_router_002_src_endofpacket)                                                        \n\t);\n\n\taudio_nios_id_router_002 id_router_003 (\n\t\t.sink_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                        \n\t\t.reset              (rst_controller_001_reset_out_reset),                                                     \n\t\t.src_ready          (id_router_003_src_ready),                                                                \n\t\t.src_valid          (id_router_003_src_valid),                                                                \n\t\t.src_data           (id_router_003_src_data),                                                                 \n\t\t.src_channel        (id_router_003_src_channel),                                                              \n\t\t.src_startofpacket  (id_router_003_src_startofpacket),                                                        \n\t\t.src_endofpacket    (id_router_003_src_endofpacket)                                                           \n\t);\n\n\taudio_nios_id_router_004 id_router_004 (\n\t\t.sink_ready         (sdram_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (sdram_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (sdram_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (sdram_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (sdram_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                     \n\t\t.reset              (rst_controller_001_reset_out_reset),                                  \n\t\t.src_ready          (id_router_004_src_ready),                                             \n\t\t.src_valid          (id_router_004_src_valid),                                             \n\t\t.src_data           (id_router_004_src_data),                                              \n\t\t.src_channel        (id_router_004_src_channel),                                           \n\t\t.src_startofpacket  (id_router_004_src_startofpacket),                                     \n\t\t.src_endofpacket    (id_router_004_src_endofpacket)                                        \n\t);\n\n\taudio_nios_id_router_002 id_router_005 (\n\t\t.sink_ready         (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (altpll_audio_outclk0_clk),                                                      \n\t\t.reset              (rst_controller_003_reset_out_reset),                                            \n\t\t.src_ready          (id_router_005_src_ready),                                                       \n\t\t.src_valid          (id_router_005_src_valid),                                                       \n\t\t.src_data           (id_router_005_src_data),                                                        \n\t\t.src_channel        (id_router_005_src_channel),                                                     \n\t\t.src_startofpacket  (id_router_005_src_startofpacket),                                               \n\t\t.src_endofpacket    (id_router_005_src_endofpacket)                                                  \n\t);\n\n\taudio_nios_id_router_002 id_router_006 (\n\t\t.sink_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                     \n\t\t.reset              (rst_controller_001_reset_out_reset),                                                  \n\t\t.src_ready          (id_router_006_src_ready),                                                             \n\t\t.src_valid          (id_router_006_src_valid),                                                             \n\t\t.src_data           (id_router_006_src_data),                                                              \n\t\t.src_channel        (id_router_006_src_channel),                                                           \n\t\t.src_startofpacket  (id_router_006_src_startofpacket),                                                     \n\t\t.src_endofpacket    (id_router_006_src_endofpacket)                                                        \n\t);\n\n\taudio_nios_id_router_002 id_router_007 (\n\t\t.sink_ready         (timer_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (timer_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (timer_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                     \n\t\t.reset              (rst_controller_001_reset_out_reset),                                  \n\t\t.src_ready          (id_router_007_src_ready),                                             \n\t\t.src_valid          (id_router_007_src_valid),                                             \n\t\t.src_data           (id_router_007_src_data),                                              \n\t\t.src_channel        (id_router_007_src_channel),                                           \n\t\t.src_startofpacket  (id_router_007_src_startofpacket),                                     \n\t\t.src_endofpacket    (id_router_007_src_endofpacket)                                        \n\t);\n\n\taudio_nios_addr_router_002 addr_router_002 (\n\t\t.sink_ready         (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.sink_valid         (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.sink_data          (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.sink_startofpacket (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.clk                (pll_outclk2_clk),                                                                      \n\t\t.reset              (rst_controller_reset_out_reset),                                                       \n\t\t.src_ready          (addr_router_002_src_ready),                                                            \n\t\t.src_valid          (addr_router_002_src_valid),                                                            \n\t\t.src_data           (addr_router_002_src_data),                                                             \n\t\t.src_channel        (addr_router_002_src_channel),                                                          \n\t\t.src_startofpacket  (addr_router_002_src_startofpacket),                                                    \n\t\t.src_endofpacket    (addr_router_002_src_endofpacket)                                                       \n\t);\n\n\taudio_nios_id_router_008 id_router_008 (\n\t\t.sink_ready         (key_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (key_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (key_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (key_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (key_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk2_clk),                                                   \n\t\t.reset              (rst_controller_reset_out_reset),                                    \n\t\t.src_ready          (id_router_008_src_ready),                                           \n\t\t.src_valid          (id_router_008_src_valid),                                           \n\t\t.src_data           (id_router_008_src_data),                                            \n\t\t.src_channel        (id_router_008_src_channel),                                         \n\t\t.src_startofpacket  (id_router_008_src_startofpacket),                                   \n\t\t.src_endofpacket    (id_router_008_src_endofpacket)                                      \n\t);\n\n\taudio_nios_id_router_008 id_router_009 (\n\t\t.sink_ready         (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk2_clk),                                                              \n\t\t.reset              (rst_controller_reset_out_reset),                                               \n\t\t.src_ready          (id_router_009_src_ready),                                                      \n\t\t.src_valid          (id_router_009_src_valid),                                                      \n\t\t.src_data           (id_router_009_src_data),                                                       \n\t\t.src_channel        (id_router_009_src_channel),                                                    \n\t\t.src_startofpacket  (id_router_009_src_startofpacket),                                              \n\t\t.src_endofpacket    (id_router_009_src_endofpacket)                                                 \n\t);\n\n\taudio_nios_id_router_008 id_router_010 (\n\t\t.sink_ready         (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk2_clk),                                                       \n\t\t.reset              (rst_controller_reset_out_reset),                                        \n\t\t.src_ready          (id_router_010_src_ready),                                               \n\t\t.src_valid          (id_router_010_src_valid),                                               \n\t\t.src_data           (id_router_010_src_data),                                                \n\t\t.src_channel        (id_router_010_src_channel),                                             \n\t\t.src_startofpacket  (id_router_010_src_startofpacket),                                       \n\t\t.src_endofpacket    (id_router_010_src_endofpacket)                                          \n\t);\n\n\taudio_nios_id_router_008 id_router_011 (\n\t\t.sink_ready         (sw_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (sw_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (sw_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (sw_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (sw_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk2_clk),                                                  \n\t\t.reset              (rst_controller_reset_out_reset),                                   \n\t\t.src_ready          (id_router_011_src_ready),                                          \n\t\t.src_valid          (id_router_011_src_valid),                                          \n\t\t.src_data           (id_router_011_src_data),                                           \n\t\t.src_channel        (id_router_011_src_channel),                                        \n\t\t.src_startofpacket  (id_router_011_src_startofpacket),                                  \n\t\t.src_endofpacket    (id_router_011_src_endofpacket)                                     \n\t);\n\n\taudio_nios_id_router_008 id_router_012 (\n\t\t.sink_ready         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk2_clk),                                                       \n\t\t.reset              (rst_controller_reset_out_reset),                                        \n\t\t.src_ready          (id_router_012_src_ready),                                               \n\t\t.src_valid          (id_router_012_src_valid),                                               \n\t\t.src_data           (id_router_012_src_data),                                                \n\t\t.src_channel        (id_router_012_src_channel),                                             \n\t\t.src_startofpacket  (id_router_012_src_startofpacket),                                       \n\t\t.src_endofpacket    (id_router_012_src_endofpacket)                                          \n\t);\n\n\taudio_nios_id_router_008 id_router_013 (\n\t\t.sink_ready         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk2_clk),                                                       \n\t\t.reset              (rst_controller_reset_out_reset),                                        \n\t\t.src_ready          (id_router_013_src_ready),                                               \n\t\t.src_valid          (id_router_013_src_valid),                                               \n\t\t.src_data           (id_router_013_src_data),                                                \n\t\t.src_channel        (id_router_013_src_channel),                                             \n\t\t.src_startofpacket  (id_router_013_src_startofpacket),                                       \n\t\t.src_endofpacket    (id_router_013_src_endofpacket)                                          \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.MAX_OUTSTANDING_RESPONSES (1),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (100),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.VALID_WIDTH               (8),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32)\n\t) limiter (\n\t\t.clk                    (pll_outclk0_clk),                    \n\t\t.reset                  (rst_controller_002_reset_out_reset), \n\t\t.cmd_sink_ready         (addr_router_src_ready),              \n\t\t.cmd_sink_valid         (addr_router_src_valid),              \n\t\t.cmd_sink_data          (addr_router_src_data),               \n\t\t.cmd_sink_channel       (addr_router_src_channel),            \n\t\t.cmd_sink_startofpacket (addr_router_src_startofpacket),      \n\t\t.cmd_sink_endofpacket   (addr_router_src_endofpacket),        \n\t\t.cmd_src_ready          (limiter_cmd_src_ready),              \n\t\t.cmd_src_data           (limiter_cmd_src_data),               \n\t\t.cmd_src_channel        (limiter_cmd_src_channel),            \n\t\t.cmd_src_startofpacket  (limiter_cmd_src_startofpacket),      \n\t\t.cmd_src_endofpacket    (limiter_cmd_src_endofpacket),        \n\t\t.rsp_sink_ready         (rsp_xbar_mux_src_ready),             \n\t\t.rsp_sink_valid         (rsp_xbar_mux_src_valid),             \n\t\t.rsp_sink_channel       (rsp_xbar_mux_src_channel),           \n\t\t.rsp_sink_data          (rsp_xbar_mux_src_data),              \n\t\t.rsp_sink_startofpacket (rsp_xbar_mux_src_startofpacket),     \n\t\t.rsp_sink_endofpacket   (rsp_xbar_mux_src_endofpacket),       \n\t\t.rsp_src_ready          (limiter_rsp_src_ready),              \n\t\t.rsp_src_valid          (limiter_rsp_src_valid),              \n\t\t.rsp_src_data           (limiter_rsp_src_data),               \n\t\t.rsp_src_channel        (limiter_rsp_src_channel),            \n\t\t.rsp_src_startofpacket  (limiter_rsp_src_startofpacket),      \n\t\t.rsp_src_endofpacket    (limiter_rsp_src_endofpacket),        \n\t\t.cmd_src_valid          (limiter_cmd_valid_data)              \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.MAX_OUTSTANDING_RESPONSES (96),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (100),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.VALID_WIDTH               (8),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32)\n\t) limiter_001 (\n\t\t.clk                    (pll_outclk0_clk),                    \n\t\t.reset                  (rst_controller_002_reset_out_reset), \n\t\t.cmd_sink_ready         (addr_router_001_src_ready),          \n\t\t.cmd_sink_valid         (addr_router_001_src_valid),          \n\t\t.cmd_sink_data          (addr_router_001_src_data),           \n\t\t.cmd_sink_channel       (addr_router_001_src_channel),        \n\t\t.cmd_sink_startofpacket (addr_router_001_src_startofpacket),  \n\t\t.cmd_sink_endofpacket   (addr_router_001_src_endofpacket),    \n\t\t.cmd_src_ready          (limiter_001_cmd_src_ready),          \n\t\t.cmd_src_data           (limiter_001_cmd_src_data),           \n\t\t.cmd_src_channel        (limiter_001_cmd_src_channel),        \n\t\t.cmd_src_startofpacket  (limiter_001_cmd_src_startofpacket),  \n\t\t.cmd_src_endofpacket    (limiter_001_cmd_src_endofpacket),    \n\t\t.rsp_sink_ready         (rsp_xbar_mux_001_src_ready),         \n\t\t.rsp_sink_valid         (rsp_xbar_mux_001_src_valid),         \n\t\t.rsp_sink_channel       (rsp_xbar_mux_001_src_channel),       \n\t\t.rsp_sink_data          (rsp_xbar_mux_001_src_data),          \n\t\t.rsp_sink_startofpacket (rsp_xbar_mux_001_src_startofpacket), \n\t\t.rsp_sink_endofpacket   (rsp_xbar_mux_001_src_endofpacket),   \n\t\t.rsp_src_ready          (limiter_001_rsp_src_ready),          \n\t\t.rsp_src_valid          (limiter_001_rsp_src_valid),          \n\t\t.rsp_src_data           (limiter_001_rsp_src_data),           \n\t\t.rsp_src_channel        (limiter_001_rsp_src_channel),        \n\t\t.rsp_src_startofpacket  (limiter_001_rsp_src_startofpacket),  \n\t\t.rsp_src_endofpacket    (limiter_001_rsp_src_endofpacket),    \n\t\t.cmd_src_valid          (limiter_001_cmd_valid_data)          \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.MAX_OUTSTANDING_RESPONSES (1),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (80),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.VALID_WIDTH               (6),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32)\n\t) limiter_002 (\n\t\t.clk                    (pll_outclk2_clk),                    \n\t\t.reset                  (rst_controller_reset_out_reset),     \n\t\t.cmd_sink_ready         (addr_router_002_src_ready),          \n\t\t.cmd_sink_valid         (addr_router_002_src_valid),          \n\t\t.cmd_sink_data          (addr_router_002_src_data),           \n\t\t.cmd_sink_channel       (addr_router_002_src_channel),        \n\t\t.cmd_sink_startofpacket (addr_router_002_src_startofpacket),  \n\t\t.cmd_sink_endofpacket   (addr_router_002_src_endofpacket),    \n\t\t.cmd_src_ready          (limiter_002_cmd_src_ready),          \n\t\t.cmd_src_data           (limiter_002_cmd_src_data),           \n\t\t.cmd_src_channel        (limiter_002_cmd_src_channel),        \n\t\t.cmd_src_startofpacket  (limiter_002_cmd_src_startofpacket),  \n\t\t.cmd_src_endofpacket    (limiter_002_cmd_src_endofpacket),    \n\t\t.rsp_sink_ready         (rsp_xbar_mux_002_src_ready),         \n\t\t.rsp_sink_valid         (rsp_xbar_mux_002_src_valid),         \n\t\t.rsp_sink_channel       (rsp_xbar_mux_002_src_channel),       \n\t\t.rsp_sink_data          (rsp_xbar_mux_002_src_data),          \n\t\t.rsp_sink_startofpacket (rsp_xbar_mux_002_src_startofpacket), \n\t\t.rsp_sink_endofpacket   (rsp_xbar_mux_002_src_endofpacket),   \n\t\t.rsp_src_ready          (limiter_002_rsp_src_ready),          \n\t\t.rsp_src_valid          (limiter_002_rsp_src_valid),          \n\t\t.rsp_src_data           (limiter_002_rsp_src_data),           \n\t\t.rsp_src_channel        (limiter_002_rsp_src_channel),        \n\t\t.rsp_src_startofpacket  (limiter_002_rsp_src_startofpacket),  \n\t\t.rsp_src_endofpacket    (limiter_002_rsp_src_endofpacket),    \n\t\t.cmd_src_valid          (limiter_002_cmd_valid_data)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (18),\n\t\t.PKT_BEGIN_BURST           (64),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_BYTEEN_H              (17),\n\t\t.PKT_BYTEEN_L              (16),\n\t\t.PKT_BURST_SIZE_H          (59),\n\t\t.PKT_BURST_SIZE_L          (57),\n\t\t.PKT_BURST_TYPE_H          (61),\n\t\t.PKT_BURST_TYPE_L          (60),\n\t\t.PKT_BURSTWRAP_H           (56),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (0),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (82),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.OUT_BYTE_CNT_H            (52),\n\t\t.OUT_BURSTWRAP_H           (56),\n\t\t.COMPRESSED_READ_SUPPORT   (0),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.BURSTWRAP_CONST_MASK      (7),\n\t\t.BURSTWRAP_CONST_VALUE     (7)\n\t) burst_adapter (\n\t\t.clk                   (pll_outclk0_clk),                     \n\t\t.reset                 (rst_controller_001_reset_out_reset),  \n\t\t.sink0_valid           (width_adapter_src_valid),             \n\t\t.sink0_data            (width_adapter_src_data),              \n\t\t.sink0_channel         (width_adapter_src_channel),           \n\t\t.sink0_startofpacket   (width_adapter_src_startofpacket),     \n\t\t.sink0_endofpacket     (width_adapter_src_endofpacket),       \n\t\t.sink0_ready           (width_adapter_src_ready),             \n\t\t.source0_valid         (burst_adapter_source0_valid),         \n\t\t.source0_data          (burst_adapter_source0_data),          \n\t\t.source0_channel       (burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (burst_adapter_source0_ready)          \n\t);\n\n\taltera_reset_controller #(\n\t\t.NUM_RESET_INPUTS        (1),\n\t\t.OUTPUT_RESET_SYNC_EDGES (\"deassert\"),\n\t\t.SYNC_DEPTH              (2),\n\t\t.RESET_REQUEST_PRESENT   (0)\n\t) rst_controller (\n\t\t.reset_in0  (~reset_reset_n),                 \n\t\t.clk        (pll_outclk2_clk),                \n\t\t.reset_out  (rst_controller_reset_out_reset), \n\t\t.reset_req  (),                               \n\t\t.reset_in1  (1'b0),                           \n\t\t.reset_in2  (1'b0),                           \n\t\t.reset_in3  (1'b0),                           \n\t\t.reset_in4  (1'b0),                           \n\t\t.reset_in5  (1'b0),                           \n\t\t.reset_in6  (1'b0),                           \n\t\t.reset_in7  (1'b0),                           \n\t\t.reset_in8  (1'b0),                           \n\t\t.reset_in9  (1'b0),                           \n\t\t.reset_in10 (1'b0),                           \n\t\t.reset_in11 (1'b0),                           \n\t\t.reset_in12 (1'b0),                           \n\t\t.reset_in13 (1'b0),                           \n\t\t.reset_in14 (1'b0),                           \n\t\t.reset_in15 (1'b0)                            \n\t);\n\n\taltera_reset_controller #(\n\t\t.NUM_RESET_INPUTS        (1),\n\t\t.OUTPUT_RESET_SYNC_EDGES (\"deassert\"),\n\t\t.SYNC_DEPTH              (2),\n\t\t.RESET_REQUEST_PRESENT   (1)\n\t) rst_controller_001 (\n\t\t.reset_in0  (~reset_reset_n),                         \n\t\t.clk        (pll_outclk0_clk),                        \n\t\t.reset_out  (rst_controller_001_reset_out_reset),     \n\t\t.reset_req  (rst_controller_001_reset_out_reset_req), \n\t\t.reset_in1  (1'b0),                                   \n\t\t.reset_in2  (1'b0),                                   \n\t\t.reset_in3  (1'b0),                                   \n\t\t.reset_in4  (1'b0),                                   \n\t\t.reset_in5  (1'b0),                                   \n\t\t.reset_in6  (1'b0),                                   \n\t\t.reset_in7  (1'b0),                                   \n\t\t.reset_in8  (1'b0),                                   \n\t\t.reset_in9  (1'b0),                                   \n\t\t.reset_in10 (1'b0),                                   \n\t\t.reset_in11 (1'b0),                                   \n\t\t.reset_in12 (1'b0),                                   \n\t\t.reset_in13 (1'b0),                                   \n\t\t.reset_in14 (1'b0),                                   \n\t\t.reset_in15 (1'b0)                                    \n\t);\n\n\taltera_reset_controller #(\n\t\t.NUM_RESET_INPUTS        (2),\n\t\t.OUTPUT_RESET_SYNC_EDGES (\"deassert\"),\n\t\t.SYNC_DEPTH              (2),\n\t\t.RESET_REQUEST_PRESENT   (0)\n\t) rst_controller_002 (\n\t\t.reset_in0  (~reset_reset_n),                     \n\t\t.reset_in1  (cpu_jtag_debug_module_reset_reset),  \n\t\t.clk        (pll_outclk0_clk),                    \n\t\t.reset_out  (rst_controller_002_reset_out_reset), \n\t\t.reset_req  (),                                   \n\t\t.reset_in2  (1'b0),                               \n\t\t.reset_in3  (1'b0),                               \n\t\t.reset_in4  (1'b0),                               \n\t\t.reset_in5  (1'b0),                               \n\t\t.reset_in6  (1'b0),                               \n\t\t.reset_in7  (1'b0),                               \n\t\t.reset_in8  (1'b0),                               \n\t\t.reset_in9  (1'b0),                               \n\t\t.reset_in10 (1'b0),                               \n\t\t.reset_in11 (1'b0),                               \n\t\t.reset_in12 (1'b0),                               \n\t\t.reset_in13 (1'b0),                               \n\t\t.reset_in14 (1'b0),                               \n\t\t.reset_in15 (1'b0)                                \n\t);\n\n\taltera_reset_controller #(\n\t\t.NUM_RESET_INPUTS        (1),\n\t\t.OUTPUT_RESET_SYNC_EDGES (\"deassert\"),\n\t\t.SYNC_DEPTH              (2),\n\t\t.RESET_REQUEST_PRESENT   (0)\n\t) rst_controller_003 (\n\t\t.reset_in0  (~reset_reset_n),                     \n\t\t.clk        (altpll_audio_outclk0_clk),           \n\t\t.reset_out  (rst_controller_003_reset_out_reset), \n\t\t.reset_req  (),                                   \n\t\t.reset_in1  (1'b0),                               \n\t\t.reset_in2  (1'b0),                               \n\t\t.reset_in3  (1'b0),                               \n\t\t.reset_in4  (1'b0),                               \n\t\t.reset_in5  (1'b0),                               \n\t\t.reset_in6  (1'b0),                               \n\t\t.reset_in7  (1'b0),                               \n\t\t.reset_in8  (1'b0),                               \n\t\t.reset_in9  (1'b0),                               \n\t\t.reset_in10 (1'b0),                               \n\t\t.reset_in11 (1'b0),                               \n\t\t.reset_in12 (1'b0),                               \n\t\t.reset_in13 (1'b0),                               \n\t\t.reset_in14 (1'b0),                               \n\t\t.reset_in15 (1'b0)                                \n\t);\n\n\taltera_reset_controller #(\n\t\t.NUM_RESET_INPUTS        (1),\n\t\t.OUTPUT_RESET_SYNC_EDGES (\"deassert\"),\n\t\t.SYNC_DEPTH              (2),\n\t\t.RESET_REQUEST_PRESENT   (0)\n\t) rst_controller_004 (\n\t\t.reset_in0  (~reset_reset_n),                     \n\t\t.clk        (clk_clk),                            \n\t\t.reset_out  (rst_controller_004_reset_out_reset), \n\t\t.reset_req  (),                                   \n\t\t.reset_in1  (1'b0),                               \n\t\t.reset_in2  (1'b0),                               \n\t\t.reset_in3  (1'b0),                               \n\t\t.reset_in4  (1'b0),                               \n\t\t.reset_in5  (1'b0),                               \n\t\t.reset_in6  (1'b0),                               \n\t\t.reset_in7  (1'b0),                               \n\t\t.reset_in8  (1'b0),                               \n\t\t.reset_in9  (1'b0),                               \n\t\t.reset_in10 (1'b0),                               \n\t\t.reset_in11 (1'b0),                               \n\t\t.reset_in12 (1'b0),                               \n\t\t.reset_in13 (1'b0),                               \n\t\t.reset_in14 (1'b0),                               \n\t\t.reset_in15 (1'b0)                                \n\t);\n\n\taudio_nios_cmd_xbar_demux cmd_xbar_demux (\n\t\t.clk                (pll_outclk0_clk),                    \n\t\t.reset              (rst_controller_002_reset_out_reset), \n\t\t.sink_ready         (limiter_cmd_src_ready),              \n\t\t.sink_channel       (limiter_cmd_src_channel),            \n\t\t.sink_data          (limiter_cmd_src_data),               \n\t\t.sink_startofpacket (limiter_cmd_src_startofpacket),      \n\t\t.sink_endofpacket   (limiter_cmd_src_endofpacket),        \n\t\t.sink_valid         (limiter_cmd_valid_data),             \n\t\t.src0_ready         (cmd_xbar_demux_src0_ready),          \n\t\t.src0_valid         (cmd_xbar_demux_src0_valid),          \n\t\t.src0_data          (cmd_xbar_demux_src0_data),           \n\t\t.src0_channel       (cmd_xbar_demux_src0_channel),        \n\t\t.src0_startofpacket (cmd_xbar_demux_src0_startofpacket),  \n\t\t.src0_endofpacket   (cmd_xbar_demux_src0_endofpacket),    \n\t\t.src1_ready         (cmd_xbar_demux_src1_ready),          \n\t\t.src1_valid         (cmd_xbar_demux_src1_valid),          \n\t\t.src1_data          (cmd_xbar_demux_src1_data),           \n\t\t.src1_channel       (cmd_xbar_demux_src1_channel),        \n\t\t.src1_startofpacket (cmd_xbar_demux_src1_startofpacket),  \n\t\t.src1_endofpacket   (cmd_xbar_demux_src1_endofpacket)     \n\t);\n\n\taudio_nios_cmd_xbar_demux_001 cmd_xbar_demux_001 (\n\t\t.clk                (pll_outclk0_clk),                       \n\t\t.reset              (rst_controller_002_reset_out_reset),    \n\t\t.sink_ready         (limiter_001_cmd_src_ready),             \n\t\t.sink_channel       (limiter_001_cmd_src_channel),           \n\t\t.sink_data          (limiter_001_cmd_src_data),              \n\t\t.sink_startofpacket (limiter_001_cmd_src_startofpacket),     \n\t\t.sink_endofpacket   (limiter_001_cmd_src_endofpacket),       \n\t\t.sink_valid         (limiter_001_cmd_valid_data),            \n\t\t.src0_ready         (cmd_xbar_demux_001_src0_ready),         \n\t\t.src0_valid         (cmd_xbar_demux_001_src0_valid),         \n\t\t.src0_data          (cmd_xbar_demux_001_src0_data),          \n\t\t.src0_channel       (cmd_xbar_demux_001_src0_channel),       \n\t\t.src0_startofpacket (cmd_xbar_demux_001_src0_startofpacket), \n\t\t.src0_endofpacket   (cmd_xbar_demux_001_src0_endofpacket),   \n\t\t.src1_ready         (cmd_xbar_demux_001_src1_ready),         \n\t\t.src1_valid         (cmd_xbar_demux_001_src1_valid),         \n\t\t.src1_data          (cmd_xbar_demux_001_src1_data),          \n\t\t.src1_channel       (cmd_xbar_demux_001_src1_channel),       \n\t\t.src1_startofpacket (cmd_xbar_demux_001_src1_startofpacket), \n\t\t.src1_endofpacket   (cmd_xbar_demux_001_src1_endofpacket),   \n\t\t.src2_ready         (cmd_xbar_demux_001_src2_ready),         \n\t\t.src2_valid         (cmd_xbar_demux_001_src2_valid),         \n\t\t.src2_data          (cmd_xbar_demux_001_src2_data),          \n\t\t.src2_channel       (cmd_xbar_demux_001_src2_channel),       \n\t\t.src2_startofpacket (cmd_xbar_demux_001_src2_startofpacket), \n\t\t.src2_endofpacket   (cmd_xbar_demux_001_src2_endofpacket),   \n\t\t.src3_ready         (cmd_xbar_demux_001_src3_ready),         \n\t\t.src3_valid         (cmd_xbar_demux_001_src3_valid),         \n\t\t.src3_data          (cmd_xbar_demux_001_src3_data),          \n\t\t.src3_channel       (cmd_xbar_demux_001_src3_channel),       \n\t\t.src3_startofpacket (cmd_xbar_demux_001_src3_startofpacket), \n\t\t.src3_endofpacket   (cmd_xbar_demux_001_src3_endofpacket),   \n\t\t.src4_ready         (cmd_xbar_demux_001_src4_ready),         \n\t\t.src4_valid         (cmd_xbar_demux_001_src4_valid),         \n\t\t.src4_data          (cmd_xbar_demux_001_src4_data),          \n\t\t.src4_channel       (cmd_xbar_demux_001_src4_channel),       \n\t\t.src4_startofpacket (cmd_xbar_demux_001_src4_startofpacket), \n\t\t.src4_endofpacket   (cmd_xbar_demux_001_src4_endofpacket),   \n\t\t.src5_ready         (cmd_xbar_demux_001_src5_ready),         \n\t\t.src5_valid         (cmd_xbar_demux_001_src5_valid),         \n\t\t.src5_data          (cmd_xbar_demux_001_src5_data),          \n\t\t.src5_channel       (cmd_xbar_demux_001_src5_channel),       \n\t\t.src5_startofpacket (cmd_xbar_demux_001_src5_startofpacket), \n\t\t.src5_endofpacket   (cmd_xbar_demux_001_src5_endofpacket),   \n\t\t.src6_ready         (cmd_xbar_demux_001_src6_ready),         \n\t\t.src6_valid         (cmd_xbar_demux_001_src6_valid),         \n\t\t.src6_data          (cmd_xbar_demux_001_src6_data),          \n\t\t.src6_channel       (cmd_xbar_demux_001_src6_channel),       \n\t\t.src6_startofpacket (cmd_xbar_demux_001_src6_startofpacket), \n\t\t.src6_endofpacket   (cmd_xbar_demux_001_src6_endofpacket),   \n\t\t.src7_ready         (cmd_xbar_demux_001_src7_ready),         \n\t\t.src7_valid         (cmd_xbar_demux_001_src7_valid),         \n\t\t.src7_data          (cmd_xbar_demux_001_src7_data),          \n\t\t.src7_channel       (cmd_xbar_demux_001_src7_channel),       \n\t\t.src7_startofpacket (cmd_xbar_demux_001_src7_startofpacket), \n\t\t.src7_endofpacket   (cmd_xbar_demux_001_src7_endofpacket)    \n\t);\n\n\taudio_nios_cmd_xbar_mux cmd_xbar_mux (\n\t\t.clk                 (pll_outclk0_clk),                       \n\t\t.reset               (rst_controller_002_reset_out_reset),    \n\t\t.src_ready           (cmd_xbar_mux_src_ready),                \n\t\t.src_valid           (cmd_xbar_mux_src_valid),                \n\t\t.src_data            (cmd_xbar_mux_src_data),                 \n\t\t.src_channel         (cmd_xbar_mux_src_channel),              \n\t\t.src_startofpacket   (cmd_xbar_mux_src_startofpacket),        \n\t\t.src_endofpacket     (cmd_xbar_mux_src_endofpacket),          \n\t\t.sink0_ready         (cmd_xbar_demux_src0_ready),             \n\t\t.sink0_valid         (cmd_xbar_demux_src0_valid),             \n\t\t.sink0_channel       (cmd_xbar_demux_src0_channel),           \n\t\t.sink0_data          (cmd_xbar_demux_src0_data),              \n\t\t.sink0_startofpacket (cmd_xbar_demux_src0_startofpacket),     \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src0_endofpacket),       \n\t\t.sink1_ready         (cmd_xbar_demux_001_src0_ready),         \n\t\t.sink1_valid         (cmd_xbar_demux_001_src0_valid),         \n\t\t.sink1_channel       (cmd_xbar_demux_001_src0_channel),       \n\t\t.sink1_data          (cmd_xbar_demux_001_src0_data),          \n\t\t.sink1_startofpacket (cmd_xbar_demux_001_src0_startofpacket), \n\t\t.sink1_endofpacket   (cmd_xbar_demux_001_src0_endofpacket)    \n\t);\n\n\taudio_nios_cmd_xbar_mux cmd_xbar_mux_001 (\n\t\t.clk                 (pll_outclk0_clk),                       \n\t\t.reset               (rst_controller_001_reset_out_reset),    \n\t\t.src_ready           (cmd_xbar_mux_001_src_ready),            \n\t\t.src_valid           (cmd_xbar_mux_001_src_valid),            \n\t\t.src_data            (cmd_xbar_mux_001_src_data),             \n\t\t.src_channel         (cmd_xbar_mux_001_src_channel),          \n\t\t.src_startofpacket   (cmd_xbar_mux_001_src_startofpacket),    \n\t\t.src_endofpacket     (cmd_xbar_mux_001_src_endofpacket),      \n\t\t.sink0_ready         (cmd_xbar_demux_src1_ready),             \n\t\t.sink0_valid         (cmd_xbar_demux_src1_valid),             \n\t\t.sink0_channel       (cmd_xbar_demux_src1_channel),           \n\t\t.sink0_data          (cmd_xbar_demux_src1_data),              \n\t\t.sink0_startofpacket (cmd_xbar_demux_src1_startofpacket),     \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src1_endofpacket),       \n\t\t.sink1_ready         (cmd_xbar_demux_001_src1_ready),         \n\t\t.sink1_valid         (cmd_xbar_demux_001_src1_valid),         \n\t\t.sink1_channel       (cmd_xbar_demux_001_src1_channel),       \n\t\t.sink1_data          (cmd_xbar_demux_001_src1_data),          \n\t\t.sink1_startofpacket (cmd_xbar_demux_001_src1_startofpacket), \n\t\t.sink1_endofpacket   (cmd_xbar_demux_001_src1_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux rsp_xbar_demux (\n\t\t.clk                (pll_outclk0_clk),                    \n\t\t.reset              (rst_controller_002_reset_out_reset), \n\t\t.sink_ready         (id_router_src_ready),                \n\t\t.sink_channel       (id_router_src_channel),              \n\t\t.sink_data          (id_router_src_data),                 \n\t\t.sink_startofpacket (id_router_src_startofpacket),        \n\t\t.sink_endofpacket   (id_router_src_endofpacket),          \n\t\t.sink_valid         (id_router_src_valid),                \n\t\t.src0_ready         (rsp_xbar_demux_src0_ready),          \n\t\t.src0_valid         (rsp_xbar_demux_src0_valid),          \n\t\t.src0_data          (rsp_xbar_demux_src0_data),           \n\t\t.src0_channel       (rsp_xbar_demux_src0_channel),        \n\t\t.src0_startofpacket (rsp_xbar_demux_src0_startofpacket),  \n\t\t.src0_endofpacket   (rsp_xbar_demux_src0_endofpacket),    \n\t\t.src1_ready         (rsp_xbar_demux_src1_ready),          \n\t\t.src1_valid         (rsp_xbar_demux_src1_valid),          \n\t\t.src1_data          (rsp_xbar_demux_src1_data),           \n\t\t.src1_channel       (rsp_xbar_demux_src1_channel),        \n\t\t.src1_startofpacket (rsp_xbar_demux_src1_startofpacket),  \n\t\t.src1_endofpacket   (rsp_xbar_demux_src1_endofpacket)     \n\t);\n\n\taudio_nios_rsp_xbar_demux rsp_xbar_demux_001 (\n\t\t.clk                (pll_outclk0_clk),                       \n\t\t.reset              (rst_controller_001_reset_out_reset),    \n\t\t.sink_ready         (id_router_001_src_ready),               \n\t\t.sink_channel       (id_router_001_src_channel),             \n\t\t.sink_data          (id_router_001_src_data),                \n\t\t.sink_startofpacket (id_router_001_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_001_src_endofpacket),         \n\t\t.sink_valid         (id_router_001_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_001_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_001_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_001_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_001_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_001_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_001_src0_endofpacket),   \n\t\t.src1_ready         (rsp_xbar_demux_001_src1_ready),         \n\t\t.src1_valid         (rsp_xbar_demux_001_src1_valid),         \n\t\t.src1_data          (rsp_xbar_demux_001_src1_data),          \n\t\t.src1_channel       (rsp_xbar_demux_001_src1_channel),       \n\t\t.src1_startofpacket (rsp_xbar_demux_001_src1_startofpacket), \n\t\t.src1_endofpacket   (rsp_xbar_demux_001_src1_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_002 rsp_xbar_demux_002 (\n\t\t.clk                (pll_outclk0_clk),                       \n\t\t.reset              (rst_controller_001_reset_out_reset),    \n\t\t.sink_ready         (id_router_002_src_ready),               \n\t\t.sink_channel       (id_router_002_src_channel),             \n\t\t.sink_data          (id_router_002_src_data),                \n\t\t.sink_startofpacket (id_router_002_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_002_src_endofpacket),         \n\t\t.sink_valid         (id_router_002_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_002_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_002_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_002_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_002_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_002_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_002_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_002 rsp_xbar_demux_003 (\n\t\t.clk                (pll_outclk0_clk),                       \n\t\t.reset              (rst_controller_001_reset_out_reset),    \n\t\t.sink_ready         (id_router_003_src_ready),               \n\t\t.sink_channel       (id_router_003_src_channel),             \n\t\t.sink_data          (id_router_003_src_data),                \n\t\t.sink_startofpacket (id_router_003_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_003_src_endofpacket),         \n\t\t.sink_valid         (id_router_003_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_003_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_003_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_003_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_003_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_003_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_003_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_002 rsp_xbar_demux_004 (\n\t\t.clk                (pll_outclk0_clk),                       \n\t\t.reset              (rst_controller_001_reset_out_reset),    \n\t\t.sink_ready         (width_adapter_001_src_ready),           \n\t\t.sink_channel       (width_adapter_001_src_channel),         \n\t\t.sink_data          (width_adapter_001_src_data),            \n\t\t.sink_startofpacket (width_adapter_001_src_startofpacket),   \n\t\t.sink_endofpacket   (width_adapter_001_src_endofpacket),     \n\t\t.sink_valid         (width_adapter_001_src_valid),           \n\t\t.src0_ready         (rsp_xbar_demux_004_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_004_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_004_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_004_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_004_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_004_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_002 rsp_xbar_demux_005 (\n\t\t.clk                (altpll_audio_outclk0_clk),              \n\t\t.reset              (rst_controller_003_reset_out_reset),    \n\t\t.sink_ready         (id_router_005_src_ready),               \n\t\t.sink_channel       (id_router_005_src_channel),             \n\t\t.sink_data          (id_router_005_src_data),                \n\t\t.sink_startofpacket (id_router_005_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_005_src_endofpacket),         \n\t\t.sink_valid         (id_router_005_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_005_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_005_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_005_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_005_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_005_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_005_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_002 rsp_xbar_demux_006 (\n\t\t.clk                (pll_outclk0_clk),                       \n\t\t.reset              (rst_controller_001_reset_out_reset),    \n\t\t.sink_ready         (id_router_006_src_ready),               \n\t\t.sink_channel       (id_router_006_src_channel),             \n\t\t.sink_data          (id_router_006_src_data),                \n\t\t.sink_startofpacket (id_router_006_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_006_src_endofpacket),         \n\t\t.sink_valid         (id_router_006_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_006_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_006_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_006_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_006_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_006_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_006_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_002 rsp_xbar_demux_007 (\n\t\t.clk                (pll_outclk0_clk),                       \n\t\t.reset              (rst_controller_001_reset_out_reset),    \n\t\t.sink_ready         (id_router_007_src_ready),               \n\t\t.sink_channel       (id_router_007_src_channel),             \n\t\t.sink_data          (id_router_007_src_data),                \n\t\t.sink_startofpacket (id_router_007_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_007_src_endofpacket),         \n\t\t.sink_valid         (id_router_007_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_007_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_007_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_007_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_007_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_007_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_007_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_mux rsp_xbar_mux (\n\t\t.clk                 (pll_outclk0_clk),                       \n\t\t.reset               (rst_controller_002_reset_out_reset),    \n\t\t.src_ready           (rsp_xbar_mux_src_ready),                \n\t\t.src_valid           (rsp_xbar_mux_src_valid),                \n\t\t.src_data            (rsp_xbar_mux_src_data),                 \n\t\t.src_channel         (rsp_xbar_mux_src_channel),              \n\t\t.src_startofpacket   (rsp_xbar_mux_src_startofpacket),        \n\t\t.src_endofpacket     (rsp_xbar_mux_src_endofpacket),          \n\t\t.sink0_ready         (rsp_xbar_demux_src0_ready),             \n\t\t.sink0_valid         (rsp_xbar_demux_src0_valid),             \n\t\t.sink0_channel       (rsp_xbar_demux_src0_channel),           \n\t\t.sink0_data          (rsp_xbar_demux_src0_data),              \n\t\t.sink0_startofpacket (rsp_xbar_demux_src0_startofpacket),     \n\t\t.sink0_endofpacket   (rsp_xbar_demux_src0_endofpacket),       \n\t\t.sink1_ready         (rsp_xbar_demux_001_src0_ready),         \n\t\t.sink1_valid         (rsp_xbar_demux_001_src0_valid),         \n\t\t.sink1_channel       (rsp_xbar_demux_001_src0_channel),       \n\t\t.sink1_data          (rsp_xbar_demux_001_src0_data),          \n\t\t.sink1_startofpacket (rsp_xbar_demux_001_src0_startofpacket), \n\t\t.sink1_endofpacket   (rsp_xbar_demux_001_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_mux_001 rsp_xbar_mux_001 (\n\t\t.clk                 (pll_outclk0_clk),                       \n\t\t.reset               (rst_controller_002_reset_out_reset),    \n\t\t.src_ready           (rsp_xbar_mux_001_src_ready),            \n\t\t.src_valid           (rsp_xbar_mux_001_src_valid),            \n\t\t.src_data            (rsp_xbar_mux_001_src_data),             \n\t\t.src_channel         (rsp_xbar_mux_001_src_channel),          \n\t\t.src_startofpacket   (rsp_xbar_mux_001_src_startofpacket),    \n\t\t.src_endofpacket     (rsp_xbar_mux_001_src_endofpacket),      \n\t\t.sink0_ready         (rsp_xbar_demux_src1_ready),             \n\t\t.sink0_valid         (rsp_xbar_demux_src1_valid),             \n\t\t.sink0_channel       (rsp_xbar_demux_src1_channel),           \n\t\t.sink0_data          (rsp_xbar_demux_src1_data),              \n\t\t.sink0_startofpacket (rsp_xbar_demux_src1_startofpacket),     \n\t\t.sink0_endofpacket   (rsp_xbar_demux_src1_endofpacket),       \n\t\t.sink1_ready         (rsp_xbar_demux_001_src1_ready),         \n\t\t.sink1_valid         (rsp_xbar_demux_001_src1_valid),         \n\t\t.sink1_channel       (rsp_xbar_demux_001_src1_channel),       \n\t\t.sink1_data          (rsp_xbar_demux_001_src1_data),          \n\t\t.sink1_startofpacket (rsp_xbar_demux_001_src1_startofpacket), \n\t\t.sink1_endofpacket   (rsp_xbar_demux_001_src1_endofpacket),   \n\t\t.sink2_ready         (rsp_xbar_demux_002_src0_ready),         \n\t\t.sink2_valid         (rsp_xbar_demux_002_src0_valid),         \n\t\t.sink2_channel       (rsp_xbar_demux_002_src0_channel),       \n\t\t.sink2_data          (rsp_xbar_demux_002_src0_data),          \n\t\t.sink2_startofpacket (rsp_xbar_demux_002_src0_startofpacket), \n\t\t.sink2_endofpacket   (rsp_xbar_demux_002_src0_endofpacket),   \n\t\t.sink3_ready         (rsp_xbar_demux_003_src0_ready),         \n\t\t.sink3_valid         (rsp_xbar_demux_003_src0_valid),         \n\t\t.sink3_channel       (rsp_xbar_demux_003_src0_channel),       \n\t\t.sink3_data          (rsp_xbar_demux_003_src0_data),          \n\t\t.sink3_startofpacket (rsp_xbar_demux_003_src0_startofpacket), \n\t\t.sink3_endofpacket   (rsp_xbar_demux_003_src0_endofpacket),   \n\t\t.sink4_ready         (rsp_xbar_demux_004_src0_ready),         \n\t\t.sink4_valid         (rsp_xbar_demux_004_src0_valid),         \n\t\t.sink4_channel       (rsp_xbar_demux_004_src0_channel),       \n\t\t.sink4_data          (rsp_xbar_demux_004_src0_data),          \n\t\t.sink4_startofpacket (rsp_xbar_demux_004_src0_startofpacket), \n\t\t.sink4_endofpacket   (rsp_xbar_demux_004_src0_endofpacket),   \n\t\t.sink5_ready         (crosser_001_out_ready),                 \n\t\t.sink5_valid         (crosser_001_out_valid),                 \n\t\t.sink5_channel       (crosser_001_out_channel),               \n\t\t.sink5_data          (crosser_001_out_data),                  \n\t\t.sink5_startofpacket (crosser_001_out_startofpacket),         \n\t\t.sink5_endofpacket   (crosser_001_out_endofpacket),           \n\t\t.sink6_ready         (rsp_xbar_demux_006_src0_ready),         \n\t\t.sink6_valid         (rsp_xbar_demux_006_src0_valid),         \n\t\t.sink6_channel       (rsp_xbar_demux_006_src0_channel),       \n\t\t.sink6_data          (rsp_xbar_demux_006_src0_data),          \n\t\t.sink6_startofpacket (rsp_xbar_demux_006_src0_startofpacket), \n\t\t.sink6_endofpacket   (rsp_xbar_demux_006_src0_endofpacket),   \n\t\t.sink7_ready         (rsp_xbar_demux_007_src0_ready),         \n\t\t.sink7_valid         (rsp_xbar_demux_007_src0_valid),         \n\t\t.sink7_channel       (rsp_xbar_demux_007_src0_channel),       \n\t\t.sink7_data          (rsp_xbar_demux_007_src0_data),          \n\t\t.sink7_startofpacket (rsp_xbar_demux_007_src0_startofpacket), \n\t\t.sink7_endofpacket   (rsp_xbar_demux_007_src0_endofpacket)    \n\t);\n\n\taudio_nios_cmd_xbar_demux_002 cmd_xbar_demux_002 (\n\t\t.clk                (pll_outclk2_clk),                       \n\t\t.reset              (rst_controller_reset_out_reset),        \n\t\t.sink_ready         (limiter_002_cmd_src_ready),             \n\t\t.sink_channel       (limiter_002_cmd_src_channel),           \n\t\t.sink_data          (limiter_002_cmd_src_data),              \n\t\t.sink_startofpacket (limiter_002_cmd_src_startofpacket),     \n\t\t.sink_endofpacket   (limiter_002_cmd_src_endofpacket),       \n\t\t.sink_valid         (limiter_002_cmd_valid_data),            \n\t\t.src0_ready         (cmd_xbar_demux_002_src0_ready),         \n\t\t.src0_valid         (cmd_xbar_demux_002_src0_valid),         \n\t\t.src0_data          (cmd_xbar_demux_002_src0_data),          \n\t\t.src0_channel       (cmd_xbar_demux_002_src0_channel),       \n\t\t.src0_startofpacket (cmd_xbar_demux_002_src0_startofpacket), \n\t\t.src0_endofpacket   (cmd_xbar_demux_002_src0_endofpacket),   \n\t\t.src1_ready         (cmd_xbar_demux_002_src1_ready),         \n\t\t.src1_valid         (cmd_xbar_demux_002_src1_valid),         \n\t\t.src1_data          (cmd_xbar_demux_002_src1_data),          \n\t\t.src1_channel       (cmd_xbar_demux_002_src1_channel),       \n\t\t.src1_startofpacket (cmd_xbar_demux_002_src1_startofpacket), \n\t\t.src1_endofpacket   (cmd_xbar_demux_002_src1_endofpacket),   \n\t\t.src2_ready         (cmd_xbar_demux_002_src2_ready),         \n\t\t.src2_valid         (cmd_xbar_demux_002_src2_valid),         \n\t\t.src2_data          (cmd_xbar_demux_002_src2_data),          \n\t\t.src2_channel       (cmd_xbar_demux_002_src2_channel),       \n\t\t.src2_startofpacket (cmd_xbar_demux_002_src2_startofpacket), \n\t\t.src2_endofpacket   (cmd_xbar_demux_002_src2_endofpacket),   \n\t\t.src3_ready         (cmd_xbar_demux_002_src3_ready),         \n\t\t.src3_valid         (cmd_xbar_demux_002_src3_valid),         \n\t\t.src3_data          (cmd_xbar_demux_002_src3_data),          \n\t\t.src3_channel       (cmd_xbar_demux_002_src3_channel),       \n\t\t.src3_startofpacket (cmd_xbar_demux_002_src3_startofpacket), \n\t\t.src3_endofpacket   (cmd_xbar_demux_002_src3_endofpacket),   \n\t\t.src4_ready         (cmd_xbar_demux_002_src4_ready),         \n\t\t.src4_valid         (cmd_xbar_demux_002_src4_valid),         \n\t\t.src4_data          (cmd_xbar_demux_002_src4_data),          \n\t\t.src4_channel       (cmd_xbar_demux_002_src4_channel),       \n\t\t.src4_startofpacket (cmd_xbar_demux_002_src4_startofpacket), \n\t\t.src4_endofpacket   (cmd_xbar_demux_002_src4_endofpacket),   \n\t\t.src5_ready         (cmd_xbar_demux_002_src5_ready),         \n\t\t.src5_valid         (cmd_xbar_demux_002_src5_valid),         \n\t\t.src5_data          (cmd_xbar_demux_002_src5_data),          \n\t\t.src5_channel       (cmd_xbar_demux_002_src5_channel),       \n\t\t.src5_startofpacket (cmd_xbar_demux_002_src5_startofpacket), \n\t\t.src5_endofpacket   (cmd_xbar_demux_002_src5_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_008 rsp_xbar_demux_008 (\n\t\t.clk                (pll_outclk2_clk),                       \n\t\t.reset              (rst_controller_reset_out_reset),        \n\t\t.sink_ready         (id_router_008_src_ready),               \n\t\t.sink_channel       (id_router_008_src_channel),             \n\t\t.sink_data          (id_router_008_src_data),                \n\t\t.sink_startofpacket (id_router_008_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_008_src_endofpacket),         \n\t\t.sink_valid         (id_router_008_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_008_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_008_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_008_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_008_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_008_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_008_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_008 rsp_xbar_demux_009 (\n\t\t.clk                (pll_outclk2_clk),                       \n\t\t.reset              (rst_controller_reset_out_reset),        \n\t\t.sink_ready         (id_router_009_src_ready),               \n\t\t.sink_channel       (id_router_009_src_channel),             \n\t\t.sink_data          (id_router_009_src_data),                \n\t\t.sink_startofpacket (id_router_009_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_009_src_endofpacket),         \n\t\t.sink_valid         (id_router_009_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_009_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_009_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_009_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_009_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_009_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_009_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_008 rsp_xbar_demux_010 (\n\t\t.clk                (pll_outclk2_clk),                       \n\t\t.reset              (rst_controller_reset_out_reset),        \n\t\t.sink_ready         (id_router_010_src_ready),               \n\t\t.sink_channel       (id_router_010_src_channel),             \n\t\t.sink_data          (id_router_010_src_data),                \n\t\t.sink_startofpacket (id_router_010_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_010_src_endofpacket),         \n\t\t.sink_valid         (id_router_010_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_010_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_010_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_010_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_010_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_010_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_010_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_008 rsp_xbar_demux_011 (\n\t\t.clk                (pll_outclk2_clk),                       \n\t\t.reset              (rst_controller_reset_out_reset),        \n\t\t.sink_ready         (id_router_011_src_ready),               \n\t\t.sink_channel       (id_router_011_src_channel),             \n\t\t.sink_data          (id_router_011_src_data),                \n\t\t.sink_startofpacket (id_router_011_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_011_src_endofpacket),         \n\t\t.sink_valid         (id_router_011_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_011_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_011_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_011_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_011_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_011_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_011_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_008 rsp_xbar_demux_012 (\n\t\t.clk                (pll_outclk2_clk),                       \n\t\t.reset              (rst_controller_reset_out_reset),        \n\t\t.sink_ready         (id_router_012_src_ready),               \n\t\t.sink_channel       (id_router_012_src_channel),             \n\t\t.sink_data          (id_router_012_src_data),                \n\t\t.sink_startofpacket (id_router_012_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_012_src_endofpacket),         \n\t\t.sink_valid         (id_router_012_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_012_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_012_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_012_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_012_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_012_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_012_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_008 rsp_xbar_demux_013 (\n\t\t.clk                (pll_outclk2_clk),                       \n\t\t.reset              (rst_controller_reset_out_reset),        \n\t\t.sink_ready         (id_router_013_src_ready),               \n\t\t.sink_channel       (id_router_013_src_channel),             \n\t\t.sink_data          (id_router_013_src_data),                \n\t\t.sink_startofpacket (id_router_013_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_013_src_endofpacket),         \n\t\t.sink_valid         (id_router_013_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_013_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_013_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_013_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_013_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_013_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_013_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_mux_002 rsp_xbar_mux_002 (\n\t\t.clk                 (pll_outclk2_clk),                       \n\t\t.reset               (rst_controller_reset_out_reset),        \n\t\t.src_ready           (rsp_xbar_mux_002_src_ready),            \n\t\t.src_valid           (rsp_xbar_mux_002_src_valid),            \n\t\t.src_data            (rsp_xbar_mux_002_src_data),             \n\t\t.src_channel         (rsp_xbar_mux_002_src_channel),          \n\t\t.src_startofpacket   (rsp_xbar_mux_002_src_startofpacket),    \n\t\t.src_endofpacket     (rsp_xbar_mux_002_src_endofpacket),      \n\t\t.sink0_ready         (rsp_xbar_demux_008_src0_ready),         \n\t\t.sink0_valid         (rsp_xbar_demux_008_src0_valid),         \n\t\t.sink0_channel       (rsp_xbar_demux_008_src0_channel),       \n\t\t.sink0_data          (rsp_xbar_demux_008_src0_data),          \n\t\t.sink0_startofpacket (rsp_xbar_demux_008_src0_startofpacket), \n\t\t.sink0_endofpacket   (rsp_xbar_demux_008_src0_endofpacket),   \n\t\t.sink1_ready         (rsp_xbar_demux_009_src0_ready),         \n\t\t.sink1_valid         (rsp_xbar_demux_009_src0_valid),         \n\t\t.sink1_channel       (rsp_xbar_demux_009_src0_channel),       \n\t\t.sink1_data          (rsp_xbar_demux_009_src0_data),          \n\t\t.sink1_startofpacket (rsp_xbar_demux_009_src0_startofpacket), \n\t\t.sink1_endofpacket   (rsp_xbar_demux_009_src0_endofpacket),   \n\t\t.sink2_ready         (rsp_xbar_demux_010_src0_ready),         \n\t\t.sink2_valid         (rsp_xbar_demux_010_src0_valid),         \n\t\t.sink2_channel       (rsp_xbar_demux_010_src0_channel),       \n\t\t.sink2_data          (rsp_xbar_demux_010_src0_data),          \n\t\t.sink2_startofpacket (rsp_xbar_demux_010_src0_startofpacket), \n\t\t.sink2_endofpacket   (rsp_xbar_demux_010_src0_endofpacket),   \n\t\t.sink3_ready         (rsp_xbar_demux_011_src0_ready),         \n\t\t.sink3_valid         (rsp_xbar_demux_011_src0_valid),         \n\t\t.sink3_channel       (rsp_xbar_demux_011_src0_channel),       \n\t\t.sink3_data          (rsp_xbar_demux_011_src0_data),          \n\t\t.sink3_startofpacket (rsp_xbar_demux_011_src0_startofpacket), \n\t\t.sink3_endofpacket   (rsp_xbar_demux_011_src0_endofpacket),   \n\t\t.sink4_ready         (rsp_xbar_demux_012_src0_ready),         \n\t\t.sink4_valid         (rsp_xbar_demux_012_src0_valid),         \n\t\t.sink4_channel       (rsp_xbar_demux_012_src0_channel),       \n\t\t.sink4_data          (rsp_xbar_demux_012_src0_data),          \n\t\t.sink4_startofpacket (rsp_xbar_demux_012_src0_startofpacket), \n\t\t.sink4_endofpacket   (rsp_xbar_demux_012_src0_endofpacket),   \n\t\t.sink5_ready         (rsp_xbar_demux_013_src0_ready),         \n\t\t.sink5_valid         (rsp_xbar_demux_013_src0_valid),         \n\t\t.sink5_channel       (rsp_xbar_demux_013_src0_channel),       \n\t\t.sink5_data          (rsp_xbar_demux_013_src0_data),          \n\t\t.sink5_startofpacket (rsp_xbar_demux_013_src0_startofpacket), \n\t\t.sink5_endofpacket   (rsp_xbar_demux_013_src0_endofpacket)    \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (62),\n\t\t.IN_PKT_ADDR_L                 (36),\n\t\t.IN_PKT_DATA_H                 (31),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (35),\n\t\t.IN_PKT_BYTEEN_L               (32),\n\t\t.IN_PKT_BYTE_CNT_H             (71),\n\t\t.IN_PKT_BYTE_CNT_L             (69),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (63),\n\t\t.IN_PKT_BURSTWRAP_H            (74),\n\t\t.IN_PKT_BURSTWRAP_L            (72),\n\t\t.IN_PKT_BURST_SIZE_H           (77),\n\t\t.IN_PKT_BURST_SIZE_L           (75),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (99),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (98),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (68),\n\t\t.IN_PKT_BURST_TYPE_H           (79),\n\t\t.IN_PKT_BURST_TYPE_L           (78),\n\t\t.IN_ST_DATA_W                  (100),\n\t\t.OUT_PKT_ADDR_H                (44),\n\t\t.OUT_PKT_ADDR_L                (18),\n\t\t.OUT_PKT_DATA_H                (15),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (17),\n\t\t.OUT_PKT_BYTEEN_L              (16),\n\t\t.OUT_PKT_BYTE_CNT_H            (53),\n\t\t.OUT_PKT_BYTE_CNT_L            (51),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (45),\n\t\t.OUT_PKT_BURST_SIZE_H          (59),\n\t\t.OUT_PKT_BURST_SIZE_L          (57),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (81),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (80),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (50),\n\t\t.OUT_PKT_BURST_TYPE_H          (61),\n\t\t.OUT_PKT_BURST_TYPE_L          (60),\n\t\t.OUT_ST_DATA_W                 (82),\n\t\t.ST_CHANNEL_W                  (8),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0)\n\t) width_adapter (\n\t\t.clk                  (pll_outclk0_clk),                       \n\t\t.reset                (rst_controller_001_reset_out_reset),    \n\t\t.in_valid             (cmd_xbar_demux_001_src4_valid),         \n\t\t.in_channel           (cmd_xbar_demux_001_src4_channel),       \n\t\t.in_startofpacket     (cmd_xbar_demux_001_src4_startofpacket), \n\t\t.in_endofpacket       (cmd_xbar_demux_001_src4_endofpacket),   \n\t\t.in_ready             (cmd_xbar_demux_001_src4_ready),         \n\t\t.in_data              (cmd_xbar_demux_001_src4_data),          \n\t\t.out_endofpacket      (width_adapter_src_endofpacket),         \n\t\t.out_data             (width_adapter_src_data),                \n\t\t.out_channel          (width_adapter_src_channel),             \n\t\t.out_valid            (width_adapter_src_valid),               \n\t\t.out_ready            (width_adapter_src_ready),               \n\t\t.out_startofpacket    (width_adapter_src_startofpacket),       \n\t\t.in_command_size_data (3'b000)                                 \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (44),\n\t\t.IN_PKT_ADDR_L                 (18),\n\t\t.IN_PKT_DATA_H                 (15),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (17),\n\t\t.IN_PKT_BYTEEN_L               (16),\n\t\t.IN_PKT_BYTE_CNT_H             (53),\n\t\t.IN_PKT_BYTE_CNT_L             (51),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (45),\n\t\t.IN_PKT_BURSTWRAP_H            (56),\n\t\t.IN_PKT_BURSTWRAP_L            (54),\n\t\t.IN_PKT_BURST_SIZE_H           (59),\n\t\t.IN_PKT_BURST_SIZE_L           (57),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (81),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (80),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (50),\n\t\t.IN_PKT_BURST_TYPE_H           (61),\n\t\t.IN_PKT_BURST_TYPE_L           (60),\n\t\t.IN_ST_DATA_W                  (82),\n\t\t.OUT_PKT_ADDR_H                (62),\n\t\t.OUT_PKT_ADDR_L                (36),\n\t\t.OUT_PKT_DATA_H                (31),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (35),\n\t\t.OUT_PKT_BYTEEN_L              (32),\n\t\t.OUT_PKT_BYTE_CNT_H            (71),\n\t\t.OUT_PKT_BYTE_CNT_L            (69),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (63),\n\t\t.OUT_PKT_BURST_SIZE_H          (77),\n\t\t.OUT_PKT_BURST_SIZE_L          (75),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (99),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (98),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (68),\n\t\t.OUT_PKT_BURST_TYPE_H          (79),\n\t\t.OUT_PKT_BURST_TYPE_L          (78),\n\t\t.OUT_ST_DATA_W                 (100),\n\t\t.ST_CHANNEL_W                  (8),\n\t\t.OPTIMIZE_FOR_RSP              (1),\n\t\t.RESPONSE_PATH                 (1)\n\t) width_adapter_001 (\n\t\t.clk                  (pll_outclk0_clk),                     \n\t\t.reset                (rst_controller_001_reset_out_reset),  \n\t\t.in_valid             (id_router_004_src_valid),             \n\t\t.in_channel           (id_router_004_src_channel),           \n\t\t.in_startofpacket     (id_router_004_src_startofpacket),     \n\t\t.in_endofpacket       (id_router_004_src_endofpacket),       \n\t\t.in_ready             (id_router_004_src_ready),             \n\t\t.in_data              (id_router_004_src_data),              \n\t\t.out_endofpacket      (width_adapter_001_src_endofpacket),   \n\t\t.out_data             (width_adapter_001_src_data),          \n\t\t.out_channel          (width_adapter_001_src_channel),       \n\t\t.out_valid            (width_adapter_001_src_valid),         \n\t\t.out_ready            (width_adapter_001_src_ready),         \n\t\t.out_startofpacket    (width_adapter_001_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                               \n\t);\n\n\taltera_avalon_st_handshake_clock_crosser #(\n\t\t.DATA_WIDTH          (100),\n\t\t.BITS_PER_SYMBOL     (100),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_CHANNEL         (1),\n\t\t.CHANNEL_WIDTH       (8),\n\t\t.USE_ERROR           (0),\n\t\t.ERROR_WIDTH         (1),\n\t\t.VALID_SYNC_DEPTH    (2),\n\t\t.READY_SYNC_DEPTH    (2),\n\t\t.USE_OUTPUT_PIPELINE (0)\n\t) crosser (\n\t\t.in_clk            (pll_outclk0_clk),                       \n\t\t.in_reset          (rst_controller_002_reset_out_reset),    \n\t\t.out_clk           (altpll_audio_outclk0_clk),              \n\t\t.out_reset         (rst_controller_003_reset_out_reset),    \n\t\t.in_ready          (cmd_xbar_demux_001_src5_ready),         \n\t\t.in_valid          (cmd_xbar_demux_001_src5_valid),         \n\t\t.in_startofpacket  (cmd_xbar_demux_001_src5_startofpacket), \n\t\t.in_endofpacket    (cmd_xbar_demux_001_src5_endofpacket),   \n\t\t.in_channel        (cmd_xbar_demux_001_src5_channel),       \n\t\t.in_data           (cmd_xbar_demux_001_src5_data),          \n\t\t.out_ready         (crosser_out_ready),                     \n\t\t.out_valid         (crosser_out_valid),                     \n\t\t.out_startofpacket (crosser_out_startofpacket),             \n\t\t.out_endofpacket   (crosser_out_endofpacket),               \n\t\t.out_channel       (crosser_out_channel),                   \n\t\t.out_data          (crosser_out_data),                      \n\t\t.in_empty          (1'b0),                                  \n\t\t.in_error          (1'b0),                                  \n\t\t.out_empty         (),                                      \n\t\t.out_error         ()                                       \n\t);\n\n\taltera_avalon_st_handshake_clock_crosser #(\n\t\t.DATA_WIDTH          (100),\n\t\t.BITS_PER_SYMBOL     (100),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_CHANNEL         (1),\n\t\t.CHANNEL_WIDTH       (8),\n\t\t.USE_ERROR           (0),\n\t\t.ERROR_WIDTH         (1),\n\t\t.VALID_SYNC_DEPTH    (2),\n\t\t.READY_SYNC_DEPTH    (2),\n\t\t.USE_OUTPUT_PIPELINE (0)\n\t) crosser_001 (\n\t\t.in_clk            (altpll_audio_outclk0_clk),              \n\t\t.in_reset          (rst_controller_003_reset_out_reset),    \n\t\t.out_clk           (pll_outclk0_clk),                       \n\t\t.out_reset         (rst_controller_002_reset_out_reset),    \n\t\t.in_ready          (rsp_xbar_demux_005_src0_ready),         \n\t\t.in_valid          (rsp_xbar_demux_005_src0_valid),         \n\t\t.in_startofpacket  (rsp_xbar_demux_005_src0_startofpacket), \n\t\t.in_endofpacket    (rsp_xbar_demux_005_src0_endofpacket),   \n\t\t.in_channel        (rsp_xbar_demux_005_src0_channel),       \n\t\t.in_data           (rsp_xbar_demux_005_src0_data),          \n\t\t.out_ready         (crosser_001_out_ready),                 \n\t\t.out_valid         (crosser_001_out_valid),                 \n\t\t.out_startofpacket (crosser_001_out_startofpacket),         \n\t\t.out_endofpacket   (crosser_001_out_endofpacket),           \n\t\t.out_channel       (crosser_001_out_channel),               \n\t\t.out_data          (crosser_001_out_data),                  \n\t\t.in_empty          (1'b0),                                  \n\t\t.in_error          (1'b0),                                  \n\t\t.out_empty         (),                                      \n\t\t.out_error         ()                                       \n\t);\n\n\taudio_nios_irq_mapper irq_mapper (\n\t\t.clk           (pll_outclk0_clk),                    \n\t\t.reset         (rst_controller_002_reset_out_reset), \n\t\t.receiver0_irq (irq_mapper_receiver0_irq),           \n\t\t.receiver1_irq (irq_mapper_receiver1_irq),           \n\t\t.receiver2_irq (irq_mapper_receiver2_irq),           \n\t\t.receiver3_irq (irq_mapper_receiver3_irq),           \n\t\t.sender_irq    (cpu_d_irq_irq)                       \n\t);\n\n\taltera_irq_clock_crosser #(\n\t\t.IRQ_WIDTH (1)\n\t) irq_synchronizer (\n\t\t.receiver_clk   (pll_outclk2_clk),                    \n\t\t.sender_clk     (pll_outclk0_clk),                    \n\t\t.receiver_reset (rst_controller_reset_out_reset),     \n\t\t.sender_reset   (rst_controller_002_reset_out_reset), \n\t\t.receiver_irq   (irq_synchronizer_receiver_irq),      \n\t\t.sender_irq     (irq_mapper_receiver1_irq)            \n\t);\n\n\taltera_irq_clock_crosser #(\n\t\t.IRQ_WIDTH (1)\n\t) irq_synchronizer_001 (\n\t\t.receiver_clk   (pll_outclk2_clk),                    \n\t\t.sender_clk     (pll_outclk0_clk),                    \n\t\t.receiver_reset (rst_controller_reset_out_reset),     \n\t\t.sender_reset   (rst_controller_002_reset_out_reset), \n\t\t.receiver_irq   (irq_synchronizer_001_receiver_irq),  \n\t\t.sender_irq     (irq_mapper_receiver2_irq)            \n\t);\n\nendmodule\n```"
        },
        {
            "role": "user",
            "content": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
        },
        {
            "role": "assistant",
            "content": "Module name: audio_nios. Module specification: This module is a complex system-on-chip design for audio processing, likely implemented on an FPGA. It integrates various components including a CPU, memory interfaces (SDRAM, on-chip memory), audio interface, I2C communication, timers, JTAG debugging, and various peripherals like LEDs, switches, and 7-segment displays. The module has input ports for clocks, reset, keys, switches, and audio inputs, and output ports for LEDs, 7-segment displays, SDRAM control, audio outputs, and PLL status signals. It also includes bidirectional ports for SDRAM data and I2C communication. Internally, the module uses numerous signals for interconnecting different components, including CPU instruction and data master interfaces, memory interfaces, and peripheral control signals. The code is structured into several sections, including clock generation (PLLs), CPU"
        }
    ],
    "claude-message": [
        {
            "role": "user",
            "content": [
                {
                    "type": "text",
                    "text": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
                },
                {
                    "type": "text",
                    "text": "Name of the module and its functionality is as follows: \nModule name: audio_nios\n\nExplanation: This module appears to be a complex system-on-chip design for audio processing, likely implemented on an FPGA. It integrates various components including a CPU, memory interfaces (SDRAM, on-chip memory), audio interface, I2C communication, timers, JTAG debugging, and various peripherals like LEDs, switches, and 7-segment displays. The module uses a Qsys/Platform Designer interconnect system with multiple clock domains, reset controllers, and data width adapters to connect these components. It implements a memory-mapped architecture with address decoding and routing logic to facilitate communication between the CPU and peripherals."
                },
                {
                    "type": "text",
                    "text": "Input and output ports and their explanation is as follows: \nBased on the provided Verilog code, here are the input and output ports of the audio_nios module:\n\nInput ports:\n- key_external_connection_export [3:0]\n- sw_external_connection_export [9:0]\n- audio_conduit_end_ADCDAT\n- audio_conduit_end_ADCLRC\n- audio_conduit_end_BCLK\n- audio_conduit_end_DACLRC\n- clk_clk\n- reset_reset_n\n\nExplanation: These input ports include external connections for keys and switches, audio input signals (ADC data, ADC LR clock, bit clock, DAC LR clock), system clock, and reset signal.\n\nOutput ports:\n- seg7_conduit_end_export [47:0]\n- pio_0_external_connection_export [9:0]\n- i2c_scl_external_connection_export\n- audio_conduit_end_XCK\n- audio_conduit_end_DACDAT\n- sdram_wire_addr [12:0]\n- sdram_wire_ba [1:0]\n- sdram_wire_cas_n\n- sdram_wire_cke\n- sdram_wire_cs_n\n- sdram_wire_dqm [1:0]\n- sdram_wire_ras_n\n- sdram_wire_we_n\n- altpll_audio_locked_export\n- pll_sdam_clk\n- pll_locked_export\n\nExplanation: These output ports include connections for 7-segment displays, LED outputs, I2C clock line, audio output signals (XCK, DAC data), SDRAM control signals (address, bank address, control signals), PLL status signals (locked), and clock outputs.\n\nInout port:\n- sdram_wire_dq [15:0]\n- i2c_sda_external_connection_export\n\nExplanation: These bidirectional ports are for SDRAM data lines and I2C data line, allowing both input and output on the same pins."
                },
                {
                    "type": "text",
                    "text": "Internal signals and their explanation is as follows: \nBased on the provided Verilog code, here are the internal signals and their explanations:\n\nInternal signals: altpll_audio_outclk0_clk, pll_outclk0_clk, pll_outclk2_clk, cpu_instruction_master_waitrequest, cpu_instruction_master_address, cpu_instruction_master_read, cpu_instruction_master_readdata, cpu_instruction_master_readdatavalid, cpu_data_master_waitrequest, cpu_data_master_writedata, cpu_data_master_address, cpu_data_master_write, cpu_data_master_read, cpu_data_master_readdata, cpu_data_master_debugaccess, cpu_data_master_readdatavalid, cpu_data_master_byteenable.\n\nExplanation: These signals are related to the CPU's instruction and data master interfaces. They handle memory access, read/write operations, and control signals for the CPU's interaction with other components in the system.\n\nInternal signals: onchip_memory2_s1_translator_avalon_anti_slave_0_writedata, onchip_memory2_s1_translator_avalon_anti_slave_0_address, onchip_memory2_s1_translator_avalon_anti_slave_0_chipselect, onchip_memory2_s1_translator_avalon_anti_slave_0_clken, onchip_memory2_s1_translator_avalon_anti_slave_0_write, onchip_memory2_s1_translator_avalon_anti_slave_0_readdata, onchip_memory2_s1_translator_avalon_anti_slave_0_byteenable.\n\nExplanation: These signals are associated with the on-chip memory interface, handling data transfer, addressing, and control for the internal memory component.\n\nInternal signals: sdram_s1_translator_avalon_anti_slave_0_waitrequest, sdram_s1_translator_avalon_anti_slave_0_writedata, sdram_s1_translator_avalon_anti_slave_0_address, sdram_s1_translator_avalon_anti_slave_0_chipselect, sdram_s1_translator_avalon_anti_slave_0_write, sdram_s1_translator_avalon_anti_slave_0_read, sdram_s1_translator_avalon_anti_slave_0_readdata, sdram_s1_translator_avalon_anti_slave_0_readdatavalid, sdram_s1_translator_avalon_anti_slave_0_byteenable.\n\nExplanation: These signals are related to the SDRAM interface, managing data transfer, addressing, and control for external SDRAM memory.\n\nInternal signals: audio_avalon_slave_translator_avalon_anti_slave_0_writedata, audio_avalon_slave_translator_avalon_anti_slave_0_address, audio_avalon_slave_translator_avalon_anti_slave_0_write, audio_avalon_slave_translator_avalon_anti_slave_0_read, audio_avalon_slave_translator_avalon_anti_slave_0_readdata.\n\nExplanation: These signals are associated with the audio interface, handling data transfer and control for audio processing components.\n\nInternal signals: Various *_translator_avalon_universal_slave_0_agent* signals for different components (e.g., CPU, memory, peripherals).\n\nExplanation: These signals are part of the Avalon bus interface, facilitating communication between different components in the system-on-chip design."
                },
                {
                    "type": "text",
                    "text": "Original Verilog code is as follows: \n<code>\n\n\n\n`timescale 1 ps / 1 ps\nmodule audio_nios (\n\t\tinput  wire [3:0]  key_external_connection_export,     \n\t\toutput wire [47:0] seg7_conduit_end_export,            \n\t\toutput wire [9:0]  pio_0_external_connection_export,   \n\t\tinput  wire [9:0]  sw_external_connection_export,      \n\t\toutput wire        i2c_scl_external_connection_export, \n\t\tinout  wire        i2c_sda_external_connection_export, \n\t\toutput wire        audio_conduit_end_XCK,              \n\t\tinput  wire        audio_conduit_end_ADCDAT,           \n\t\tinput  wire        audio_conduit_end_ADCLRC,           \n\t\toutput wire        audio_conduit_end_DACDAT,           \n\t\tinput  wire        audio_conduit_end_DACLRC,           \n\t\tinput  wire        audio_conduit_end_BCLK,             \n\t\tinput  wire        clk_clk,                            \n\t\tinput  wire        reset_reset_n,                      \n\t\toutput wire [12:0] sdram_wire_addr,                    \n\t\toutput wire [1:0]  sdram_wire_ba,                      \n\t\toutput wire        sdram_wire_cas_n,                   \n\t\toutput wire        sdram_wire_cke,                     \n\t\toutput wire        sdram_wire_cs_n,                    \n\t\tinout  wire [15:0] sdram_wire_dq,                      \n\t\toutput wire [1:0]  sdram_wire_dqm,                     \n\t\toutput wire        sdram_wire_ras_n,                   \n\t\toutput wire        sdram_wire_we_n,                    \n\t\toutput wire        altpll_audio_locked_export,         \n\t\toutput wire        pll_sdam_clk,                       \n\t\toutput wire        pll_locked_export                   \n\t);\n\n\twire          altpll_audio_outclk0_clk;                                                                         \n\twire          pll_outclk0_clk;                                                                                  \n\twire          pll_outclk2_clk;                                                                                  \n\twire          cpu_instruction_master_waitrequest;                                                               \n\twire   [26:0] cpu_instruction_master_address;                                                                   \n\twire          cpu_instruction_master_read;                                                                      \n\twire   [31:0] cpu_instruction_master_readdata;                                                                  \n\twire          cpu_instruction_master_readdatavalid;                                                             \n\twire          cpu_data_master_waitrequest;                                                                      \n\twire   [31:0] cpu_data_master_writedata;                                                                        \n\twire   [26:0] cpu_data_master_address;                                                                          \n\twire          cpu_data_master_write;                                                                            \n\twire          cpu_data_master_read;                                                                             \n\twire   [31:0] cpu_data_master_readdata;                                                                         \n\twire          cpu_data_master_debugaccess;                                                                      \n\twire          cpu_data_master_readdatavalid;                                                                    \n\twire    [3:0] cpu_data_master_byteenable;                                                                       \n\twire          cpu_jtag_debug_module_translator_avalon_anti_slave_0_waitrequest;                                 \n\twire   [31:0] cpu_jtag_debug_module_translator_avalon_anti_slave_0_writedata;                                   \n\twire    [8:0] cpu_jtag_debug_module_translator_avalon_anti_slave_0_address;                                     \n\twire          cpu_jtag_debug_module_translator_avalon_anti_slave_0_write;                                       \n\twire          cpu_jtag_debug_module_translator_avalon_anti_slave_0_read;                                        \n\twire   [31:0] cpu_jtag_debug_module_translator_avalon_anti_slave_0_readdata;                                    \n\twire          cpu_jtag_debug_module_translator_avalon_anti_slave_0_debugaccess;                                 \n\twire    [3:0] cpu_jtag_debug_module_translator_avalon_anti_slave_0_byteenable;                                  \n\twire   [31:0] onchip_memory2_s1_translator_avalon_anti_slave_0_writedata;                                       \n\twire   [16:0] onchip_memory2_s1_translator_avalon_anti_slave_0_address;                                         \n\twire          onchip_memory2_s1_translator_avalon_anti_slave_0_chipselect;                                      \n\twire          onchip_memory2_s1_translator_avalon_anti_slave_0_clken;                                           \n\twire          onchip_memory2_s1_translator_avalon_anti_slave_0_write;                                           \n\twire   [31:0] onchip_memory2_s1_translator_avalon_anti_slave_0_readdata;                                        \n\twire    [3:0] onchip_memory2_s1_translator_avalon_anti_slave_0_byteenable;                                      \n\twire          cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_waitrequest;                              \n\twire    [0:0] cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_burstcount;                               \n\twire   [31:0] cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_writedata;                                \n\twire    [8:0] cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_address;                                  \n\twire          cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_write;                                    \n\twire          cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_read;                                     \n\twire   [31:0] cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_readdata;                                 \n\twire          cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_debugaccess;                              \n\twire          cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_readdatavalid;                            \n\twire    [3:0] cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_byteenable;                               \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_waitrequest;                           \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_writedata;                             \n\twire    [0:0] jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_address;                               \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_chipselect;                            \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_write;                                 \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_read;                                  \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_readdata;                              \n\twire          sdram_s1_translator_avalon_anti_slave_0_waitrequest;                                              \n\twire   [15:0] sdram_s1_translator_avalon_anti_slave_0_writedata;                                                \n\twire   [24:0] sdram_s1_translator_avalon_anti_slave_0_address;                                                  \n\twire          sdram_s1_translator_avalon_anti_slave_0_chipselect;                                               \n\twire          sdram_s1_translator_avalon_anti_slave_0_write;                                                    \n\twire          sdram_s1_translator_avalon_anti_slave_0_read;                                                     \n\twire   [15:0] sdram_s1_translator_avalon_anti_slave_0_readdata;                                                 \n\twire          sdram_s1_translator_avalon_anti_slave_0_readdatavalid;                                            \n\twire    [1:0] sdram_s1_translator_avalon_anti_slave_0_byteenable;                                               \n\twire   [15:0] audio_avalon_slave_translator_avalon_anti_slave_0_writedata;                                      \n\twire    [2:0] audio_avalon_slave_translator_avalon_anti_slave_0_address;                                        \n\twire          audio_avalon_slave_translator_avalon_anti_slave_0_write;                                          \n\twire          audio_avalon_slave_translator_avalon_anti_slave_0_read;                                           \n\twire   [15:0] audio_avalon_slave_translator_avalon_anti_slave_0_readdata;                                       \n\twire    [0:0] sysid_qsys_control_slave_translator_avalon_anti_slave_0_address;                                  \n\twire   [31:0] sysid_qsys_control_slave_translator_avalon_anti_slave_0_readdata;                                 \n\twire   [15:0] timer_s1_translator_avalon_anti_slave_0_writedata;                                                \n\twire    [2:0] timer_s1_translator_avalon_anti_slave_0_address;                                                  \n\twire          timer_s1_translator_avalon_anti_slave_0_chipselect;                                               \n\twire          timer_s1_translator_avalon_anti_slave_0_write;                                                    \n\twire   [15:0] timer_s1_translator_avalon_anti_slave_0_readdata;                                                 \n\twire    [0:0] cpu_peripheral_bridge_m0_burstcount;                                                              \n\twire          cpu_peripheral_bridge_m0_waitrequest;                                                             \n\twire    [8:0] cpu_peripheral_bridge_m0_address;                                                                 \n\twire   [31:0] cpu_peripheral_bridge_m0_writedata;                                                               \n\twire          cpu_peripheral_bridge_m0_write;                                                                   \n\twire          cpu_peripheral_bridge_m0_read;                                                                    \n\twire   [31:0] cpu_peripheral_bridge_m0_readdata;                                                                \n\twire          cpu_peripheral_bridge_m0_debugaccess;                                                             \n\twire    [3:0] cpu_peripheral_bridge_m0_byteenable;                                                              \n\twire          cpu_peripheral_bridge_m0_readdatavalid;                                                           \n\twire   [31:0] key_s1_translator_avalon_anti_slave_0_writedata;                                                  \n\twire    [1:0] key_s1_translator_avalon_anti_slave_0_address;                                                    \n\twire          key_s1_translator_avalon_anti_slave_0_chipselect;                                                 \n\twire          key_s1_translator_avalon_anti_slave_0_write;                                                      \n\twire   [31:0] key_s1_translator_avalon_anti_slave_0_readdata;                                                   \n\twire    [7:0] seg7_avalon_slave_translator_avalon_anti_slave_0_writedata;                                       \n\twire    [2:0] seg7_avalon_slave_translator_avalon_anti_slave_0_address;                                         \n\twire          seg7_avalon_slave_translator_avalon_anti_slave_0_write;                                           \n\twire          seg7_avalon_slave_translator_avalon_anti_slave_0_read;                                            \n\twire    [7:0] seg7_avalon_slave_translator_avalon_anti_slave_0_readdata;                                        \n\twire   [31:0] pio_led_s1_translator_avalon_anti_slave_0_writedata;                                              \n\twire    [1:0] pio_led_s1_translator_avalon_anti_slave_0_address;                                                \n\twire          pio_led_s1_translator_avalon_anti_slave_0_chipselect;                                             \n\twire          pio_led_s1_translator_avalon_anti_slave_0_write;                                                  \n\twire   [31:0] pio_led_s1_translator_avalon_anti_slave_0_readdata;                                               \n\twire   [31:0] sw_s1_translator_avalon_anti_slave_0_writedata;                                                   \n\twire    [1:0] sw_s1_translator_avalon_anti_slave_0_address;                                                     \n\twire          sw_s1_translator_avalon_anti_slave_0_chipselect;                                                  \n\twire          sw_s1_translator_avalon_anti_slave_0_write;                                                       \n\twire   [31:0] sw_s1_translator_avalon_anti_slave_0_readdata;                                                    \n\twire   [31:0] i2c_scl_s1_translator_avalon_anti_slave_0_writedata;                                              \n\twire    [1:0] i2c_scl_s1_translator_avalon_anti_slave_0_address;                                                \n\twire          i2c_scl_s1_translator_avalon_anti_slave_0_chipselect;                                             \n\twire          i2c_scl_s1_translator_avalon_anti_slave_0_write;                                                  \n\twire   [31:0] i2c_scl_s1_translator_avalon_anti_slave_0_readdata;                                               \n\twire   [31:0] i2c_sda_s1_translator_avalon_anti_slave_0_writedata;                                              \n\twire    [1:0] i2c_sda_s1_translator_avalon_anti_slave_0_address;                                                \n\twire          i2c_sda_s1_translator_avalon_anti_slave_0_chipselect;                                             \n\twire          i2c_sda_s1_translator_avalon_anti_slave_0_write;                                                  \n\twire   [31:0] i2c_sda_s1_translator_avalon_anti_slave_0_readdata;                                               \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_waitrequest;                          \n\twire    [2:0] cpu_instruction_master_translator_avalon_universal_master_0_burstcount;                           \n\twire   [31:0] cpu_instruction_master_translator_avalon_universal_master_0_writedata;                            \n\twire   [26:0] cpu_instruction_master_translator_avalon_universal_master_0_address;                              \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_lock;                                 \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_write;                                \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_read;                                 \n\twire   [31:0] cpu_instruction_master_translator_avalon_universal_master_0_readdata;                             \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_debugaccess;                          \n\twire    [3:0] cpu_instruction_master_translator_avalon_universal_master_0_byteenable;                           \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid;                        \n\twire          cpu_data_master_translator_avalon_universal_master_0_waitrequest;                                 \n\twire    [2:0] cpu_data_master_translator_avalon_universal_master_0_burstcount;                                  \n\twire   [31:0] cpu_data_master_translator_avalon_universal_master_0_writedata;                                   \n\twire   [26:0] cpu_data_master_translator_avalon_universal_master_0_address;                                     \n\twire          cpu_data_master_translator_avalon_universal_master_0_lock;                                        \n\twire          cpu_data_master_translator_avalon_universal_master_0_write;                                       \n\twire          cpu_data_master_translator_avalon_universal_master_0_read;                                        \n\twire   [31:0] cpu_data_master_translator_avalon_universal_master_0_readdata;                                    \n\twire          cpu_data_master_translator_avalon_universal_master_0_debugaccess;                                 \n\twire    [3:0] cpu_data_master_translator_avalon_universal_master_0_byteenable;                                  \n\twire          cpu_data_master_translator_avalon_universal_master_0_readdatavalid;                               \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_waitrequest;                   \n\twire    [2:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_burstcount;                    \n\twire   [31:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_writedata;                     \n\twire   [26:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_address;                       \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_write;                         \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_lock;                          \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_read;                          \n\twire   [31:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdata;                      \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                 \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_debugaccess;                   \n\twire    [3:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_byteenable;                    \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;            \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_valid;                  \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;          \n\twire  [100:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_data;                   \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_ready;                  \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;         \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;               \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;       \n\twire  [100:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;               \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;             \n\twire   [33:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;              \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;             \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                       \n\twire    [2:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                        \n\twire   [31:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                         \n\twire   [26:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_address;                           \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_write;                             \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_lock;                              \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_read;                              \n\twire   [31:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                          \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                     \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                       \n\twire    [3:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                        \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                      \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;              \n\twire  [100:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                       \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                      \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;             \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                   \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;           \n\twire  [100:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                    \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                   \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                 \n\twire   [33:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                  \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                 \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest;                \n\twire    [2:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount;                 \n\twire   [31:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata;                  \n\twire   [26:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address;                    \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write;                      \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock;                       \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read;                       \n\twire   [31:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata;                   \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid;              \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess;                \n\twire    [3:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable;                 \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;         \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid;               \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;       \n\twire  [100:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data;                \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready;               \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;      \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;            \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;    \n\twire  [100:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;             \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;            \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;          \n\twire   [33:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;           \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;          \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;             \n\twire    [2:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;              \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata;               \n\twire   [26:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address;                 \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write;                   \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock;                    \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read;                    \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;           \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;             \n\twire    [3:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;              \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;      \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;            \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;    \n\twire  [100:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data;             \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;            \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;   \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;         \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; \n\twire  [100:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;          \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;         \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;       \n\twire   [33:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;        \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;       \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                                \n\twire    [1:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                 \n\twire   [15:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                  \n\twire   [26:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_address;                                    \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_write;                                      \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                       \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_read;                                       \n\twire   [15:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                   \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                              \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                                \n\twire    [1:0] sdram_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                 \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                         \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                               \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                       \n\twire   [82:0] sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                                \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                               \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                      \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                            \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                    \n\twire   [82:0] sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                             \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                            \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                          \n\twire   [17:0] sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                           \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                          \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;                          \n\twire   [17:0] sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;                           \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;                          \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;                      \n\twire    [2:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;                       \n\twire   [31:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_writedata;                        \n\twire   [26:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_address;                          \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_write;                            \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_lock;                             \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_read;                             \n\twire   [31:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                         \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                    \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;                      \n\twire    [3:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;                       \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;               \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;                     \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;             \n\twire  [100:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_data;                      \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;                     \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;            \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                  \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;          \n\twire  [100:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                   \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                  \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                \n\twire   [33:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                 \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;                \n\twire   [33:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;                 \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;                \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;                \n\twire    [2:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;                 \n\twire   [31:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata;                  \n\twire   [26:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address;                    \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write;                      \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock;                       \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read;                       \n\twire   [31:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                   \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;              \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;                \n\twire    [3:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;                 \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;         \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;               \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;       \n\twire  [100:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data;                \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;               \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;      \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;            \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;    \n\twire  [100:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;             \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;            \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;          \n\twire   [33:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;           \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;          \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                                \n\twire    [2:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                 \n\twire   [31:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                  \n\twire   [26:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_address;                                    \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_write;                                      \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                       \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_read;                                       \n\twire   [31:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                   \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                              \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                                \n\twire    [3:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                 \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                         \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                               \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                       \n\twire  [100:0] timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                                \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                               \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                      \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                            \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                    \n\twire  [100:0] timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                             \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                            \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                          \n\twire   [33:0] timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                           \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                          \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_waitrequest;                        \n\twire    [2:0] cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_burstcount;                         \n\twire   [31:0] cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_writedata;                          \n\twire    [8:0] cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_address;                            \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_lock;                               \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_write;                              \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_read;                               \n\twire   [31:0] cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_readdata;                           \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_debugaccess;                        \n\twire    [3:0] cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_byteenable;                         \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_readdatavalid;                      \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                                  \n\twire    [2:0] key_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                   \n\twire   [31:0] key_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                    \n\twire    [8:0] key_s1_translator_avalon_universal_slave_0_agent_m0_address;                                      \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_write;                                        \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                         \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_read;                                         \n\twire   [31:0] key_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                     \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                                \n\twire          key_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                                  \n\twire    [3:0] key_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                   \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                           \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                                 \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                         \n\twire   [80:0] key_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                                  \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                                 \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                        \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                              \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                      \n\twire   [80:0] key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                               \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                              \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                            \n\twire   [33:0] key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                             \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                            \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;                       \n\twire    [2:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;                        \n\twire   [31:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_writedata;                         \n\twire    [8:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_address;                           \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_write;                             \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_lock;                              \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_read;                              \n\twire   [31:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                          \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                     \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;                       \n\twire    [3:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;                        \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;                      \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;              \n\twire   [80:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_data;                       \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;                      \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;             \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                   \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;           \n\twire   [80:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                    \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                   \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                 \n\twire   [33:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                  \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                 \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                              \n\twire    [2:0] pio_led_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                               \n\twire   [31:0] pio_led_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                \n\twire    [8:0] pio_led_s1_translator_avalon_universal_slave_0_agent_m0_address;                                  \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_m0_write;                                    \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                     \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_m0_read;                                     \n\twire   [31:0] pio_led_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                 \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                            \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                              \n\twire    [3:0] pio_led_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                               \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                       \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                             \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                     \n\twire   [80:0] pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                              \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                             \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                    \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                          \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                  \n\twire   [80:0] pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                           \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                          \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                        \n\twire   [33:0] pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                         \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                        \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                                   \n\twire    [2:0] sw_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                    \n\twire   [31:0] sw_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                     \n\twire    [8:0] sw_s1_translator_avalon_universal_slave_0_agent_m0_address;                                       \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_m0_write;                                         \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                          \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_m0_read;                                          \n\twire   [31:0] sw_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                      \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                                 \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                                   \n\twire    [3:0] sw_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                    \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                            \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                                  \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                          \n\twire   [80:0] sw_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                                   \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                                  \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                         \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                               \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                       \n\twire   [80:0] sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                                \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                               \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                             \n\twire   [33:0] sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                              \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                             \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                              \n\twire    [2:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                               \n\twire   [31:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                \n\twire    [8:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_address;                                  \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_write;                                    \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                     \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_read;                                     \n\twire   [31:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                 \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                            \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                              \n\twire    [3:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                               \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                       \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                             \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                     \n\twire   [80:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                              \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                             \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                    \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                          \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                  \n\twire   [80:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                           \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                          \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                        \n\twire   [33:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                         \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                        \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                              \n\twire    [2:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                               \n\twire   [31:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                \n\twire    [8:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_address;                                  \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_write;                                    \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                     \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_read;                                     \n\twire   [31:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                 \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                            \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                              \n\twire    [3:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                               \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                       \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                             \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                     \n\twire   [80:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                              \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                             \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                    \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                          \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                  \n\twire   [80:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                           \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                          \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                        \n\twire   [33:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                         \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                        \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_endofpacket;                 \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_valid;                       \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_startofpacket;               \n\twire   [99:0] cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_data;                        \n\twire          cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_ready;                       \n\twire          cpu_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket;                        \n\twire          cpu_data_master_translator_avalon_universal_master_0_agent_cp_valid;                              \n\twire          cpu_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket;                      \n\twire   [99:0] cpu_data_master_translator_avalon_universal_master_0_agent_cp_data;                               \n\twire          cpu_data_master_translator_avalon_universal_master_0_agent_cp_ready;                              \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_endofpacket;                   \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_valid;                         \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_startofpacket;                 \n\twire   [99:0] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_data;                          \n\twire          cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_ready;                         \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                       \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_valid;                             \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                     \n\twire   [99:0] onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_data;                              \n\twire          onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_ready;                             \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket;                \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid;                      \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket;              \n\twire   [99:0] cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data;                       \n\twire          cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready;                      \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;             \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid;                   \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;           \n\twire   [99:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data;                    \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready;                   \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                                \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                      \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                              \n\twire   [81:0] sdram_s1_translator_avalon_universal_slave_0_agent_rp_data;                                       \n\twire          sdram_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                      \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;                      \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_valid;                            \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;                    \n\twire   [99:0] audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_data;                             \n\twire          audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_ready;                            \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;                \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid;                      \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;              \n\twire   [99:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data;                       \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready;                      \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                                \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                      \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                              \n\twire   [99:0] timer_s1_translator_avalon_universal_slave_0_agent_rp_data;                                       \n\twire          timer_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                      \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket;               \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid;                     \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket;             \n\twire   [79:0] cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_data;                      \n\twire          cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready;                     \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                                  \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                        \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                                \n\twire   [79:0] key_s1_translator_avalon_universal_slave_0_agent_rp_data;                                         \n\twire          key_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                        \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;                       \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_valid;                             \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;                     \n\twire   [79:0] seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_data;                              \n\twire          seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_ready;                             \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                              \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                    \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                            \n\twire   [79:0] pio_led_s1_translator_avalon_universal_slave_0_agent_rp_data;                                     \n\twire          pio_led_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                    \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                                   \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                         \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                                 \n\twire   [79:0] sw_s1_translator_avalon_universal_slave_0_agent_rp_data;                                          \n\twire          sw_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                         \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                              \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                    \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                            \n\twire   [79:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_data;                                     \n\twire          i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                    \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                              \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                    \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                            \n\twire   [79:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_data;                                     \n\twire          i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                    \n\twire          addr_router_src_endofpacket;                                                                      \n\twire          addr_router_src_valid;                                                                            \n\twire          addr_router_src_startofpacket;                                                                    \n\twire   [99:0] addr_router_src_data;                                                                             \n\twire    [7:0] addr_router_src_channel;                                                                          \n\twire          addr_router_src_ready;                                                                            \n\twire          limiter_rsp_src_endofpacket;                                                                      \n\twire          limiter_rsp_src_valid;                                                                            \n\twire          limiter_rsp_src_startofpacket;                                                                    \n\twire   [99:0] limiter_rsp_src_data;                                                                             \n\twire    [7:0] limiter_rsp_src_channel;                                                                          \n\twire          limiter_rsp_src_ready;                                                                            \n\twire          addr_router_001_src_endofpacket;                                                                  \n\twire          addr_router_001_src_valid;                                                                        \n\twire          addr_router_001_src_startofpacket;                                                                \n\twire   [99:0] addr_router_001_src_data;                                                                         \n\twire    [7:0] addr_router_001_src_channel;                                                                      \n\twire          addr_router_001_src_ready;                                                                        \n\twire          limiter_001_rsp_src_endofpacket;                                                                  \n\twire          limiter_001_rsp_src_valid;                                                                        \n\twire          limiter_001_rsp_src_startofpacket;                                                                \n\twire   [99:0] limiter_001_rsp_src_data;                                                                         \n\twire    [7:0] limiter_001_rsp_src_channel;                                                                      \n\twire          limiter_001_rsp_src_ready;                                                                        \n\twire          addr_router_002_src_endofpacket;                                                                  \n\twire          addr_router_002_src_valid;                                                                        \n\twire          addr_router_002_src_startofpacket;                                                                \n\twire   [79:0] addr_router_002_src_data;                                                                         \n\twire    [5:0] addr_router_002_src_channel;                                                                      \n\twire          addr_router_002_src_ready;                                                                        \n\twire          limiter_002_rsp_src_endofpacket;                                                                  \n\twire          limiter_002_rsp_src_valid;                                                                        \n\twire          limiter_002_rsp_src_startofpacket;                                                                \n\twire   [79:0] limiter_002_rsp_src_data;                                                                         \n\twire    [5:0] limiter_002_rsp_src_channel;                                                                      \n\twire          limiter_002_rsp_src_ready;                                                                        \n\twire          burst_adapter_source0_endofpacket;                                                                \n\twire          burst_adapter_source0_valid;                                                                      \n\twire          burst_adapter_source0_startofpacket;                                                              \n\twire   [81:0] burst_adapter_source0_data;                                                                       \n\twire          burst_adapter_source0_ready;                                                                      \n\twire    [7:0] burst_adapter_source0_channel;                                                                    \n\twire          rst_controller_reset_out_reset;                                                                   \n\twire          rst_controller_001_reset_out_reset;                                                               \n\twire          rst_controller_001_reset_out_reset_req;                                                           \n\twire          rst_controller_002_reset_out_reset;                                                               \n\twire          cpu_jtag_debug_module_reset_reset;                                                                \n\twire          rst_controller_003_reset_out_reset;                                                               \n\twire          rst_controller_004_reset_out_reset;                                                               \n\twire          cmd_xbar_demux_src0_endofpacket;                                                                  \n\twire          cmd_xbar_demux_src0_valid;                                                                        \n\twire          cmd_xbar_demux_src0_startofpacket;                                                                \n\twire   [99:0] cmd_xbar_demux_src0_data;                                                                         \n\twire    [7:0] cmd_xbar_demux_src0_channel;                                                                      \n\twire          cmd_xbar_demux_src0_ready;                                                                        \n\twire          cmd_xbar_demux_src1_endofpacket;                                                                  \n\twire          cmd_xbar_demux_src1_valid;                                                                        \n\twire          cmd_xbar_demux_src1_startofpacket;                                                                \n\twire   [99:0] cmd_xbar_demux_src1_data;                                                                         \n\twire    [7:0] cmd_xbar_demux_src1_channel;                                                                      \n\twire          cmd_xbar_demux_src1_ready;                                                                        \n\twire          cmd_xbar_demux_001_src0_endofpacket;                                                              \n\twire          cmd_xbar_demux_001_src0_valid;                                                                    \n\twire          cmd_xbar_demux_001_src0_startofpacket;                                                            \n\twire   [99:0] cmd_xbar_demux_001_src0_data;                                                                     \n\twire    [7:0] cmd_xbar_demux_001_src0_channel;                                                                  \n\twire          cmd_xbar_demux_001_src0_ready;                                                                    \n\twire          cmd_xbar_demux_001_src1_endofpacket;                                                              \n\twire          cmd_xbar_demux_001_src1_valid;                                                                    \n\twire          cmd_xbar_demux_001_src1_startofpacket;                                                            \n\twire   [99:0] cmd_xbar_demux_001_src1_data;                                                                     \n\twire    [7:0] cmd_xbar_demux_001_src1_channel;                                                                  \n\twire          cmd_xbar_demux_001_src1_ready;                                                                    \n\twire          cmd_xbar_demux_001_src2_endofpacket;                                                              \n\twire          cmd_xbar_demux_001_src2_valid;                                                                    \n\twire          cmd_xbar_demux_001_src2_startofpacket;                                                            \n\twire   [99:0] cmd_xbar_demux_001_src2_data;                                                                     \n\twire    [7:0] cmd_xbar_demux_001_src2_channel;                                                                  \n\twire          cmd_xbar_demux_001_src3_endofpacket;                                                              \n\twire          cmd_xbar_demux_001_src3_valid;                                                                    \n\twire          cmd_xbar_demux_001_src3_startofpacket;                                                            \n\twire   [99:0] cmd_xbar_demux_001_src3_data;                                                                     \n\twire    [7:0] cmd_xbar_demux_001_src3_channel;                                                                  \n\twire          cmd_xbar_demux_001_src4_endofpacket;                                                              \n\twire          cmd_xbar_demux_001_src4_valid;                                                                    \n\twire          cmd_xbar_demux_001_src4_startofpacket;                                                            \n\twire   [99:0] cmd_xbar_demux_001_src4_data;                                                                     \n\twire    [7:0] cmd_xbar_demux_001_src4_channel;                                                                  \n\twire          cmd_xbar_demux_001_src6_endofpacket;                                                              \n\twire          cmd_xbar_demux_001_src6_valid;                                                                    \n\twire          cmd_xbar_demux_001_src6_startofpacket;                                                            \n\twire   [99:0] cmd_xbar_demux_001_src6_data;                                                                     \n\twire    [7:0] cmd_xbar_demux_001_src6_channel;                                                                  \n\twire          cmd_xbar_demux_001_src7_endofpacket;                                                              \n\twire          cmd_xbar_demux_001_src7_valid;                                                                    \n\twire          cmd_xbar_demux_001_src7_startofpacket;                                                            \n\twire   [99:0] cmd_xbar_demux_001_src7_data;                                                                     \n\twire    [7:0] cmd_xbar_demux_001_src7_channel;                                                                  \n\twire          rsp_xbar_demux_src0_endofpacket;                                                                  \n\twire          rsp_xbar_demux_src0_valid;                                                                        \n\twire          rsp_xbar_demux_src0_startofpacket;                                                                \n\twire   [99:0] rsp_xbar_demux_src0_data;                                                                         \n\twire    [7:0] rsp_xbar_demux_src0_channel;                                                                      \n\twire          rsp_xbar_demux_src0_ready;                                                                        \n\twire          rsp_xbar_demux_src1_endofpacket;                                                                  \n\twire          rsp_xbar_demux_src1_valid;                                                                        \n\twire          rsp_xbar_demux_src1_startofpacket;                                                                \n\twire   [99:0] rsp_xbar_demux_src1_data;                                                                         \n\twire    [7:0] rsp_xbar_demux_src1_channel;                                                                      \n\twire          rsp_xbar_demux_src1_ready;                                                                        \n\twire          rsp_xbar_demux_001_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_001_src0_valid;                                                                    \n\twire          rsp_xbar_demux_001_src0_startofpacket;                                                            \n\twire   [99:0] rsp_xbar_demux_001_src0_data;                                                                     \n\twire    [7:0] rsp_xbar_demux_001_src0_channel;                                                                  \n\twire          rsp_xbar_demux_001_src0_ready;                                                                    \n\twire          rsp_xbar_demux_001_src1_endofpacket;                                                              \n\twire          rsp_xbar_demux_001_src1_valid;                                                                    \n\twire          rsp_xbar_demux_001_src1_startofpacket;                                                            \n\twire   [99:0] rsp_xbar_demux_001_src1_data;                                                                     \n\twire    [7:0] rsp_xbar_demux_001_src1_channel;                                                                  \n\twire          rsp_xbar_demux_001_src1_ready;                                                                    \n\twire          rsp_xbar_demux_002_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_002_src0_valid;                                                                    \n\twire          rsp_xbar_demux_002_src0_startofpacket;                                                            \n\twire   [99:0] rsp_xbar_demux_002_src0_data;                                                                     \n\twire    [7:0] rsp_xbar_demux_002_src0_channel;                                                                  \n\twire          rsp_xbar_demux_002_src0_ready;                                                                    \n\twire          rsp_xbar_demux_003_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_003_src0_valid;                                                                    \n\twire          rsp_xbar_demux_003_src0_startofpacket;                                                            \n\twire   [99:0] rsp_xbar_demux_003_src0_data;                                                                     \n\twire    [7:0] rsp_xbar_demux_003_src0_channel;                                                                  \n\twire          rsp_xbar_demux_003_src0_ready;                                                                    \n\twire          rsp_xbar_demux_004_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_004_src0_valid;                                                                    \n\twire          rsp_xbar_demux_004_src0_startofpacket;                                                            \n\twire   [99:0] rsp_xbar_demux_004_src0_data;                                                                     \n\twire    [7:0] rsp_xbar_demux_004_src0_channel;                                                                  \n\twire          rsp_xbar_demux_004_src0_ready;                                                                    \n\twire          rsp_xbar_demux_006_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_006_src0_valid;                                                                    \n\twire          rsp_xbar_demux_006_src0_startofpacket;                                                            \n\twire   [99:0] rsp_xbar_demux_006_src0_data;                                                                     \n\twire    [7:0] rsp_xbar_demux_006_src0_channel;                                                                  \n\twire          rsp_xbar_demux_006_src0_ready;                                                                    \n\twire          rsp_xbar_demux_007_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_007_src0_valid;                                                                    \n\twire          rsp_xbar_demux_007_src0_startofpacket;                                                            \n\twire   [99:0] rsp_xbar_demux_007_src0_data;                                                                     \n\twire    [7:0] rsp_xbar_demux_007_src0_channel;                                                                  \n\twire          rsp_xbar_demux_007_src0_ready;                                                                    \n\twire          limiter_cmd_src_endofpacket;                                                                      \n\twire          limiter_cmd_src_startofpacket;                                                                    \n\twire   [99:0] limiter_cmd_src_data;                                                                             \n\twire    [7:0] limiter_cmd_src_channel;                                                                          \n\twire          limiter_cmd_src_ready;                                                                            \n\twire          rsp_xbar_mux_src_endofpacket;                                                                     \n\twire          rsp_xbar_mux_src_valid;                                                                           \n\twire          rsp_xbar_mux_src_startofpacket;                                                                   \n\twire   [99:0] rsp_xbar_mux_src_data;                                                                            \n\twire    [7:0] rsp_xbar_mux_src_channel;                                                                         \n\twire          rsp_xbar_mux_src_ready;                                                                           \n\twire          limiter_001_cmd_src_endofpacket;                                                                  \n\twire          limiter_001_cmd_src_startofpacket;                                                                \n\twire   [99:0] limiter_001_cmd_src_data;                                                                         \n\twire    [7:0] limiter_001_cmd_src_channel;                                                                      \n\twire          limiter_001_cmd_src_ready;                                                                        \n\twire          rsp_xbar_mux_001_src_endofpacket;                                                                 \n\twire          rsp_xbar_mux_001_src_valid;                                                                       \n\twire          rsp_xbar_mux_001_src_startofpacket;                                                               \n\twire   [99:0] rsp_xbar_mux_001_src_data;                                                                        \n\twire    [7:0] rsp_xbar_mux_001_src_channel;                                                                     \n\twire          rsp_xbar_mux_001_src_ready;                                                                       \n\twire          cmd_xbar_mux_src_endofpacket;                                                                     \n\twire          cmd_xbar_mux_src_valid;                                                                           \n\twire          cmd_xbar_mux_src_startofpacket;                                                                   \n\twire   [99:0] cmd_xbar_mux_src_data;                                                                            \n\twire    [7:0] cmd_xbar_mux_src_channel;                                                                         \n\twire          cmd_xbar_mux_src_ready;                                                                           \n\twire          id_router_src_endofpacket;                                                                        \n\twire          id_router_src_valid;                                                                              \n\twire          id_router_src_startofpacket;                                                                      \n\twire   [99:0] id_router_src_data;                                                                               \n\twire    [7:0] id_router_src_channel;                                                                            \n\twire          id_router_src_ready;                                                                              \n\twire          cmd_xbar_mux_001_src_endofpacket;                                                                 \n\twire          cmd_xbar_mux_001_src_valid;                                                                       \n\twire          cmd_xbar_mux_001_src_startofpacket;                                                               \n\twire   [99:0] cmd_xbar_mux_001_src_data;                                                                        \n\twire    [7:0] cmd_xbar_mux_001_src_channel;                                                                     \n\twire          cmd_xbar_mux_001_src_ready;                                                                       \n\twire          id_router_001_src_endofpacket;                                                                    \n\twire          id_router_001_src_valid;                                                                          \n\twire          id_router_001_src_startofpacket;                                                                  \n\twire   [99:0] id_router_001_src_data;                                                                           \n\twire    [7:0] id_router_001_src_channel;                                                                        \n\twire          id_router_001_src_ready;                                                                          \n\twire          cmd_xbar_demux_001_src2_ready;                                                                    \n\twire          id_router_002_src_endofpacket;                                                                    \n\twire          id_router_002_src_valid;                                                                          \n\twire          id_router_002_src_startofpacket;                                                                  \n\twire   [99:0] id_router_002_src_data;                                                                           \n\twire    [7:0] id_router_002_src_channel;                                                                        \n\twire          id_router_002_src_ready;                                                                          \n\twire          cmd_xbar_demux_001_src3_ready;                                                                    \n\twire          id_router_003_src_endofpacket;                                                                    \n\twire          id_router_003_src_valid;                                                                          \n\twire          id_router_003_src_startofpacket;                                                                  \n\twire   [99:0] id_router_003_src_data;                                                                           \n\twire    [7:0] id_router_003_src_channel;                                                                        \n\twire          id_router_003_src_ready;                                                                          \n\twire          crosser_out_ready;                                                                                \n\twire          id_router_005_src_endofpacket;                                                                    \n\twire          id_router_005_src_valid;                                                                          \n\twire          id_router_005_src_startofpacket;                                                                  \n\twire   [99:0] id_router_005_src_data;                                                                           \n\twire    [7:0] id_router_005_src_channel;                                                                        \n\twire          id_router_005_src_ready;                                                                          \n\twire          cmd_xbar_demux_001_src6_ready;                                                                    \n\twire          id_router_006_src_endofpacket;                                                                    \n\twire          id_router_006_src_valid;                                                                          \n\twire          id_router_006_src_startofpacket;                                                                  \n\twire   [99:0] id_router_006_src_data;                                                                           \n\twire    [7:0] id_router_006_src_channel;                                                                        \n\twire          id_router_006_src_ready;                                                                          \n\twire          cmd_xbar_demux_001_src7_ready;                                                                    \n\twire          id_router_007_src_endofpacket;                                                                    \n\twire          id_router_007_src_valid;                                                                          \n\twire          id_router_007_src_startofpacket;                                                                  \n\twire   [99:0] id_router_007_src_data;                                                                           \n\twire    [7:0] id_router_007_src_channel;                                                                        \n\twire          id_router_007_src_ready;                                                                          \n\twire          cmd_xbar_demux_002_src0_endofpacket;                                                              \n\twire          cmd_xbar_demux_002_src0_valid;                                                                    \n\twire          cmd_xbar_demux_002_src0_startofpacket;                                                            \n\twire   [79:0] cmd_xbar_demux_002_src0_data;                                                                     \n\twire    [5:0] cmd_xbar_demux_002_src0_channel;                                                                  \n\twire          cmd_xbar_demux_002_src1_endofpacket;                                                              \n\twire          cmd_xbar_demux_002_src1_valid;                                                                    \n\twire          cmd_xbar_demux_002_src1_startofpacket;                                                            \n\twire   [79:0] cmd_xbar_demux_002_src1_data;                                                                     \n\twire    [5:0] cmd_xbar_demux_002_src1_channel;                                                                  \n\twire          cmd_xbar_demux_002_src2_endofpacket;                                                              \n\twire          cmd_xbar_demux_002_src2_valid;                                                                    \n\twire          cmd_xbar_demux_002_src2_startofpacket;                                                            \n\twire   [79:0] cmd_xbar_demux_002_src2_data;                                                                     \n\twire    [5:0] cmd_xbar_demux_002_src2_channel;                                                                  \n\twire          cmd_xbar_demux_002_src3_endofpacket;                                                              \n\twire          cmd_xbar_demux_002_src3_valid;                                                                    \n\twire          cmd_xbar_demux_002_src3_startofpacket;                                                            \n\twire   [79:0] cmd_xbar_demux_002_src3_data;                                                                     \n\twire    [5:0] cmd_xbar_demux_002_src3_channel;                                                                  \n\twire          cmd_xbar_demux_002_src4_endofpacket;                                                              \n\twire          cmd_xbar_demux_002_src4_valid;                                                                    \n\twire          cmd_xbar_demux_002_src4_startofpacket;                                                            \n\twire   [79:0] cmd_xbar_demux_002_src4_data;                                                                     \n\twire    [5:0] cmd_xbar_demux_002_src4_channel;                                                                  \n\twire          cmd_xbar_demux_002_src5_endofpacket;                                                              \n\twire          cmd_xbar_demux_002_src5_valid;                                                                    \n\twire          cmd_xbar_demux_002_src5_startofpacket;                                                            \n\twire   [79:0] cmd_xbar_demux_002_src5_data;                                                                     \n\twire    [5:0] cmd_xbar_demux_002_src5_channel;                                                                  \n\twire          rsp_xbar_demux_008_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_008_src0_valid;                                                                    \n\twire          rsp_xbar_demux_008_src0_startofpacket;                                                            \n\twire   [79:0] rsp_xbar_demux_008_src0_data;                                                                     \n\twire    [5:0] rsp_xbar_demux_008_src0_channel;                                                                  \n\twire          rsp_xbar_demux_008_src0_ready;                                                                    \n\twire          rsp_xbar_demux_009_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_009_src0_valid;                                                                    \n\twire          rsp_xbar_demux_009_src0_startofpacket;                                                            \n\twire   [79:0] rsp_xbar_demux_009_src0_data;                                                                     \n\twire    [5:0] rsp_xbar_demux_009_src0_channel;                                                                  \n\twire          rsp_xbar_demux_009_src0_ready;                                                                    \n\twire          rsp_xbar_demux_010_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_010_src0_valid;                                                                    \n\twire          rsp_xbar_demux_010_src0_startofpacket;                                                            \n\twire   [79:0] rsp_xbar_demux_010_src0_data;                                                                     \n\twire    [5:0] rsp_xbar_demux_010_src0_channel;                                                                  \n\twire          rsp_xbar_demux_010_src0_ready;                                                                    \n\twire          rsp_xbar_demux_011_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_011_src0_valid;                                                                    \n\twire          rsp_xbar_demux_011_src0_startofpacket;                                                            \n\twire   [79:0] rsp_xbar_demux_011_src0_data;                                                                     \n\twire    [5:0] rsp_xbar_demux_011_src0_channel;                                                                  \n\twire          rsp_xbar_demux_011_src0_ready;                                                                    \n\twire          rsp_xbar_demux_012_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_012_src0_valid;                                                                    \n\twire          rsp_xbar_demux_012_src0_startofpacket;                                                            \n\twire   [79:0] rsp_xbar_demux_012_src0_data;                                                                     \n\twire    [5:0] rsp_xbar_demux_012_src0_channel;                                                                  \n\twire          rsp_xbar_demux_012_src0_ready;                                                                    \n\twire          rsp_xbar_demux_013_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_013_src0_valid;                                                                    \n\twire          rsp_xbar_demux_013_src0_startofpacket;                                                            \n\twire   [79:0] rsp_xbar_demux_013_src0_data;                                                                     \n\twire    [5:0] rsp_xbar_demux_013_src0_channel;                                                                  \n\twire          rsp_xbar_demux_013_src0_ready;                                                                    \n\twire          limiter_002_cmd_src_endofpacket;                                                                  \n\twire          limiter_002_cmd_src_startofpacket;                                                                \n\twire   [79:0] limiter_002_cmd_src_data;                                                                         \n\twire    [5:0] limiter_002_cmd_src_channel;                                                                      \n\twire          limiter_002_cmd_src_ready;                                                                        \n\twire          rsp_xbar_mux_002_src_endofpacket;                                                                 \n\twire          rsp_xbar_mux_002_src_valid;                                                                       \n\twire          rsp_xbar_mux_002_src_startofpacket;                                                               \n\twire   [79:0] rsp_xbar_mux_002_src_data;                                                                        \n\twire    [5:0] rsp_xbar_mux_002_src_channel;                                                                     \n\twire          rsp_xbar_mux_002_src_ready;                                                                       \n\twire          cmd_xbar_demux_002_src0_ready;                                                                    \n\twire          id_router_008_src_endofpacket;                                                                    \n\twire          id_router_008_src_valid;                                                                          \n\twire          id_router_008_src_startofpacket;                                                                  \n\twire   [79:0] id_router_008_src_data;                                                                           \n\twire    [5:0] id_router_008_src_channel;                                                                        \n\twire          id_router_008_src_ready;                                                                          \n\twire          cmd_xbar_demux_002_src1_ready;                                                                    \n\twire          id_router_009_src_endofpacket;                                                                    \n\twire          id_router_009_src_valid;                                                                          \n\twire          id_router_009_src_startofpacket;                                                                  \n\twire   [79:0] id_router_009_src_data;                                                                           \n\twire    [5:0] id_router_009_src_channel;                                                                        \n\twire          id_router_009_src_ready;                                                                          \n\twire          cmd_xbar_demux_002_src2_ready;                                                                    \n\twire          id_router_010_src_endofpacket;                                                                    \n\twire          id_router_010_src_valid;                                                                          \n\twire          id_router_010_src_startofpacket;                                                                  \n\twire   [79:0] id_router_010_src_data;                                                                           \n\twire    [5:0] id_router_010_src_channel;                                                                        \n\twire          id_router_010_src_ready;                                                                          \n\twire          cmd_xbar_demux_002_src3_ready;                                                                    \n\twire          id_router_011_src_endofpacket;                                                                    \n\twire          id_router_011_src_valid;                                                                          \n\twire          id_router_011_src_startofpacket;                                                                  \n\twire   [79:0] id_router_011_src_data;                                                                           \n\twire    [5:0] id_router_011_src_channel;                                                                        \n\twire          id_router_011_src_ready;                                                                          \n\twire          cmd_xbar_demux_002_src4_ready;                                                                    \n\twire          id_router_012_src_endofpacket;                                                                    \n\twire          id_router_012_src_valid;                                                                          \n\twire          id_router_012_src_startofpacket;                                                                  \n\twire   [79:0] id_router_012_src_data;                                                                           \n\twire    [5:0] id_router_012_src_channel;                                                                        \n\twire          id_router_012_src_ready;                                                                          \n\twire          cmd_xbar_demux_002_src5_ready;                                                                    \n\twire          id_router_013_src_endofpacket;                                                                    \n\twire          id_router_013_src_valid;                                                                          \n\twire          id_router_013_src_startofpacket;                                                                  \n\twire   [79:0] id_router_013_src_data;                                                                           \n\twire    [5:0] id_router_013_src_channel;                                                                        \n\twire          id_router_013_src_ready;                                                                          \n\twire          cmd_xbar_demux_001_src4_ready;                                                                    \n\twire          width_adapter_src_endofpacket;                                                                    \n\twire          width_adapter_src_valid;                                                                          \n\twire          width_adapter_src_startofpacket;                                                                  \n\twire   [81:0] width_adapter_src_data;                                                                           \n\twire          width_adapter_src_ready;                                                                          \n\twire    [7:0] width_adapter_src_channel;                                                                        \n\twire          id_router_004_src_endofpacket;                                                                    \n\twire          id_router_004_src_valid;                                                                          \n\twire          id_router_004_src_startofpacket;                                                                  \n\twire   [81:0] id_router_004_src_data;                                                                           \n\twire    [7:0] id_router_004_src_channel;                                                                        \n\twire          id_router_004_src_ready;                                                                          \n\twire          width_adapter_001_src_endofpacket;                                                                \n\twire          width_adapter_001_src_valid;                                                                      \n\twire          width_adapter_001_src_startofpacket;                                                              \n\twire   [99:0] width_adapter_001_src_data;                                                                       \n\twire          width_adapter_001_src_ready;                                                                      \n\twire    [7:0] width_adapter_001_src_channel;                                                                    \n\twire          crosser_out_endofpacket;                                                                          \n\twire          crosser_out_valid;                                                                                \n\twire          crosser_out_startofpacket;                                                                        \n\twire   [99:0] crosser_out_data;                                                                                 \n\twire    [7:0] crosser_out_channel;                                                                              \n\twire          cmd_xbar_demux_001_src5_endofpacket;                                                              \n\twire          cmd_xbar_demux_001_src5_valid;                                                                    \n\twire          cmd_xbar_demux_001_src5_startofpacket;                                                            \n\twire   [99:0] cmd_xbar_demux_001_src5_data;                                                                     \n\twire    [7:0] cmd_xbar_demux_001_src5_channel;                                                                  \n\twire          cmd_xbar_demux_001_src5_ready;                                                                    \n\twire          crosser_001_out_endofpacket;                                                                      \n\twire          crosser_001_out_valid;                                                                            \n\twire          crosser_001_out_startofpacket;                                                                    \n\twire   [99:0] crosser_001_out_data;                                                                             \n\twire    [7:0] crosser_001_out_channel;                                                                          \n\twire          crosser_001_out_ready;                                                                            \n\twire          rsp_xbar_demux_005_src0_endofpacket;                                                              \n\twire          rsp_xbar_demux_005_src0_valid;                                                                    \n\twire          rsp_xbar_demux_005_src0_startofpacket;                                                            \n\twire   [99:0] rsp_xbar_demux_005_src0_data;                                                                     \n\twire    [7:0] rsp_xbar_demux_005_src0_channel;                                                                  \n\twire          rsp_xbar_demux_005_src0_ready;                                                                    \n\twire    [7:0] limiter_cmd_valid_data;                                                                           \n\twire    [7:0] limiter_001_cmd_valid_data;                                                                       \n\twire    [5:0] limiter_002_cmd_valid_data;                                                                       \n\twire          irq_mapper_receiver0_irq;                                                                         \n\twire          irq_mapper_receiver3_irq;                                                                         \n\twire   [31:0] cpu_d_irq_irq;                                                                                    \n\twire          irq_mapper_receiver1_irq;                                                                         \n\twire    [0:0] irq_synchronizer_receiver_irq;                                                                    \n\twire          irq_mapper_receiver2_irq;                                                                         \n\twire    [0:0] irq_synchronizer_001_receiver_irq;                                                                \n\n\taltera_avalon_mm_clock_crossing_bridge #(\n\t\t.DATA_WIDTH          (32),\n\t\t.SYMBOL_WIDTH        (8),\n\t\t.ADDRESS_WIDTH       (9),\n\t\t.BURSTCOUNT_WIDTH    (1),\n\t\t.COMMAND_FIFO_DEPTH  (32),\n\t\t.RESPONSE_FIFO_DEPTH (64),\n\t\t.MASTER_SYNC_DEPTH   (3),\n\t\t.SLAVE_SYNC_DEPTH    (3)\n\t) cpu_peripheral_bridge (\n\t\t.m0_clk           (pll_outclk2_clk),                                                       \n\t\t.m0_reset         (rst_controller_reset_out_reset),                                        \n\t\t.s0_clk           (pll_outclk0_clk),                                                       \n\t\t.s0_reset         (rst_controller_001_reset_out_reset),                                    \n\t\t.s0_waitrequest   (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_waitrequest),   \n\t\t.s0_readdata      (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_readdata),      \n\t\t.s0_readdatavalid (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_readdatavalid), \n\t\t.s0_burstcount    (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_burstcount),    \n\t\t.s0_writedata     (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_writedata),     \n\t\t.s0_address       (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_address),       \n\t\t.s0_write         (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_write),         \n\t\t.s0_read          (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_read),          \n\t\t.s0_byteenable    (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_byteenable),    \n\t\t.s0_debugaccess   (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_debugaccess),   \n\t\t.m0_waitrequest   (cpu_peripheral_bridge_m0_waitrequest),                                  \n\t\t.m0_readdata      (cpu_peripheral_bridge_m0_readdata),                                     \n\t\t.m0_readdatavalid (cpu_peripheral_bridge_m0_readdatavalid),                                \n\t\t.m0_burstcount    (cpu_peripheral_bridge_m0_burstcount),                                   \n\t\t.m0_writedata     (cpu_peripheral_bridge_m0_writedata),                                    \n\t\t.m0_address       (cpu_peripheral_bridge_m0_address),                                      \n\t\t.m0_write         (cpu_peripheral_bridge_m0_write),                                        \n\t\t.m0_read          (cpu_peripheral_bridge_m0_read),                                         \n\t\t.m0_byteenable    (cpu_peripheral_bridge_m0_byteenable),                                   \n\t\t.m0_debugaccess   (cpu_peripheral_bridge_m0_debugaccess)                                   \n\t);\n\n\taudio_nios_cpu cpu (\n\t\t.clk                                   (pll_outclk0_clk),                                                  \n\t\t.reset_n                               (~rst_controller_002_reset_out_reset),                              \n\t\t.d_address                             (cpu_data_master_address),                                          \n\t\t.d_byteenable                          (cpu_data_master_byteenable),                                       \n\t\t.d_read                                (cpu_data_master_read),                                             \n\t\t.d_readdata                            (cpu_data_master_readdata),                                         \n\t\t.d_waitrequest                         (cpu_data_master_waitrequest),                                      \n\t\t.d_write                               (cpu_data_master_write),                                            \n\t\t.d_writedata                           (cpu_data_master_writedata),                                        \n\t\t.d_readdatavalid                       (cpu_data_master_readdatavalid),                                    \n\t\t.jtag_debug_module_debugaccess_to_roms (cpu_data_master_debugaccess),                                      \n\t\t.i_address                             (cpu_instruction_master_address),                                   \n\t\t.i_read                                (cpu_instruction_master_read),                                      \n\t\t.i_readdata                            (cpu_instruction_master_readdata),                                  \n\t\t.i_waitrequest                         (cpu_instruction_master_waitrequest),                               \n\t\t.i_readdatavalid                       (cpu_instruction_master_readdatavalid),                             \n\t\t.d_irq                                 (cpu_d_irq_irq),                                                    \n\t\t.jtag_debug_module_resetrequest        (cpu_jtag_debug_module_reset_reset),                                \n\t\t.jtag_debug_module_address             (cpu_jtag_debug_module_translator_avalon_anti_slave_0_address),     \n\t\t.jtag_debug_module_byteenable          (cpu_jtag_debug_module_translator_avalon_anti_slave_0_byteenable),  \n\t\t.jtag_debug_module_debugaccess         (cpu_jtag_debug_module_translator_avalon_anti_slave_0_debugaccess), \n\t\t.jtag_debug_module_read                (cpu_jtag_debug_module_translator_avalon_anti_slave_0_read),        \n\t\t.jtag_debug_module_readdata            (cpu_jtag_debug_module_translator_avalon_anti_slave_0_readdata),    \n\t\t.jtag_debug_module_waitrequest         (cpu_jtag_debug_module_translator_avalon_anti_slave_0_waitrequest), \n\t\t.jtag_debug_module_write               (cpu_jtag_debug_module_translator_avalon_anti_slave_0_write),       \n\t\t.jtag_debug_module_writedata           (cpu_jtag_debug_module_translator_avalon_anti_slave_0_writedata),   \n\t\t.no_ci_readra                          ()                                                                  \n\t);\n\n\taudio_nios_jtag_uart jtag_uart (\n\t\t.clk            (pll_outclk0_clk),                                                        \n\t\t.rst_n          (~rst_controller_001_reset_out_reset),                                    \n\t\t.av_chipselect  (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_chipselect),  \n\t\t.av_address     (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_address),     \n\t\t.av_read_n      (~jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_read),       \n\t\t.av_readdata    (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_readdata),    \n\t\t.av_write_n     (~jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_write),      \n\t\t.av_writedata   (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_writedata),   \n\t\t.av_waitrequest (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_waitrequest), \n\t\t.av_irq         (irq_mapper_receiver0_irq)                                                \n\t);\n\n\taudio_nios_sdram sdram (\n\t\t.clk            (pll_outclk0_clk),                                       \n\t\t.reset_n        (~rst_controller_001_reset_out_reset),                   \n\t\t.az_addr        (sdram_s1_translator_avalon_anti_slave_0_address),       \n\t\t.az_be_n        (~sdram_s1_translator_avalon_anti_slave_0_byteenable),   \n\t\t.az_cs          (sdram_s1_translator_avalon_anti_slave_0_chipselect),    \n\t\t.az_data        (sdram_s1_translator_avalon_anti_slave_0_writedata),     \n\t\t.az_rd_n        (~sdram_s1_translator_avalon_anti_slave_0_read),         \n\t\t.az_wr_n        (~sdram_s1_translator_avalon_anti_slave_0_write),        \n\t\t.za_data        (sdram_s1_translator_avalon_anti_slave_0_readdata),      \n\t\t.za_valid       (sdram_s1_translator_avalon_anti_slave_0_readdatavalid), \n\t\t.za_waitrequest (sdram_s1_translator_avalon_anti_slave_0_waitrequest),   \n\t\t.zs_addr        (sdram_wire_addr),                                       \n\t\t.zs_ba          (sdram_wire_ba),                                         \n\t\t.zs_cas_n       (sdram_wire_cas_n),                                      \n\t\t.zs_cke         (sdram_wire_cke),                                        \n\t\t.zs_cs_n        (sdram_wire_cs_n),                                       \n\t\t.zs_dq          (sdram_wire_dq),                                         \n\t\t.zs_dqm         (sdram_wire_dqm),                                        \n\t\t.zs_ras_n       (sdram_wire_ras_n),                                      \n\t\t.zs_we_n        (sdram_wire_we_n)                                        \n\t);\n\n\taudio_nios_key key (\n\t\t.clk        (pll_outclk2_clk),                                  \n\t\t.reset_n    (~rst_controller_reset_out_reset),                  \n\t\t.address    (key_s1_translator_avalon_anti_slave_0_address),    \n\t\t.write_n    (~key_s1_translator_avalon_anti_slave_0_write),     \n\t\t.writedata  (key_s1_translator_avalon_anti_slave_0_writedata),  \n\t\t.chipselect (key_s1_translator_avalon_anti_slave_0_chipselect), \n\t\t.readdata   (key_s1_translator_avalon_anti_slave_0_readdata),   \n\t\t.in_port    (key_external_connection_export),                   \n\t\t.irq        (irq_synchronizer_receiver_irq)                     \n\t);\n\n\tSEG7_IF #(\n\t\t.SEG7_NUM       (6),\n\t\t.ADDR_WIDTH     (3),\n\t\t.DEFAULT_ACTIVE (1),\n\t\t.LOW_ACTIVE     (1)\n\t) seg7 (\n\t\t.s_address   (seg7_avalon_slave_translator_avalon_anti_slave_0_address),   \n\t\t.s_read      (seg7_avalon_slave_translator_avalon_anti_slave_0_read),      \n\t\t.s_readdata  (seg7_avalon_slave_translator_avalon_anti_slave_0_readdata),  \n\t\t.s_write     (seg7_avalon_slave_translator_avalon_anti_slave_0_write),     \n\t\t.s_writedata (seg7_avalon_slave_translator_avalon_anti_slave_0_writedata), \n\t\t.SEG7        (seg7_conduit_end_export),                                    \n\t\t.s_clk       (pll_outclk2_clk),                                            \n\t\t.s_reset     (rst_controller_reset_out_reset)                              \n\t);\n\n\taudio_nios_pio_led pio_led (\n\t\t.clk        (pll_outclk2_clk),                                      \n\t\t.reset_n    (~rst_controller_reset_out_reset),                      \n\t\t.address    (pio_led_s1_translator_avalon_anti_slave_0_address),    \n\t\t.write_n    (~pio_led_s1_translator_avalon_anti_slave_0_write),     \n\t\t.writedata  (pio_led_s1_translator_avalon_anti_slave_0_writedata),  \n\t\t.chipselect (pio_led_s1_translator_avalon_anti_slave_0_chipselect), \n\t\t.readdata   (pio_led_s1_translator_avalon_anti_slave_0_readdata),   \n\t\t.out_port   (pio_0_external_connection_export)                      \n\t);\n\n\taudio_nios_sw sw (\n\t\t.clk        (pll_outclk2_clk),                                 \n\t\t.reset_n    (~rst_controller_reset_out_reset),                 \n\t\t.address    (sw_s1_translator_avalon_anti_slave_0_address),    \n\t\t.write_n    (~sw_s1_translator_avalon_anti_slave_0_write),     \n\t\t.writedata  (sw_s1_translator_avalon_anti_slave_0_writedata),  \n\t\t.chipselect (sw_s1_translator_avalon_anti_slave_0_chipselect), \n\t\t.readdata   (sw_s1_translator_avalon_anti_slave_0_readdata),   \n\t\t.in_port    (sw_external_connection_export),                   \n\t\t.irq        (irq_synchronizer_001_receiver_irq)                \n\t);\n\n\taudio_nios_i2c_scl i2c_scl (\n\t\t.clk        (pll_outclk2_clk),                                      \n\t\t.reset_n    (~rst_controller_reset_out_reset),                      \n\t\t.address    (i2c_scl_s1_translator_avalon_anti_slave_0_address),    \n\t\t.write_n    (~i2c_scl_s1_translator_avalon_anti_slave_0_write),     \n\t\t.writedata  (i2c_scl_s1_translator_avalon_anti_slave_0_writedata),  \n\t\t.chipselect (i2c_scl_s1_translator_avalon_anti_slave_0_chipselect), \n\t\t.readdata   (i2c_scl_s1_translator_avalon_anti_slave_0_readdata),   \n\t\t.out_port   (i2c_scl_external_connection_export)                    \n\t);\n\n\taudio_nios_i2c_sda i2c_sda (\n\t\t.clk        (pll_outclk2_clk),                                      \n\t\t.reset_n    (~rst_controller_reset_out_reset),                      \n\t\t.address    (i2c_sda_s1_translator_avalon_anti_slave_0_address),    \n\t\t.write_n    (~i2c_sda_s1_translator_avalon_anti_slave_0_write),     \n\t\t.writedata  (i2c_sda_s1_translator_avalon_anti_slave_0_writedata),  \n\t\t.chipselect (i2c_sda_s1_translator_avalon_anti_slave_0_chipselect), \n\t\t.readdata   (i2c_sda_s1_translator_avalon_anti_slave_0_readdata),   \n\t\t.bidir_port (i2c_sda_external_connection_export)                    \n\t);\n\n\tAUDIO_IF audio (\n\t\t.avs_s1_address       (audio_avalon_slave_translator_avalon_anti_slave_0_address),   \n\t\t.avs_s1_read          (audio_avalon_slave_translator_avalon_anti_slave_0_read),      \n\t\t.avs_s1_readdata      (audio_avalon_slave_translator_avalon_anti_slave_0_readdata),  \n\t\t.avs_s1_write         (audio_avalon_slave_translator_avalon_anti_slave_0_write),     \n\t\t.avs_s1_writedata     (audio_avalon_slave_translator_avalon_anti_slave_0_writedata), \n\t\t.avs_s1_clk           (altpll_audio_outclk0_clk),                                    \n\t\t.avs_s1_reset         (rst_controller_003_reset_out_reset),                          \n\t\t.avs_s1_export_XCK    (audio_conduit_end_XCK),                                       \n\t\t.avs_s1_export_ADCDAT (audio_conduit_end_ADCDAT),                                    \n\t\t.avs_s1_export_ADCLRC (audio_conduit_end_ADCLRC),                                    \n\t\t.avs_s1_export_DACDAT (audio_conduit_end_DACDAT),                                    \n\t\t.avs_s1_export_DACLRC (audio_conduit_end_DACLRC),                                    \n\t\t.avs_s1_export_BCLK   (audio_conduit_end_BCLK)                                       \n\t);\n\n\taudio_nios_altpll_audio altpll_audio (\n\t\t.refclk   (clk_clk),                            \n\t\t.rst      (rst_controller_004_reset_out_reset), \n\t\t.outclk_0 (altpll_audio_outclk0_clk),           \n\t\t.locked   (altpll_audio_locked_export)          \n\t);\n\n\taudio_nios_pll pll (\n\t\t.refclk   (clk_clk),                            \n\t\t.rst      (rst_controller_004_reset_out_reset), \n\t\t.outclk_0 (pll_outclk0_clk),                    \n\t\t.outclk_1 (pll_sdam_clk),                       \n\t\t.outclk_2 (pll_outclk2_clk),                    \n\t\t.locked   (pll_locked_export)                   \n\t);\n\n\taudio_nios_onchip_memory2 onchip_memory2 (\n\t\t.clk        (pll_outclk0_clk),                                             \n\t\t.address    (onchip_memory2_s1_translator_avalon_anti_slave_0_address),    \n\t\t.clken      (onchip_memory2_s1_translator_avalon_anti_slave_0_clken),      \n\t\t.chipselect (onchip_memory2_s1_translator_avalon_anti_slave_0_chipselect), \n\t\t.write      (onchip_memory2_s1_translator_avalon_anti_slave_0_write),      \n\t\t.readdata   (onchip_memory2_s1_translator_avalon_anti_slave_0_readdata),   \n\t\t.writedata  (onchip_memory2_s1_translator_avalon_anti_slave_0_writedata),  \n\t\t.byteenable (onchip_memory2_s1_translator_avalon_anti_slave_0_byteenable), \n\t\t.reset      (rst_controller_001_reset_out_reset),                          \n\t\t.reset_req  (rst_controller_001_reset_out_reset_req)                       \n\t);\n\n\taudio_nios_timer timer (\n\t\t.clk        (pll_outclk0_clk),                                    \n\t\t.reset_n    (~rst_controller_001_reset_out_reset),                \n\t\t.address    (timer_s1_translator_avalon_anti_slave_0_address),    \n\t\t.writedata  (timer_s1_translator_avalon_anti_slave_0_writedata),  \n\t\t.readdata   (timer_s1_translator_avalon_anti_slave_0_readdata),   \n\t\t.chipselect (timer_s1_translator_avalon_anti_slave_0_chipselect), \n\t\t.write_n    (~timer_s1_translator_avalon_anti_slave_0_write),     \n\t\t.irq        (irq_mapper_receiver3_irq)                            \n\t);\n\n\taudio_nios_sysid_qsys sysid_qsys (\n\t\t.clock    (pll_outclk0_clk),                                                  \n\t\t.reset_n  (~rst_controller_001_reset_out_reset),                              \n\t\t.readdata (sysid_qsys_control_slave_translator_avalon_anti_slave_0_readdata), \n\t\t.address  (sysid_qsys_control_slave_translator_avalon_anti_slave_0_address)   \n\t);\n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (27),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (27),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (0),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (1),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (1),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) cpu_instruction_master_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                           \n\t\t.reset                    (rst_controller_002_reset_out_reset),                                        \n\t\t.uav_address              (cpu_instruction_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount           (cpu_instruction_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read                 (cpu_instruction_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write                (cpu_instruction_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest          (cpu_instruction_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid        (cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable           (cpu_instruction_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata             (cpu_instruction_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata            (cpu_instruction_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock                 (cpu_instruction_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess          (cpu_instruction_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address               (cpu_instruction_master_address),                                            \n\t\t.av_waitrequest           (cpu_instruction_master_waitrequest),                                        \n\t\t.av_read                  (cpu_instruction_master_read),                                               \n\t\t.av_readdata              (cpu_instruction_master_readdata),                                           \n\t\t.av_readdatavalid         (cpu_instruction_master_readdatavalid),                                      \n\t\t.av_burstcount            (1'b1),                                                                      \n\t\t.av_byteenable            (4'b1111),                                                                   \n\t\t.av_beginbursttransfer    (1'b0),                                                                      \n\t\t.av_begintransfer         (1'b0),                                                                      \n\t\t.av_chipselect            (1'b0),                                                                      \n\t\t.av_write                 (1'b0),                                                                      \n\t\t.av_writedata             (32'b00000000000000000000000000000000),                                      \n\t\t.av_lock                  (1'b0),                                                                      \n\t\t.av_debugaccess           (1'b0),                                                                      \n\t\t.uav_clken                (),                                                                          \n\t\t.av_clken                 (1'b1),                                                                      \n\t\t.uav_response             (2'b00),                                                                     \n\t\t.av_response              (),                                                                          \n\t\t.uav_writeresponserequest (),                                                                          \n\t\t.uav_writeresponsevalid   (1'b0),                                                                      \n\t\t.av_writeresponserequest  (1'b0),                                                                      \n\t\t.av_writeresponsevalid    ()                                                                           \n\t);\n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (27),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (27),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (1),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (1),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (0),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) cpu_data_master_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                    \n\t\t.reset                    (rst_controller_002_reset_out_reset),                                 \n\t\t.uav_address              (cpu_data_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount           (cpu_data_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read                 (cpu_data_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write                (cpu_data_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest          (cpu_data_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid        (cpu_data_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable           (cpu_data_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata             (cpu_data_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata            (cpu_data_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock                 (cpu_data_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess          (cpu_data_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address               (cpu_data_master_address),                                            \n\t\t.av_waitrequest           (cpu_data_master_waitrequest),                                        \n\t\t.av_byteenable            (cpu_data_master_byteenable),                                         \n\t\t.av_read                  (cpu_data_master_read),                                               \n\t\t.av_readdata              (cpu_data_master_readdata),                                           \n\t\t.av_readdatavalid         (cpu_data_master_readdatavalid),                                      \n\t\t.av_write                 (cpu_data_master_write),                                              \n\t\t.av_writedata             (cpu_data_master_writedata),                                          \n\t\t.av_debugaccess           (cpu_data_master_debugaccess),                                        \n\t\t.av_burstcount            (1'b1),                                                               \n\t\t.av_beginbursttransfer    (1'b0),                                                               \n\t\t.av_begintransfer         (1'b0),                                                               \n\t\t.av_chipselect            (1'b0),                                                               \n\t\t.av_lock                  (1'b0),                                                               \n\t\t.uav_clken                (),                                                                   \n\t\t.av_clken                 (1'b1),                                                               \n\t\t.uav_response             (2'b00),                                                              \n\t\t.av_response              (),                                                                   \n\t\t.uav_writeresponserequest (),                                                                   \n\t\t.uav_writeresponsevalid   (1'b0),                                                               \n\t\t.av_writeresponserequest  (1'b0),                                                               \n\t\t.av_writeresponsevalid    ()                                                                    \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (9),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) cpu_jtag_debug_module_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                                  \n\t\t.reset                    (rst_controller_002_reset_out_reset),                                               \n\t\t.uav_address              (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (cpu_jtag_debug_module_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (cpu_jtag_debug_module_translator_avalon_anti_slave_0_write),                       \n\t\t.av_read                  (cpu_jtag_debug_module_translator_avalon_anti_slave_0_read),                        \n\t\t.av_readdata              (cpu_jtag_debug_module_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (cpu_jtag_debug_module_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_byteenable            (cpu_jtag_debug_module_translator_avalon_anti_slave_0_byteenable),                  \n\t\t.av_waitrequest           (cpu_jtag_debug_module_translator_avalon_anti_slave_0_waitrequest),                 \n\t\t.av_debugaccess           (cpu_jtag_debug_module_translator_avalon_anti_slave_0_debugaccess),                 \n\t\t.av_begintransfer         (),                                                                                 \n\t\t.av_beginbursttransfer    (),                                                                                 \n\t\t.av_burstcount            (),                                                                                 \n\t\t.av_readdatavalid         (1'b0),                                                                             \n\t\t.av_writebyteenable       (),                                                                                 \n\t\t.av_lock                  (),                                                                                 \n\t\t.av_chipselect            (),                                                                                 \n\t\t.av_clken                 (),                                                                                 \n\t\t.uav_clken                (1'b0),                                                                             \n\t\t.av_outputenable          (),                                                                                 \n\t\t.uav_response             (),                                                                                 \n\t\t.av_response              (2'b00),                                                                            \n\t\t.uav_writeresponserequest (1'b0),                                                                             \n\t\t.uav_writeresponsevalid   (),                                                                                 \n\t\t.av_writeresponserequest  (),                                                                                 \n\t\t.av_writeresponsevalid    (1'b0)                                                                              \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (17),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) onchip_memory2_s1_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                              \n\t\t.reset                    (rst_controller_001_reset_out_reset),                                           \n\t\t.uav_address              (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (onchip_memory2_s1_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (onchip_memory2_s1_translator_avalon_anti_slave_0_write),                       \n\t\t.av_readdata              (onchip_memory2_s1_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (onchip_memory2_s1_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_byteenable            (onchip_memory2_s1_translator_avalon_anti_slave_0_byteenable),                  \n\t\t.av_chipselect            (onchip_memory2_s1_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_clken                 (onchip_memory2_s1_translator_avalon_anti_slave_0_clken),                       \n\t\t.av_read                  (),                                                                             \n\t\t.av_begintransfer         (),                                                                             \n\t\t.av_beginbursttransfer    (),                                                                             \n\t\t.av_burstcount            (),                                                                             \n\t\t.av_readdatavalid         (1'b0),                                                                         \n\t\t.av_waitrequest           (1'b0),                                                                         \n\t\t.av_writebyteenable       (),                                                                             \n\t\t.av_lock                  (),                                                                             \n\t\t.uav_clken                (1'b0),                                                                         \n\t\t.av_debugaccess           (),                                                                             \n\t\t.av_outputenable          (),                                                                             \n\t\t.uav_response             (),                                                                             \n\t\t.av_response              (2'b00),                                                                        \n\t\t.uav_writeresponserequest (1'b0),                                                                         \n\t\t.uav_writeresponsevalid   (),                                                                             \n\t\t.av_writeresponserequest  (),                                                                             \n\t\t.av_writeresponsevalid    (1'b0)                                                                          \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (9),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (1),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) cpu_peripheral_bridge_s0_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                                     \n\t\t.reset                    (rst_controller_001_reset_out_reset),                                                  \n\t\t.uav_address              (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_write),                       \n\t\t.av_read                  (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_read),                        \n\t\t.av_readdata              (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_burstcount            (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_burstcount),                  \n\t\t.av_byteenable            (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_byteenable),                  \n\t\t.av_readdatavalid         (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_readdatavalid),               \n\t\t.av_waitrequest           (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_waitrequest),                 \n\t\t.av_debugaccess           (cpu_peripheral_bridge_s0_translator_avalon_anti_slave_0_debugaccess),                 \n\t\t.av_begintransfer         (),                                                                                    \n\t\t.av_beginbursttransfer    (),                                                                                    \n\t\t.av_writebyteenable       (),                                                                                    \n\t\t.av_lock                  (),                                                                                    \n\t\t.av_chipselect            (),                                                                                    \n\t\t.av_clken                 (),                                                                                    \n\t\t.uav_clken                (1'b0),                                                                                \n\t\t.av_outputenable          (),                                                                                    \n\t\t.uav_response             (),                                                                                    \n\t\t.av_response              (2'b00),                                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                                \n\t\t.uav_writeresponsevalid   (),                                                                                    \n\t\t.av_writeresponserequest  (),                                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                                 \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) jtag_uart_avalon_jtag_slave_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                                        \n\t\t.reset                    (rst_controller_001_reset_out_reset),                                                     \n\t\t.uav_address              (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_write),                       \n\t\t.av_read                  (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_read),                        \n\t\t.av_readdata              (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_waitrequest           (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_waitrequest),                 \n\t\t.av_chipselect            (jtag_uart_avalon_jtag_slave_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_begintransfer         (),                                                                                       \n\t\t.av_beginbursttransfer    (),                                                                                       \n\t\t.av_burstcount            (),                                                                                       \n\t\t.av_byteenable            (),                                                                                       \n\t\t.av_readdatavalid         (1'b0),                                                                                   \n\t\t.av_writebyteenable       (),                                                                                       \n\t\t.av_lock                  (),                                                                                       \n\t\t.av_clken                 (),                                                                                       \n\t\t.uav_clken                (1'b0),                                                                                   \n\t\t.av_debugaccess           (),                                                                                       \n\t\t.av_outputenable          (),                                                                                       \n\t\t.uav_response             (),                                                                                       \n\t\t.av_response              (2'b00),                                                                                  \n\t\t.uav_writeresponserequest (1'b0),                                                                                   \n\t\t.uav_writeresponsevalid   (),                                                                                       \n\t\t.av_writeresponserequest  (),                                                                                       \n\t\t.av_writeresponsevalid    (1'b0)                                                                                    \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (25),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (16),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (2),\n\t\t.UAV_BYTEENABLE_W               (2),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (2),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (1),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (2),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sdram_s1_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                     \n\t\t.reset                    (rst_controller_001_reset_out_reset),                                  \n\t\t.uav_address              (sdram_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (sdram_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (sdram_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (sdram_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (sdram_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (sdram_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (sdram_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (sdram_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (sdram_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (sdram_s1_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (sdram_s1_translator_avalon_anti_slave_0_write),                       \n\t\t.av_read                  (sdram_s1_translator_avalon_anti_slave_0_read),                        \n\t\t.av_readdata              (sdram_s1_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (sdram_s1_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_byteenable            (sdram_s1_translator_avalon_anti_slave_0_byteenable),                  \n\t\t.av_readdatavalid         (sdram_s1_translator_avalon_anti_slave_0_readdatavalid),               \n\t\t.av_waitrequest           (sdram_s1_translator_avalon_anti_slave_0_waitrequest),                 \n\t\t.av_chipselect            (sdram_s1_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_begintransfer         (),                                                                    \n\t\t.av_beginbursttransfer    (),                                                                    \n\t\t.av_burstcount            (),                                                                    \n\t\t.av_writebyteenable       (),                                                                    \n\t\t.av_lock                  (),                                                                    \n\t\t.av_clken                 (),                                                                    \n\t\t.uav_clken                (1'b0),                                                                \n\t\t.av_debugaccess           (),                                                                    \n\t\t.av_outputenable          (),                                                                    \n\t\t.uav_response             (),                                                                    \n\t\t.av_response              (2'b00),                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                \n\t\t.uav_writeresponsevalid   (),                                                                    \n\t\t.av_writeresponserequest  (),                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                 \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (3),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) audio_avalon_slave_translator (\n\t\t.clk                      (altpll_audio_outclk0_clk),                                                      \n\t\t.reset                    (rst_controller_003_reset_out_reset),                                            \n\t\t.uav_address              (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (audio_avalon_slave_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (audio_avalon_slave_translator_avalon_anti_slave_0_write),                       \n\t\t.av_read                  (audio_avalon_slave_translator_avalon_anti_slave_0_read),                        \n\t\t.av_readdata              (audio_avalon_slave_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (audio_avalon_slave_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_begintransfer         (),                                                                              \n\t\t.av_beginbursttransfer    (),                                                                              \n\t\t.av_burstcount            (),                                                                              \n\t\t.av_byteenable            (),                                                                              \n\t\t.av_readdatavalid         (1'b0),                                                                          \n\t\t.av_waitrequest           (1'b0),                                                                          \n\t\t.av_writebyteenable       (),                                                                              \n\t\t.av_lock                  (),                                                                              \n\t\t.av_chipselect            (),                                                                              \n\t\t.av_clken                 (),                                                                              \n\t\t.uav_clken                (1'b0),                                                                          \n\t\t.av_debugaccess           (),                                                                              \n\t\t.av_outputenable          (),                                                                              \n\t\t.uav_response             (),                                                                              \n\t\t.av_response              (2'b00),                                                                         \n\t\t.uav_writeresponserequest (1'b0),                                                                          \n\t\t.uav_writeresponsevalid   (),                                                                              \n\t\t.av_writeresponserequest  (),                                                                              \n\t\t.av_writeresponsevalid    (1'b0)                                                                           \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sysid_qsys_control_slave_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                                     \n\t\t.reset                    (rst_controller_001_reset_out_reset),                                                  \n\t\t.uav_address              (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (sysid_qsys_control_slave_translator_avalon_anti_slave_0_address),                     \n\t\t.av_readdata              (sysid_qsys_control_slave_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_write                 (),                                                                                    \n\t\t.av_read                  (),                                                                                    \n\t\t.av_writedata             (),                                                                                    \n\t\t.av_begintransfer         (),                                                                                    \n\t\t.av_beginbursttransfer    (),                                                                                    \n\t\t.av_burstcount            (),                                                                                    \n\t\t.av_byteenable            (),                                                                                    \n\t\t.av_readdatavalid         (1'b0),                                                                                \n\t\t.av_waitrequest           (1'b0),                                                                                \n\t\t.av_writebyteenable       (),                                                                                    \n\t\t.av_lock                  (),                                                                                    \n\t\t.av_chipselect            (),                                                                                    \n\t\t.av_clken                 (),                                                                                    \n\t\t.uav_clken                (1'b0),                                                                                \n\t\t.av_debugaccess           (),                                                                                    \n\t\t.av_outputenable          (),                                                                                    \n\t\t.uav_response             (),                                                                                    \n\t\t.av_response              (2'b00),                                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                                \n\t\t.uav_writeresponsevalid   (),                                                                                    \n\t\t.av_writeresponserequest  (),                                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                                 \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (3),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (27),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) timer_s1_translator (\n\t\t.clk                      (pll_outclk0_clk),                                                     \n\t\t.reset                    (rst_controller_001_reset_out_reset),                                  \n\t\t.uav_address              (timer_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (timer_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (timer_s1_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (timer_s1_translator_avalon_anti_slave_0_write),                       \n\t\t.av_readdata              (timer_s1_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (timer_s1_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_chipselect            (timer_s1_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_read                  (),                                                                    \n\t\t.av_begintransfer         (),                                                                    \n\t\t.av_beginbursttransfer    (),                                                                    \n\t\t.av_burstcount            (),                                                                    \n\t\t.av_byteenable            (),                                                                    \n\t\t.av_readdatavalid         (1'b0),                                                                \n\t\t.av_waitrequest           (1'b0),                                                                \n\t\t.av_writebyteenable       (),                                                                    \n\t\t.av_lock                  (),                                                                    \n\t\t.av_clken                 (),                                                                    \n\t\t.uav_clken                (1'b0),                                                                \n\t\t.av_debugaccess           (),                                                                    \n\t\t.av_outputenable          (),                                                                    \n\t\t.uav_response             (),                                                                    \n\t\t.av_response              (2'b00),                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                \n\t\t.uav_writeresponsevalid   (),                                                                    \n\t\t.av_writeresponserequest  (),                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                 \n\t);\n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (9),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (9),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (1),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (1),\n\t\t.USE_READDATAVALID           (1),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (0),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) cpu_peripheral_bridge_m0_translator (\n\t\t.clk                      (pll_outclk2_clk),                                                             \n\t\t.reset                    (rst_controller_reset_out_reset),                                              \n\t\t.uav_address              (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount           (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read                 (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_read),          \n\t\t.uav_write                (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest          (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid        (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable           (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata             (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata            (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock                 (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess          (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address               (cpu_peripheral_bridge_m0_address),                                            \n\t\t.av_waitrequest           (cpu_peripheral_bridge_m0_waitrequest),                                        \n\t\t.av_burstcount            (cpu_peripheral_bridge_m0_burstcount),                                         \n\t\t.av_byteenable            (cpu_peripheral_bridge_m0_byteenable),                                         \n\t\t.av_read                  (cpu_peripheral_bridge_m0_read),                                               \n\t\t.av_readdata              (cpu_peripheral_bridge_m0_readdata),                                           \n\t\t.av_readdatavalid         (cpu_peripheral_bridge_m0_readdatavalid),                                      \n\t\t.av_write                 (cpu_peripheral_bridge_m0_write),                                              \n\t\t.av_writedata             (cpu_peripheral_bridge_m0_writedata),                                          \n\t\t.av_debugaccess           (cpu_peripheral_bridge_m0_debugaccess),                                        \n\t\t.av_beginbursttransfer    (1'b0),                                                                        \n\t\t.av_begintransfer         (1'b0),                                                                        \n\t\t.av_chipselect            (1'b0),                                                                        \n\t\t.av_lock                  (1'b0),                                                                        \n\t\t.uav_clken                (),                                                                            \n\t\t.av_clken                 (1'b1),                                                                        \n\t\t.uav_response             (2'b00),                                                                       \n\t\t.av_response              (),                                                                            \n\t\t.uav_writeresponserequest (),                                                                            \n\t\t.uav_writeresponsevalid   (1'b0),                                                                        \n\t\t.av_writeresponserequest  (1'b0),                                                                        \n\t\t.av_writeresponsevalid    ()                                                                             \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) key_s1_translator (\n\t\t.clk                      (pll_outclk2_clk),                                                   \n\t\t.reset                    (rst_controller_reset_out_reset),                                    \n\t\t.uav_address              (key_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (key_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (key_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (key_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (key_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (key_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (key_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (key_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (key_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (key_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (key_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (key_s1_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (key_s1_translator_avalon_anti_slave_0_write),                       \n\t\t.av_readdata              (key_s1_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (key_s1_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_chipselect            (key_s1_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_read                  (),                                                                  \n\t\t.av_begintransfer         (),                                                                  \n\t\t.av_beginbursttransfer    (),                                                                  \n\t\t.av_burstcount            (),                                                                  \n\t\t.av_byteenable            (),                                                                  \n\t\t.av_readdatavalid         (1'b0),                                                              \n\t\t.av_waitrequest           (1'b0),                                                              \n\t\t.av_writebyteenable       (),                                                                  \n\t\t.av_lock                  (),                                                                  \n\t\t.av_clken                 (),                                                                  \n\t\t.uav_clken                (1'b0),                                                              \n\t\t.av_debugaccess           (),                                                                  \n\t\t.av_outputenable          (),                                                                  \n\t\t.uav_response             (),                                                                  \n\t\t.av_response              (2'b00),                                                             \n\t\t.uav_writeresponserequest (1'b0),                                                              \n\t\t.uav_writeresponsevalid   (),                                                                  \n\t\t.av_writeresponserequest  (),                                                                  \n\t\t.av_writeresponsevalid    (1'b0)                                                               \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (3),\n\t\t.AV_DATA_W                      (8),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) seg7_avalon_slave_translator (\n\t\t.clk                      (pll_outclk2_clk),                                                              \n\t\t.reset                    (rst_controller_reset_out_reset),                                               \n\t\t.uav_address              (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (seg7_avalon_slave_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (seg7_avalon_slave_translator_avalon_anti_slave_0_write),                       \n\t\t.av_read                  (seg7_avalon_slave_translator_avalon_anti_slave_0_read),                        \n\t\t.av_readdata              (seg7_avalon_slave_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (seg7_avalon_slave_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_begintransfer         (),                                                                             \n\t\t.av_beginbursttransfer    (),                                                                             \n\t\t.av_burstcount            (),                                                                             \n\t\t.av_byteenable            (),                                                                             \n\t\t.av_readdatavalid         (1'b0),                                                                         \n\t\t.av_waitrequest           (1'b0),                                                                         \n\t\t.av_writebyteenable       (),                                                                             \n\t\t.av_lock                  (),                                                                             \n\t\t.av_chipselect            (),                                                                             \n\t\t.av_clken                 (),                                                                             \n\t\t.uav_clken                (1'b0),                                                                         \n\t\t.av_debugaccess           (),                                                                             \n\t\t.av_outputenable          (),                                                                             \n\t\t.uav_response             (),                                                                             \n\t\t.av_response              (2'b00),                                                                        \n\t\t.uav_writeresponserequest (1'b0),                                                                         \n\t\t.uav_writeresponsevalid   (),                                                                             \n\t\t.av_writeresponserequest  (),                                                                             \n\t\t.av_writeresponsevalid    (1'b0)                                                                          \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) pio_led_s1_translator (\n\t\t.clk                      (pll_outclk2_clk),                                                       \n\t\t.reset                    (rst_controller_reset_out_reset),                                        \n\t\t.uav_address              (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (pio_led_s1_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (pio_led_s1_translator_avalon_anti_slave_0_write),                       \n\t\t.av_readdata              (pio_led_s1_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (pio_led_s1_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_chipselect            (pio_led_s1_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_read                  (),                                                                      \n\t\t.av_begintransfer         (),                                                                      \n\t\t.av_beginbursttransfer    (),                                                                      \n\t\t.av_burstcount            (),                                                                      \n\t\t.av_byteenable            (),                                                                      \n\t\t.av_readdatavalid         (1'b0),                                                                  \n\t\t.av_waitrequest           (1'b0),                                                                  \n\t\t.av_writebyteenable       (),                                                                      \n\t\t.av_lock                  (),                                                                      \n\t\t.av_clken                 (),                                                                      \n\t\t.uav_clken                (1'b0),                                                                  \n\t\t.av_debugaccess           (),                                                                      \n\t\t.av_outputenable          (),                                                                      \n\t\t.uav_response             (),                                                                      \n\t\t.av_response              (2'b00),                                                                 \n\t\t.uav_writeresponserequest (1'b0),                                                                  \n\t\t.uav_writeresponsevalid   (),                                                                      \n\t\t.av_writeresponserequest  (),                                                                      \n\t\t.av_writeresponsevalid    (1'b0)                                                                   \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sw_s1_translator (\n\t\t.clk                      (pll_outclk2_clk),                                                  \n\t\t.reset                    (rst_controller_reset_out_reset),                                   \n\t\t.uav_address              (sw_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (sw_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (sw_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (sw_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (sw_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (sw_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (sw_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (sw_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (sw_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (sw_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (sw_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (sw_s1_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (sw_s1_translator_avalon_anti_slave_0_write),                       \n\t\t.av_readdata              (sw_s1_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (sw_s1_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_chipselect            (sw_s1_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_read                  (),                                                                 \n\t\t.av_begintransfer         (),                                                                 \n\t\t.av_beginbursttransfer    (),                                                                 \n\t\t.av_burstcount            (),                                                                 \n\t\t.av_byteenable            (),                                                                 \n\t\t.av_readdatavalid         (1'b0),                                                             \n\t\t.av_waitrequest           (1'b0),                                                             \n\t\t.av_writebyteenable       (),                                                                 \n\t\t.av_lock                  (),                                                                 \n\t\t.av_clken                 (),                                                                 \n\t\t.uav_clken                (1'b0),                                                             \n\t\t.av_debugaccess           (),                                                                 \n\t\t.av_outputenable          (),                                                                 \n\t\t.uav_response             (),                                                                 \n\t\t.av_response              (2'b00),                                                            \n\t\t.uav_writeresponserequest (1'b0),                                                             \n\t\t.uav_writeresponsevalid   (),                                                                 \n\t\t.av_writeresponserequest  (),                                                                 \n\t\t.av_writeresponsevalid    (1'b0)                                                              \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) i2c_scl_s1_translator (\n\t\t.clk                      (pll_outclk2_clk),                                                       \n\t\t.reset                    (rst_controller_reset_out_reset),                                        \n\t\t.uav_address              (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (i2c_scl_s1_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (i2c_scl_s1_translator_avalon_anti_slave_0_write),                       \n\t\t.av_readdata              (i2c_scl_s1_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (i2c_scl_s1_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_chipselect            (i2c_scl_s1_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_read                  (),                                                                      \n\t\t.av_begintransfer         (),                                                                      \n\t\t.av_beginbursttransfer    (),                                                                      \n\t\t.av_burstcount            (),                                                                      \n\t\t.av_byteenable            (),                                                                      \n\t\t.av_readdatavalid         (1'b0),                                                                  \n\t\t.av_waitrequest           (1'b0),                                                                  \n\t\t.av_writebyteenable       (),                                                                      \n\t\t.av_lock                  (),                                                                      \n\t\t.av_clken                 (),                                                                      \n\t\t.uav_clken                (1'b0),                                                                  \n\t\t.av_debugaccess           (),                                                                      \n\t\t.av_outputenable          (),                                                                      \n\t\t.uav_response             (),                                                                      \n\t\t.av_response              (2'b00),                                                                 \n\t\t.uav_writeresponserequest (1'b0),                                                                  \n\t\t.uav_writeresponsevalid   (),                                                                      \n\t\t.av_writeresponserequest  (),                                                                      \n\t\t.av_writeresponsevalid    (1'b0)                                                                   \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) i2c_sda_s1_translator (\n\t\t.clk                      (pll_outclk2_clk),                                                       \n\t\t.reset                    (rst_controller_reset_out_reset),                                        \n\t\t.uav_address              (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (i2c_sda_s1_translator_avalon_anti_slave_0_address),                     \n\t\t.av_write                 (i2c_sda_s1_translator_avalon_anti_slave_0_write),                       \n\t\t.av_readdata              (i2c_sda_s1_translator_avalon_anti_slave_0_readdata),                    \n\t\t.av_writedata             (i2c_sda_s1_translator_avalon_anti_slave_0_writedata),                   \n\t\t.av_chipselect            (i2c_sda_s1_translator_avalon_anti_slave_0_chipselect),                  \n\t\t.av_read                  (),                                                                      \n\t\t.av_begintransfer         (),                                                                      \n\t\t.av_beginbursttransfer    (),                                                                      \n\t\t.av_burstcount            (),                                                                      \n\t\t.av_byteenable            (),                                                                      \n\t\t.av_readdatavalid         (1'b0),                                                                  \n\t\t.av_waitrequest           (1'b0),                                                                  \n\t\t.av_writebyteenable       (),                                                                      \n\t\t.av_lock                  (),                                                                      \n\t\t.av_clken                 (),                                                                      \n\t\t.uav_clken                (1'b0),                                                                  \n\t\t.av_debugaccess           (),                                                                      \n\t\t.av_outputenable          (),                                                                      \n\t\t.uav_response             (),                                                                      \n\t\t.av_response              (2'b00),                                                                 \n\t\t.uav_writeresponserequest (1'b0),                                                                  \n\t\t.uav_writeresponsevalid   (),                                                                      \n\t\t.av_writeresponserequest  (),                                                                      \n\t\t.av_writeresponsevalid    (1'b0)                                                                   \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_BURST_TYPE_H          (79),\n\t\t.PKT_BURST_TYPE_L          (78),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_TRANS_EXCLUSIVE       (68),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_THREAD_ID_H           (90),\n\t\t.PKT_THREAD_ID_L           (90),\n\t\t.PKT_CACHE_H               (97),\n\t\t.PKT_CACHE_L               (94),\n\t\t.PKT_DATA_SIDEBAND_H       (81),\n\t\t.PKT_DATA_SIDEBAND_L       (81),\n\t\t.PKT_QOS_H                 (83),\n\t\t.PKT_QOS_L                 (83),\n\t\t.PKT_ADDR_SIDEBAND_H       (80),\n\t\t.PKT_ADDR_SIDEBAND_L       (80),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.ST_DATA_W                 (100),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (1),\n\t\t.BURSTWRAP_VALUE           (3),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) cpu_instruction_master_translator_avalon_universal_master_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                    \n\t\t.reset                   (rst_controller_002_reset_out_reset),                                                 \n\t\t.av_address              (cpu_instruction_master_translator_avalon_universal_master_0_address),                \n\t\t.av_write                (cpu_instruction_master_translator_avalon_universal_master_0_write),                  \n\t\t.av_read                 (cpu_instruction_master_translator_avalon_universal_master_0_read),                   \n\t\t.av_writedata            (cpu_instruction_master_translator_avalon_universal_master_0_writedata),              \n\t\t.av_readdata             (cpu_instruction_master_translator_avalon_universal_master_0_readdata),               \n\t\t.av_waitrequest          (cpu_instruction_master_translator_avalon_universal_master_0_waitrequest),            \n\t\t.av_readdatavalid        (cpu_instruction_master_translator_avalon_universal_master_0_readdatavalid),          \n\t\t.av_byteenable           (cpu_instruction_master_translator_avalon_universal_master_0_byteenable),             \n\t\t.av_burstcount           (cpu_instruction_master_translator_avalon_universal_master_0_burstcount),             \n\t\t.av_debugaccess          (cpu_instruction_master_translator_avalon_universal_master_0_debugaccess),            \n\t\t.av_lock                 (cpu_instruction_master_translator_avalon_universal_master_0_lock),                   \n\t\t.cp_valid                (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.cp_data                 (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.cp_startofpacket        (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.cp_endofpacket          (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.cp_ready                (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.rp_valid                (limiter_rsp_src_valid),                                                              \n\t\t.rp_data                 (limiter_rsp_src_data),                                                               \n\t\t.rp_channel              (limiter_rsp_src_channel),                                                            \n\t\t.rp_startofpacket        (limiter_rsp_src_startofpacket),                                                      \n\t\t.rp_endofpacket          (limiter_rsp_src_endofpacket),                                                        \n\t\t.rp_ready                (limiter_rsp_src_ready),                                                              \n\t\t.av_response             (),                                                                                   \n\t\t.av_writeresponserequest (1'b0),                                                                               \n\t\t.av_writeresponsevalid   ()                                                                                    \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.PKT_BURST_TYPE_H          (79),\n\t\t.PKT_BURST_TYPE_L          (78),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_TRANS_EXCLUSIVE       (68),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_THREAD_ID_H           (90),\n\t\t.PKT_THREAD_ID_L           (90),\n\t\t.PKT_CACHE_H               (97),\n\t\t.PKT_CACHE_L               (94),\n\t\t.PKT_DATA_SIDEBAND_H       (81),\n\t\t.PKT_DATA_SIDEBAND_L       (81),\n\t\t.PKT_QOS_H                 (83),\n\t\t.PKT_QOS_L                 (83),\n\t\t.PKT_ADDR_SIDEBAND_H       (80),\n\t\t.PKT_ADDR_SIDEBAND_L       (80),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.ST_DATA_W                 (100),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (0),\n\t\t.BURSTWRAP_VALUE           (7),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) cpu_data_master_translator_avalon_universal_master_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                             \n\t\t.reset                   (rst_controller_002_reset_out_reset),                                          \n\t\t.av_address              (cpu_data_master_translator_avalon_universal_master_0_address),                \n\t\t.av_write                (cpu_data_master_translator_avalon_universal_master_0_write),                  \n\t\t.av_read                 (cpu_data_master_translator_avalon_universal_master_0_read),                   \n\t\t.av_writedata            (cpu_data_master_translator_avalon_universal_master_0_writedata),              \n\t\t.av_readdata             (cpu_data_master_translator_avalon_universal_master_0_readdata),               \n\t\t.av_waitrequest          (cpu_data_master_translator_avalon_universal_master_0_waitrequest),            \n\t\t.av_readdatavalid        (cpu_data_master_translator_avalon_universal_master_0_readdatavalid),          \n\t\t.av_byteenable           (cpu_data_master_translator_avalon_universal_master_0_byteenable),             \n\t\t.av_burstcount           (cpu_data_master_translator_avalon_universal_master_0_burstcount),             \n\t\t.av_debugaccess          (cpu_data_master_translator_avalon_universal_master_0_debugaccess),            \n\t\t.av_lock                 (cpu_data_master_translator_avalon_universal_master_0_lock),                   \n\t\t.cp_valid                (cpu_data_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.cp_data                 (cpu_data_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.cp_startofpacket        (cpu_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.cp_endofpacket          (cpu_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.cp_ready                (cpu_data_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.rp_valid                (limiter_001_rsp_src_valid),                                                   \n\t\t.rp_data                 (limiter_001_rsp_src_data),                                                    \n\t\t.rp_channel              (limiter_001_rsp_src_channel),                                                 \n\t\t.rp_startofpacket        (limiter_001_rsp_src_startofpacket),                                           \n\t\t.rp_endofpacket          (limiter_001_rsp_src_endofpacket),                                             \n\t\t.rp_ready                (limiter_001_rsp_src_ready),                                                   \n\t\t.av_response             (),                                                                            \n\t\t.av_writeresponserequest (1'b0),                                                                        \n\t\t.av_writeresponsevalid   ()                                                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.ST_DATA_W                 (100),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                            \n\t\t.reset                   (rst_controller_002_reset_out_reset),                                                         \n\t\t.m0_address              (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_src_ready),                                                                     \n\t\t.cp_valid                (cmd_xbar_mux_src_valid),                                                                     \n\t\t.cp_data                 (cmd_xbar_mux_src_data),                                                                      \n\t\t.cp_startofpacket        (cmd_xbar_mux_src_startofpacket),                                                             \n\t\t.cp_endofpacket          (cmd_xbar_mux_src_endofpacket),                                                               \n\t\t.cp_channel              (cmd_xbar_mux_src_channel),                                                                   \n\t\t.rf_sink_ready           (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                      \n\t\t.m0_writeresponserequest (),                                                                                           \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                        \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (101),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                            \n\t\t.reset             (rst_controller_002_reset_out_reset),                                                         \n\t\t.in_data           (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                      \n\t\t.csr_read          (1'b0),                                                                                       \n\t\t.csr_write         (1'b0),                                                                                       \n\t\t.csr_readdata      (),                                                                                           \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                       \n\t\t.almost_full_data  (),                                                                                           \n\t\t.almost_empty_data (),                                                                                           \n\t\t.in_empty          (1'b0),                                                                                       \n\t\t.out_empty         (),                                                                                           \n\t\t.in_error          (1'b0),                                                                                       \n\t\t.out_error         (),                                                                                           \n\t\t.in_channel        (1'b0),                                                                                       \n\t\t.out_channel       ()                                                                                            \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.ST_DATA_W                 (100),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) onchip_memory2_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                        \n\t\t.reset                   (rst_controller_001_reset_out_reset),                                                     \n\t\t.m0_address              (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_001_src_ready),                                                             \n\t\t.cp_valid                (cmd_xbar_mux_001_src_valid),                                                             \n\t\t.cp_data                 (cmd_xbar_mux_001_src_data),                                                              \n\t\t.cp_startofpacket        (cmd_xbar_mux_001_src_startofpacket),                                                     \n\t\t.cp_endofpacket          (cmd_xbar_mux_001_src_endofpacket),                                                       \n\t\t.cp_channel              (cmd_xbar_mux_001_src_channel),                                                           \n\t\t.rf_sink_ready           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                  \n\t\t.m0_writeresponserequest (),                                                                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                    \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (101),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                        \n\t\t.reset             (rst_controller_001_reset_out_reset),                                                     \n\t\t.in_data           (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                  \n\t\t.csr_read          (1'b0),                                                                                   \n\t\t.csr_write         (1'b0),                                                                                   \n\t\t.csr_readdata      (),                                                                                       \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                   \n\t\t.almost_full_data  (),                                                                                       \n\t\t.almost_empty_data (),                                                                                       \n\t\t.in_empty          (1'b0),                                                                                   \n\t\t.out_empty         (),                                                                                       \n\t\t.in_error          (1'b0),                                                                                   \n\t\t.out_error         (),                                                                                       \n\t\t.in_channel        (1'b0),                                                                                   \n\t\t.out_channel       ()                                                                                        \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.ST_DATA_W                 (100),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                               \n\t\t.reset                   (rst_controller_001_reset_out_reset),                                                            \n\t\t.m0_address              (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_001_src2_ready),                                                                 \n\t\t.cp_valid                (cmd_xbar_demux_001_src2_valid),                                                                 \n\t\t.cp_data                 (cmd_xbar_demux_001_src2_data),                                                                  \n\t\t.cp_startofpacket        (cmd_xbar_demux_001_src2_startofpacket),                                                         \n\t\t.cp_endofpacket          (cmd_xbar_demux_001_src2_endofpacket),                                                           \n\t\t.cp_channel              (cmd_xbar_demux_001_src2_channel),                                                               \n\t\t.rf_sink_ready           (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                         \n\t\t.m0_writeresponserequest (),                                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (101),\n\t\t.FIFO_DEPTH          (97),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                               \n\t\t.reset             (rst_controller_001_reset_out_reset),                                                            \n\t\t.in_data           (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                         \n\t\t.csr_read          (1'b0),                                                                                          \n\t\t.csr_write         (1'b0),                                                                                          \n\t\t.csr_readdata      (),                                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                          \n\t\t.almost_full_data  (),                                                                                              \n\t\t.almost_empty_data (),                                                                                              \n\t\t.in_empty          (1'b0),                                                                                          \n\t\t.out_empty         (),                                                                                              \n\t\t.in_error          (1'b0),                                                                                          \n\t\t.out_error         (),                                                                                              \n\t\t.in_channel        (1'b0),                                                                                          \n\t\t.out_channel       ()                                                                                               \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.ST_DATA_W                 (100),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                                  \n\t\t.reset                   (rst_controller_001_reset_out_reset),                                                               \n\t\t.m0_address              (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_001_src3_ready),                                                                    \n\t\t.cp_valid                (cmd_xbar_demux_001_src3_valid),                                                                    \n\t\t.cp_data                 (cmd_xbar_demux_001_src3_data),                                                                     \n\t\t.cp_startofpacket        (cmd_xbar_demux_001_src3_startofpacket),                                                            \n\t\t.cp_endofpacket          (cmd_xbar_demux_001_src3_endofpacket),                                                              \n\t\t.cp_channel              (cmd_xbar_demux_001_src3_channel),                                                                  \n\t\t.rf_sink_ready           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                            \n\t\t.m0_writeresponserequest (),                                                                                                 \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                              \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (101),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                                  \n\t\t.reset             (rst_controller_001_reset_out_reset),                                                               \n\t\t.in_data           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                            \n\t\t.csr_read          (1'b0),                                                                                             \n\t\t.csr_write         (1'b0),                                                                                             \n\t\t.csr_readdata      (),                                                                                                 \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                             \n\t\t.almost_full_data  (),                                                                                                 \n\t\t.almost_empty_data (),                                                                                                 \n\t\t.in_empty          (1'b0),                                                                                             \n\t\t.out_empty         (),                                                                                                 \n\t\t.in_error          (1'b0),                                                                                             \n\t\t.out_error         (),                                                                                                 \n\t\t.in_channel        (1'b0),                                                                                             \n\t\t.out_channel       ()                                                                                                  \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (15),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (64),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (17),\n\t\t.PKT_BYTEEN_L              (16),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (18),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (68),\n\t\t.PKT_SRC_ID_L              (66),\n\t\t.PKT_DEST_ID_H             (71),\n\t\t.PKT_DEST_ID_L             (69),\n\t\t.PKT_BURSTWRAP_H           (56),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (75),\n\t\t.PKT_PROTECTION_L          (73),\n\t\t.PKT_RESPONSE_STATUS_H     (81),\n\t\t.PKT_RESPONSE_STATUS_L     (80),\n\t\t.PKT_BURST_SIZE_H          (59),\n\t\t.PKT_BURST_SIZE_L          (57),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.ST_DATA_W                 (82),\n\t\t.AVS_BURSTCOUNT_W          (2),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) sdram_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                               \n\t\t.reset                   (rst_controller_001_reset_out_reset),                                            \n\t\t.m0_address              (sdram_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (sdram_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sdram_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sdram_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sdram_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sdram_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sdram_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (sdram_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sdram_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (sdram_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (sdram_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (sdram_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (sdram_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (sdram_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (sdram_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (burst_adapter_source0_ready),                                                   \n\t\t.cp_valid                (burst_adapter_source0_valid),                                                   \n\t\t.cp_data                 (burst_adapter_source0_data),                                                    \n\t\t.cp_startofpacket        (burst_adapter_source0_startofpacket),                                           \n\t\t.cp_endofpacket          (burst_adapter_source0_endofpacket),                                             \n\t\t.cp_channel              (burst_adapter_source0_channel),                                                 \n\t\t.rf_sink_ready           (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                         \n\t\t.m0_writeresponserequest (),                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (83),\n\t\t.FIFO_DEPTH          (8),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                               \n\t\t.reset             (rst_controller_001_reset_out_reset),                                            \n\t\t.in_data           (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sdram_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                         \n\t\t.csr_read          (1'b0),                                                                          \n\t\t.csr_write         (1'b0),                                                                          \n\t\t.csr_readdata      (),                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                          \n\t\t.almost_full_data  (),                                                                              \n\t\t.almost_empty_data (),                                                                              \n\t\t.in_empty          (1'b0),                                                                          \n\t\t.out_empty         (),                                                                              \n\t\t.in_error          (1'b0),                                                                          \n\t\t.out_error         (),                                                                              \n\t\t.in_channel        (1'b0),                                                                          \n\t\t.out_channel       ()                                                                               \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (18),\n\t\t.FIFO_DEPTH          (8),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (3),\n\t\t.USE_MEMORY_BLOCKS   (1),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                         \n\t\t.reset             (rst_controller_001_reset_out_reset),                                      \n\t\t.in_data           (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                   \n\t\t.csr_read          (1'b0),                                                                    \n\t\t.csr_write         (1'b0),                                                                    \n\t\t.csr_readdata      (),                                                                        \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                    \n\t\t.almost_full_data  (),                                                                        \n\t\t.almost_empty_data (),                                                                        \n\t\t.in_startofpacket  (1'b0),                                                                    \n\t\t.in_endofpacket    (1'b0),                                                                    \n\t\t.out_startofpacket (),                                                                        \n\t\t.out_endofpacket   (),                                                                        \n\t\t.in_empty          (1'b0),                                                                    \n\t\t.out_empty         (),                                                                        \n\t\t.in_error          (1'b0),                                                                    \n\t\t.out_error         (),                                                                        \n\t\t.in_channel        (1'b0),                                                                    \n\t\t.out_channel       ()                                                                         \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.ST_DATA_W                 (100),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) audio_avalon_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (altpll_audio_outclk0_clk),                                                                \n\t\t.reset                   (rst_controller_003_reset_out_reset),                                                      \n\t\t.m0_address              (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (audio_avalon_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (crosser_out_ready),                                                                       \n\t\t.cp_valid                (crosser_out_valid),                                                                       \n\t\t.cp_data                 (crosser_out_data),                                                                        \n\t\t.cp_startofpacket        (crosser_out_startofpacket),                                                               \n\t\t.cp_endofpacket          (crosser_out_endofpacket),                                                                 \n\t\t.cp_channel              (crosser_out_channel),                                                                     \n\t\t.rf_sink_ready           (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                   \n\t\t.m0_writeresponserequest (),                                                                                        \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                     \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (101),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (altpll_audio_outclk0_clk),                                                                \n\t\t.reset             (rst_controller_003_reset_out_reset),                                                      \n\t\t.in_data           (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                   \n\t\t.csr_read          (1'b0),                                                                                    \n\t\t.csr_write         (1'b0),                                                                                    \n\t\t.csr_readdata      (),                                                                                        \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                    \n\t\t.almost_full_data  (),                                                                                        \n\t\t.almost_empty_data (),                                                                                        \n\t\t.in_empty          (1'b0),                                                                                    \n\t\t.out_empty         (),                                                                                        \n\t\t.in_error          (1'b0),                                                                                    \n\t\t.out_error         (),                                                                                        \n\t\t.in_channel        (1'b0),                                                                                    \n\t\t.out_channel       ()                                                                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (altpll_audio_outclk0_clk),                                                          \n\t\t.reset             (rst_controller_003_reset_out_reset),                                                \n\t\t.in_data           (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                             \n\t\t.csr_read          (1'b0),                                                                              \n\t\t.csr_write         (1'b0),                                                                              \n\t\t.csr_readdata      (),                                                                                  \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                              \n\t\t.almost_full_data  (),                                                                                  \n\t\t.almost_empty_data (),                                                                                  \n\t\t.in_startofpacket  (1'b0),                                                                              \n\t\t.in_endofpacket    (1'b0),                                                                              \n\t\t.out_startofpacket (),                                                                                  \n\t\t.out_endofpacket   (),                                                                                  \n\t\t.in_empty          (1'b0),                                                                              \n\t\t.out_empty         (),                                                                                  \n\t\t.in_error          (1'b0),                                                                              \n\t\t.out_error         (),                                                                                  \n\t\t.in_channel        (1'b0),                                                                              \n\t\t.out_channel       ()                                                                                   \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.ST_DATA_W                 (100),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                                               \n\t\t.reset                   (rst_controller_001_reset_out_reset),                                                            \n\t\t.m0_address              (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_001_src6_ready),                                                                 \n\t\t.cp_valid                (cmd_xbar_demux_001_src6_valid),                                                                 \n\t\t.cp_data                 (cmd_xbar_demux_001_src6_data),                                                                  \n\t\t.cp_startofpacket        (cmd_xbar_demux_001_src6_startofpacket),                                                         \n\t\t.cp_endofpacket          (cmd_xbar_demux_001_src6_endofpacket),                                                           \n\t\t.cp_channel              (cmd_xbar_demux_001_src6_channel),                                                               \n\t\t.rf_sink_ready           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                         \n\t\t.m0_writeresponserequest (),                                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (101),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                                               \n\t\t.reset             (rst_controller_001_reset_out_reset),                                                            \n\t\t.in_data           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                         \n\t\t.csr_read          (1'b0),                                                                                          \n\t\t.csr_write         (1'b0),                                                                                          \n\t\t.csr_readdata      (),                                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                          \n\t\t.almost_full_data  (),                                                                                              \n\t\t.almost_empty_data (),                                                                                              \n\t\t.in_empty          (1'b0),                                                                                          \n\t\t.out_empty         (),                                                                                              \n\t\t.in_error          (1'b0),                                                                                          \n\t\t.out_error         (),                                                                                              \n\t\t.in_channel        (1'b0),                                                                                          \n\t\t.out_channel       ()                                                                                               \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (82),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (62),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (63),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.PKT_TRANS_READ            (66),\n\t\t.PKT_TRANS_LOCK            (67),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (84),\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_BURSTWRAP_H           (74),\n\t\t.PKT_BURSTWRAP_L           (72),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_PROTECTION_H          (93),\n\t\t.PKT_PROTECTION_L          (91),\n\t\t.PKT_RESPONSE_STATUS_H     (99),\n\t\t.PKT_RESPONSE_STATUS_L     (98),\n\t\t.PKT_BURST_SIZE_H          (77),\n\t\t.PKT_BURST_SIZE_L          (75),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.ST_DATA_W                 (100),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) timer_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk0_clk),                                                               \n\t\t.reset                   (rst_controller_001_reset_out_reset),                                            \n\t\t.m0_address              (timer_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (timer_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (timer_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (timer_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (timer_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_001_src7_ready),                                                 \n\t\t.cp_valid                (cmd_xbar_demux_001_src7_valid),                                                 \n\t\t.cp_data                 (cmd_xbar_demux_001_src7_data),                                                  \n\t\t.cp_startofpacket        (cmd_xbar_demux_001_src7_startofpacket),                                         \n\t\t.cp_endofpacket          (cmd_xbar_demux_001_src7_endofpacket),                                           \n\t\t.cp_channel              (cmd_xbar_demux_001_src7_channel),                                               \n\t\t.rf_sink_ready           (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                         \n\t\t.m0_writeresponserequest (),                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (101),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk0_clk),                                                               \n\t\t.reset             (rst_controller_001_reset_out_reset),                                            \n\t\t.in_data           (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                         \n\t\t.csr_read          (1'b0),                                                                          \n\t\t.csr_write         (1'b0),                                                                          \n\t\t.csr_readdata      (),                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                          \n\t\t.almost_full_data  (),                                                                              \n\t\t.almost_empty_data (),                                                                              \n\t\t.in_empty          (1'b0),                                                                          \n\t\t.out_empty         (),                                                                              \n\t\t.in_error          (1'b0),                                                                          \n\t\t.out_error         (),                                                                              \n\t\t.in_channel        (1'b0),                                                                          \n\t\t.out_channel       ()                                                                               \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.PKT_BURST_TYPE_H          (59),\n\t\t.PKT_BURST_TYPE_L          (58),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_TRANS_EXCLUSIVE       (50),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_THREAD_ID_H           (70),\n\t\t.PKT_THREAD_ID_L           (70),\n\t\t.PKT_CACHE_H               (77),\n\t\t.PKT_CACHE_L               (74),\n\t\t.PKT_DATA_SIDEBAND_H       (61),\n\t\t.PKT_DATA_SIDEBAND_L       (61),\n\t\t.PKT_QOS_H                 (63),\n\t\t.PKT_QOS_L                 (63),\n\t\t.PKT_ADDR_SIDEBAND_H       (60),\n\t\t.PKT_ADDR_SIDEBAND_L       (60),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.ST_DATA_W                 (80),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (0),\n\t\t.BURSTWRAP_VALUE           (1),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent (\n\t\t.clk                     (pll_outclk2_clk),                                                                      \n\t\t.reset                   (rst_controller_reset_out_reset),                                                       \n\t\t.av_address              (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_address),                \n\t\t.av_write                (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_write),                  \n\t\t.av_read                 (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_read),                   \n\t\t.av_writedata            (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_writedata),              \n\t\t.av_readdata             (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_readdata),               \n\t\t.av_waitrequest          (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_waitrequest),            \n\t\t.av_readdatavalid        (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_readdatavalid),          \n\t\t.av_byteenable           (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_byteenable),             \n\t\t.av_burstcount           (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_burstcount),             \n\t\t.av_debugaccess          (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_debugaccess),            \n\t\t.av_lock                 (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_lock),                   \n\t\t.cp_valid                (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.cp_data                 (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.cp_startofpacket        (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.cp_endofpacket          (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.cp_ready                (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.rp_valid                (limiter_002_rsp_src_valid),                                                            \n\t\t.rp_data                 (limiter_002_rsp_src_data),                                                             \n\t\t.rp_channel              (limiter_002_rsp_src_channel),                                                          \n\t\t.rp_startofpacket        (limiter_002_rsp_src_startofpacket),                                                    \n\t\t.rp_endofpacket          (limiter_002_rsp_src_endofpacket),                                                      \n\t\t.rp_ready                (limiter_002_rsp_src_ready),                                                            \n\t\t.av_response             (),                                                                                     \n\t\t.av_writeresponserequest (1'b0),                                                                                 \n\t\t.av_writeresponsevalid   ()                                                                                      \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (80),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) key_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk2_clk),                                                             \n\t\t.reset                   (rst_controller_reset_out_reset),                                              \n\t\t.m0_address              (key_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (key_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (key_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (key_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (key_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (key_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (key_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (key_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (key_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (key_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (key_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (key_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (key_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (key_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (key_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (key_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_002_src0_ready),                                               \n\t\t.cp_valid                (cmd_xbar_demux_002_src0_valid),                                               \n\t\t.cp_data                 (cmd_xbar_demux_002_src0_data),                                                \n\t\t.cp_startofpacket        (cmd_xbar_demux_002_src0_startofpacket),                                       \n\t\t.cp_endofpacket          (cmd_xbar_demux_002_src0_endofpacket),                                         \n\t\t.cp_channel              (cmd_xbar_demux_002_src0_channel),                                             \n\t\t.rf_sink_ready           (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (key_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (key_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (key_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (key_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (key_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (key_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                       \n\t\t.m0_writeresponserequest (),                                                                            \n\t\t.m0_writeresponsevalid   (1'b0)                                                                         \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (81),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk2_clk),                                                             \n\t\t.reset             (rst_controller_reset_out_reset),                                              \n\t\t.in_data           (key_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (key_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (key_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (key_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (key_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                       \n\t\t.csr_read          (1'b0),                                                                        \n\t\t.csr_write         (1'b0),                                                                        \n\t\t.csr_readdata      (),                                                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                        \n\t\t.almost_full_data  (),                                                                            \n\t\t.almost_empty_data (),                                                                            \n\t\t.in_empty          (1'b0),                                                                        \n\t\t.out_empty         (),                                                                            \n\t\t.in_error          (1'b0),                                                                        \n\t\t.out_error         (),                                                                            \n\t\t.in_channel        (1'b0),                                                                        \n\t\t.out_channel       ()                                                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (80),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) seg7_avalon_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk2_clk),                                                                        \n\t\t.reset                   (rst_controller_reset_out_reset),                                                         \n\t\t.m0_address              (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_002_src1_ready),                                                          \n\t\t.cp_valid                (cmd_xbar_demux_002_src1_valid),                                                          \n\t\t.cp_data                 (cmd_xbar_demux_002_src1_data),                                                           \n\t\t.cp_startofpacket        (cmd_xbar_demux_002_src1_startofpacket),                                                  \n\t\t.cp_endofpacket          (cmd_xbar_demux_002_src1_endofpacket),                                                    \n\t\t.cp_channel              (cmd_xbar_demux_002_src1_channel),                                                        \n\t\t.rf_sink_ready           (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                  \n\t\t.m0_writeresponserequest (),                                                                                       \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                    \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (81),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk2_clk),                                                                        \n\t\t.reset             (rst_controller_reset_out_reset),                                                         \n\t\t.in_data           (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                  \n\t\t.csr_read          (1'b0),                                                                                   \n\t\t.csr_write         (1'b0),                                                                                   \n\t\t.csr_readdata      (),                                                                                       \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                   \n\t\t.almost_full_data  (),                                                                                       \n\t\t.almost_empty_data (),                                                                                       \n\t\t.in_empty          (1'b0),                                                                                   \n\t\t.out_empty         (),                                                                                       \n\t\t.in_error          (1'b0),                                                                                   \n\t\t.out_error         (),                                                                                       \n\t\t.in_channel        (1'b0),                                                                                   \n\t\t.out_channel       ()                                                                                        \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (80),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) pio_led_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk2_clk),                                                                 \n\t\t.reset                   (rst_controller_reset_out_reset),                                                  \n\t\t.m0_address              (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (pio_led_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_002_src2_ready),                                                   \n\t\t.cp_valid                (cmd_xbar_demux_002_src2_valid),                                                   \n\t\t.cp_data                 (cmd_xbar_demux_002_src2_data),                                                    \n\t\t.cp_startofpacket        (cmd_xbar_demux_002_src2_startofpacket),                                           \n\t\t.cp_endofpacket          (cmd_xbar_demux_002_src2_endofpacket),                                             \n\t\t.cp_channel              (cmd_xbar_demux_002_src2_channel),                                                 \n\t\t.rf_sink_ready           (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (pio_led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                           \n\t\t.m0_writeresponserequest (),                                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (81),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk2_clk),                                                                 \n\t\t.reset             (rst_controller_reset_out_reset),                                                  \n\t\t.in_data           (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (pio_led_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                           \n\t\t.csr_read          (1'b0),                                                                            \n\t\t.csr_write         (1'b0),                                                                            \n\t\t.csr_readdata      (),                                                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                            \n\t\t.almost_full_data  (),                                                                                \n\t\t.almost_empty_data (),                                                                                \n\t\t.in_empty          (1'b0),                                                                            \n\t\t.out_empty         (),                                                                                \n\t\t.in_error          (1'b0),                                                                            \n\t\t.out_error         (),                                                                                \n\t\t.in_channel        (1'b0),                                                                            \n\t\t.out_channel       ()                                                                                 \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (80),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) sw_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk2_clk),                                                            \n\t\t.reset                   (rst_controller_reset_out_reset),                                             \n\t\t.m0_address              (sw_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (sw_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sw_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sw_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sw_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (sw_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sw_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sw_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (sw_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sw_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (sw_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (sw_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (sw_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (sw_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (sw_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (sw_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_002_src3_ready),                                              \n\t\t.cp_valid                (cmd_xbar_demux_002_src3_valid),                                              \n\t\t.cp_data                 (cmd_xbar_demux_002_src3_data),                                               \n\t\t.cp_startofpacket        (cmd_xbar_demux_002_src3_startofpacket),                                      \n\t\t.cp_endofpacket          (cmd_xbar_demux_002_src3_endofpacket),                                        \n\t\t.cp_channel              (cmd_xbar_demux_002_src3_channel),                                            \n\t\t.rf_sink_ready           (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                      \n\t\t.m0_writeresponserequest (),                                                                           \n\t\t.m0_writeresponsevalid   (1'b0)                                                                        \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (81),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk2_clk),                                                            \n\t\t.reset             (rst_controller_reset_out_reset),                                             \n\t\t.in_data           (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sw_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                      \n\t\t.csr_read          (1'b0),                                                                       \n\t\t.csr_write         (1'b0),                                                                       \n\t\t.csr_readdata      (),                                                                           \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                       \n\t\t.almost_full_data  (),                                                                           \n\t\t.almost_empty_data (),                                                                           \n\t\t.in_empty          (1'b0),                                                                       \n\t\t.out_empty         (),                                                                           \n\t\t.in_error          (1'b0),                                                                       \n\t\t.out_error         (),                                                                           \n\t\t.in_channel        (1'b0),                                                                       \n\t\t.out_channel       ()                                                                            \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (80),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) i2c_scl_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk2_clk),                                                                 \n\t\t.reset                   (rst_controller_reset_out_reset),                                                  \n\t\t.m0_address              (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_002_src4_ready),                                                   \n\t\t.cp_valid                (cmd_xbar_demux_002_src4_valid),                                                   \n\t\t.cp_data                 (cmd_xbar_demux_002_src4_data),                                                    \n\t\t.cp_startofpacket        (cmd_xbar_demux_002_src4_startofpacket),                                           \n\t\t.cp_endofpacket          (cmd_xbar_demux_002_src4_endofpacket),                                             \n\t\t.cp_channel              (cmd_xbar_demux_002_src4_channel),                                                 \n\t\t.rf_sink_ready           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                           \n\t\t.m0_writeresponserequest (),                                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (81),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk2_clk),                                                                 \n\t\t.reset             (rst_controller_reset_out_reset),                                                  \n\t\t.in_data           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                           \n\t\t.csr_read          (1'b0),                                                                            \n\t\t.csr_write         (1'b0),                                                                            \n\t\t.csr_readdata      (),                                                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                            \n\t\t.almost_full_data  (),                                                                                \n\t\t.almost_empty_data (),                                                                                \n\t\t.in_empty          (1'b0),                                                                            \n\t\t.out_empty         (),                                                                                \n\t\t.in_error          (1'b0),                                                                            \n\t\t.out_error         (),                                                                                \n\t\t.in_channel        (1'b0),                                                                            \n\t\t.out_channel       ()                                                                                 \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (80),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) i2c_sda_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_outclk2_clk),                                                                 \n\t\t.reset                   (rst_controller_reset_out_reset),                                                  \n\t\t.m0_address              (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_demux_002_src5_ready),                                                   \n\t\t.cp_valid                (cmd_xbar_demux_002_src5_valid),                                                   \n\t\t.cp_data                 (cmd_xbar_demux_002_src5_data),                                                    \n\t\t.cp_startofpacket        (cmd_xbar_demux_002_src5_startofpacket),                                           \n\t\t.cp_endofpacket          (cmd_xbar_demux_002_src5_endofpacket),                                             \n\t\t.cp_channel              (cmd_xbar_demux_002_src5_channel),                                                 \n\t\t.rf_sink_ready           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                           \n\t\t.m0_writeresponserequest (),                                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (81),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_outclk2_clk),                                                                 \n\t\t.reset             (rst_controller_reset_out_reset),                                                  \n\t\t.in_data           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                           \n\t\t.csr_read          (1'b0),                                                                            \n\t\t.csr_write         (1'b0),                                                                            \n\t\t.csr_readdata      (),                                                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                            \n\t\t.almost_full_data  (),                                                                                \n\t\t.almost_empty_data (),                                                                                \n\t\t.in_empty          (1'b0),                                                                            \n\t\t.out_empty         (),                                                                                \n\t\t.in_error          (1'b0),                                                                            \n\t\t.out_error         (),                                                                                \n\t\t.in_channel        (1'b0),                                                                            \n\t\t.out_channel       ()                                                                                 \n\t);\n\n\taudio_nios_addr_router addr_router (\n\t\t.sink_ready         (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.sink_valid         (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.sink_data          (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.sink_startofpacket (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (cpu_instruction_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                    \n\t\t.reset              (rst_controller_002_reset_out_reset),                                                 \n\t\t.src_ready          (addr_router_src_ready),                                                              \n\t\t.src_valid          (addr_router_src_valid),                                                              \n\t\t.src_data           (addr_router_src_data),                                                               \n\t\t.src_channel        (addr_router_src_channel),                                                            \n\t\t.src_startofpacket  (addr_router_src_startofpacket),                                                      \n\t\t.src_endofpacket    (addr_router_src_endofpacket)                                                         \n\t);\n\n\taudio_nios_addr_router_001 addr_router_001 (\n\t\t.sink_ready         (cpu_data_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.sink_valid         (cpu_data_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.sink_data          (cpu_data_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.sink_startofpacket (cpu_data_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (cpu_data_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                             \n\t\t.reset              (rst_controller_002_reset_out_reset),                                          \n\t\t.src_ready          (addr_router_001_src_ready),                                                   \n\t\t.src_valid          (addr_router_001_src_valid),                                                   \n\t\t.src_data           (addr_router_001_src_data),                                                    \n\t\t.src_channel        (addr_router_001_src_channel),                                                 \n\t\t.src_startofpacket  (addr_router_001_src_startofpacket),                                           \n\t\t.src_endofpacket    (addr_router_001_src_endofpacket)                                              \n\t);\n\n\taudio_nios_id_router id_router (\n\t\t.sink_ready         (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                  \n\t\t.reset              (rst_controller_002_reset_out_reset),                                               \n\t\t.src_ready          (id_router_src_ready),                                                              \n\t\t.src_valid          (id_router_src_valid),                                                              \n\t\t.src_data           (id_router_src_data),                                                               \n\t\t.src_channel        (id_router_src_channel),                                                            \n\t\t.src_startofpacket  (id_router_src_startofpacket),                                                      \n\t\t.src_endofpacket    (id_router_src_endofpacket)                                                         \n\t);\n\n\taudio_nios_id_router id_router_001 (\n\t\t.sink_ready         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                              \n\t\t.reset              (rst_controller_001_reset_out_reset),                                           \n\t\t.src_ready          (id_router_001_src_ready),                                                      \n\t\t.src_valid          (id_router_001_src_valid),                                                      \n\t\t.src_data           (id_router_001_src_data),                                                       \n\t\t.src_channel        (id_router_001_src_channel),                                                    \n\t\t.src_startofpacket  (id_router_001_src_startofpacket),                                              \n\t\t.src_endofpacket    (id_router_001_src_endofpacket)                                                 \n\t);\n\n\taudio_nios_id_router_002 id_router_002 (\n\t\t.sink_ready         (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                     \n\t\t.reset              (rst_controller_001_reset_out_reset),                                                  \n\t\t.src_ready          (id_router_002_src_ready),                                                             \n\t\t.src_valid          (id_router_002_src_valid),                                                             \n\t\t.src_data           (id_router_002_src_data),                                                              \n\t\t.src_channel        (id_router_002_src_channel),                                                           \n\t\t.src_startofpacket  (id_router_002_src_startofpacket),                                                     \n\t\t.src_endofpacket    (id_router_002_src_endofpacket)                                                        \n\t);\n\n\taudio_nios_id_router_002 id_router_003 (\n\t\t.sink_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                        \n\t\t.reset              (rst_controller_001_reset_out_reset),                                                     \n\t\t.src_ready          (id_router_003_src_ready),                                                                \n\t\t.src_valid          (id_router_003_src_valid),                                                                \n\t\t.src_data           (id_router_003_src_data),                                                                 \n\t\t.src_channel        (id_router_003_src_channel),                                                              \n\t\t.src_startofpacket  (id_router_003_src_startofpacket),                                                        \n\t\t.src_endofpacket    (id_router_003_src_endofpacket)                                                           \n\t);\n\n\taudio_nios_id_router_004 id_router_004 (\n\t\t.sink_ready         (sdram_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (sdram_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (sdram_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (sdram_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (sdram_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                     \n\t\t.reset              (rst_controller_001_reset_out_reset),                                  \n\t\t.src_ready          (id_router_004_src_ready),                                             \n\t\t.src_valid          (id_router_004_src_valid),                                             \n\t\t.src_data           (id_router_004_src_data),                                              \n\t\t.src_channel        (id_router_004_src_channel),                                           \n\t\t.src_startofpacket  (id_router_004_src_startofpacket),                                     \n\t\t.src_endofpacket    (id_router_004_src_endofpacket)                                        \n\t);\n\n\taudio_nios_id_router_002 id_router_005 (\n\t\t.sink_ready         (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (audio_avalon_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (altpll_audio_outclk0_clk),                                                      \n\t\t.reset              (rst_controller_003_reset_out_reset),                                            \n\t\t.src_ready          (id_router_005_src_ready),                                                       \n\t\t.src_valid          (id_router_005_src_valid),                                                       \n\t\t.src_data           (id_router_005_src_data),                                                        \n\t\t.src_channel        (id_router_005_src_channel),                                                     \n\t\t.src_startofpacket  (id_router_005_src_startofpacket),                                               \n\t\t.src_endofpacket    (id_router_005_src_endofpacket)                                                  \n\t);\n\n\taudio_nios_id_router_002 id_router_006 (\n\t\t.sink_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                                     \n\t\t.reset              (rst_controller_001_reset_out_reset),                                                  \n\t\t.src_ready          (id_router_006_src_ready),                                                             \n\t\t.src_valid          (id_router_006_src_valid),                                                             \n\t\t.src_data           (id_router_006_src_data),                                                              \n\t\t.src_channel        (id_router_006_src_channel),                                                           \n\t\t.src_startofpacket  (id_router_006_src_startofpacket),                                                     \n\t\t.src_endofpacket    (id_router_006_src_endofpacket)                                                        \n\t);\n\n\taudio_nios_id_router_002 id_router_007 (\n\t\t.sink_ready         (timer_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (timer_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (timer_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk0_clk),                                                     \n\t\t.reset              (rst_controller_001_reset_out_reset),                                  \n\t\t.src_ready          (id_router_007_src_ready),                                             \n\t\t.src_valid          (id_router_007_src_valid),                                             \n\t\t.src_data           (id_router_007_src_data),                                              \n\t\t.src_channel        (id_router_007_src_channel),                                           \n\t\t.src_startofpacket  (id_router_007_src_startofpacket),                                     \n\t\t.src_endofpacket    (id_router_007_src_endofpacket)                                        \n\t);\n\n\taudio_nios_addr_router_002 addr_router_002 (\n\t\t.sink_ready         (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.sink_valid         (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.sink_data          (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.sink_startofpacket (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.clk                (pll_outclk2_clk),                                                                      \n\t\t.reset              (rst_controller_reset_out_reset),                                                       \n\t\t.src_ready          (addr_router_002_src_ready),                                                            \n\t\t.src_valid          (addr_router_002_src_valid),                                                            \n\t\t.src_data           (addr_router_002_src_data),                                                             \n\t\t.src_channel        (addr_router_002_src_channel),                                                          \n\t\t.src_startofpacket  (addr_router_002_src_startofpacket),                                                    \n\t\t.src_endofpacket    (addr_router_002_src_endofpacket)                                                       \n\t);\n\n\taudio_nios_id_router_008 id_router_008 (\n\t\t.sink_ready         (key_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (key_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (key_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (key_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (key_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk2_clk),                                                   \n\t\t.reset              (rst_controller_reset_out_reset),                                    \n\t\t.src_ready          (id_router_008_src_ready),                                           \n\t\t.src_valid          (id_router_008_src_valid),                                           \n\t\t.src_data           (id_router_008_src_data),                                            \n\t\t.src_channel        (id_router_008_src_channel),                                         \n\t\t.src_startofpacket  (id_router_008_src_startofpacket),                                   \n\t\t.src_endofpacket    (id_router_008_src_endofpacket)                                      \n\t);\n\n\taudio_nios_id_router_008 id_router_009 (\n\t\t.sink_ready         (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk2_clk),                                                              \n\t\t.reset              (rst_controller_reset_out_reset),                                               \n\t\t.src_ready          (id_router_009_src_ready),                                                      \n\t\t.src_valid          (id_router_009_src_valid),                                                      \n\t\t.src_data           (id_router_009_src_data),                                                       \n\t\t.src_channel        (id_router_009_src_channel),                                                    \n\t\t.src_startofpacket  (id_router_009_src_startofpacket),                                              \n\t\t.src_endofpacket    (id_router_009_src_endofpacket)                                                 \n\t);\n\n\taudio_nios_id_router_008 id_router_010 (\n\t\t.sink_ready         (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (pio_led_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk2_clk),                                                       \n\t\t.reset              (rst_controller_reset_out_reset),                                        \n\t\t.src_ready          (id_router_010_src_ready),                                               \n\t\t.src_valid          (id_router_010_src_valid),                                               \n\t\t.src_data           (id_router_010_src_data),                                                \n\t\t.src_channel        (id_router_010_src_channel),                                             \n\t\t.src_startofpacket  (id_router_010_src_startofpacket),                                       \n\t\t.src_endofpacket    (id_router_010_src_endofpacket)                                          \n\t);\n\n\taudio_nios_id_router_008 id_router_011 (\n\t\t.sink_ready         (sw_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (sw_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (sw_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (sw_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (sw_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk2_clk),                                                  \n\t\t.reset              (rst_controller_reset_out_reset),                                   \n\t\t.src_ready          (id_router_011_src_ready),                                          \n\t\t.src_valid          (id_router_011_src_valid),                                          \n\t\t.src_data           (id_router_011_src_data),                                           \n\t\t.src_channel        (id_router_011_src_channel),                                        \n\t\t.src_startofpacket  (id_router_011_src_startofpacket),                                  \n\t\t.src_endofpacket    (id_router_011_src_endofpacket)                                     \n\t);\n\n\taudio_nios_id_router_008 id_router_012 (\n\t\t.sink_ready         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk2_clk),                                                       \n\t\t.reset              (rst_controller_reset_out_reset),                                        \n\t\t.src_ready          (id_router_012_src_ready),                                               \n\t\t.src_valid          (id_router_012_src_valid),                                               \n\t\t.src_data           (id_router_012_src_data),                                                \n\t\t.src_channel        (id_router_012_src_channel),                                             \n\t\t.src_startofpacket  (id_router_012_src_startofpacket),                                       \n\t\t.src_endofpacket    (id_router_012_src_endofpacket)                                          \n\t);\n\n\taudio_nios_id_router_008 id_router_013 (\n\t\t.sink_ready         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (pll_outclk2_clk),                                                       \n\t\t.reset              (rst_controller_reset_out_reset),                                        \n\t\t.src_ready          (id_router_013_src_ready),                                               \n\t\t.src_valid          (id_router_013_src_valid),                                               \n\t\t.src_data           (id_router_013_src_data),                                                \n\t\t.src_channel        (id_router_013_src_channel),                                             \n\t\t.src_startofpacket  (id_router_013_src_startofpacket),                                       \n\t\t.src_endofpacket    (id_router_013_src_endofpacket)                                          \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.MAX_OUTSTANDING_RESPONSES (1),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (100),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.VALID_WIDTH               (8),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32)\n\t) limiter (\n\t\t.clk                    (pll_outclk0_clk),                    \n\t\t.reset                  (rst_controller_002_reset_out_reset), \n\t\t.cmd_sink_ready         (addr_router_src_ready),              \n\t\t.cmd_sink_valid         (addr_router_src_valid),              \n\t\t.cmd_sink_data          (addr_router_src_data),               \n\t\t.cmd_sink_channel       (addr_router_src_channel),            \n\t\t.cmd_sink_startofpacket (addr_router_src_startofpacket),      \n\t\t.cmd_sink_endofpacket   (addr_router_src_endofpacket),        \n\t\t.cmd_src_ready          (limiter_cmd_src_ready),              \n\t\t.cmd_src_data           (limiter_cmd_src_data),               \n\t\t.cmd_src_channel        (limiter_cmd_src_channel),            \n\t\t.cmd_src_startofpacket  (limiter_cmd_src_startofpacket),      \n\t\t.cmd_src_endofpacket    (limiter_cmd_src_endofpacket),        \n\t\t.rsp_sink_ready         (rsp_xbar_mux_src_ready),             \n\t\t.rsp_sink_valid         (rsp_xbar_mux_src_valid),             \n\t\t.rsp_sink_channel       (rsp_xbar_mux_src_channel),           \n\t\t.rsp_sink_data          (rsp_xbar_mux_src_data),              \n\t\t.rsp_sink_startofpacket (rsp_xbar_mux_src_startofpacket),     \n\t\t.rsp_sink_endofpacket   (rsp_xbar_mux_src_endofpacket),       \n\t\t.rsp_src_ready          (limiter_rsp_src_ready),              \n\t\t.rsp_src_valid          (limiter_rsp_src_valid),              \n\t\t.rsp_src_data           (limiter_rsp_src_data),               \n\t\t.rsp_src_channel        (limiter_rsp_src_channel),            \n\t\t.rsp_src_startofpacket  (limiter_rsp_src_startofpacket),      \n\t\t.rsp_src_endofpacket    (limiter_rsp_src_endofpacket),        \n\t\t.cmd_src_valid          (limiter_cmd_valid_data)              \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (89),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_TRANS_POSTED          (64),\n\t\t.PKT_TRANS_WRITE           (65),\n\t\t.MAX_OUTSTANDING_RESPONSES (96),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (100),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.VALID_WIDTH               (8),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (71),\n\t\t.PKT_BYTE_CNT_L            (69),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32)\n\t) limiter_001 (\n\t\t.clk                    (pll_outclk0_clk),                    \n\t\t.reset                  (rst_controller_002_reset_out_reset), \n\t\t.cmd_sink_ready         (addr_router_001_src_ready),          \n\t\t.cmd_sink_valid         (addr_router_001_src_valid),          \n\t\t.cmd_sink_data          (addr_router_001_src_data),           \n\t\t.cmd_sink_channel       (addr_router_001_src_channel),        \n\t\t.cmd_sink_startofpacket (addr_router_001_src_startofpacket),  \n\t\t.cmd_sink_endofpacket   (addr_router_001_src_endofpacket),    \n\t\t.cmd_src_ready          (limiter_001_cmd_src_ready),          \n\t\t.cmd_src_data           (limiter_001_cmd_src_data),           \n\t\t.cmd_src_channel        (limiter_001_cmd_src_channel),        \n\t\t.cmd_src_startofpacket  (limiter_001_cmd_src_startofpacket),  \n\t\t.cmd_src_endofpacket    (limiter_001_cmd_src_endofpacket),    \n\t\t.rsp_sink_ready         (rsp_xbar_mux_001_src_ready),         \n\t\t.rsp_sink_valid         (rsp_xbar_mux_001_src_valid),         \n\t\t.rsp_sink_channel       (rsp_xbar_mux_001_src_channel),       \n\t\t.rsp_sink_data          (rsp_xbar_mux_001_src_data),          \n\t\t.rsp_sink_startofpacket (rsp_xbar_mux_001_src_startofpacket), \n\t\t.rsp_sink_endofpacket   (rsp_xbar_mux_001_src_endofpacket),   \n\t\t.rsp_src_ready          (limiter_001_rsp_src_ready),          \n\t\t.rsp_src_valid          (limiter_001_rsp_src_valid),          \n\t\t.rsp_src_data           (limiter_001_rsp_src_data),           \n\t\t.rsp_src_channel        (limiter_001_rsp_src_channel),        \n\t\t.rsp_src_startofpacket  (limiter_001_rsp_src_startofpacket),  \n\t\t.rsp_src_endofpacket    (limiter_001_rsp_src_endofpacket),    \n\t\t.cmd_src_valid          (limiter_001_cmd_valid_data)          \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.MAX_OUTSTANDING_RESPONSES (1),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (80),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.VALID_WIDTH               (6),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32)\n\t) limiter_002 (\n\t\t.clk                    (pll_outclk2_clk),                    \n\t\t.reset                  (rst_controller_reset_out_reset),     \n\t\t.cmd_sink_ready         (addr_router_002_src_ready),          \n\t\t.cmd_sink_valid         (addr_router_002_src_valid),          \n\t\t.cmd_sink_data          (addr_router_002_src_data),           \n\t\t.cmd_sink_channel       (addr_router_002_src_channel),        \n\t\t.cmd_sink_startofpacket (addr_router_002_src_startofpacket),  \n\t\t.cmd_sink_endofpacket   (addr_router_002_src_endofpacket),    \n\t\t.cmd_src_ready          (limiter_002_cmd_src_ready),          \n\t\t.cmd_src_data           (limiter_002_cmd_src_data),           \n\t\t.cmd_src_channel        (limiter_002_cmd_src_channel),        \n\t\t.cmd_src_startofpacket  (limiter_002_cmd_src_startofpacket),  \n\t\t.cmd_src_endofpacket    (limiter_002_cmd_src_endofpacket),    \n\t\t.rsp_sink_ready         (rsp_xbar_mux_002_src_ready),         \n\t\t.rsp_sink_valid         (rsp_xbar_mux_002_src_valid),         \n\t\t.rsp_sink_channel       (rsp_xbar_mux_002_src_channel),       \n\t\t.rsp_sink_data          (rsp_xbar_mux_002_src_data),          \n\t\t.rsp_sink_startofpacket (rsp_xbar_mux_002_src_startofpacket), \n\t\t.rsp_sink_endofpacket   (rsp_xbar_mux_002_src_endofpacket),   \n\t\t.rsp_src_ready          (limiter_002_rsp_src_ready),          \n\t\t.rsp_src_valid          (limiter_002_rsp_src_valid),          \n\t\t.rsp_src_data           (limiter_002_rsp_src_data),           \n\t\t.rsp_src_channel        (limiter_002_rsp_src_channel),        \n\t\t.rsp_src_startofpacket  (limiter_002_rsp_src_startofpacket),  \n\t\t.rsp_src_endofpacket    (limiter_002_rsp_src_endofpacket),    \n\t\t.cmd_src_valid          (limiter_002_cmd_valid_data)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (18),\n\t\t.PKT_BEGIN_BURST           (64),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_BYTEEN_H              (17),\n\t\t.PKT_BYTEEN_L              (16),\n\t\t.PKT_BURST_SIZE_H          (59),\n\t\t.PKT_BURST_SIZE_L          (57),\n\t\t.PKT_BURST_TYPE_H          (61),\n\t\t.PKT_BURST_TYPE_L          (60),\n\t\t.PKT_BURSTWRAP_H           (56),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (0),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (82),\n\t\t.ST_CHANNEL_W              (8),\n\t\t.OUT_BYTE_CNT_H            (52),\n\t\t.OUT_BURSTWRAP_H           (56),\n\t\t.COMPRESSED_READ_SUPPORT   (0),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.BURSTWRAP_CONST_MASK      (7),\n\t\t.BURSTWRAP_CONST_VALUE     (7)\n\t) burst_adapter (\n\t\t.clk                   (pll_outclk0_clk),                     \n\t\t.reset                 (rst_controller_001_reset_out_reset),  \n\t\t.sink0_valid           (width_adapter_src_valid),             \n\t\t.sink0_data            (width_adapter_src_data),              \n\t\t.sink0_channel         (width_adapter_src_channel),           \n\t\t.sink0_startofpacket   (width_adapter_src_startofpacket),     \n\t\t.sink0_endofpacket     (width_adapter_src_endofpacket),       \n\t\t.sink0_ready           (width_adapter_src_ready),             \n\t\t.source0_valid         (burst_adapter_source0_valid),         \n\t\t.source0_data          (burst_adapter_source0_data),          \n\t\t.source0_channel       (burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (burst_adapter_source0_ready)          \n\t);\n\n\taltera_reset_controller #(\n\t\t.NUM_RESET_INPUTS        (1),\n\t\t.OUTPUT_RESET_SYNC_EDGES (\"deassert\"),\n\t\t.SYNC_DEPTH              (2),\n\t\t.RESET_REQUEST_PRESENT   (0)\n\t) rst_controller (\n\t\t.reset_in0  (~reset_reset_n),                 \n\t\t.clk        (pll_outclk2_clk),                \n\t\t.reset_out  (rst_controller_reset_out_reset), \n\t\t.reset_req  (),                               \n\t\t.reset_in1  (1'b0),                           \n\t\t.reset_in2  (1'b0),                           \n\t\t.reset_in3  (1'b0),                           \n\t\t.reset_in4  (1'b0),                           \n\t\t.reset_in5  (1'b0),                           \n\t\t.reset_in6  (1'b0),                           \n\t\t.reset_in7  (1'b0),                           \n\t\t.reset_in8  (1'b0),                           \n\t\t.reset_in9  (1'b0),                           \n\t\t.reset_in10 (1'b0),                           \n\t\t.reset_in11 (1'b0),                           \n\t\t.reset_in12 (1'b0),                           \n\t\t.reset_in13 (1'b0),                           \n\t\t.reset_in14 (1'b0),                           \n\t\t.reset_in15 (1'b0)                            \n\t);\n\n\taltera_reset_controller #(\n\t\t.NUM_RESET_INPUTS        (1),\n\t\t.OUTPUT_RESET_SYNC_EDGES (\"deassert\"),\n\t\t.SYNC_DEPTH              (2),\n\t\t.RESET_REQUEST_PRESENT   (1)\n\t) rst_controller_001 (\n\t\t.reset_in0  (~reset_reset_n),                         \n\t\t.clk        (pll_outclk0_clk),                        \n\t\t.reset_out  (rst_controller_001_reset_out_reset),     \n\t\t.reset_req  (rst_controller_001_reset_out_reset_req), \n\t\t.reset_in1  (1'b0),                                   \n\t\t.reset_in2  (1'b0),                                   \n\t\t.reset_in3  (1'b0),                                   \n\t\t.reset_in4  (1'b0),                                   \n\t\t.reset_in5  (1'b0),                                   \n\t\t.reset_in6  (1'b0),                                   \n\t\t.reset_in7  (1'b0),                                   \n\t\t.reset_in8  (1'b0),                                   \n\t\t.reset_in9  (1'b0),                                   \n\t\t.reset_in10 (1'b0),                                   \n\t\t.reset_in11 (1'b0),                                   \n\t\t.reset_in12 (1'b0),                                   \n\t\t.reset_in13 (1'b0),                                   \n\t\t.reset_in14 (1'b0),                                   \n\t\t.reset_in15 (1'b0)                                    \n\t);\n\n\taltera_reset_controller #(\n\t\t.NUM_RESET_INPUTS        (2),\n\t\t.OUTPUT_RESET_SYNC_EDGES (\"deassert\"),\n\t\t.SYNC_DEPTH              (2),\n\t\t.RESET_REQUEST_PRESENT   (0)\n\t) rst_controller_002 (\n\t\t.reset_in0  (~reset_reset_n),                     \n\t\t.reset_in1  (cpu_jtag_debug_module_reset_reset),  \n\t\t.clk        (pll_outclk0_clk),                    \n\t\t.reset_out  (rst_controller_002_reset_out_reset), \n\t\t.reset_req  (),                                   \n\t\t.reset_in2  (1'b0),                               \n\t\t.reset_in3  (1'b0),                               \n\t\t.reset_in4  (1'b0),                               \n\t\t.reset_in5  (1'b0),                               \n\t\t.reset_in6  (1'b0),                               \n\t\t.reset_in7  (1'b0),                               \n\t\t.reset_in8  (1'b0),                               \n\t\t.reset_in9  (1'b0),                               \n\t\t.reset_in10 (1'b0),                               \n\t\t.reset_in11 (1'b0),                               \n\t\t.reset_in12 (1'b0),                               \n\t\t.reset_in13 (1'b0),                               \n\t\t.reset_in14 (1'b0),                               \n\t\t.reset_in15 (1'b0)                                \n\t);\n\n\taltera_reset_controller #(\n\t\t.NUM_RESET_INPUTS        (1),\n\t\t.OUTPUT_RESET_SYNC_EDGES (\"deassert\"),\n\t\t.SYNC_DEPTH              (2),\n\t\t.RESET_REQUEST_PRESENT   (0)\n\t) rst_controller_003 (\n\t\t.reset_in0  (~reset_reset_n),                     \n\t\t.clk        (altpll_audio_outclk0_clk),           \n\t\t.reset_out  (rst_controller_003_reset_out_reset), \n\t\t.reset_req  (),                                   \n\t\t.reset_in1  (1'b0),                               \n\t\t.reset_in2  (1'b0),                               \n\t\t.reset_in3  (1'b0),                               \n\t\t.reset_in4  (1'b0),                               \n\t\t.reset_in5  (1'b0),                               \n\t\t.reset_in6  (1'b0),                               \n\t\t.reset_in7  (1'b0),                               \n\t\t.reset_in8  (1'b0),                               \n\t\t.reset_in9  (1'b0),                               \n\t\t.reset_in10 (1'b0),                               \n\t\t.reset_in11 (1'b0),                               \n\t\t.reset_in12 (1'b0),                               \n\t\t.reset_in13 (1'b0),                               \n\t\t.reset_in14 (1'b0),                               \n\t\t.reset_in15 (1'b0)                                \n\t);\n\n\taltera_reset_controller #(\n\t\t.NUM_RESET_INPUTS        (1),\n\t\t.OUTPUT_RESET_SYNC_EDGES (\"deassert\"),\n\t\t.SYNC_DEPTH              (2),\n\t\t.RESET_REQUEST_PRESENT   (0)\n\t) rst_controller_004 (\n\t\t.reset_in0  (~reset_reset_n),                     \n\t\t.clk        (clk_clk),                            \n\t\t.reset_out  (rst_controller_004_reset_out_reset), \n\t\t.reset_req  (),                                   \n\t\t.reset_in1  (1'b0),                               \n\t\t.reset_in2  (1'b0),                               \n\t\t.reset_in3  (1'b0),                               \n\t\t.reset_in4  (1'b0),                               \n\t\t.reset_in5  (1'b0),                               \n\t\t.reset_in6  (1'b0),                               \n\t\t.reset_in7  (1'b0),                               \n\t\t.reset_in8  (1'b0),                               \n\t\t.reset_in9  (1'b0),                               \n\t\t.reset_in10 (1'b0),                               \n\t\t.reset_in11 (1'b0),                               \n\t\t.reset_in12 (1'b0),                               \n\t\t.reset_in13 (1'b0),                               \n\t\t.reset_in14 (1'b0),                               \n\t\t.reset_in15 (1'b0)                                \n\t);\n\n\taudio_nios_cmd_xbar_demux cmd_xbar_demux (\n\t\t.clk                (pll_outclk0_clk),                    \n\t\t.reset              (rst_controller_002_reset_out_reset), \n\t\t.sink_ready         (limiter_cmd_src_ready),              \n\t\t.sink_channel       (limiter_cmd_src_channel),            \n\t\t.sink_data          (limiter_cmd_src_data),               \n\t\t.sink_startofpacket (limiter_cmd_src_startofpacket),      \n\t\t.sink_endofpacket   (limiter_cmd_src_endofpacket),        \n\t\t.sink_valid         (limiter_cmd_valid_data),             \n\t\t.src0_ready         (cmd_xbar_demux_src0_ready),          \n\t\t.src0_valid         (cmd_xbar_demux_src0_valid),          \n\t\t.src0_data          (cmd_xbar_demux_src0_data),           \n\t\t.src0_channel       (cmd_xbar_demux_src0_channel),        \n\t\t.src0_startofpacket (cmd_xbar_demux_src0_startofpacket),  \n\t\t.src0_endofpacket   (cmd_xbar_demux_src0_endofpacket),    \n\t\t.src1_ready         (cmd_xbar_demux_src1_ready),          \n\t\t.src1_valid         (cmd_xbar_demux_src1_valid),          \n\t\t.src1_data          (cmd_xbar_demux_src1_data),           \n\t\t.src1_channel       (cmd_xbar_demux_src1_channel),        \n\t\t.src1_startofpacket (cmd_xbar_demux_src1_startofpacket),  \n\t\t.src1_endofpacket   (cmd_xbar_demux_src1_endofpacket)     \n\t);\n\n\taudio_nios_cmd_xbar_demux_001 cmd_xbar_demux_001 (\n\t\t.clk                (pll_outclk0_clk),                       \n\t\t.reset              (rst_controller_002_reset_out_reset),    \n\t\t.sink_ready         (limiter_001_cmd_src_ready),             \n\t\t.sink_channel       (limiter_001_cmd_src_channel),           \n\t\t.sink_data          (limiter_001_cmd_src_data),              \n\t\t.sink_startofpacket (limiter_001_cmd_src_startofpacket),     \n\t\t.sink_endofpacket   (limiter_001_cmd_src_endofpacket),       \n\t\t.sink_valid         (limiter_001_cmd_valid_data),            \n\t\t.src0_ready         (cmd_xbar_demux_001_src0_ready),         \n\t\t.src0_valid         (cmd_xbar_demux_001_src0_valid),         \n\t\t.src0_data          (cmd_xbar_demux_001_src0_data),          \n\t\t.src0_channel       (cmd_xbar_demux_001_src0_channel),       \n\t\t.src0_startofpacket (cmd_xbar_demux_001_src0_startofpacket), \n\t\t.src0_endofpacket   (cmd_xbar_demux_001_src0_endofpacket),   \n\t\t.src1_ready         (cmd_xbar_demux_001_src1_ready),         \n\t\t.src1_valid         (cmd_xbar_demux_001_src1_valid),         \n\t\t.src1_data          (cmd_xbar_demux_001_src1_data),          \n\t\t.src1_channel       (cmd_xbar_demux_001_src1_channel),       \n\t\t.src1_startofpacket (cmd_xbar_demux_001_src1_startofpacket), \n\t\t.src1_endofpacket   (cmd_xbar_demux_001_src1_endofpacket),   \n\t\t.src2_ready         (cmd_xbar_demux_001_src2_ready),         \n\t\t.src2_valid         (cmd_xbar_demux_001_src2_valid),         \n\t\t.src2_data          (cmd_xbar_demux_001_src2_data),          \n\t\t.src2_channel       (cmd_xbar_demux_001_src2_channel),       \n\t\t.src2_startofpacket (cmd_xbar_demux_001_src2_startofpacket), \n\t\t.src2_endofpacket   (cmd_xbar_demux_001_src2_endofpacket),   \n\t\t.src3_ready         (cmd_xbar_demux_001_src3_ready),         \n\t\t.src3_valid         (cmd_xbar_demux_001_src3_valid),         \n\t\t.src3_data          (cmd_xbar_demux_001_src3_data),          \n\t\t.src3_channel       (cmd_xbar_demux_001_src3_channel),       \n\t\t.src3_startofpacket (cmd_xbar_demux_001_src3_startofpacket), \n\t\t.src3_endofpacket   (cmd_xbar_demux_001_src3_endofpacket),   \n\t\t.src4_ready         (cmd_xbar_demux_001_src4_ready),         \n\t\t.src4_valid         (cmd_xbar_demux_001_src4_valid),         \n\t\t.src4_data          (cmd_xbar_demux_001_src4_data),          \n\t\t.src4_channel       (cmd_xbar_demux_001_src4_channel),       \n\t\t.src4_startofpacket (cmd_xbar_demux_001_src4_startofpacket), \n\t\t.src4_endofpacket   (cmd_xbar_demux_001_src4_endofpacket),   \n\t\t.src5_ready         (cmd_xbar_demux_001_src5_ready),         \n\t\t.src5_valid         (cmd_xbar_demux_001_src5_valid),         \n\t\t.src5_data          (cmd_xbar_demux_001_src5_data),          \n\t\t.src5_channel       (cmd_xbar_demux_001_src5_channel),       \n\t\t.src5_startofpacket (cmd_xbar_demux_001_src5_startofpacket), \n\t\t.src5_endofpacket   (cmd_xbar_demux_001_src5_endofpacket),   \n\t\t.src6_ready         (cmd_xbar_demux_001_src6_ready),         \n\t\t.src6_valid         (cmd_xbar_demux_001_src6_valid),         \n\t\t.src6_data          (cmd_xbar_demux_001_src6_data),          \n\t\t.src6_channel       (cmd_xbar_demux_001_src6_channel),       \n\t\t.src6_startofpacket (cmd_xbar_demux_001_src6_startofpacket), \n\t\t.src6_endofpacket   (cmd_xbar_demux_001_src6_endofpacket),   \n\t\t.src7_ready         (cmd_xbar_demux_001_src7_ready),         \n\t\t.src7_valid         (cmd_xbar_demux_001_src7_valid),         \n\t\t.src7_data          (cmd_xbar_demux_001_src7_data),          \n\t\t.src7_channel       (cmd_xbar_demux_001_src7_channel),       \n\t\t.src7_startofpacket (cmd_xbar_demux_001_src7_startofpacket), \n\t\t.src7_endofpacket   (cmd_xbar_demux_001_src7_endofpacket)    \n\t);\n\n\taudio_nios_cmd_xbar_mux cmd_xbar_mux (\n\t\t.clk                 (pll_outclk0_clk),                       \n\t\t.reset               (rst_controller_002_reset_out_reset),    \n\t\t.src_ready           (cmd_xbar_mux_src_ready),                \n\t\t.src_valid           (cmd_xbar_mux_src_valid),                \n\t\t.src_data            (cmd_xbar_mux_src_data),                 \n\t\t.src_channel         (cmd_xbar_mux_src_channel),              \n\t\t.src_startofpacket   (cmd_xbar_mux_src_startofpacket),        \n\t\t.src_endofpacket     (cmd_xbar_mux_src_endofpacket),          \n\t\t.sink0_ready         (cmd_xbar_demux_src0_ready),             \n\t\t.sink0_valid         (cmd_xbar_demux_src0_valid),             \n\t\t.sink0_channel       (cmd_xbar_demux_src0_channel),           \n\t\t.sink0_data          (cmd_xbar_demux_src0_data),              \n\t\t.sink0_startofpacket (cmd_xbar_demux_src0_startofpacket),     \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src0_endofpacket),       \n\t\t.sink1_ready         (cmd_xbar_demux_001_src0_ready),         \n\t\t.sink1_valid         (cmd_xbar_demux_001_src0_valid),         \n\t\t.sink1_channel       (cmd_xbar_demux_001_src0_channel),       \n\t\t.sink1_data          (cmd_xbar_demux_001_src0_data),          \n\t\t.sink1_startofpacket (cmd_xbar_demux_001_src0_startofpacket), \n\t\t.sink1_endofpacket   (cmd_xbar_demux_001_src0_endofpacket)    \n\t);\n\n\taudio_nios_cmd_xbar_mux cmd_xbar_mux_001 (\n\t\t.clk                 (pll_outclk0_clk),                       \n\t\t.reset               (rst_controller_001_reset_out_reset),    \n\t\t.src_ready           (cmd_xbar_mux_001_src_ready),            \n\t\t.src_valid           (cmd_xbar_mux_001_src_valid),            \n\t\t.src_data            (cmd_xbar_mux_001_src_data),             \n\t\t.src_channel         (cmd_xbar_mux_001_src_channel),          \n\t\t.src_startofpacket   (cmd_xbar_mux_001_src_startofpacket),    \n\t\t.src_endofpacket     (cmd_xbar_mux_001_src_endofpacket),      \n\t\t.sink0_ready         (cmd_xbar_demux_src1_ready),             \n\t\t.sink0_valid         (cmd_xbar_demux_src1_valid),             \n\t\t.sink0_channel       (cmd_xbar_demux_src1_channel),           \n\t\t.sink0_data          (cmd_xbar_demux_src1_data),              \n\t\t.sink0_startofpacket (cmd_xbar_demux_src1_startofpacket),     \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src1_endofpacket),       \n\t\t.sink1_ready         (cmd_xbar_demux_001_src1_ready),         \n\t\t.sink1_valid         (cmd_xbar_demux_001_src1_valid),         \n\t\t.sink1_channel       (cmd_xbar_demux_001_src1_channel),       \n\t\t.sink1_data          (cmd_xbar_demux_001_src1_data),          \n\t\t.sink1_startofpacket (cmd_xbar_demux_001_src1_startofpacket), \n\t\t.sink1_endofpacket   (cmd_xbar_demux_001_src1_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux rsp_xbar_demux (\n\t\t.clk                (pll_outclk0_clk),                    \n\t\t.reset              (rst_controller_002_reset_out_reset), \n\t\t.sink_ready         (id_router_src_ready),                \n\t\t.sink_channel       (id_router_src_channel),              \n\t\t.sink_data          (id_router_src_data),                 \n\t\t.sink_startofpacket (id_router_src_startofpacket),        \n\t\t.sink_endofpacket   (id_router_src_endofpacket),          \n\t\t.sink_valid         (id_router_src_valid),                \n\t\t.src0_ready         (rsp_xbar_demux_src0_ready),          \n\t\t.src0_valid         (rsp_xbar_demux_src0_valid),          \n\t\t.src0_data          (rsp_xbar_demux_src0_data),           \n\t\t.src0_channel       (rsp_xbar_demux_src0_channel),        \n\t\t.src0_startofpacket (rsp_xbar_demux_src0_startofpacket),  \n\t\t.src0_endofpacket   (rsp_xbar_demux_src0_endofpacket),    \n\t\t.src1_ready         (rsp_xbar_demux_src1_ready),          \n\t\t.src1_valid         (rsp_xbar_demux_src1_valid),          \n\t\t.src1_data          (rsp_xbar_demux_src1_data),           \n\t\t.src1_channel       (rsp_xbar_demux_src1_channel),        \n\t\t.src1_startofpacket (rsp_xbar_demux_src1_startofpacket),  \n\t\t.src1_endofpacket   (rsp_xbar_demux_src1_endofpacket)     \n\t);\n\n\taudio_nios_rsp_xbar_demux rsp_xbar_demux_001 (\n\t\t.clk                (pll_outclk0_clk),                       \n\t\t.reset              (rst_controller_001_reset_out_reset),    \n\t\t.sink_ready         (id_router_001_src_ready),               \n\t\t.sink_channel       (id_router_001_src_channel),             \n\t\t.sink_data          (id_router_001_src_data),                \n\t\t.sink_startofpacket (id_router_001_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_001_src_endofpacket),         \n\t\t.sink_valid         (id_router_001_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_001_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_001_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_001_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_001_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_001_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_001_src0_endofpacket),   \n\t\t.src1_ready         (rsp_xbar_demux_001_src1_ready),         \n\t\t.src1_valid         (rsp_xbar_demux_001_src1_valid),         \n\t\t.src1_data          (rsp_xbar_demux_001_src1_data),          \n\t\t.src1_channel       (rsp_xbar_demux_001_src1_channel),       \n\t\t.src1_startofpacket (rsp_xbar_demux_001_src1_startofpacket), \n\t\t.src1_endofpacket   (rsp_xbar_demux_001_src1_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_002 rsp_xbar_demux_002 (\n\t\t.clk                (pll_outclk0_clk),                       \n\t\t.reset              (rst_controller_001_reset_out_reset),    \n\t\t.sink_ready         (id_router_002_src_ready),               \n\t\t.sink_channel       (id_router_002_src_channel),             \n\t\t.sink_data          (id_router_002_src_data),                \n\t\t.sink_startofpacket (id_router_002_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_002_src_endofpacket),         \n\t\t.sink_valid         (id_router_002_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_002_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_002_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_002_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_002_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_002_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_002_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_002 rsp_xbar_demux_003 (\n\t\t.clk                (pll_outclk0_clk),                       \n\t\t.reset              (rst_controller_001_reset_out_reset),    \n\t\t.sink_ready         (id_router_003_src_ready),               \n\t\t.sink_channel       (id_router_003_src_channel),             \n\t\t.sink_data          (id_router_003_src_data),                \n\t\t.sink_startofpacket (id_router_003_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_003_src_endofpacket),         \n\t\t.sink_valid         (id_router_003_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_003_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_003_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_003_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_003_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_003_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_003_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_002 rsp_xbar_demux_004 (\n\t\t.clk                (pll_outclk0_clk),                       \n\t\t.reset              (rst_controller_001_reset_out_reset),    \n\t\t.sink_ready         (width_adapter_001_src_ready),           \n\t\t.sink_channel       (width_adapter_001_src_channel),         \n\t\t.sink_data          (width_adapter_001_src_data),            \n\t\t.sink_startofpacket (width_adapter_001_src_startofpacket),   \n\t\t.sink_endofpacket   (width_adapter_001_src_endofpacket),     \n\t\t.sink_valid         (width_adapter_001_src_valid),           \n\t\t.src0_ready         (rsp_xbar_demux_004_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_004_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_004_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_004_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_004_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_004_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_002 rsp_xbar_demux_005 (\n\t\t.clk                (altpll_audio_outclk0_clk),              \n\t\t.reset              (rst_controller_003_reset_out_reset),    \n\t\t.sink_ready         (id_router_005_src_ready),               \n\t\t.sink_channel       (id_router_005_src_channel),             \n\t\t.sink_data          (id_router_005_src_data),                \n\t\t.sink_startofpacket (id_router_005_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_005_src_endofpacket),         \n\t\t.sink_valid         (id_router_005_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_005_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_005_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_005_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_005_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_005_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_005_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_002 rsp_xbar_demux_006 (\n\t\t.clk                (pll_outclk0_clk),                       \n\t\t.reset              (rst_controller_001_reset_out_reset),    \n\t\t.sink_ready         (id_router_006_src_ready),               \n\t\t.sink_channel       (id_router_006_src_channel),             \n\t\t.sink_data          (id_router_006_src_data),                \n\t\t.sink_startofpacket (id_router_006_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_006_src_endofpacket),         \n\t\t.sink_valid         (id_router_006_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_006_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_006_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_006_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_006_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_006_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_006_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_002 rsp_xbar_demux_007 (\n\t\t.clk                (pll_outclk0_clk),                       \n\t\t.reset              (rst_controller_001_reset_out_reset),    \n\t\t.sink_ready         (id_router_007_src_ready),               \n\t\t.sink_channel       (id_router_007_src_channel),             \n\t\t.sink_data          (id_router_007_src_data),                \n\t\t.sink_startofpacket (id_router_007_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_007_src_endofpacket),         \n\t\t.sink_valid         (id_router_007_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_007_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_007_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_007_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_007_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_007_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_007_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_mux rsp_xbar_mux (\n\t\t.clk                 (pll_outclk0_clk),                       \n\t\t.reset               (rst_controller_002_reset_out_reset),    \n\t\t.src_ready           (rsp_xbar_mux_src_ready),                \n\t\t.src_valid           (rsp_xbar_mux_src_valid),                \n\t\t.src_data            (rsp_xbar_mux_src_data),                 \n\t\t.src_channel         (rsp_xbar_mux_src_channel),              \n\t\t.src_startofpacket   (rsp_xbar_mux_src_startofpacket),        \n\t\t.src_endofpacket     (rsp_xbar_mux_src_endofpacket),          \n\t\t.sink0_ready         (rsp_xbar_demux_src0_ready),             \n\t\t.sink0_valid         (rsp_xbar_demux_src0_valid),             \n\t\t.sink0_channel       (rsp_xbar_demux_src0_channel),           \n\t\t.sink0_data          (rsp_xbar_demux_src0_data),              \n\t\t.sink0_startofpacket (rsp_xbar_demux_src0_startofpacket),     \n\t\t.sink0_endofpacket   (rsp_xbar_demux_src0_endofpacket),       \n\t\t.sink1_ready         (rsp_xbar_demux_001_src0_ready),         \n\t\t.sink1_valid         (rsp_xbar_demux_001_src0_valid),         \n\t\t.sink1_channel       (rsp_xbar_demux_001_src0_channel),       \n\t\t.sink1_data          (rsp_xbar_demux_001_src0_data),          \n\t\t.sink1_startofpacket (rsp_xbar_demux_001_src0_startofpacket), \n\t\t.sink1_endofpacket   (rsp_xbar_demux_001_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_mux_001 rsp_xbar_mux_001 (\n\t\t.clk                 (pll_outclk0_clk),                       \n\t\t.reset               (rst_controller_002_reset_out_reset),    \n\t\t.src_ready           (rsp_xbar_mux_001_src_ready),            \n\t\t.src_valid           (rsp_xbar_mux_001_src_valid),            \n\t\t.src_data            (rsp_xbar_mux_001_src_data),             \n\t\t.src_channel         (rsp_xbar_mux_001_src_channel),          \n\t\t.src_startofpacket   (rsp_xbar_mux_001_src_startofpacket),    \n\t\t.src_endofpacket     (rsp_xbar_mux_001_src_endofpacket),      \n\t\t.sink0_ready         (rsp_xbar_demux_src1_ready),             \n\t\t.sink0_valid         (rsp_xbar_demux_src1_valid),             \n\t\t.sink0_channel       (rsp_xbar_demux_src1_channel),           \n\t\t.sink0_data          (rsp_xbar_demux_src1_data),              \n\t\t.sink0_startofpacket (rsp_xbar_demux_src1_startofpacket),     \n\t\t.sink0_endofpacket   (rsp_xbar_demux_src1_endofpacket),       \n\t\t.sink1_ready         (rsp_xbar_demux_001_src1_ready),         \n\t\t.sink1_valid         (rsp_xbar_demux_001_src1_valid),         \n\t\t.sink1_channel       (rsp_xbar_demux_001_src1_channel),       \n\t\t.sink1_data          (rsp_xbar_demux_001_src1_data),          \n\t\t.sink1_startofpacket (rsp_xbar_demux_001_src1_startofpacket), \n\t\t.sink1_endofpacket   (rsp_xbar_demux_001_src1_endofpacket),   \n\t\t.sink2_ready         (rsp_xbar_demux_002_src0_ready),         \n\t\t.sink2_valid         (rsp_xbar_demux_002_src0_valid),         \n\t\t.sink2_channel       (rsp_xbar_demux_002_src0_channel),       \n\t\t.sink2_data          (rsp_xbar_demux_002_src0_data),          \n\t\t.sink2_startofpacket (rsp_xbar_demux_002_src0_startofpacket), \n\t\t.sink2_endofpacket   (rsp_xbar_demux_002_src0_endofpacket),   \n\t\t.sink3_ready         (rsp_xbar_demux_003_src0_ready),         \n\t\t.sink3_valid         (rsp_xbar_demux_003_src0_valid),         \n\t\t.sink3_channel       (rsp_xbar_demux_003_src0_channel),       \n\t\t.sink3_data          (rsp_xbar_demux_003_src0_data),          \n\t\t.sink3_startofpacket (rsp_xbar_demux_003_src0_startofpacket), \n\t\t.sink3_endofpacket   (rsp_xbar_demux_003_src0_endofpacket),   \n\t\t.sink4_ready         (rsp_xbar_demux_004_src0_ready),         \n\t\t.sink4_valid         (rsp_xbar_demux_004_src0_valid),         \n\t\t.sink4_channel       (rsp_xbar_demux_004_src0_channel),       \n\t\t.sink4_data          (rsp_xbar_demux_004_src0_data),          \n\t\t.sink4_startofpacket (rsp_xbar_demux_004_src0_startofpacket), \n\t\t.sink4_endofpacket   (rsp_xbar_demux_004_src0_endofpacket),   \n\t\t.sink5_ready         (crosser_001_out_ready),                 \n\t\t.sink5_valid         (crosser_001_out_valid),                 \n\t\t.sink5_channel       (crosser_001_out_channel),               \n\t\t.sink5_data          (crosser_001_out_data),                  \n\t\t.sink5_startofpacket (crosser_001_out_startofpacket),         \n\t\t.sink5_endofpacket   (crosser_001_out_endofpacket),           \n\t\t.sink6_ready         (rsp_xbar_demux_006_src0_ready),         \n\t\t.sink6_valid         (rsp_xbar_demux_006_src0_valid),         \n\t\t.sink6_channel       (rsp_xbar_demux_006_src0_channel),       \n\t\t.sink6_data          (rsp_xbar_demux_006_src0_data),          \n\t\t.sink6_startofpacket (rsp_xbar_demux_006_src0_startofpacket), \n\t\t.sink6_endofpacket   (rsp_xbar_demux_006_src0_endofpacket),   \n\t\t.sink7_ready         (rsp_xbar_demux_007_src0_ready),         \n\t\t.sink7_valid         (rsp_xbar_demux_007_src0_valid),         \n\t\t.sink7_channel       (rsp_xbar_demux_007_src0_channel),       \n\t\t.sink7_data          (rsp_xbar_demux_007_src0_data),          \n\t\t.sink7_startofpacket (rsp_xbar_demux_007_src0_startofpacket), \n\t\t.sink7_endofpacket   (rsp_xbar_demux_007_src0_endofpacket)    \n\t);\n\n\taudio_nios_cmd_xbar_demux_002 cmd_xbar_demux_002 (\n\t\t.clk                (pll_outclk2_clk),                       \n\t\t.reset              (rst_controller_reset_out_reset),        \n\t\t.sink_ready         (limiter_002_cmd_src_ready),             \n\t\t.sink_channel       (limiter_002_cmd_src_channel),           \n\t\t.sink_data          (limiter_002_cmd_src_data),              \n\t\t.sink_startofpacket (limiter_002_cmd_src_startofpacket),     \n\t\t.sink_endofpacket   (limiter_002_cmd_src_endofpacket),       \n\t\t.sink_valid         (limiter_002_cmd_valid_data),            \n\t\t.src0_ready         (cmd_xbar_demux_002_src0_ready),         \n\t\t.src0_valid         (cmd_xbar_demux_002_src0_valid),         \n\t\t.src0_data          (cmd_xbar_demux_002_src0_data),          \n\t\t.src0_channel       (cmd_xbar_demux_002_src0_channel),       \n\t\t.src0_startofpacket (cmd_xbar_demux_002_src0_startofpacket), \n\t\t.src0_endofpacket   (cmd_xbar_demux_002_src0_endofpacket),   \n\t\t.src1_ready         (cmd_xbar_demux_002_src1_ready),         \n\t\t.src1_valid         (cmd_xbar_demux_002_src1_valid),         \n\t\t.src1_data          (cmd_xbar_demux_002_src1_data),          \n\t\t.src1_channel       (cmd_xbar_demux_002_src1_channel),       \n\t\t.src1_startofpacket (cmd_xbar_demux_002_src1_startofpacket), \n\t\t.src1_endofpacket   (cmd_xbar_demux_002_src1_endofpacket),   \n\t\t.src2_ready         (cmd_xbar_demux_002_src2_ready),         \n\t\t.src2_valid         (cmd_xbar_demux_002_src2_valid),         \n\t\t.src2_data          (cmd_xbar_demux_002_src2_data),          \n\t\t.src2_channel       (cmd_xbar_demux_002_src2_channel),       \n\t\t.src2_startofpacket (cmd_xbar_demux_002_src2_startofpacket), \n\t\t.src2_endofpacket   (cmd_xbar_demux_002_src2_endofpacket),   \n\t\t.src3_ready         (cmd_xbar_demux_002_src3_ready),         \n\t\t.src3_valid         (cmd_xbar_demux_002_src3_valid),         \n\t\t.src3_data          (cmd_xbar_demux_002_src3_data),          \n\t\t.src3_channel       (cmd_xbar_demux_002_src3_channel),       \n\t\t.src3_startofpacket (cmd_xbar_demux_002_src3_startofpacket), \n\t\t.src3_endofpacket   (cmd_xbar_demux_002_src3_endofpacket),   \n\t\t.src4_ready         (cmd_xbar_demux_002_src4_ready),         \n\t\t.src4_valid         (cmd_xbar_demux_002_src4_valid),         \n\t\t.src4_data          (cmd_xbar_demux_002_src4_data),          \n\t\t.src4_channel       (cmd_xbar_demux_002_src4_channel),       \n\t\t.src4_startofpacket (cmd_xbar_demux_002_src4_startofpacket), \n\t\t.src4_endofpacket   (cmd_xbar_demux_002_src4_endofpacket),   \n\t\t.src5_ready         (cmd_xbar_demux_002_src5_ready),         \n\t\t.src5_valid         (cmd_xbar_demux_002_src5_valid),         \n\t\t.src5_data          (cmd_xbar_demux_002_src5_data),          \n\t\t.src5_channel       (cmd_xbar_demux_002_src5_channel),       \n\t\t.src5_startofpacket (cmd_xbar_demux_002_src5_startofpacket), \n\t\t.src5_endofpacket   (cmd_xbar_demux_002_src5_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_008 rsp_xbar_demux_008 (\n\t\t.clk                (pll_outclk2_clk),                       \n\t\t.reset              (rst_controller_reset_out_reset),        \n\t\t.sink_ready         (id_router_008_src_ready),               \n\t\t.sink_channel       (id_router_008_src_channel),             \n\t\t.sink_data          (id_router_008_src_data),                \n\t\t.sink_startofpacket (id_router_008_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_008_src_endofpacket),         \n\t\t.sink_valid         (id_router_008_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_008_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_008_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_008_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_008_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_008_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_008_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_008 rsp_xbar_demux_009 (\n\t\t.clk                (pll_outclk2_clk),                       \n\t\t.reset              (rst_controller_reset_out_reset),        \n\t\t.sink_ready         (id_router_009_src_ready),               \n\t\t.sink_channel       (id_router_009_src_channel),             \n\t\t.sink_data          (id_router_009_src_data),                \n\t\t.sink_startofpacket (id_router_009_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_009_src_endofpacket),         \n\t\t.sink_valid         (id_router_009_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_009_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_009_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_009_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_009_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_009_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_009_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_008 rsp_xbar_demux_010 (\n\t\t.clk                (pll_outclk2_clk),                       \n\t\t.reset              (rst_controller_reset_out_reset),        \n\t\t.sink_ready         (id_router_010_src_ready),               \n\t\t.sink_channel       (id_router_010_src_channel),             \n\t\t.sink_data          (id_router_010_src_data),                \n\t\t.sink_startofpacket (id_router_010_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_010_src_endofpacket),         \n\t\t.sink_valid         (id_router_010_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_010_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_010_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_010_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_010_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_010_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_010_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_008 rsp_xbar_demux_011 (\n\t\t.clk                (pll_outclk2_clk),                       \n\t\t.reset              (rst_controller_reset_out_reset),        \n\t\t.sink_ready         (id_router_011_src_ready),               \n\t\t.sink_channel       (id_router_011_src_channel),             \n\t\t.sink_data          (id_router_011_src_data),                \n\t\t.sink_startofpacket (id_router_011_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_011_src_endofpacket),         \n\t\t.sink_valid         (id_router_011_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_011_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_011_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_011_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_011_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_011_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_011_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_008 rsp_xbar_demux_012 (\n\t\t.clk                (pll_outclk2_clk),                       \n\t\t.reset              (rst_controller_reset_out_reset),        \n\t\t.sink_ready         (id_router_012_src_ready),               \n\t\t.sink_channel       (id_router_012_src_channel),             \n\t\t.sink_data          (id_router_012_src_data),                \n\t\t.sink_startofpacket (id_router_012_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_012_src_endofpacket),         \n\t\t.sink_valid         (id_router_012_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_012_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_012_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_012_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_012_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_012_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_012_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_demux_008 rsp_xbar_demux_013 (\n\t\t.clk                (pll_outclk2_clk),                       \n\t\t.reset              (rst_controller_reset_out_reset),        \n\t\t.sink_ready         (id_router_013_src_ready),               \n\t\t.sink_channel       (id_router_013_src_channel),             \n\t\t.sink_data          (id_router_013_src_data),                \n\t\t.sink_startofpacket (id_router_013_src_startofpacket),       \n\t\t.sink_endofpacket   (id_router_013_src_endofpacket),         \n\t\t.sink_valid         (id_router_013_src_valid),               \n\t\t.src0_ready         (rsp_xbar_demux_013_src0_ready),         \n\t\t.src0_valid         (rsp_xbar_demux_013_src0_valid),         \n\t\t.src0_data          (rsp_xbar_demux_013_src0_data),          \n\t\t.src0_channel       (rsp_xbar_demux_013_src0_channel),       \n\t\t.src0_startofpacket (rsp_xbar_demux_013_src0_startofpacket), \n\t\t.src0_endofpacket   (rsp_xbar_demux_013_src0_endofpacket)    \n\t);\n\n\taudio_nios_rsp_xbar_mux_002 rsp_xbar_mux_002 (\n\t\t.clk                 (pll_outclk2_clk),                       \n\t\t.reset               (rst_controller_reset_out_reset),        \n\t\t.src_ready           (rsp_xbar_mux_002_src_ready),            \n\t\t.src_valid           (rsp_xbar_mux_002_src_valid),            \n\t\t.src_data            (rsp_xbar_mux_002_src_data),             \n\t\t.src_channel         (rsp_xbar_mux_002_src_channel),          \n\t\t.src_startofpacket   (rsp_xbar_mux_002_src_startofpacket),    \n\t\t.src_endofpacket     (rsp_xbar_mux_002_src_endofpacket),      \n\t\t.sink0_ready         (rsp_xbar_demux_008_src0_ready),         \n\t\t.sink0_valid         (rsp_xbar_demux_008_src0_valid),         \n\t\t.sink0_channel       (rsp_xbar_demux_008_src0_channel),       \n\t\t.sink0_data          (rsp_xbar_demux_008_src0_data),          \n\t\t.sink0_startofpacket (rsp_xbar_demux_008_src0_startofpacket), \n\t\t.sink0_endofpacket   (rsp_xbar_demux_008_src0_endofpacket),   \n\t\t.sink1_ready         (rsp_xbar_demux_009_src0_ready),         \n\t\t.sink1_valid         (rsp_xbar_demux_009_src0_valid),         \n\t\t.sink1_channel       (rsp_xbar_demux_009_src0_channel),       \n\t\t.sink1_data          (rsp_xbar_demux_009_src0_data),          \n\t\t.sink1_startofpacket (rsp_xbar_demux_009_src0_startofpacket), \n\t\t.sink1_endofpacket   (rsp_xbar_demux_009_src0_endofpacket),   \n\t\t.sink2_ready         (rsp_xbar_demux_010_src0_ready),         \n\t\t.sink2_valid         (rsp_xbar_demux_010_src0_valid),         \n\t\t.sink2_channel       (rsp_xbar_demux_010_src0_channel),       \n\t\t.sink2_data          (rsp_xbar_demux_010_src0_data),          \n\t\t.sink2_startofpacket (rsp_xbar_demux_010_src0_startofpacket), \n\t\t.sink2_endofpacket   (rsp_xbar_demux_010_src0_endofpacket),   \n\t\t.sink3_ready         (rsp_xbar_demux_011_src0_ready),         \n\t\t.sink3_valid         (rsp_xbar_demux_011_src0_valid),         \n\t\t.sink3_channel       (rsp_xbar_demux_011_src0_channel),       \n\t\t.sink3_data          (rsp_xbar_demux_011_src0_data),          \n\t\t.sink3_startofpacket (rsp_xbar_demux_011_src0_startofpacket), \n\t\t.sink3_endofpacket   (rsp_xbar_demux_011_src0_endofpacket),   \n\t\t.sink4_ready         (rsp_xbar_demux_012_src0_ready),         \n\t\t.sink4_valid         (rsp_xbar_demux_012_src0_valid),         \n\t\t.sink4_channel       (rsp_xbar_demux_012_src0_channel),       \n\t\t.sink4_data          (rsp_xbar_demux_012_src0_data),          \n\t\t.sink4_startofpacket (rsp_xbar_demux_012_src0_startofpacket), \n\t\t.sink4_endofpacket   (rsp_xbar_demux_012_src0_endofpacket),   \n\t\t.sink5_ready         (rsp_xbar_demux_013_src0_ready),         \n\t\t.sink5_valid         (rsp_xbar_demux_013_src0_valid),         \n\t\t.sink5_channel       (rsp_xbar_demux_013_src0_channel),       \n\t\t.sink5_data          (rsp_xbar_demux_013_src0_data),          \n\t\t.sink5_startofpacket (rsp_xbar_demux_013_src0_startofpacket), \n\t\t.sink5_endofpacket   (rsp_xbar_demux_013_src0_endofpacket)    \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (62),\n\t\t.IN_PKT_ADDR_L                 (36),\n\t\t.IN_PKT_DATA_H                 (31),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (35),\n\t\t.IN_PKT_BYTEEN_L               (32),\n\t\t.IN_PKT_BYTE_CNT_H             (71),\n\t\t.IN_PKT_BYTE_CNT_L             (69),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (63),\n\t\t.IN_PKT_BURSTWRAP_H            (74),\n\t\t.IN_PKT_BURSTWRAP_L            (72),\n\t\t.IN_PKT_BURST_SIZE_H           (77),\n\t\t.IN_PKT_BURST_SIZE_L           (75),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (99),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (98),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (68),\n\t\t.IN_PKT_BURST_TYPE_H           (79),\n\t\t.IN_PKT_BURST_TYPE_L           (78),\n\t\t.IN_ST_DATA_W                  (100),\n\t\t.OUT_PKT_ADDR_H                (44),\n\t\t.OUT_PKT_ADDR_L                (18),\n\t\t.OUT_PKT_DATA_H                (15),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (17),\n\t\t.OUT_PKT_BYTEEN_L              (16),\n\t\t.OUT_PKT_BYTE_CNT_H            (53),\n\t\t.OUT_PKT_BYTE_CNT_L            (51),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (45),\n\t\t.OUT_PKT_BURST_SIZE_H          (59),\n\t\t.OUT_PKT_BURST_SIZE_L          (57),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (81),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (80),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (50),\n\t\t.OUT_PKT_BURST_TYPE_H          (61),\n\t\t.OUT_PKT_BURST_TYPE_L          (60),\n\t\t.OUT_ST_DATA_W                 (82),\n\t\t.ST_CHANNEL_W                  (8),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0)\n\t) width_adapter (\n\t\t.clk                  (pll_outclk0_clk),                       \n\t\t.reset                (rst_controller_001_reset_out_reset),    \n\t\t.in_valid             (cmd_xbar_demux_001_src4_valid),         \n\t\t.in_channel           (cmd_xbar_demux_001_src4_channel),       \n\t\t.in_startofpacket     (cmd_xbar_demux_001_src4_startofpacket), \n\t\t.in_endofpacket       (cmd_xbar_demux_001_src4_endofpacket),   \n\t\t.in_ready             (cmd_xbar_demux_001_src4_ready),         \n\t\t.in_data              (cmd_xbar_demux_001_src4_data),          \n\t\t.out_endofpacket      (width_adapter_src_endofpacket),         \n\t\t.out_data             (width_adapter_src_data),                \n\t\t.out_channel          (width_adapter_src_channel),             \n\t\t.out_valid            (width_adapter_src_valid),               \n\t\t.out_ready            (width_adapter_src_ready),               \n\t\t.out_startofpacket    (width_adapter_src_startofpacket),       \n\t\t.in_command_size_data (3'b000)                                 \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (44),\n\t\t.IN_PKT_ADDR_L                 (18),\n\t\t.IN_PKT_DATA_H                 (15),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (17),\n\t\t.IN_PKT_BYTEEN_L               (16),\n\t\t.IN_PKT_BYTE_CNT_H             (53),\n\t\t.IN_PKT_BYTE_CNT_L             (51),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (45),\n\t\t.IN_PKT_BURSTWRAP_H            (56),\n\t\t.IN_PKT_BURSTWRAP_L            (54),\n\t\t.IN_PKT_BURST_SIZE_H           (59),\n\t\t.IN_PKT_BURST_SIZE_L           (57),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (81),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (80),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (50),\n\t\t.IN_PKT_BURST_TYPE_H           (61),\n\t\t.IN_PKT_BURST_TYPE_L           (60),\n\t\t.IN_ST_DATA_W                  (82),\n\t\t.OUT_PKT_ADDR_H                (62),\n\t\t.OUT_PKT_ADDR_L                (36),\n\t\t.OUT_PKT_DATA_H                (31),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (35),\n\t\t.OUT_PKT_BYTEEN_L              (32),\n\t\t.OUT_PKT_BYTE_CNT_H            (71),\n\t\t.OUT_PKT_BYTE_CNT_L            (69),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (63),\n\t\t.OUT_PKT_BURST_SIZE_H          (77),\n\t\t.OUT_PKT_BURST_SIZE_L          (75),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (99),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (98),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (68),\n\t\t.OUT_PKT_BURST_TYPE_H          (79),\n\t\t.OUT_PKT_BURST_TYPE_L          (78),\n\t\t.OUT_ST_DATA_W                 (100),\n\t\t.ST_CHANNEL_W                  (8),\n\t\t.OPTIMIZE_FOR_RSP              (1),\n\t\t.RESPONSE_PATH                 (1)\n\t) width_adapter_001 (\n\t\t.clk                  (pll_outclk0_clk),                     \n\t\t.reset                (rst_controller_001_reset_out_reset),  \n\t\t.in_valid             (id_router_004_src_valid),             \n\t\t.in_channel           (id_router_004_src_channel),           \n\t\t.in_startofpacket     (id_router_004_src_startofpacket),     \n\t\t.in_endofpacket       (id_router_004_src_endofpacket),       \n\t\t.in_ready             (id_router_004_src_ready),             \n\t\t.in_data              (id_router_004_src_data),              \n\t\t.out_endofpacket      (width_adapter_001_src_endofpacket),   \n\t\t.out_data             (width_adapter_001_src_data),          \n\t\t.out_channel          (width_adapter_001_src_channel),       \n\t\t.out_valid            (width_adapter_001_src_valid),         \n\t\t.out_ready            (width_adapter_001_src_ready),         \n\t\t.out_startofpacket    (width_adapter_001_src_startofpacket), \n\t\t.in_command_size_data (3'b000)                               \n\t);\n\n\taltera_avalon_st_handshake_clock_crosser #(\n\t\t.DATA_WIDTH          (100),\n\t\t.BITS_PER_SYMBOL     (100),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_CHANNEL         (1),\n\t\t.CHANNEL_WIDTH       (8),\n\t\t.USE_ERROR           (0),\n\t\t.ERROR_WIDTH         (1),\n\t\t.VALID_SYNC_DEPTH    (2),\n\t\t.READY_SYNC_DEPTH    (2),\n\t\t.USE_OUTPUT_PIPELINE (0)\n\t) crosser (\n\t\t.in_clk            (pll_outclk0_clk),                       \n\t\t.in_reset          (rst_controller_002_reset_out_reset),    \n\t\t.out_clk           (altpll_audio_outclk0_clk),              \n\t\t.out_reset         (rst_controller_003_reset_out_reset),    \n\t\t.in_ready          (cmd_xbar_demux_001_src5_ready),         \n\t\t.in_valid          (cmd_xbar_demux_001_src5_valid),         \n\t\t.in_startofpacket  (cmd_xbar_demux_001_src5_startofpacket), \n\t\t.in_endofpacket    (cmd_xbar_demux_001_src5_endofpacket),   \n\t\t.in_channel        (cmd_xbar_demux_001_src5_channel),       \n\t\t.in_data           (cmd_xbar_demux_001_src5_data),          \n\t\t.out_ready         (crosser_out_ready),                     \n\t\t.out_valid         (crosser_out_valid),                     \n\t\t.out_startofpacket (crosser_out_startofpacket),             \n\t\t.out_endofpacket   (crosser_out_endofpacket),               \n\t\t.out_channel       (crosser_out_channel),                   \n\t\t.out_data          (crosser_out_data),                      \n\t\t.in_empty          (1'b0),                                  \n\t\t.in_error          (1'b0),                                  \n\t\t.out_empty         (),                                      \n\t\t.out_error         ()                                       \n\t);\n\n\taltera_avalon_st_handshake_clock_crosser #(\n\t\t.DATA_WIDTH          (100),\n\t\t.BITS_PER_SYMBOL     (100),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_CHANNEL         (1),\n\t\t.CHANNEL_WIDTH       (8),\n\t\t.USE_ERROR           (0),\n\t\t.ERROR_WIDTH         (1),\n\t\t.VALID_SYNC_DEPTH    (2),\n\t\t.READY_SYNC_DEPTH    (2),\n\t\t.USE_OUTPUT_PIPELINE (0)\n\t) crosser_001 (\n\t\t.in_clk            (altpll_audio_outclk0_clk),              \n\t\t.in_reset          (rst_controller_003_reset_out_reset),    \n\t\t.out_clk           (pll_outclk0_clk),                       \n\t\t.out_reset         (rst_controller_002_reset_out_reset),    \n\t\t.in_ready          (rsp_xbar_demux_005_src0_ready),         \n\t\t.in_valid          (rsp_xbar_demux_005_src0_valid),         \n\t\t.in_startofpacket  (rsp_xbar_demux_005_src0_startofpacket), \n\t\t.in_endofpacket    (rsp_xbar_demux_005_src0_endofpacket),   \n\t\t.in_channel        (rsp_xbar_demux_005_src0_channel),       \n\t\t.in_data           (rsp_xbar_demux_005_src0_data),          \n\t\t.out_ready         (crosser_001_out_ready),                 \n\t\t.out_valid         (crosser_001_out_valid),                 \n\t\t.out_startofpacket (crosser_001_out_startofpacket),         \n\t\t.out_endofpacket   (crosser_001_out_endofpacket),           \n\t\t.out_channel       (crosser_001_out_channel),               \n\t\t.out_data          (crosser_001_out_data),                  \n\t\t.in_empty          (1'b0),                                  \n\t\t.in_error          (1'b0),                                  \n\t\t.out_empty         (),                                      \n\t\t.out_error         ()                                       \n\t);\n\n\taudio_nios_irq_mapper irq_mapper (\n\t\t.clk           (pll_outclk0_clk),                    \n\t\t.reset         (rst_controller_002_reset_out_reset), \n\t\t.receiver0_irq (irq_mapper_receiver0_irq),           \n\t\t.receiver1_irq (irq_mapper_receiver1_irq),           \n\t\t.receiver2_irq (irq_mapper_receiver2_irq),           \n\t\t.receiver3_irq (irq_mapper_receiver3_irq),           \n\t\t.sender_irq    (cpu_d_irq_irq)                       \n\t);\n\n\taltera_irq_clock_crosser #(\n\t\t.IRQ_WIDTH (1)\n\t) irq_synchronizer (\n\t\t.receiver_clk   (pll_outclk2_clk),                    \n\t\t.sender_clk     (pll_outclk0_clk),                    \n\t\t.receiver_reset (rst_controller_reset_out_reset),     \n\t\t.sender_reset   (rst_controller_002_reset_out_reset), \n\t\t.receiver_irq   (irq_synchronizer_receiver_irq),      \n\t\t.sender_irq     (irq_mapper_receiver1_irq)            \n\t);\n\n\taltera_irq_clock_crosser #(\n\t\t.IRQ_WIDTH (1)\n\t) irq_synchronizer_001 (\n\t\t.receiver_clk   (pll_outclk2_clk),                    \n\t\t.sender_clk     (pll_outclk0_clk),                    \n\t\t.receiver_reset (rst_controller_reset_out_reset),     \n\t\t.sender_reset   (rst_controller_002_reset_out_reset), \n\t\t.receiver_irq   (irq_synchronizer_001_receiver_irq),  \n\t\t.sender_irq     (irq_mapper_receiver2_irq)            \n\t);\n\nendmodule\n</code>"
                },
                {
                    "type": "text",
                    "text": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
                },
                {
                    "type": "text",
                    "text": "Module name: audio_nios. Module specification: This module is a complex system-on-chip design for audio processing, likely implemented on an FPGA. It integrates various components including a CPU, memory interfaces (SDRAM, on-chip memory), audio interface, I2C communication, timers, JTAG debugging, and various peripherals like LEDs, switches, and 7-segment displays. The module has input ports for clocks, reset, keys, switches, and audio inputs, and output ports for LEDs, 7-segment displays, SDRAM control, audio outputs, and PLL status signals. It also includes bidirectional ports for SDRAM data and I2C communication. Internally, the module uses numerous signals for interconnecting different components, including CPU instruction and data master interfaces, memory interfaces, and peripheral control signals. The code is structured into several sections, including clock generation (PLLs), CPU"
                }
            ]
        }
    ]
}