Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec  6 15:36:51 2022
| Host         : LAPTOP-LMFK3M5V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (87)
8. checking generated_clocks (0)
9. checking loops (33)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Curr_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/FSM_sequential_rFSM_Curr_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (87)
-------------------------------
 There are 87 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (33)
----------------------
 There are 33 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.050        0.000                      0                  210        0.049        0.000                      0                  210        2.000        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         33.050        0.000                      0                  210        0.209        0.000                      0                  210       19.500        0.000                       0                    89  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       33.063        0.000                      0                  210        0.209        0.000                      0                  210       19.500        0.000                       0                    89  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         33.050        0.000                      0                  210        0.049        0.000                      0                  210  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       33.050        0.000                      0                  210        0.049        0.000                      0                  210  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.050ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 3.386ns (56.234%)  route 2.635ns (43.766%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.807 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           1.316     5.123    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                 33.050    

Slack (MET) :             33.387ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 3.386ns (59.578%)  route 2.297ns (40.422%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.807 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           0.978     4.785    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.647    38.478    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.604    39.082    
                         clock uncertainty           -0.160    38.922    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.173    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         38.173    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 33.387    

Slack (MET) :             33.414ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 3.394ns (59.978%)  route 2.265ns (40.022%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.815 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[1]
                         net (fo=2, routed)           0.946     4.761    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    38.175    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 33.414    

Slack (MET) :             33.416ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 3.269ns (57.805%)  route 2.386ns (42.195%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.690 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           1.067     4.757    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                 33.416    

Slack (MET) :             33.496ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 3.193ns (57.203%)  route 2.389ns (42.797%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.614 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[2]
                         net (fo=2, routed)           1.070     4.684    design_1_i/AsciiCharsMem_0/inst/iAddr[6]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.743    38.180    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.180    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                 33.496    

Slack (MET) :             33.509ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 3.310ns (59.444%)  route 2.258ns (40.556%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.731 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[2]
                         net (fo=2, routed)           0.939     4.670    design_1_i/AsciiCharsMem_0/inst/iAddr[10]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    38.180    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.180    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                 33.509    

Slack (MET) :             33.510ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 3.173ns (56.925%)  route 2.401ns (43.075%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.594 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[0]
                         net (fo=2, routed)           1.082     4.676    design_1_i/AsciiCharsMem_0/inst/iAddr[4]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.737    38.186    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.186    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 33.510    

Slack (MET) :             33.533ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 3.277ns (59.158%)  route 2.262ns (40.842%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.698 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[1]
                         net (fo=2, routed)           0.944     4.642    design_1_i/AsciiCharsMem_0/inst/iAddr[5]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    38.175    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                 33.533    

Slack (MET) :             33.551ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 3.290ns (59.463%)  route 2.243ns (40.537%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.711 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[0]
                         net (fo=2, routed)           0.924     4.635    design_1_i/AsciiCharsMem_0/inst/iAddr[8]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    38.186    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.186    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                 33.551    

Slack (MET) :             33.554ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 3.186ns (57.741%)  route 2.332ns (42.259%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.019     2.576    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.700 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.700    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.308 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[3]
                         net (fo=2, routed)           1.312     4.620    design_1_i/AsciiCharsMem_0/inst/iAddr[3]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                 33.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/nCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X85Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[3]/Q
                         net (fo=1, routed)           0.161    -0.351    design_1_i/num_capture_4bit_0/inst/nCounter[3]
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.846    -0.894    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[3]/C
                         clock pessimism              0.274    -0.619    
    SLICE_X86Y83         FDRE (Hold_fdre_C_D)         0.059    -0.560    design_1_i/num_capture_4bit_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.352%)  route 0.116ns (47.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X85Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.128    -0.525 r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.409    design_1_i/num_capture_4bit_0/inst/nCounter[4]
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.846    -0.894    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[4]/C
                         clock pessimism              0.274    -0.619    
    SLICE_X86Y83         FDRE (Hold_fdre_C_D)        -0.002    -0.621    design_1_i/num_capture_4bit_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.580    -0.651    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X84Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.510 f  design_1_i/VGA_timings_0/inst/CountV_reg[8]/Q
                         net (fo=9, routed)           0.132    -0.378    design_1_i/VGA_timings_0/inst/oCountV[8]
    SLICE_X85Y87         LUT5 (Prop_lut5_I1_O)        0.045    -0.333 r  design_1_i/VGA_timings_0/inst/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.333    design_1_i/VGA_timings_0/inst/VS_i_1_n_0
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/VS_reg/C
                         clock pessimism              0.253    -0.638    
    SLICE_X85Y87         FDRE (Hold_fdre_C_D)         0.091    -0.547    design_1_i/VGA_timings_0/inst/VS_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.677%)  route 0.163ns (46.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.163    -0.349    design_1_i/num_capture_4bit_0/inst/counter[1]
    SLICE_X84Y83         LUT3 (Prop_lut3_I0_O)        0.048    -0.301 r  design_1_i/num_capture_4bit_0/inst/nCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    design_1_i/num_capture_4bit_0/inst/p_1_in[2]
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/C
                         clock pessimism              0.255    -0.639    
    SLICE_X84Y83         FDRE (Hold_fdre_C_D)         0.107    -0.532    design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.215%)  route 0.184ns (49.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.581    -0.650    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X87Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.184    -0.325    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X86Y89         LUT6 (Prop_lut6_I4_O)        0.045    -0.280 r  design_1_i/VGA_timings_0/inst/CountH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/VGA_timings_0/inst/p_0_in[5]
    SLICE_X86Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.851    -0.889    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                         clock pessimism              0.251    -0.637    
    SLICE_X86Y89         FDRE (Hold_fdre_C_D)         0.121    -0.516    design_1_i/VGA_timings_0/inst/CountH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.080%)  route 0.185ns (49.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.581    -0.650    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X87Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.185    -0.324    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X86Y89         LUT6 (Prop_lut6_I0_O)        0.045    -0.279 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X86Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.851    -0.889    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.251    -0.637    
    SLICE_X86Y89         FDRE (Hold_fdre_C_D)         0.120    -0.517    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.212ns (55.422%)  route 0.171ns (44.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/num_capture_4bit_0/inst/counter_reg[4]/Q
                         net (fo=4, routed)           0.171    -0.319    design_1_i/num_capture_4bit_0/inst/counter[4]
    SLICE_X85Y83         LUT5 (Prop_lut5_I4_O)        0.048    -0.271 r  design_1_i/num_capture_4bit_0/inst/nCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    design_1_i/num_capture_4bit_0/inst/p_1_in[4]
    SLICE_X85Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X85Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/C
                         clock pessimism              0.274    -0.620    
    SLICE_X85Y83         FDRE (Hold_fdre_C_D)         0.107    -0.513    design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.597%)  route 0.182ns (56.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/Q
                         net (fo=1, routed)           0.182    -0.330    design_1_i/num_capture_4bit_0/inst/nCounter[1]
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
                         clock pessimism              0.255    -0.639    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.066    -0.573    design_1_i/num_capture_4bit_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.279%)  route 0.163ns (46.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.163    -0.349    design_1_i/num_capture_4bit_0/inst/counter[1]
    SLICE_X84Y83         LUT2 (Prop_lut2_I1_O)        0.045    -0.304 r  design_1_i/num_capture_4bit_0/inst/nCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/num_capture_4bit_0/inst/p_1_in[1]
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/C
                         clock pessimism              0.255    -0.639    
    SLICE_X84Y83         FDRE (Hold_fdre_C_D)         0.091    -0.548    design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.949%)  route 0.157ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.128    -0.525 r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/Q
                         net (fo=1, routed)           0.157    -0.369    design_1_i/num_capture_4bit_0/inst/nCounter[2]
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[2]/C
                         clock pessimism              0.255    -0.639    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.016    -0.623    design_1_i/num_capture_4bit_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X4Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y18     design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y19     design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X4Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y87     design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y87     design_1_i/Debounce_Switch_1/inst/r_Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y83     design_1_i/Debounce_Switch_1/inst/r_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y83     design_1_i/Debounce_Switch_1/inst/r_Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y83     design_1_i/Debounce_Switch_1/inst/r_Count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y87     design_1_i/VGA_timings_0/inst/CountV_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.063ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 3.386ns (56.234%)  route 2.635ns (43.766%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.807 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           1.316     5.123    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.187    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.187    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                 33.063    

Slack (MET) :             33.400ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 3.386ns (59.578%)  route 2.297ns (40.422%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.807 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           0.978     4.785    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.647    38.478    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.604    39.082    
                         clock uncertainty           -0.147    38.935    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.186    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         38.186    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 33.400    

Slack (MET) :             33.427ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 3.394ns (59.978%)  route 2.265ns (40.022%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.815 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[1]
                         net (fo=2, routed)           0.946     4.761    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    38.188    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.188    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 33.427    

Slack (MET) :             33.429ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 3.269ns (57.805%)  route 2.386ns (42.195%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.690 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           1.067     4.757    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.187    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.187    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                 33.429    

Slack (MET) :             33.509ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 3.193ns (57.203%)  route 2.389ns (42.797%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.614 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[2]
                         net (fo=2, routed)           1.070     4.684    design_1_i/AsciiCharsMem_0/inst/iAddr[6]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.743    38.193    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.193    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                 33.509    

Slack (MET) :             33.522ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 3.310ns (59.444%)  route 2.258ns (40.556%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.731 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[2]
                         net (fo=2, routed)           0.939     4.670    design_1_i/AsciiCharsMem_0/inst/iAddr[10]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    38.193    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.193    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                 33.522    

Slack (MET) :             33.523ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 3.173ns (56.925%)  route 2.401ns (43.075%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.594 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[0]
                         net (fo=2, routed)           1.082     4.676    design_1_i/AsciiCharsMem_0/inst/iAddr[4]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.737    38.199    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.199    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 33.523    

Slack (MET) :             33.546ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 3.277ns (59.158%)  route 2.262ns (40.842%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.698 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[1]
                         net (fo=2, routed)           0.944     4.642    design_1_i/AsciiCharsMem_0/inst/iAddr[5]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    38.188    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.188    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                 33.546    

Slack (MET) :             33.564ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 3.290ns (59.463%)  route 2.243ns (40.537%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.711 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[0]
                         net (fo=2, routed)           0.924     4.635    design_1_i/AsciiCharsMem_0/inst/iAddr[8]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    38.199    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.199    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                 33.564    

Slack (MET) :             33.567ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 3.186ns (57.741%)  route 2.332ns (42.259%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.019     2.576    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.700 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.700    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.308 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[3]
                         net (fo=2, routed)           1.312     4.620    design_1_i/AsciiCharsMem_0/inst/iAddr[3]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.147    38.936    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.749    38.187    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.187    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                 33.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/nCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X85Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[3]/Q
                         net (fo=1, routed)           0.161    -0.351    design_1_i/num_capture_4bit_0/inst/nCounter[3]
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.846    -0.894    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[3]/C
                         clock pessimism              0.274    -0.619    
    SLICE_X86Y83         FDRE (Hold_fdre_C_D)         0.059    -0.560    design_1_i/num_capture_4bit_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.352%)  route 0.116ns (47.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X85Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.128    -0.525 r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.409    design_1_i/num_capture_4bit_0/inst/nCounter[4]
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.846    -0.894    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[4]/C
                         clock pessimism              0.274    -0.619    
    SLICE_X86Y83         FDRE (Hold_fdre_C_D)        -0.002    -0.621    design_1_i/num_capture_4bit_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.580    -0.651    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X84Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.510 f  design_1_i/VGA_timings_0/inst/CountV_reg[8]/Q
                         net (fo=9, routed)           0.132    -0.378    design_1_i/VGA_timings_0/inst/oCountV[8]
    SLICE_X85Y87         LUT5 (Prop_lut5_I1_O)        0.045    -0.333 r  design_1_i/VGA_timings_0/inst/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.333    design_1_i/VGA_timings_0/inst/VS_i_1_n_0
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/VS_reg/C
                         clock pessimism              0.253    -0.638    
    SLICE_X85Y87         FDRE (Hold_fdre_C_D)         0.091    -0.547    design_1_i/VGA_timings_0/inst/VS_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.677%)  route 0.163ns (46.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.163    -0.349    design_1_i/num_capture_4bit_0/inst/counter[1]
    SLICE_X84Y83         LUT3 (Prop_lut3_I0_O)        0.048    -0.301 r  design_1_i/num_capture_4bit_0/inst/nCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    design_1_i/num_capture_4bit_0/inst/p_1_in[2]
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/C
                         clock pessimism              0.255    -0.639    
    SLICE_X84Y83         FDRE (Hold_fdre_C_D)         0.107    -0.532    design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.215%)  route 0.184ns (49.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.581    -0.650    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X87Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.184    -0.325    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X86Y89         LUT6 (Prop_lut6_I4_O)        0.045    -0.280 r  design_1_i/VGA_timings_0/inst/CountH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/VGA_timings_0/inst/p_0_in[5]
    SLICE_X86Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.851    -0.889    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                         clock pessimism              0.251    -0.637    
    SLICE_X86Y89         FDRE (Hold_fdre_C_D)         0.121    -0.516    design_1_i/VGA_timings_0/inst/CountH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.080%)  route 0.185ns (49.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.581    -0.650    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X87Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.185    -0.324    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X86Y89         LUT6 (Prop_lut6_I0_O)        0.045    -0.279 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X86Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.851    -0.889    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.251    -0.637    
    SLICE_X86Y89         FDRE (Hold_fdre_C_D)         0.120    -0.517    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.212ns (55.422%)  route 0.171ns (44.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/num_capture_4bit_0/inst/counter_reg[4]/Q
                         net (fo=4, routed)           0.171    -0.319    design_1_i/num_capture_4bit_0/inst/counter[4]
    SLICE_X85Y83         LUT5 (Prop_lut5_I4_O)        0.048    -0.271 r  design_1_i/num_capture_4bit_0/inst/nCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    design_1_i/num_capture_4bit_0/inst/p_1_in[4]
    SLICE_X85Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X85Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/C
                         clock pessimism              0.274    -0.620    
    SLICE_X85Y83         FDRE (Hold_fdre_C_D)         0.107    -0.513    design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.597%)  route 0.182ns (56.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/Q
                         net (fo=1, routed)           0.182    -0.330    design_1_i/num_capture_4bit_0/inst/nCounter[1]
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
                         clock pessimism              0.255    -0.639    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.066    -0.573    design_1_i/num_capture_4bit_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.279%)  route 0.163ns (46.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.163    -0.349    design_1_i/num_capture_4bit_0/inst/counter[1]
    SLICE_X84Y83         LUT2 (Prop_lut2_I1_O)        0.045    -0.304 r  design_1_i/num_capture_4bit_0/inst/nCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/num_capture_4bit_0/inst/p_1_in[1]
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/C
                         clock pessimism              0.255    -0.639    
    SLICE_X84Y83         FDRE (Hold_fdre_C_D)         0.091    -0.548    design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.949%)  route 0.157ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.128    -0.525 r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/Q
                         net (fo=1, routed)           0.157    -0.369    design_1_i/num_capture_4bit_0/inst/nCounter[2]
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[2]/C
                         clock pessimism              0.255    -0.639    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.016    -0.623    design_1_i/num_capture_4bit_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X4Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y18     design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y19     design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X4Y34     design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y87     design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y87     design_1_i/Debounce_Switch_1/inst/r_Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y83     design_1_i/Debounce_Switch_1/inst/r_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y83     design_1_i/Debounce_Switch_1/inst/r_Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y83     design_1_i/Debounce_Switch_1/inst/r_Count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y87     design_1_i/VGA_timings_0/inst/CountV_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y83     design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y85     design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y86     design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.050ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 3.386ns (56.234%)  route 2.635ns (43.766%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.807 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           1.316     5.123    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                 33.050    

Slack (MET) :             33.387ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 3.386ns (59.578%)  route 2.297ns (40.422%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.807 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           0.978     4.785    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.647    38.478    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.604    39.082    
                         clock uncertainty           -0.160    38.922    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.173    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         38.173    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 33.387    

Slack (MET) :             33.414ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 3.394ns (59.978%)  route 2.265ns (40.022%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.815 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[1]
                         net (fo=2, routed)           0.946     4.761    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    38.175    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 33.414    

Slack (MET) :             33.416ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 3.269ns (57.805%)  route 2.386ns (42.195%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.690 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           1.067     4.757    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                 33.416    

Slack (MET) :             33.496ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 3.193ns (57.203%)  route 2.389ns (42.797%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.614 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[2]
                         net (fo=2, routed)           1.070     4.684    design_1_i/AsciiCharsMem_0/inst/iAddr[6]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.743    38.180    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.180    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                 33.496    

Slack (MET) :             33.509ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 3.310ns (59.444%)  route 2.258ns (40.556%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.731 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[2]
                         net (fo=2, routed)           0.939     4.670    design_1_i/AsciiCharsMem_0/inst/iAddr[10]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    38.180    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.180    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                 33.509    

Slack (MET) :             33.510ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 3.173ns (56.925%)  route 2.401ns (43.075%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.594 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[0]
                         net (fo=2, routed)           1.082     4.676    design_1_i/AsciiCharsMem_0/inst/iAddr[4]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.737    38.186    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.186    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 33.510    

Slack (MET) :             33.533ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 3.277ns (59.158%)  route 2.262ns (40.842%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.698 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[1]
                         net (fo=2, routed)           0.944     4.642    design_1_i/AsciiCharsMem_0/inst/iAddr[5]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    38.175    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                 33.533    

Slack (MET) :             33.551ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 3.290ns (59.463%)  route 2.243ns (40.537%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.711 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[0]
                         net (fo=2, routed)           0.924     4.635    design_1_i/AsciiCharsMem_0/inst/iAddr[8]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    38.186    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.186    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                 33.551    

Slack (MET) :             33.554ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 3.186ns (57.741%)  route 2.332ns (42.259%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.019     2.576    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.700 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.700    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.308 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[3]
                         net (fo=2, routed)           1.312     4.620    design_1_i/AsciiCharsMem_0/inst/iAddr[3]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                 33.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/nCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X85Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[3]/Q
                         net (fo=1, routed)           0.161    -0.351    design_1_i/num_capture_4bit_0/inst/nCounter[3]
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.846    -0.894    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[3]/C
                         clock pessimism              0.274    -0.619    
                         clock uncertainty            0.160    -0.459    
    SLICE_X86Y83         FDRE (Hold_fdre_C_D)         0.059    -0.400    design_1_i/num_capture_4bit_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.352%)  route 0.116ns (47.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X85Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.128    -0.525 r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.409    design_1_i/num_capture_4bit_0/inst/nCounter[4]
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.846    -0.894    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[4]/C
                         clock pessimism              0.274    -0.619    
                         clock uncertainty            0.160    -0.459    
    SLICE_X86Y83         FDRE (Hold_fdre_C_D)        -0.002    -0.461    design_1_i/num_capture_4bit_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.580    -0.651    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X84Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.510 f  design_1_i/VGA_timings_0/inst/CountV_reg[8]/Q
                         net (fo=9, routed)           0.132    -0.378    design_1_i/VGA_timings_0/inst/oCountV[8]
    SLICE_X85Y87         LUT5 (Prop_lut5_I1_O)        0.045    -0.333 r  design_1_i/VGA_timings_0/inst/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.333    design_1_i/VGA_timings_0/inst/VS_i_1_n_0
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/VS_reg/C
                         clock pessimism              0.253    -0.638    
                         clock uncertainty            0.160    -0.478    
    SLICE_X85Y87         FDRE (Hold_fdre_C_D)         0.091    -0.387    design_1_i/VGA_timings_0/inst/VS_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.677%)  route 0.163ns (46.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.163    -0.349    design_1_i/num_capture_4bit_0/inst/counter[1]
    SLICE_X84Y83         LUT3 (Prop_lut3_I0_O)        0.048    -0.301 r  design_1_i/num_capture_4bit_0/inst/nCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    design_1_i/num_capture_4bit_0/inst/p_1_in[2]
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/C
                         clock pessimism              0.255    -0.639    
                         clock uncertainty            0.160    -0.479    
    SLICE_X84Y83         FDRE (Hold_fdre_C_D)         0.107    -0.372    design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.215%)  route 0.184ns (49.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.581    -0.650    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X87Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.184    -0.325    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X86Y89         LUT6 (Prop_lut6_I4_O)        0.045    -0.280 r  design_1_i/VGA_timings_0/inst/CountH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/VGA_timings_0/inst/p_0_in[5]
    SLICE_X86Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.851    -0.889    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                         clock pessimism              0.251    -0.637    
                         clock uncertainty            0.160    -0.477    
    SLICE_X86Y89         FDRE (Hold_fdre_C_D)         0.121    -0.356    design_1_i/VGA_timings_0/inst/CountH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.080%)  route 0.185ns (49.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.581    -0.650    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X87Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.185    -0.324    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X86Y89         LUT6 (Prop_lut6_I0_O)        0.045    -0.279 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X86Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.851    -0.889    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.251    -0.637    
                         clock uncertainty            0.160    -0.477    
    SLICE_X86Y89         FDRE (Hold_fdre_C_D)         0.120    -0.357    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.212ns (55.422%)  route 0.171ns (44.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/num_capture_4bit_0/inst/counter_reg[4]/Q
                         net (fo=4, routed)           0.171    -0.319    design_1_i/num_capture_4bit_0/inst/counter[4]
    SLICE_X85Y83         LUT5 (Prop_lut5_I4_O)        0.048    -0.271 r  design_1_i/num_capture_4bit_0/inst/nCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    design_1_i/num_capture_4bit_0/inst/p_1_in[4]
    SLICE_X85Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X85Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/C
                         clock pessimism              0.274    -0.620    
                         clock uncertainty            0.160    -0.460    
    SLICE_X85Y83         FDRE (Hold_fdre_C_D)         0.107    -0.353    design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.597%)  route 0.182ns (56.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/Q
                         net (fo=1, routed)           0.182    -0.330    design_1_i/num_capture_4bit_0/inst/nCounter[1]
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
                         clock pessimism              0.255    -0.639    
                         clock uncertainty            0.160    -0.479    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.066    -0.413    design_1_i/num_capture_4bit_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.279%)  route 0.163ns (46.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.163    -0.349    design_1_i/num_capture_4bit_0/inst/counter[1]
    SLICE_X84Y83         LUT2 (Prop_lut2_I1_O)        0.045    -0.304 r  design_1_i/num_capture_4bit_0/inst/nCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/num_capture_4bit_0/inst/p_1_in[1]
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/C
                         clock pessimism              0.255    -0.639    
                         clock uncertainty            0.160    -0.479    
    SLICE_X84Y83         FDRE (Hold_fdre_C_D)         0.091    -0.388    design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.949%)  route 0.157ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.128    -0.525 r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/Q
                         net (fo=1, routed)           0.157    -0.369    design_1_i/num_capture_4bit_0/inst/nCounter[2]
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[2]/C
                         clock pessimism              0.255    -0.639    
                         clock uncertainty            0.160    -0.479    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.016    -0.463    design_1_i/num_capture_4bit_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.050ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 3.386ns (56.234%)  route 2.635ns (43.766%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.807 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           1.316     5.123    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                 33.050    

Slack (MET) :             33.387ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 3.386ns (59.578%)  route 2.297ns (40.422%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.807 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           0.978     4.785    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.647    38.478    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.604    39.082    
                         clock uncertainty           -0.160    38.922    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.173    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         38.173    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 33.387    

Slack (MET) :             33.414ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 3.394ns (59.978%)  route 2.265ns (40.022%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.815 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[1]
                         net (fo=2, routed)           0.946     4.761    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    38.175    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 33.414    

Slack (MET) :             33.416ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 3.269ns (57.805%)  route 2.386ns (42.195%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.690 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           1.067     4.757    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                 33.416    

Slack (MET) :             33.496ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 3.193ns (57.203%)  route 2.389ns (42.797%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.614 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[2]
                         net (fo=2, routed)           1.070     4.684    design_1_i/AsciiCharsMem_0/inst/iAddr[6]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.743    38.180    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.180    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                 33.496    

Slack (MET) :             33.509ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 3.310ns (59.444%)  route 2.258ns (40.556%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.731 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[2]
                         net (fo=2, routed)           0.939     4.670    design_1_i/AsciiCharsMem_0/inst/iAddr[10]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    38.180    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.180    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                 33.509    

Slack (MET) :             33.510ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 3.173ns (56.925%)  route 2.401ns (43.075%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.594 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[0]
                         net (fo=2, routed)           1.082     4.676    design_1_i/AsciiCharsMem_0/inst/iAddr[4]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.737    38.186    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.186    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 33.510    

Slack (MET) :             33.533ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 3.277ns (59.158%)  route 2.262ns (40.842%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.698 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[1]
                         net (fo=2, routed)           0.944     4.642    design_1_i/AsciiCharsMem_0/inst/iAddr[5]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    38.175    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                 33.533    

Slack (MET) :             33.551ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 3.290ns (59.463%)  route 2.243ns (40.537%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[3]
                         net (fo=1, routed)           1.319     2.875    design_1_i/VGA_patterns_0/inst/iDataA[3]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.999 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.999    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.375 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.375    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.492 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.492    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.711 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[0]
                         net (fo=2, routed)           0.924     4.635    design_1_i/AsciiCharsMem_0/inst/iAddr[8]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    38.186    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.186    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                 33.551    

Slack (MET) :             33.554ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 3.186ns (57.741%)  route 2.332ns (42.259%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.479 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.818    -0.898    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y34         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.556 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[0]
                         net (fo=1, routed)           1.019     2.576    design_1_i/VGA_patterns_0/inst/iDataA[0]
    SLICE_X90Y88         LUT2 (Prop_lut2_I1_O)        0.124     2.700 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.700    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.308 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[3]
                         net (fo=2, routed)           1.312     4.620    design_1_i/AsciiCharsMem_0/inst/iAddr[3]
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          1.648    38.479    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y19         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.604    39.083    
                         clock uncertainty           -0.160    38.923    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.749    38.174    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                 33.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/nCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X85Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[3]/Q
                         net (fo=1, routed)           0.161    -0.351    design_1_i/num_capture_4bit_0/inst/nCounter[3]
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.846    -0.894    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[3]/C
                         clock pessimism              0.274    -0.619    
                         clock uncertainty            0.160    -0.459    
    SLICE_X86Y83         FDRE (Hold_fdre_C_D)         0.059    -0.400    design_1_i/num_capture_4bit_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.352%)  route 0.116ns (47.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X85Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.128    -0.525 r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.409    design_1_i/num_capture_4bit_0/inst/nCounter[4]
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.846    -0.894    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[4]/C
                         clock pessimism              0.274    -0.619    
                         clock uncertainty            0.160    -0.459    
    SLICE_X86Y83         FDRE (Hold_fdre_C_D)        -0.002    -0.461    design_1_i/num_capture_4bit_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.580    -0.651    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X84Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.510 f  design_1_i/VGA_timings_0/inst/CountV_reg[8]/Q
                         net (fo=9, routed)           0.132    -0.378    design_1_i/VGA_timings_0/inst/oCountV[8]
    SLICE_X85Y87         LUT5 (Prop_lut5_I1_O)        0.045    -0.333 r  design_1_i/VGA_timings_0/inst/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.333    design_1_i/VGA_timings_0/inst/VS_i_1_n_0
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.848    -0.892    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X85Y87         FDRE                                         r  design_1_i/VGA_timings_0/inst/VS_reg/C
                         clock pessimism              0.253    -0.638    
                         clock uncertainty            0.160    -0.478    
    SLICE_X85Y87         FDRE (Hold_fdre_C_D)         0.091    -0.387    design_1_i/VGA_timings_0/inst/VS_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.677%)  route 0.163ns (46.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.163    -0.349    design_1_i/num_capture_4bit_0/inst/counter[1]
    SLICE_X84Y83         LUT3 (Prop_lut3_I0_O)        0.048    -0.301 r  design_1_i/num_capture_4bit_0/inst/nCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    design_1_i/num_capture_4bit_0/inst/p_1_in[2]
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/C
                         clock pessimism              0.255    -0.639    
                         clock uncertainty            0.160    -0.479    
    SLICE_X84Y83         FDRE (Hold_fdre_C_D)         0.107    -0.372    design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.215%)  route 0.184ns (49.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.581    -0.650    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X87Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.184    -0.325    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X86Y89         LUT6 (Prop_lut6_I4_O)        0.045    -0.280 r  design_1_i/VGA_timings_0/inst/CountH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    design_1_i/VGA_timings_0/inst/p_0_in[5]
    SLICE_X86Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.851    -0.889    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                         clock pessimism              0.251    -0.637    
                         clock uncertainty            0.160    -0.477    
    SLICE_X86Y89         FDRE (Hold_fdre_C_D)         0.121    -0.356    design_1_i/VGA_timings_0/inst/CountH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.080%)  route 0.185ns (49.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.581    -0.650    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X87Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.185    -0.324    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X86Y89         LUT6 (Prop_lut6_I0_O)        0.045    -0.279 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X86Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.851    -0.889    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X86Y89         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.251    -0.637    
                         clock uncertainty            0.160    -0.477    
    SLICE_X86Y89         FDRE (Hold_fdre_C_D)         0.120    -0.357    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.212ns (55.422%)  route 0.171ns (44.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/num_capture_4bit_0/inst/counter_reg[4]/Q
                         net (fo=4, routed)           0.171    -0.319    design_1_i/num_capture_4bit_0/inst/counter[4]
    SLICE_X85Y83         LUT5 (Prop_lut5_I4_O)        0.048    -0.271 r  design_1_i/num_capture_4bit_0/inst/nCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    design_1_i/num_capture_4bit_0/inst/p_1_in[4]
    SLICE_X85Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X85Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]/C
                         clock pessimism              0.274    -0.620    
                         clock uncertainty            0.160    -0.460    
    SLICE_X85Y83         FDRE (Hold_fdre_C_D)         0.107    -0.353    design_1_i/num_capture_4bit_0/inst/nCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.597%)  route 0.182ns (56.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/Q
                         net (fo=1, routed)           0.182    -0.330    design_1_i/num_capture_4bit_0/inst/nCounter[1]
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
                         clock pessimism              0.255    -0.639    
                         clock uncertainty            0.160    -0.479    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.066    -0.413    design_1_i/num_capture_4bit_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.279%)  route 0.163ns (46.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/num_capture_4bit_0/inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.163    -0.349    design_1_i/num_capture_4bit_0/inst/counter[1]
    SLICE_X84Y83         LUT2 (Prop_lut2_I1_O)        0.045    -0.304 r  design_1_i/num_capture_4bit_0/inst/nCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/num_capture_4bit_0/inst/p_1_in[1]
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]/C
                         clock pessimism              0.255    -0.639    
                         clock uncertainty            0.160    -0.479    
    SLICE_X84Y83         FDRE (Hold_fdre_C_D)         0.091    -0.388    design_1_i/num_capture_4bit_0/inst/nCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.949%)  route 0.157ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X84Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_fdre_C_Q)         0.128    -0.525 r  design_1_i/num_capture_4bit_0/inst/nCounter_reg[2]/Q
                         net (fo=1, routed)           0.157    -0.369    design_1_i/num_capture_4bit_0/inst/nCounter[2]
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=87, routed)          0.845    -0.895    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X83Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/counter_reg[2]/C
                         clock pessimism              0.255    -0.639    
                         clock uncertainty            0.160    -0.479    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.016    -0.463    design_1_i/num_capture_4bit_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.094    





