Updating from 50b7d36428b2175fe407d3559d06e0a890e94d1b to a04720dc1c16bee72a18609069387df0862f00bd

Alyssa Rosenzweig (14):
      nir: Add store_zs_agx intrinsic
      docs/features: Mark panfrost supporting aniso
      docs/features: Mark ARB_occlusion_query2 as done on asahi
      ail: Fix tile sizes
      agx: Coalesce i2i16 and u2u16
      agx: Fix packing of extension for block image stores
      asahi: Allow texturing S8 portion of combined Z/S
      agx: Implement depth and stencil export
      asahi: Implement depth and stencil export
      asahi: Identify XML for more flatshading controls
      asahi: Set flatshading controls appropriately
      asahi: Identify seamful cube map bit
      asahi: Implement anisotropy
      panfrost: Add architecture description XML for v10

Asahi Lina (13):
      ail: Always allocate the full miptree
      ail: Fix typo
      ail: Assert that the mip level is in bounds
      asahi: Do not leak staging resources for PIPE_MAP_READ
      asahi: Don't crash on VBOs without resources
      asahi: Ensure we always have space for stream links + padding
      asahi: Consider shared resources always valid
      asahi: Fix off-by-one assert in agx_create_vertex_elements
      asahi: Allocate enough push ranges for the worst possible case
      asahi: Fix include guard comment on decode.h
      asahi: Identify & disable triangle merging for shaders using derivatives
      asahi: Put meta shader keys into the meta shader itself
      asahi: Enable VS_INSTANCEID and VERTEX_ELEMENT_INSTANCE_DIVISOR caps

David Heidelberg (2):
      ci: ci_run_n_monitor.py: fix args.rev leftover
      ci: move the CI handling scripts into bin/ci

Erico Nunes (1):
      ci: Lima farm maintenance

Friedrich Vock (3):
      radv/rt: PLOC fixes for active_leaf_count
      radv/rt: Execute memory barrier before updating the phase end count
      radv/rt: Refactor exiting PLOC

Gert Wollny (2):
      r600/sfn: don't use a return register when shader doesn't read it
      r600/sfn: Fix test for possible dest slot

Jianxun Zhang (1):
      iris: Limit DG2 modifiers to DG2

José Roberto de Souza (1):
      iris: Add BO_ALLOC_PLAIN flag

Konstantin Seurer (2):
      radv/bvh: Move leaf node initialization into separate functions
      radv/bvh: Handle inactive triangles and AABBs

Marek Olšák (10):
      st/mesa: use u_bit_scan64 only for 64-bit CPUs in st_validate_state
      st/mesa: fold GLThread.enabled into pin_thread_counter to skip that checking
      mesa: set pipe_draw_info::index::resource directly and remove gl_bo
      st/mesa: optimize index buffer reference counting in st_indirect_draw_vbo
      st/mesa: simplify prepare_indexed_draw
      mesa: change gl_vertex_format::Format to bool Bgra to free bits
      mesa: move user-specified vertex format fields into gl_vertex_format_user
      mesa: compute _PipeFormat and _ElementSize after checking if the format changed
      mesa: optimize _mesa_bytes_per_vertex_attrib using a hash-based translation
      util/tools: add the tool that generates perfect hash functions for GLenums

Marek Vasut (1):
      etnaviv: Do expose 2D texture support on pre-halti GPUs

Michał Górny (1):
      r600/sfn: Fix test compilation with -fno-rtti

Qiang Yu (13):
      radeonsi: add si_nir_lower_resource pass
      ac/llvm: check load_ssbo present before call it
      radeonsi: replace llvm load_ssbo abi with nir lower
      nir: add image fragment mask load intrinsic
      nir: lower image add lower_to_fragment_mask_load_amd option
      ac/llvm: add disable_aniso_single_level abi
      nir/divergence_analysis: add missing intrinsics
      radeonsi: replace llvm resource code with nir lower
      ac/llvm: remove image/texture descriptor_amd nir to llvm code
      ac/llvm: remove implicite ms texture fmask handling
      ac/llvm: remove samples_identical nir to llvm code
      ac,radv,radeonsi: remove unused param of load_sampler_desc abi
      ac/llvm: remove deref image/texture code

Rob Clark (30):
      freedreno: Update obsolete comment
      freedreno/drm: Remove cpu_fini
      freedreno/drm: Move no_implicit_sync to base
      freedreno/drm: Allow submit merging with explicit sync
      freedreno/drm: Add BO cache stats
      freedreno/drm: Add bo list iterator macros
      freedreno/drm: Simplify cleanup_fences()
      freedreno/drm: Start prying apart table_lock
      freedreno/drm: Rework batch BO delete
      freedreno/drm: Get rid of fd_bo_del_locked()
      freedreno/drm: Drop pipe ref to device
      freedreno/drm: Shuffle around BO init
      freedreno/drm: Invert BO destruction
      freedreno/drm: Reorg BO alloc flags
      freedreno/drm: Replace shared/nosync fields
      freedreno/drm: Combine fd_fence and fd_submit_fence
      freedreno: Rename fd_fence -> fd_pipe_fence
      freedreno/drm: Return fence from submit flush
      freedreno/drm: Simplify deferred submit flushing
      freedreno/drm: Re-enable submit fence merging
      freedreno/drm: Drop fd_bo_fence
      freedreno/drm: Move no_implicit_sync accounting
      freedreno/drm: Merge in_fence_fd's
      util/vma: Add "nospan"
      freedreno/drm: Add sub-allocator
      freedreno/drm/virtio: Remove prealloc_list
      freedreno: Limit cached staging BOs to PIPE_MAP_READ
      freedreno/drm/virtio: More tracepoints
      freedreno/drm/virtio: Guest side fence waits
      freedreno/drm: Short-circuit kernel for timeout=0 waits

Yiwei Zhang (4):
      venus: fix signaled fence creation under multiple timeline
      venus: sync protocol fixes and support for VK_EXT_pci_bus_info
      venus: fix VK_EXT_pci_bus_info support
      docs: update to latest venus driver support

