Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 28 10:38:36 2020
| Host         : DESKTOP-KMIMTOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file minisys_timing_summary_routed.rpt -pb minisys_timing_summary_routed.pb -rpx minisys_timing_summary_routed.rpx -warn_on_violation
| Design       : minisys
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: U8/ALU_MODESEL_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U8/ALU_MODESEL_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U8/ALU_MODESEL_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/ALUop_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/ALUop_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/ALUop_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/ALUop_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: U8/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: U8/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: U8/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/NPC_SEL_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/NPC_SEL_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U8/reg_mux_mode_reg[0]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: U8/reg_mux_mode_reg[1]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: U8/reg_mux_mode_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/IR_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/IR_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/IR_reg[26]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/IR_reg[27]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/IR_reg[28]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/IR_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/IR_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/IR_reg[30]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/IR_reg[31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/IR_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/IR_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/IR_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 218 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 70 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.177        0.000                      0                 1674        0.088        0.000                      0                 1674        3.000        0.000                       0                  1264  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
fpga_clk           {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 3.673}        7.347           136.111         
  clkfbout_cpuclk  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk        0.177        0.000                      0                 1674        0.088        0.000                      0                 1674        3.173        0.000                       0                  1260  
  clkfbout_cpuclk                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 U9/IR_reg[22]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U4/Regdata1_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.673ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 1.153ns (33.385%)  route 2.301ns (66.615%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.551ns = ( 1.122 - 3.673 ) 
    Source Clock Delay      (SCD):    -2.880ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.632    -2.880    U9/clk_out1
    SLICE_X46Y54         FDRE                                         r  U9/IR_reg[22]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518    -2.362 r  U9/IR_reg[22]_rep/Q
                         net (fo=128, routed)         1.322    -1.040    U4/Regdata1_reg[0]_i_2_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I2_O)        0.124    -0.916 r  U4/Regdata1[8]_i_10/O
                         net (fo=1, routed)           0.000    -0.916    U4/Regdata1[8]_i_10_n_4
    SLICE_X32Y54         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.704 r  U4/Regdata1_reg[8]_i_4/O
                         net (fo=1, routed)           0.979     0.275    U4/Regdata1_reg[8]_i_4_n_4
    SLICE_X38Y52         LUT6 (Prop_lut6_I3_O)        0.299     0.574 r  U4/Regdata1[8]_i_1/O
                         net (fo=1, routed)           0.000     0.574    U4/Regdata1[8]_i_1_n_4
    SLICE_X38Y52         FDRE                                         r  U4/Regdata1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.563 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.744    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.110 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.485    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.394 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.516     1.122    U4/clk_out1
    SLICE_X38Y52         FDRE                                         r  U4/Regdata1_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.365     0.757    
                         clock uncertainty           -0.091     0.666    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)        0.084     0.750    U4/Regdata1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 U9/IR_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U4/Regdata1_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.673ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 1.091ns (32.140%)  route 2.304ns (67.860%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.552ns = ( 1.121 - 3.673 ) 
    Source Clock Delay      (SCD):    -2.881ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.631    -2.881    U9/clk_out1
    SLICE_X49Y57         FDRE                                         r  U9/IR_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.456    -2.425 r  U9/IR_reg[22]/Q
                         net (fo=130, routed)         1.367    -1.058    U4/Regdata1_reg[0]_0[6]
    SLICE_X35Y62         LUT6 (Prop_lut6_I2_O)        0.124    -0.934 r  U4/Regdata1[24]_i_10/O
                         net (fo=1, routed)           0.000    -0.934    U4/Regdata1[24]_i_10_n_4
    SLICE_X35Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.722 r  U4/Regdata1_reg[24]_i_4/O
                         net (fo=1, routed)           0.936     0.215    U4/Regdata1_reg[24]_i_4_n_4
    SLICE_X35Y57         LUT6 (Prop_lut6_I3_O)        0.299     0.514 r  U4/Regdata1[24]_i_1/O
                         net (fo=1, routed)           0.000     0.514    U4/Regdata1[24]_i_1_n_4
    SLICE_X35Y57         FDRE                                         r  U4/Regdata1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.563 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.744    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.110 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.485    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.394 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.515     1.121    U4/clk_out1
    SLICE_X35Y57         FDRE                                         r  U4/Regdata1_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.365     0.756    
                         clock uncertainty           -0.091     0.665    
    SLICE_X35Y57         FDRE (Setup_fdre_C_D)        0.034     0.699    U4/Regdata1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 U6/answer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.673ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.518ns (17.854%)  route 2.383ns (82.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.339ns = ( 1.334 - 3.673 ) 
    Source Clock Delay      (SCD):    -2.874ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.638    -2.874    U6/clk_out1
    SLICE_X10Y65         FDRE                                         r  U6/answer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.518    -2.356 r  U6/answer_reg[3]/Q
                         net (fo=14, routed)          2.383     0.027    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.563 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.744    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.110 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.485    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.394 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.728     1.334    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.437     0.898    
                         clock uncertainty           -0.091     0.807    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     0.241    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 U6/answer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.673ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.580ns (20.506%)  route 2.248ns (79.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.518ns = ( 1.156 - 3.673 ) 
    Source Clock Delay      (SCD):    -2.871ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.641    -2.871    U6/clk_out1
    SLICE_X15Y61         FDRE                                         r  U6/answer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.456    -2.415 r  U6/answer_reg[15]/Q
                         net (fo=9, routed)           0.312    -2.103    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[13]
    SLICE_X14Y61         LUT2 (Prop_lut2_I0_O)        0.124    -1.979 r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.937    -0.043    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2
    RAMB36_X1Y11         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.563 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.744    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.110 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.485    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.394 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.550     1.156    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.437     0.719    
                         clock uncertainty           -0.091     0.628    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     0.185    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 U9/IR_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U4/Regdata2_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.673ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 1.185ns (35.431%)  route 2.160ns (64.569%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.557ns = ( 1.116 - 3.673 ) 
    Source Clock Delay      (SCD):    -2.881ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.631    -2.881    U9/clk_out1
    SLICE_X46Y58         FDRE                                         r  U9/IR_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.518    -2.363 r  U9/IR_reg[17]/Q
                         net (fo=133, routed)         1.344    -1.019    U4/Regdata1_reg[0]_0[1]
    SLICE_X41Y62         LUT6 (Prop_lut6_I2_O)        0.124    -0.895 r  U4/Regdata2[29]_i_9/O
                         net (fo=1, routed)           0.000    -0.895    U4/Regdata2[29]_i_9_n_4
    SLICE_X41Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.650 r  U4/Regdata2_reg[29]_i_3/O
                         net (fo=1, routed)           0.815     0.166    U4/Regdata2_reg[29]_i_3_n_4
    SLICE_X40Y63         LUT6 (Prop_lut6_I1_O)        0.298     0.464 r  U4/Regdata2[29]_i_1/O
                         net (fo=1, routed)           0.000     0.464    U4/Regdata2[29]_i_1_n_4
    SLICE_X40Y63         FDRE                                         r  U4/Regdata2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.563 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.744    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.110 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.485    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.394 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.510     1.116    U4/clk_out1
    SLICE_X40Y63         FDRE                                         r  U4/Regdata2_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.365     0.751    
                         clock uncertainty           -0.091     0.660    
    SLICE_X40Y63         FDRE (Setup_fdre_C_D)        0.034     0.694    U4/Regdata2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 U9/IR_reg[17]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U4/Regdata2_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.673ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 1.187ns (36.427%)  route 2.072ns (63.573%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.566ns = ( 1.107 - 3.673 ) 
    Source Clock Delay      (SCD):    -2.880ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.632    -2.880    U9/clk_out1
    SLICE_X46Y54         FDRE                                         r  U9/IR_reg[17]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518    -2.362 r  U9/IR_reg[17]_rep/Q
                         net (fo=128, routed)         1.462    -0.900    U4/Regdata2_reg[0]_i_2_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I2_O)        0.124    -0.776 r  U4/Regdata2[5]_i_13/O
                         net (fo=1, routed)           0.000    -0.776    U4/Regdata2[5]_i_13_n_4
    SLICE_X58Y56         MUXF7 (Prop_muxf7_I1_O)      0.247    -0.529 r  U4/Regdata2_reg[5]_i_5/O
                         net (fo=1, routed)           0.610     0.081    U4/Regdata2_reg[5]_i_5_n_4
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.298     0.379 r  U4/Regdata2[5]_i_1/O
                         net (fo=1, routed)           0.000     0.379    U4/Regdata2[5]_i_1_n_4
    SLICE_X55Y54         FDRE                                         r  U4/Regdata2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.563 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.744    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.110 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.485    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.394 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.501     1.107    U4/clk_out1
    SLICE_X55Y54         FDRE                                         r  U4/Regdata2_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.437     0.670    
                         clock uncertainty           -0.091     0.579    
    SLICE_X55Y54         FDRE (Setup_fdre_C_D)        0.034     0.613    U4/Regdata2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 U4/imem_reg[15][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U4/Regdata1_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.673ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 1.158ns (35.479%)  route 2.106ns (64.521%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.568ns = ( 1.105 - 3.673 ) 
    Source Clock Delay      (SCD):    -2.887ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.625    -2.887    U4/clk_out1
    SLICE_X50Y64         FDRE                                         r  U4/imem_reg[15][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518    -2.369 r  U4/imem_reg[15][4]/Q
                         net (fo=3, routed)           1.157    -1.212    U4/imem_reg[15]_15[4]
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.124    -1.088 r  U4/Regdata1[4]_i_11/O
                         net (fo=1, routed)           0.000    -1.088    U4/Regdata1[4]_i_11_n_4
    SLICE_X51Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.871 r  U4/Regdata1_reg[4]_i_4/O
                         net (fo=1, routed)           0.949     0.078    U4/Regdata1_reg[4]_i_4_n_4
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.299     0.377 r  U4/Regdata1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.377    U4/Regdata1[4]_i_1_n_4
    SLICE_X52Y59         FDRE                                         r  U4/Regdata1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.563 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.744    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.110 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.485    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.394 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.499     1.105    U4/clk_out1
    SLICE_X52Y59         FDRE                                         r  U4/Regdata1_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.437     0.668    
                         clock uncertainty           -0.091     0.577    
    SLICE_X52Y59         FDRE (Setup_fdre_C_D)        0.035     0.612    U4/Regdata1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 U9/IR_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U4/Regdata2_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.673ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 1.185ns (35.009%)  route 2.200ns (64.991%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.554ns = ( 1.119 - 3.673 ) 
    Source Clock Delay      (SCD):    -2.881ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.631    -2.881    U9/clk_out1
    SLICE_X46Y58         FDRE                                         r  U9/IR_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.518    -2.363 r  U9/IR_reg[17]/Q
                         net (fo=133, routed)         1.382    -0.981    U4/Regdata1_reg[0]_0[1]
    SLICE_X35Y62         LUT6 (Prop_lut6_I2_O)        0.124    -0.857 r  U4/Regdata2[25]_i_11/O
                         net (fo=1, routed)           0.000    -0.857    U4/Regdata2[25]_i_11_n_4
    SLICE_X35Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    -0.612 r  U4/Regdata2_reg[25]_i_4/O
                         net (fo=1, routed)           0.818     0.206    U4/Regdata2_reg[25]_i_4_n_4
    SLICE_X38Y60         LUT6 (Prop_lut6_I3_O)        0.298     0.504 r  U4/Regdata2[25]_i_1/O
                         net (fo=1, routed)           0.000     0.504    U4/Regdata2[25]_i_1_n_4
    SLICE_X38Y60         FDRE                                         r  U4/Regdata2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.563 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.744    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.110 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.485    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.394 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.513     1.119    U4/clk_out1
    SLICE_X38Y60         FDRE                                         r  U4/Regdata2_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.365     0.754    
                         clock uncertainty           -0.091     0.663    
    SLICE_X38Y60         FDRE (Setup_fdre_C_D)        0.084     0.747    U4/Regdata2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.747    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 U9/IR_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U4/Regdata1_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.673ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.642ns (20.829%)  route 2.440ns (79.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.557ns = ( 1.116 - 3.673 ) 
    Source Clock Delay      (SCD):    -2.710ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.802    -2.710    U9/clk_out1
    SLICE_X46Y38         FDRE                                         r  U9/IR_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.518    -2.192 r  U9/IR_reg[25]/Q
                         net (fo=34, routed)          2.440     0.248    U4/Regdata1_reg[0]_0[9]
    SLICE_X40Y63         LUT6 (Prop_lut6_I2_O)        0.124     0.372 r  U4/Regdata1[29]_i_1/O
                         net (fo=1, routed)           0.000     0.372    U4/Regdata1[29]_i_1_n_4
    SLICE_X40Y63         FDRE                                         r  U4/Regdata1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.563 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.744    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.110 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.485    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.394 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.510     1.116    U4/clk_out1
    SLICE_X40Y63         FDRE                                         r  U4/Regdata1_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.437     0.679    
                         clock uncertainty           -0.091     0.588    
    SLICE_X40Y63         FDRE (Setup_fdre_C_D)        0.032     0.620    U4/Regdata1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 U9/IR_reg[22]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U4/Regdata1_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.673ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 1.148ns (34.848%)  route 2.146ns (65.152%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.565ns = ( 1.108 - 3.673 ) 
    Source Clock Delay      (SCD):    -2.880ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.632    -2.880    U9/clk_out1
    SLICE_X46Y54         FDRE                                         r  U9/IR_reg[22]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518    -2.362 r  U9/IR_reg[22]_rep/Q
                         net (fo=128, routed)         1.383    -0.979    U4/Regdata1_reg[0]_i_2_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I2_O)        0.124    -0.855 r  U4/Regdata1[1]_i_12/O
                         net (fo=1, routed)           0.000    -0.855    U4/Regdata1[1]_i_12_n_4
    SLICE_X58Y51         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.646 r  U4/Regdata1_reg[1]_i_5/O
                         net (fo=1, routed)           0.764     0.117    U4/Regdata1_reg[1]_i_5_n_4
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.297     0.414 r  U4/Regdata1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.414    U4/Regdata1[1]_i_1_n_4
    SLICE_X54Y51         FDRE                                         r  U4/Regdata1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.563 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.744    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.110 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.485    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.394 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        1.502     1.108    U4/clk_out1
    SLICE_X54Y51         FDRE                                         r  U4/Regdata1_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.437     0.671    
                         clock uncertainty           -0.091     0.580    
    SLICE_X54Y51         FDRE (Setup_fdre_C_D)        0.084     0.664    U4/Regdata1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U4/Regdata2_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk fall@3.673ns)
  Data Path Delay:        0.775ns  (logic 0.146ns (18.850%)  route 0.629ns (81.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns = ( 3.481 - 3.673 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 3.125 - 3.673 ) 
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.926 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.366    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.027 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.537    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.563 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.562     3.125    U4/clk_out1
    SLICE_X45Y63         FDRE                                         r  U4/Regdata2_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.146     3.271 r  U4/Regdata2_reg[20]/Q
                         net (fo=5, routed)           0.629     3.899    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y9          RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.115 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.596    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.939 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.495    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.957     3.481    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.035     3.515    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     3.811    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.811    
                         arrival time                           3.899    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 U4/Regdata2_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk fall@3.673ns)
  Data Path Delay:        0.779ns  (logic 0.167ns (21.445%)  route 0.612ns (78.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns = ( 3.481 - 3.673 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 3.125 - 3.673 ) 
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.926 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.366    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.027 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.537    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.563 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.562     3.125    U4/clk_out1
    SLICE_X42Y63         FDRE                                         r  U4/Regdata2_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.167     3.292 r  U4/Regdata2_reg[21]/Q
                         net (fo=5, routed)           0.612     3.904    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y9          RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.115 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.596    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.939 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.495    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.957     3.481    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.035     3.515    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     3.811    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.811    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U4/Regdata2_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk fall@3.673ns)
  Data Path Delay:        0.820ns  (logic 0.146ns (17.803%)  route 0.674ns (82.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns = ( 3.480 - 3.673 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 3.125 - 3.673 ) 
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.926 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.366    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.027 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.537    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.563 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.562     3.125    U4/clk_out1
    SLICE_X45Y63         FDRE                                         r  U4/Regdata2_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.146     3.271 r  U4/Regdata2_reg[20]/Q
                         net (fo=5, routed)           0.674     3.945    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[6]
    RAMB36_X0Y8          RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.115 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.596    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.939 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.495    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.956     3.480    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.035     3.514    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     3.810    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.810    
                         arrival time                           3.945    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U4/Regdata2_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk fall@3.673ns)
  Data Path Delay:        0.528ns  (logic 0.167ns (31.644%)  route 0.361ns (68.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns = ( 3.402 - 3.673 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 3.124 - 3.673 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.926 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.366    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.027 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.537    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.563 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.561     3.124    U4/clk_out1
    SLICE_X54Y57         FDRE                                         r  U4/Regdata2_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.167     3.291 r  U4/Regdata2_reg[16]/Q
                         net (fo=5, routed)           0.361     3.652    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y11         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.115 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.596    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.939 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.495    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.878     3.402    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.194     3.207    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     3.503    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.503    
                         arrival time                           3.652    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U4/Regdata2_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk fall@3.673ns)
  Data Path Delay:        0.556ns  (logic 0.146ns (26.270%)  route 0.410ns (73.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns = ( 3.402 - 3.673 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 3.125 - 3.673 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.926 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.366    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.027 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.537    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.563 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.562     3.125    U4/clk_out1
    SLICE_X55Y54         FDRE                                         r  U4/Regdata2_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.146     3.271 r  U4/Regdata2_reg[18]/Q
                         net (fo=5, routed)           0.410     3.681    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y11         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.115 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.596    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.939 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.495    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.878     3.402    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.194     3.207    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     3.503    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.503    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U4/Regdata2_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk fall@3.673ns)
  Data Path Delay:        0.562ns  (logic 0.146ns (25.972%)  route 0.416ns (74.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns = ( 3.398 - 3.673 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 3.126 - 3.673 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.926 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.366    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.027 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.537    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.563 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.563     3.126    U4/clk_out1
    SLICE_X57Y55         FDRE                                         r  U4/Regdata2_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.146     3.272 r  U4/Regdata2_reg[7]/Q
                         net (fo=5, routed)           0.416     3.688    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y12         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.115 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.596    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.939 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.495    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.874     3.398    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.194     3.203    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     3.499    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.499    
                         arrival time                           3.688    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U4/Regdata2_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk fall@3.673ns)
  Data Path Delay:        0.879ns  (logic 0.146ns (16.608%)  route 0.733ns (83.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns = ( 3.481 - 3.673 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 3.125 - 3.673 ) 
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.926 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.366    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.027 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.537    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.563 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.562     3.125    U4/clk_out1
    SLICE_X40Y63         FDRE                                         r  U4/Regdata2_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.146     3.271 r  U4/Regdata2_reg[22]/Q
                         net (fo=5, routed)           0.733     4.004    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[8]
    RAMB36_X0Y9          RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.115 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.596    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.939 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.495    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.957     3.481    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.035     3.515    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     3.811    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.811    
                         arrival time                           4.004    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U4/Regdata2_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk fall@3.673ns)
  Data Path Delay:        0.879ns  (logic 0.167ns (19.009%)  route 0.712ns (80.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns = ( 3.480 - 3.673 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 3.125 - 3.673 ) 
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.926 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.366    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.027 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.537    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.563 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.562     3.125    U4/clk_out1
    SLICE_X42Y63         FDRE                                         r  U4/Regdata2_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.167     3.292 r  U4/Regdata2_reg[21]/Q
                         net (fo=5, routed)           0.712     4.003    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y8          RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.115 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.596    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.939 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.495    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.956     3.480    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.035     3.514    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     3.810    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.810    
                         arrival time                           4.003    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U4/Regdata2_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk fall@3.673ns)
  Data Path Delay:        0.889ns  (logic 0.146ns (16.420%)  route 0.743ns (83.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns = ( 3.481 - 3.673 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 3.126 - 3.673 ) 
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.926 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.366    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.027 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.537    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.563 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.563     3.126    U4/clk_out1
    SLICE_X49Y59         FDRE                                         r  U4/Regdata2_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.146     3.272 r  U4/Regdata2_reg[17]/Q
                         net (fo=5, routed)           0.743     4.015    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y9          RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.115 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.596    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.939 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.495    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.957     3.481    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.035     3.515    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     3.811    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.811    
                         arrival time                           4.015    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U4/Regdata2_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.673ns period=7.347ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.673ns - clk_out1_cpuclk fall@3.673ns)
  Data Path Delay:        0.817ns  (logic 0.167ns (20.442%)  route 0.650ns (79.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns = ( 3.398 - 3.673 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 3.130 - 3.673 ) 
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.926 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.366    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     2.027 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.537    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.563 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.567     3.130    U4/clk_out1
    SLICE_X38Y50         FDRE                                         r  U4/Regdata2_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.167     3.297 r  U4/Regdata2_reg[9]/Q
                         net (fo=5, routed)           0.650     3.947    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y12         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.673     3.673 f  
    U20                                               0.000     3.673 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.673    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     4.115 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.596    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.939 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.495    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1258, routed)        0.874     3.398    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.035     3.432    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     3.728    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.728    
                         arrival time                           3.947    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 3.673 }
Period(ns):         7.347
Sources:            { U0/UCLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.347       4.771      RAMB36_X0Y16    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.347       4.771      RAMB36_X0Y16    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.347       4.771      RAMB36_X0Y6     U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.347       4.771      RAMB36_X0Y6     U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.347       4.771      RAMB36_X0Y12    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.347       4.771      RAMB36_X0Y12    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.347       4.771      RAMB36_X0Y9     U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.347       4.771      RAMB36_X0Y9     U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.347       4.771      RAMB36_X1Y5     U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.347       4.771      RAMB36_X1Y5     U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       7.347       152.653    PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X28Y61    U6/answer_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X28Y61    U6/answer_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X28Y62    U6/answer_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X36Y58    U4/imem_reg[30][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X34Y57    U4/imem_reg[31][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X40Y57    U4/imem_reg[31][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X37Y58    U4/imem_reg[31][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X33Y59    U4/imem_reg[3][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X30Y59    U4/imem_reg[4][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X30Y59    U4/imem_reg[4][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X47Y69    U6/answer_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X8Y65     U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X8Y65     U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X55Y60    U4/imem_reg[3][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X55Y60    U4/imem_reg[3][18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X55Y60    U4/imem_reg[3][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X54Y60    U4/imem_reg[4][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X54Y60    U4/imem_reg[4][18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X54Y60    U4/imem_reg[4][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.673       3.173      SLICE_X55Y61    U4/imem_reg[5][16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U0/UCLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5   U0/UCLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKFBOUT



