name: GPDMA
description: GPDMA1
groupName: GPDMA
source: STM32U5Fx SVD v1.0
registers:
  - name: SECCFGR
    displayName: SECCFGR
    description: Secure configuration register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SEC0
        description: SEC0
        bitOffset: 0
        bitWidth: 1
      - name: SEC1
        description: SEC1
        bitOffset: 1
        bitWidth: 1
      - name: SEC2
        description: SEC2
        bitOffset: 2
        bitWidth: 1
      - name: SEC3
        description: SEC3
        bitOffset: 3
        bitWidth: 1
      - name: SEC4
        description: SEC4
        bitOffset: 4
        bitWidth: 1
      - name: SEC5
        description: SEC5
        bitOffset: 5
        bitWidth: 1
      - name: SEC6
        description: SEC6
        bitOffset: 6
        bitWidth: 1
      - name: SEC7
        description: SEC7
        bitOffset: 7
        bitWidth: 1
      - name: SEC8
        description: SEC8
        bitOffset: 8
        bitWidth: 1
      - name: SEC9
        description: SEC9
        bitOffset: 9
        bitWidth: 1
      - name: SEC10
        description: SEC10
        bitOffset: 10
        bitWidth: 1
      - name: SEC11
        description: SEC11
        bitOffset: 11
        bitWidth: 1
      - name: SEC12
        description: SEC12
        bitOffset: 12
        bitWidth: 1
      - name: SEC13
        description: SEC13
        bitOffset: 13
        bitWidth: 1
      - name: SEC14
        description: SEC14
        bitOffset: 14
        bitWidth: 1
      - name: SEC15
        description: SEC15
        bitOffset: 15
        bitWidth: 1
  - name: PRIVCFGR
    displayName: PRIVCFGR
    description: Privileged configuration register
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PRIV0
        description: PRIV0
        bitOffset: 0
        bitWidth: 1
      - name: PRIV1
        description: PRIV1
        bitOffset: 1
        bitWidth: 1
      - name: PRIV2
        description: PRIV2
        bitOffset: 2
        bitWidth: 1
      - name: PRIV3
        description: PRIV3
        bitOffset: 3
        bitWidth: 1
      - name: PRIV4
        description: PRIV4
        bitOffset: 4
        bitWidth: 1
      - name: PRIV5
        description: PRIV5
        bitOffset: 5
        bitWidth: 1
      - name: PRIV6
        description: PRIV6
        bitOffset: 6
        bitWidth: 1
      - name: PRIV7
        description: PRIV7
        bitOffset: 7
        bitWidth: 1
      - name: PRIV8
        description: PRIV8
        bitOffset: 8
        bitWidth: 1
      - name: PRIV9
        description: PRIV9
        bitOffset: 9
        bitWidth: 1
      - name: PRIV10
        description: PRIV10
        bitOffset: 10
        bitWidth: 1
      - name: PRIV11
        description: PRIV11
        bitOffset: 11
        bitWidth: 1
      - name: PRIV12
        description: PRIV12
        bitOffset: 12
        bitWidth: 1
      - name: PRIV13
        description: PRIV13
        bitOffset: 13
        bitWidth: 1
      - name: PRIV14
        description: PRIV14
        bitOffset: 14
        bitWidth: 1
      - name: PRIV15
        description: PRIV15
        bitOffset: 15
        bitWidth: 1
  - name: MISR
    displayName: MISR
    description: non-secure masked interrupt status register
    addressOffset: 12
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: MIS0
        description: MIS0
        bitOffset: 0
        bitWidth: 1
      - name: MIS1
        description: MIS1
        bitOffset: 1
        bitWidth: 1
      - name: MIS2
        description: MIS2
        bitOffset: 2
        bitWidth: 1
      - name: MIS3
        description: MIS3
        bitOffset: 3
        bitWidth: 1
      - name: MIS4
        description: MIS4
        bitOffset: 4
        bitWidth: 1
      - name: MIS5
        description: MIS5
        bitOffset: 5
        bitWidth: 1
      - name: MIS6
        description: MIS6
        bitOffset: 6
        bitWidth: 1
      - name: MIS7
        description: MIS7
        bitOffset: 7
        bitWidth: 1
      - name: MIS8
        description: MIS8
        bitOffset: 8
        bitWidth: 1
      - name: MIS9
        description: MIS9
        bitOffset: 9
        bitWidth: 1
      - name: MIS10
        description: MIS10
        bitOffset: 10
        bitWidth: 1
      - name: MIS11
        description: MIS11
        bitOffset: 11
        bitWidth: 1
      - name: MIS12
        description: MIS12
        bitOffset: 12
        bitWidth: 1
      - name: MIS13
        description: MIS13
        bitOffset: 13
        bitWidth: 1
      - name: MIS14
        description: MIS14
        bitOffset: 14
        bitWidth: 1
      - name: MIS15
        description: MIS15
        bitOffset: 15
        bitWidth: 1
  - name: SMISR
    displayName: SMISR
    description: secure masked interrupt status register
    addressOffset: 16
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: MIS0
        description: MIS0
        bitOffset: 0
        bitWidth: 1
      - name: MIS1
        description: MIS1
        bitOffset: 1
        bitWidth: 1
      - name: MIS2
        description: MIS2
        bitOffset: 2
        bitWidth: 1
      - name: MIS3
        description: MIS3
        bitOffset: 3
        bitWidth: 1
      - name: MIS4
        description: MIS4
        bitOffset: 4
        bitWidth: 1
      - name: MIS5
        description: MIS5
        bitOffset: 5
        bitWidth: 1
      - name: MIS6
        description: MIS6
        bitOffset: 6
        bitWidth: 1
      - name: MIS7
        description: MIS7
        bitOffset: 7
        bitWidth: 1
      - name: MIS8
        description: MIS8
        bitOffset: 8
        bitWidth: 1
      - name: MIS9
        description: MIS9
        bitOffset: 9
        bitWidth: 1
      - name: MIS10
        description: MIS10
        bitOffset: 10
        bitWidth: 1
      - name: MIS11
        description: MIS11
        bitOffset: 11
        bitWidth: 1
      - name: MIS12
        description: MIS12
        bitOffset: 12
        bitWidth: 1
      - name: MIS13
        description: MIS13
        bitOffset: 13
        bitWidth: 1
      - name: MIS14
        description: MIS14
        bitOffset: 14
        bitWidth: 1
      - name: MIS15
        description: MIS15
        bitOffset: 15
        bitWidth: 1
  - name: C0LBAR
    displayName: C0LBAR
    description: channel x linked-list base address register
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LBA
        description: linked-list base address of DMA channel x
        bitOffset: 16
        bitWidth: 16
  - name: C0FCR
    displayName: C0FCR
    description: Channel x flag clear register
    addressOffset: 92
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TCF
        description: 'transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag'
        bitOffset: 13
        bitWidth: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
  - name: C0SR
    displayName: C0SR
    description: channel x status register
    addressOffset: 96
    size: 32
    access: read-only
    resetValue: 1
    fields:
      - name: IDLEF
        description: 'idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is de-asserted by hardware when the channel is enabled (i.e. is written 1 into GPDMA_CxCR.EN) with a valid channel configuration (i.e. no USEF to be immediately reported). This idle flag is asserted after hard reset or by hardware when the channel is back in idle state (i.e. in suspended or disabled state).'
        bitOffset: 0
        bitWidth: 1
      - name: TCF
        description: 'transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A transfer complete event is either a block transfer complete or a 2D/repeated block transfer complete, or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0].'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfer event is either an half block transfer or an half 2D/repeated block transfer, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0]. An half block transfer occurs when half of the bytes of the source block size (i.e. rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination. Half 2D/repeated block transfer occurs when half of the repeated blocks (i.e. rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2) have been transferred to the destination.'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred on a data transfer'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag - 0: no update link transfer error event - 1: a master bus error event occurred while updating a linked-list register from memory'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag - 0: no user setting error event - 1: a user setting error event occurred'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occurred'
        bitOffset: 13
        bitWidth: 1
      - name: FIFOL
        description: 'monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destination data width (c.f. GPDMA_CxTR1.DDW_LOG2[1:0], i.e. in units of bytes, half-words, or words). Note: After having suspended an active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0] in order to know exactly how many data have been transferred to the destination. Before reading, the user may wait for the transfer to be indeed suspended i.e. GPDMA_CxSR.SUSPF=1.'
        bitOffset: 16
        bitWidth: 8
  - name: C0CR
    displayName: C0CR
    description: channel x control register
    addressOffset: 100
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: 'enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enabled Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else: * this bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI). * Else, this bit can be asserted by software. Writing 0 into this EN bit is ignored.'
        bitOffset: 0
        bitWidth: 1
      - name: RESET
        description: 'reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Writing 1 implies/will imply the reset of the FIFO, the reset of the channel internal state, and the reset of the SUSP and EN bits, whatever is written in respectively bit 2 and bit 0.'
        bitOffset: 1
        bitWidth: 1
      - name: SUSP
        description: 'suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read: channel suspended Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else: Software must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports. Software must write 0 in order to resume a suspended channel, following the programming sequence in Figure 3: DMA channel suspend and resume sequence.'
        bitOffset: 2
        bitWidth: 1
      - name: TCIE
        description: 'transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 8
        bitWidth: 1
      - name: HTIE
        description: 'half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 9
        bitWidth: 1
      - name: DTEIE
        description: 'data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 10
        bitWidth: 1
      - name: ULEIE
        description: 'update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 11
        bitWidth: 1
      - name: USEIE
        description: 'user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPIE
        description: 'completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 13
        bitWidth: 1
      - name: LSM
        description: 'Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any) of the last LLI i.e. when GPDMA_CxLLR=0: the 16 low significant bits of the link address are null (LA[15:0]=0) and all the update bits are null i.e. UT1=UB1=UT2=USA=UDA=UB2 =UT3=ULL=0. Then GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0.- 1: channel is executed once for the current LLI:* First the (possibly 2D/repeated) block transfer is executed as defined by the current internal register file until that (GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0).* Secondly the next linked-list data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR register. Then channel execution is completed.Note: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 16
        bitWidth: 1
      - name: LAP
        description: 'linked-list allocated portAllocate the master port for the update of the DMA linked-list registers from the memory.- 0: port 0 (AHB) is allocated for the update of the DMA linked-list channel x registers- 1: port 1 (AHB) is allocated for the update of the DMA linked-list channel x registersNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 17
        bitWidth: 1
      - name: PRIO
        description: 'priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: low priority, mid weight- 10: low priority, high weight- 11: high priorityNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 22
        bitWidth: 2
  - name: C0TR1
    displayName: C0TR1
    description: Channel x transfer register 1
    addressOffset: 144
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SDW_LOG2
        description: 'binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)- 10: word (4 bytes)- 11: a user setting error is reported and no transfer is issued.Note: Setting a 8-byte data width is causing a user setting error to be reported and none transfer is issued.Note: a source block size must be a multiple of the source data width (c.f. GPDMA_CxBR1.BNDT[2:0] vs SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.Note: A source burst transfer must have an aligned address with its data width (c.f. start address GPDMA_CxSAR[2:0] and address offset GPDMA_CxTR3.SAO[2:0] vs SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 0
        bitWidth: 2
      - name: SINC
        description: 'source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, pointed by DMA_CxSAR, is either kept constant after a burst beat/single transfer, or is incremented by the offset value corresponding to a contiguous data after a burst beat/single transfer.'
        bitOffset: 3
        bitWidth: 1
      - name: SBL_1
        description: 'source burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat within a burst.If SBL_1[5:0]=0, then burst can be named as single.Each data/beat has a width defined by the source data width i.e. SDW_LOG2[1:0].Note: A burst transfer must have an aligned address (c.f. start address GPDMA_CxSAR and address offset GPDMA_CxTR3.SAO) with its data width (byte, half-word or word). Else a user setting error is reported and none transfer is issued.Note: If a burst transfer would have crossed a 1kB address boundary on a AHB transfer, internally DMA modifies and shortens the programmed burst into single(s) or burst(s) of lower length, to be compliant with the AHB protocol.Note: If a burst transfer is of length greater than the FIFO size of the channel x, internally DMA modifies and shortens the programmed burst into single(s) or burst(s) of lower length, to be compliant with the FIFO size. Transfer performance is lower, with DMA re-arbitration between effective and lower burst(s)/singles, but data integrity is guaranteed.'
        bitOffset: 4
        bitWidth: 6
      - name: PAM
        description: PAM
        bitOffset: 11
        bitWidth: 2
      - name: SBX
        description: 'source byte exchange within the unaligned half-word of each source wordIf source data width is shorter than a word, this bit is ignored.If source data width is a word:- 0: no byte-based exchange within the unaligned half-word of each source word- 1: the two consecutive bytes within the unaligned half-word of each source word are exchanged'
        bitOffset: 13
        bitWidth: 1
      - name: SAP
        description: 'source allocated portAllocate the master port to the source transfer.- 0: port 0 (AHB) is allocated to the source transfer- 1: port 1 (AHB) is allocated to the source transferNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 14
        bitWidth: 1
      - name: SSEC
        description: 'security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can only be read by a secure software. This bit must be written by a secure software when GPDMA_SECCFGR.SECx=1. A secure write is ignored when GPDMA_SECCFGR.SECx=0.When is de-asserted GPDMA_SECCFGR.SECx, this bit is also de-asserted by hardware (on a secure reconfiguration of the channel as non-secure), and the DMA transfer from the source is non-secure.If GPDMA_SECCFGR.SECx=1 (and a secure access):- 0: non-secure- 1: secure'
        bitOffset: 15
        bitWidth: 1
      - name: DDW_LOG2
        description: 'binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)- 10: word (4 bytes)- 11: a user setting error is reported and no transfer is issued.Note: Setting a 8-byte data width is causing a user setting error to be reported and none transfer is issued.Note: A destination burst transfer must have an aligned address with its data width (c.f. start address GPDMA_CxDAR[2:0] and address offset GPDMA_CxTR3.DAO[2:0] vs DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.Note: When configured in packing mode (i.e. if PAM[1]=1 and destination data width different from source data width), a source block size must be a multiple of the destination data width (c.f. GPDMA_CxBR1.BNDT[2:0] vs DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 16
        bitWidth: 2
      - name: DINC
        description: 'destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination address, pointed by DMA_CxDAR, is either kept constant after a burst beat/single transfer, or is incremented by the offset value corresponding to a contiguous data after a burst beat/single transfer.'
        bitOffset: 19
        bitWidth: 1
      - name: DBL_1
        description: 'destination burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat within a burst.If DBL_1[5:0]=0, then burst can be named as single.Each data/beat has a width defined by the destination data width i.e. DDW_LOG2[1:0].Note: A burst transfer must have an aligned address with its data width (c.f. start address GPDMA_CxDAR[2:0] and address offset GPDMA_CxTR3.DAO[2:0] vs DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.Note: If a burst transfer would have crossed a 1kB address boundary on a AHB transfer, internally DMA modifies and shortens the programmed burst into single(s) or burst(s) of lower length, to be compliant with the AHB protocol.Note: If a burst transfer is of length greater than the FIFO size of the channel x, internally DMA modifies and shortens the programmed burst into single(s) or burst(s) of lower length, to be compliant with the FIFO size. Transfer performance is lower, with DMA re-arbitration between effective and lower burst(s)/singles, but data integrity is guaranteed.'
        bitOffset: 20
        bitWidth: 6
      - name: DBX
        description: 'destination byte exchangeIf destination data size is a byte, this bit is ignored.If destination data size is not a byte:- 0: no byte-based exchange within half-word- 1: the two consecutive (post PAM) bytes are exchanged in each destination half-word'
        bitOffset: 26
        bitWidth: 1
      - name: DHX
        description: 'destination half-word exchangeIf destination data size is shorter than a word, this bit is ignored.If destination data size is a word:- 0: no halfword-based exchange within word- 1: the two consecutive (post PAM) half-words are exchanged in each destination word'
        bitOffset: 27
        bitWidth: 1
      - name: DAP
        description: 'destination allocated portAllocate the master port to the destination transfer.- 0: port 0 (AHB) is allocated to the destination transfer- 1: port 1 (AHB) is allocated to the destination transferNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 30
        bitWidth: 1
      - name: DSEC
        description: 'security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can only be read by a secure software. This bit must be written by a secure software when GPDMA_SECCFGR.SECx=1. A secure write is ignored when GPDMA_SECCFGR.SECx=0.When is de-asserted GPDMA_SECCFGR.SECx, this bit is also de-asserted by hardware (on a secure reconfiguration of the channel as non-secure), and the DMA transfer to the destination is non-secure.If GPDMA_SECCFGR.SECx=1 (and a secure access):- 0: non-secure- 1: secure'
        bitOffset: 31
        bitWidth: 1
  - name: C0TR2
    displayName: C0TR2
    description: Channel x transfer register 2
    addressOffset: 148
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: REQSEL
        description: 'DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else, the selected hardware request as per Table 12 is internally taken into account. Note: The user must not assign a same input hardware request (i.e. a same REQSEL[6:0] value) to different active DMA channels (i.e. if GPDMA_CxCR.EN=1 and GPDMA_CxTR2.SWREQ=0 for the related x channels). In other words, DMA is not intended to hardware support the case of simultaneous enabled channels having been -incorrectly- configured with a same hardware peripheral request signal, and there is no user setting error reporting.'
        bitOffset: 0
        bitWidth: 7
      - name: SWREQ
        description: 'Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0: no software request. The selected hardware request REQSEL[6:0] is taken into account. - 1: software request (for a memory-to-memory transfer). And the default selected hardware request as per REQSEL[6:0] is ignored.'
        bitOffset: 9
        bitWidth: 1
      - name: DREQ
        description: 'Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else: - 0: the selected hardware request is driven by a source peripheral (i.e. this request signal is taken into account by the DMA transfer scheduler over the source/read port) - 1: the selected hardware request is driven by a destination peripheral (.e. this request signal is taken into account by the DMA transfer scheduler over the destination/write port)'
        bitOffset: 10
        bitWidth: 1
      - name: BREQ
        description: BREQ
        bitOffset: 11
        bitWidth: 1
      - name: TRIGM
        description: Trigger mode
        bitOffset: 14
        bitWidth: 2
      - name: TRIGSEL
        description: 'Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA transfer, with an active trigger event if TRIGPOL[1:0] !=00.'
        bitOffset: 16
        bitWidth: 6
      - name: TRIGPOL
        description: 'Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[5:0]. - 00: no trigger. Masked trigger event. - 01: trigger on the rising edge - 10: trigger on the falling edge - 11: same as 00'
        bitOffset: 24
        bitWidth: 2
      - name: TCEM
        description: 'Transfer complete event mode Defines the transfer granularity for the transfer complete (and half transfer complete) event generation. - 00: at block level (i.e. when GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 01: channel x=0 to 11: same as 00 ;channel x=12 to 15: at 2D/repeated block level (i.e. when GPDMA_CxBR1.BRC[10:0]= 0 and GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 10: at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block or a 2D/repeated block transfer), if any data transfer. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1. - 11: at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI is the one that updates the link address GPDMA_CxLLR.LA[15:2] to zero and that clears all the update bits - UT1, UT2, UB1, USA, UDA, if present UT3, UB2 and ULL - of the GPDMA_CxLLR register. If the channel transfer is continuous/infinite, no event is generated.'
        bitOffset: 30
        bitWidth: 2
  - name: C0BR1
    displayName: C0BR1
    description: Channel x block register 1
    addressOffset: 152
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
  - name: C0SAR
    displayName: C0SAR
    description: Channel x source address register
    addressOffset: 156
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
  - name: C0DAR
    displayName: C0DAR
    description: Channel x destination address register
    addressOffset: 160
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
  - name: C0LLR
    displayName: C0LLR
    description: Channel x linked-list address register
    addressOffset: 204
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LA
        description: 'pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=UDA=ULL=0 and if LA[15:2]=0: the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file. Else, this field is the pointer to the memory address offset from which the next linked-list data structure will be automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file i.e. possibly GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR. Note: The user should program the pointer to be 32-bit aligned. The two low significant bits are write ignored.'
        bitOffset: 2
        bitWidth: 14
      - name: ULL
        description: 'Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the memory during the link transfer. - 0: no GPDMA_CxLLR update - 1: GPDMA_CxLLR update'
        bitOffset: 16
        bitWidth: 1
      - name: UDA
        description: 'Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the memory during the link transfer. - 0: no GPDMA_CxDAR update - 1: GPDMA_CxDAR update'
        bitOffset: 27
        bitWidth: 1
      - name: USA
        description: 'Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the memory during the link transfer. - 0: no GPDMA_CxSAR update - 1: GPDMA_CxSAR update'
        bitOffset: 28
        bitWidth: 1
      - name: UB1
        description: 'Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the memory during the link transfer. If UB1=0 and if GPDMA_CxLLR != 0, the linked-list is not completed. Then GPDMA_CxBR1.BNDT[15:0] is restored to the programmed value after data transfer is completed and before the link transfer. - 0: no GPDMA_CxBR1 update (GPDMA_CxBR1.BNDT[15:0] is restored, if any link transfer) - 1: GPDMA_CxBR1 update'
        bitOffset: 29
        bitWidth: 1
      - name: UT2
        description: 'Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the memory during the link transfer. - 0: no GPDMA_CxTR2 update - 1: GPDMA_CxTR2 update'
        bitOffset: 30
        bitWidth: 1
      - name: UT1
        description: 'Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the memory during the link transfer. - 0: no GPDMA_CxTR1 update - 1: GPDMA_CxTR1 update'
        bitOffset: 31
        bitWidth: 1
  - name: C1LBAR
    displayName: C1LBAR
    description: channel x linked-list base address register
    addressOffset: 208
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LBA
        description: linked-list base address of DMA channel x
        bitOffset: 16
        bitWidth: 16
  - name: C1FCR
    displayName: C1FCR
    description: Channel x flag clear register
    addressOffset: 220
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TCF
        description: 'transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag'
        bitOffset: 13
        bitWidth: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
  - name: C1SR
    displayName: C1SR
    description: channel x status register
    addressOffset: 224
    size: 32
    access: read-only
    resetValue: 1
    fields:
      - name: IDLEF
        description: 'idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is de-asserted by hardware when the channel is enabled (i.e. is written 1 into GPDMA_CxCR.EN) with a valid channel configuration (i.e. no USEF to be immediately reported). This idle flag is asserted after hard reset or by hardware when the channel is back in idle state (i.e. in suspended or disabled state).'
        bitOffset: 0
        bitWidth: 1
      - name: TCF
        description: 'transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A transfer complete event is either a block transfer complete or a 2D/repeated block transfer complete, or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0].'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfer event is either an half block transfer or an half 2D/repeated block transfer, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0]. An half block transfer occurs when half of the bytes of the source block size (i.e. rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination. Half 2D/repeated block transfer occurs when half of the repeated blocks (i.e. rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2) have been transferred to the destination.'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred on a data transfer'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag - 0: no update link transfer error event - 1: a master bus error event occurred while updating a linked-list register from memory'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag - 0: no user setting error event - 1: a user setting error event occurred'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occurred'
        bitOffset: 13
        bitWidth: 1
      - name: FIFOL
        description: 'monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destination data width (c.f. GPDMA_CxTR1.DDW_LOG2[1:0], i.e. in units of bytes, half-words, or words). Note: After having suspended an active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0] in order to know exactly how many data have been transferred to the destination. Before reading, the user may wait for the transfer to be indeed suspended i.e. GPDMA_CxSR.SUSPF=1.'
        bitOffset: 16
        bitWidth: 8
  - name: C1CR
    displayName: C1CR
    description: channel x control register
    addressOffset: 228
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: 'enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enabled Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else: * this bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI). * Else, this bit can be asserted by software. Writing 0 into this EN bit is ignored.'
        bitOffset: 0
        bitWidth: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
      - name: SUSP
        description: 'suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read: channel suspended Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else: Software must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports. Software must write 0 in order to resume a suspended channel, following the programming sequence in Figure 3: DMA channel suspend and resume sequence.'
        bitOffset: 2
        bitWidth: 1
      - name: TCIE
        description: 'transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 8
        bitWidth: 1
      - name: HTIE
        description: 'half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 9
        bitWidth: 1
      - name: DTEIE
        description: 'data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 10
        bitWidth: 1
      - name: ULEIE
        description: 'update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 11
        bitWidth: 1
      - name: USEIE
        description: 'user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPIE
        description: 'completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 13
        bitWidth: 1
      - name: LSM
        description: 'Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any) of the last LLI i.e. when GPDMA_CxLLR=0: the 16 low significant bits of the link address are null (LA[15:0]=0) and all the update bits are null i.e. UT1=UB1=UT2=USA=UDA=UB2 =UT3=ULL=0. Then GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0.- 1: channel is executed once for the current LLI:* First the (possibly 2D/repeated) block transfer is executed as defined by the current internal register file until that (GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0).* Secondly the next linked-list data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR register. Then channel execution is completed.Note: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 16
        bitWidth: 1
      - name: LAP
        description: 'linked-list allocated portAllocate the master port for the update of the DMA linked-list registers from the memory.- 0: port 0 (AHB) is allocated for the update of the DMA linked-list channel x registers- 1: port 1 (AHB) is allocated for the update of the DMA linked-list channel x registersNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 17
        bitWidth: 1
      - name: PRIO
        description: 'priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: low priority, mid weight- 10: low priority, high weight- 11: high priorityNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 22
        bitWidth: 2
  - name: C1TR1
    displayName: C1TR1
    description: Channel x transfer register 1
    addressOffset: 272
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SDW_LOG2
        description: 'binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)- 10: word (4 bytes)- 11: a user setting error is reported and no transfer is issued.Note: Setting a 8-byte data width is causing a user setting error to be reported and none transfer is issued.Note: a source block size must be a multiple of the source data width (c.f. GPDMA_CxBR1.BNDT[2:0] vs SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.Note: A source burst transfer must have an aligned address with its data width (c.f. start address GPDMA_CxSAR[2:0] and address offset GPDMA_CxTR3.SAO[2:0] vs SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 0
        bitWidth: 2
      - name: SINC
        description: 'source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, pointed by DMA_CxSAR, is either kept constant after a burst beat/single transfer, or is incremented by the offset value corresponding to a contiguous data after a burst beat/single transfer.'
        bitOffset: 3
        bitWidth: 1
      - name: SBL_1
        description: 'source burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat within a burst.If SBL_1[5:0]=0, then burst can be named as single.Each data/beat has a width defined by the source data width i.e. SDW_LOG2[1:0].Note: A burst transfer must have an aligned address (c.f. start address GPDMA_CxSAR and address offset GPDMA_CxTR3.SAO) with its data width (byte, half-word or word). Else a user setting error is reported and none transfer is issued.Note: If a burst transfer would have crossed a 1kB address boundary on a AHB transfer, internally DMA modifies and shortens the programmed burst into single(s) or burst(s) of lower length, to be compliant with the AHB protocol.Note: If a burst transfer is of length greater than the FIFO size of the channel x, internally DMA modifies and shortens the programmed burst into single(s) or burst(s) of lower length, to be compliant with the FIFO size. Transfer performance is lower, with DMA re-arbitration between effective and lower burst(s)/singles, but data integrity is guaranteed.'
        bitOffset: 4
        bitWidth: 6
      - name: PAM
        description: PAM
        bitOffset: 11
        bitWidth: 2
      - name: SBX
        description: 'source byte exchange within the unaligned half-word of each source wordIf source data width is shorter than a word, this bit is ignored.If source data width is a word:- 0: no byte-based exchange within the unaligned half-word of each source word- 1: the two consecutive bytes within the unaligned half-word of each source word are exchanged'
        bitOffset: 13
        bitWidth: 1
      - name: SAP
        description: 'source allocated portAllocate the master port to the source transfer.- 0: port 0 (AHB) is allocated to the source transfer- 1: port 1 (AHB) is allocated to the source transferNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 14
        bitWidth: 1
      - name: SSEC
        description: 'security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can only be read by a secure software. This bit must be written by a secure software when GPDMA_SECCFGR.SECx=1. A secure write is ignored when GPDMA_SECCFGR.SECx=0.When is de-asserted GPDMA_SECCFGR.SECx, this bit is also de-asserted by hardware (on a secure reconfiguration of the channel as non-secure), and the DMA transfer from the source is non-secure.If GPDMA_SECCFGR.SECx=1 (and a secure access):- 0: non-secure- 1: secure'
        bitOffset: 15
        bitWidth: 1
      - name: DDW_LOG2
        description: 'binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)- 10: word (4 bytes)- 11: a user setting error is reported and no transfer is issued.Note: Setting a 8-byte data width is causing a user setting error to be reported and none transfer is issued.Note: A destination burst transfer must have an aligned address with its data width (c.f. start address GPDMA_CxDAR[2:0] and address offset GPDMA_CxTR3.DAO[2:0] vs DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.Note: When configured in packing mode (i.e. if PAM[1]=1 and destination data width different from source data width), a source block size must be a multiple of the destination data width (c.f. GPDMA_CxBR1.BNDT[2:0] vs DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 16
        bitWidth: 2
      - name: DINC
        description: 'destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination address, pointed by DMA_CxDAR, is either kept constant after a burst beat/single transfer, or is incremented by the offset value corresponding to a contiguous data after a burst beat/single transfer.'
        bitOffset: 19
        bitWidth: 1
      - name: DBL_1
        description: 'destination burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat within a burst.If DBL_1[5:0]=0, then burst can be named as single.Each data/beat has a width defined by the destination data width i.e. DDW_LOG2[1:0].Note: A burst transfer must have an aligned address with its data width (c.f. start address GPDMA_CxDAR[2:0] and address offset GPDMA_CxTR3.DAO[2:0] vs DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.Note: If a burst transfer would have crossed a 1kB address boundary on a AHB transfer, internally DMA modifies and shortens the programmed burst into single(s) or burst(s) of lower length, to be compliant with the AHB protocol.Note: If a burst transfer is of length greater than the FIFO size of the channel x, internally DMA modifies and shortens the programmed burst into single(s) or burst(s) of lower length, to be compliant with the FIFO size. Transfer performance is lower, with DMA re-arbitration between effective and lower burst(s)/singles, but data integrity is guaranteed.'
        bitOffset: 20
        bitWidth: 6
      - name: DBX
        description: 'destination byte exchangeIf destination data size is a byte, this bit is ignored.If destination data size is not a byte:- 0: no byte-based exchange within half-word- 1: the two consecutive (post PAM) bytes are exchanged in each destination half-word'
        bitOffset: 26
        bitWidth: 1
      - name: DHX
        description: 'destination half-word exchangeIf destination data size is shorter than a word, this bit is ignored.If destination data size is a word:- 0: no halfword-based exchange within word- 1: the two consecutive (post PAM) half-words are exchanged in each destination word'
        bitOffset: 27
        bitWidth: 1
      - name: DAP
        description: 'destination allocated portAllocate the master port to the destination transfer.- 0: port 0 (AHB) is allocated to the destination transfer- 1: port 1 (AHB) is allocated to the destination transferNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 30
        bitWidth: 1
      - name: DSEC
        description: 'security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can only be read by a secure software. This bit must be written by a secure software when GPDMA_SECCFGR.SECx=1. A secure write is ignored when GPDMA_SECCFGR.SECx=0.When is de-asserted GPDMA_SECCFGR.SECx, this bit is also de-asserted by hardware (on a secure reconfiguration of the channel as non-secure), and the DMA transfer to the destination is non-secure.If GPDMA_SECCFGR.SECx=1 (and a secure access):- 0: non-secure- 1: secure'
        bitOffset: 31
        bitWidth: 1
  - name: C1TR2
    displayName: C1TR2
    description: Channel x transfer register 2
    addressOffset: 276
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: REQSEL
        description: 'DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else, the selected hardware request as per Table 12 is internally taken into account. Note: The user must not assign a same input hardware request (i.e. a same REQSEL[6:0] value) to different active DMA channels (i.e. if GPDMA_CxCR.EN=1 and GPDMA_CxTR2.SWREQ=0 for the related x channels). In other words, DMA is not intended to hardware support the case of simultaneous enabled channels having been -incorrectly- configured with a same hardware peripheral request signal, and there is no user setting error reporting.'
        bitOffset: 0
        bitWidth: 7
      - name: SWREQ
        description: 'Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0: no software request. The selected hardware request REQSEL[6:0] is taken into account. - 1: software request (for a memory-to-memory transfer). And the default selected hardware request as per REQSEL[6:0] is ignored.'
        bitOffset: 9
        bitWidth: 1
      - name: DREQ
        description: 'Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else: - 0: the selected hardware request is driven by a source peripheral (i.e. this request signal is taken into account by the DMA transfer scheduler over the source/read port) - 1: the selected hardware request is driven by a destination peripheral (.e. this request signal is taken into account by the DMA transfer scheduler over the destination/write port)'
        bitOffset: 10
        bitWidth: 1
      - name: BREQ
        description: BREQ
        bitOffset: 11
        bitWidth: 1
      - name: TRIGM
        description: TRIGM mode
        bitOffset: 14
        bitWidth: 2
      - name: TRIGSEL
        description: 'Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA transfer, with an active trigger event if TRIGPOL[1:0] !=00.'
        bitOffset: 16
        bitWidth: 6
      - name: TRIGPOL
        description: 'Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[5:0]. - 00: no trigger. Masked trigger event. - 01: trigger on the rising edge - 10: trigger on the falling edge - 11: same as 00'
        bitOffset: 24
        bitWidth: 2
      - name: TCEM
        description: 'Transfer complete event mode Defines the transfer granularity for the transfer complete (and half transfer complete) event generation. - 00: at block level (i.e. when GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 01: channel x=0 to 11: same as 00 ;channel x=12 to 15: at 2D/repeated block level (i.e. when GPDMA_CxBR1.BRC[10:0]= 0 and GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 10: at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block or a 2D/repeated block transfer), if any data transfer. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1. - 11: at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI is the one that updates the link address GPDMA_CxLLR.LA[15:2] to zero and that clears all the update bits - UT1, UT2, UB1, USA, UDA, if present UT3, UB2 and ULL - of the GPDMA_CxLLR register. If the channel transfer is continuous/infinite, no event is generated.'
        bitOffset: 30
        bitWidth: 2
  - name: C1BR1
    displayName: C1BR1
    description: Channel x block register 1
    addressOffset: 280
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
  - name: C1SAR
    displayName: C1SAR
    description: Channel x source address register
    addressOffset: 284
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
  - name: C1DAR
    displayName: C1DAR
    description: Channel x destination address register
    addressOffset: 288
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
  - name: C1LLR
    displayName: C1LLR
    description: Channel x linked-list address register
    addressOffset: 332
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LA
        description: 'pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=UDA=ULL=0 and if LA[15:2]=0: the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file. Else, this field is the pointer to the memory address offset from which the next linked-list data structure will be automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file i.e. possibly GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR. Note: The user should program the pointer to be 32-bit aligned. The two low significant bits are write ignored.'
        bitOffset: 2
        bitWidth: 14
      - name: ULL
        description: 'Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the memory during the link transfer. - 0: no GPDMA_CxLLR update - 1: GPDMA_CxLLR update'
        bitOffset: 16
        bitWidth: 1
      - name: UDA
        description: 'Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the memory during the link transfer. - 0: no GPDMA_CxDAR update - 1: GPDMA_CxDAR update'
        bitOffset: 27
        bitWidth: 1
      - name: USA
        description: 'Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the memory during the link transfer. - 0: no GPDMA_CxSAR update - 1: GPDMA_CxSAR update'
        bitOffset: 28
        bitWidth: 1
      - name: UB1
        description: 'Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the memory during the link transfer. If UB1=0 and if GPDMA_CxLLR != 0, the linked-list is not completed. Then GPDMA_CxBR1.BNDT[15:0] is restored to the programmed value after data transfer is completed and before the link transfer. - 0: no GPDMA_CxBR1 update (GPDMA_CxBR1.BNDT[15:0] is restored, if any link transfer) - 1: GPDMA_CxBR1 update'
        bitOffset: 29
        bitWidth: 1
      - name: UT2
        description: 'Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the memory during the link transfer. - 0: no GPDMA_CxTR2 update - 1: GPDMA_CxTR2 update'
        bitOffset: 30
        bitWidth: 1
      - name: UT1
        description: 'Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the memory during the link transfer. - 0: no GPDMA_CxTR1 update - 1: GPDMA_CxTR1 update'
        bitOffset: 31
        bitWidth: 1
  - name: C2LBAR
    displayName: C2LBAR
    description: channel x linked-list base address register
    addressOffset: 336
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LBA
        description: linked-list base address of DMA channel x
        bitOffset: 16
        bitWidth: 16
  - name: C2FCR
    displayName: C2FCR
    description: Channel x flag clear register
    addressOffset: 348
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TCF
        description: 'transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag'
        bitOffset: 13
        bitWidth: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
  - name: C2SR
    displayName: C2SR
    description: channel x status register
    addressOffset: 352
    size: 32
    access: read-only
    resetValue: 1
    fields:
      - name: IDLEF
        description: 'idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is de-asserted by hardware when the channel is enabled (i.e. is written 1 into GPDMA_CxCR.EN) with a valid channel configuration (i.e. no USEF to be immediately reported). This idle flag is asserted after hard reset or by hardware when the channel is back in idle state (i.e. in suspended or disabled state).'
        bitOffset: 0
        bitWidth: 1
      - name: TCF
        description: 'transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A transfer complete event is either a block transfer complete or a 2D/repeated block transfer complete, or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0].'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfer event is either an half block transfer or an half 2D/repeated block transfer, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0]. An half block transfer occurs when half of the bytes of the source block size (i.e. rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination. Half 2D/repeated block transfer occurs when half of the repeated blocks (i.e. rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2) have been transferred to the destination.'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred on a data transfer'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag - 0: no update link transfer error event - 1: a master bus error event occurred while updating a linked-list register from memory'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag - 0: no user setting error event - 1: a user setting error event occurred'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occurred'
        bitOffset: 13
        bitWidth: 1
      - name: FIFOL
        description: 'monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destination data width (c.f. GPDMA_CxTR1.DDW_LOG2[1:0], i.e. in units of bytes, half-words, or words). Note: After having suspended an active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0] in order to know exactly how many data have been transferred to the destination. Before reading, the user may wait for the transfer to be indeed suspended i.e. GPDMA_CxSR.SUSPF=1.'
        bitOffset: 16
        bitWidth: 8
  - name: C2CR
    displayName: C2CR
    description: channel x control register
    addressOffset: 356
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: 'enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enabled Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else: * this bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI). * Else, this bit can be asserted by software. Writing 0 into this EN bit is ignored.'
        bitOffset: 0
        bitWidth: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
      - name: SUSP
        description: 'suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read: channel suspended Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else: Software must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports. Software must write 0 in order to resume a suspended channel, following the programming sequence in Figure 3: DMA channel suspend and resume sequence.'
        bitOffset: 2
        bitWidth: 1
      - name: TCIE
        description: 'transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 8
        bitWidth: 1
      - name: HTIE
        description: 'half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 9
        bitWidth: 1
      - name: DTEIE
        description: 'data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 10
        bitWidth: 1
      - name: ULEIE
        description: 'update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 11
        bitWidth: 1
      - name: USEIE
        description: 'user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPIE
        description: 'completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 13
        bitWidth: 1
      - name: LSM
        description: 'Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any) of the last LLI i.e. when GPDMA_CxLLR=0: the 16 low significant bits of the link address are null (LA[15:0]=0) and all the update bits are null i.e. UT1=UB1=UT2=USA=UDA=UB2 =UT3=ULL=0. Then GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0.- 1: channel is executed once for the current LLI:* First the (possibly 2D/repeated) block transfer is executed as defined by the current internal register file until that (GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0).* Secondly the next linked-list data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR register. Then channel execution is completed.Note: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 16
        bitWidth: 1
      - name: LAP
        description: 'linked-list allocated portAllocate the master port for the update of the DMA linked-list registers from the memory.- 0: port 0 (AHB) is allocated for the update of the DMA linked-list channel x registers- 1: port 1 (AHB) is allocated for the update of the DMA linked-list channel x registersNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 17
        bitWidth: 1
      - name: PRIO
        description: 'priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: low priority, mid weight- 10: low priority, high weight- 11: high priorityNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 22
        bitWidth: 2
  - name: C2TR1
    displayName: C2TR1
    description: Channel x transfer register 1
    addressOffset: 400
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SDW_LOG2
        description: 'binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)- 10: word (4 bytes)- 11: a user setting error is reported and no transfer is issued.Note: Setting a 8-byte data width is causing a user setting error to be reported and none transfer is issued.Note: a source block size must be a multiple of the source data width (c.f. GPDMA_CxBR1.BNDT[2:0] vs SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.Note: A source burst transfer must have an aligned address with its data width (c.f. start address GPDMA_CxSAR[2:0] and address offset GPDMA_CxTR3.SAO[2:0] vs SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 0
        bitWidth: 2
      - name: SINC
        description: 'source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, pointed by DMA_CxSAR, is either kept constant after a burst beat/single transfer, or is incremented by the offset value corresponding to a contiguous data after a burst beat/single transfer.'
        bitOffset: 3
        bitWidth: 1
      - name: SBL_1
        description: 'source burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat within a burst.If SBL_1[5:0]=0, then burst can be named as single.Each data/beat has a width defined by the source data width i.e. SDW_LOG2[1:0].Note: A burst transfer must have an aligned address (c.f. start address GPDMA_CxSAR and address offset GPDMA_CxTR3.SAO) with its data width (byte, half-word or word). Else a user setting error is reported and none transfer is issued.Note: If a burst transfer would have crossed a 1kB address boundary on a AHB transfer, internally DMA modifies and shortens the programmed burst into single(s) or burst(s) of lower length, to be compliant with the AHB protocol.Note: If a burst transfer is of length greater than the FIFO size of the channel x, internally DMA modifies and shortens the programmed burst into single(s) or burst(s) of lower length, to be compliant with the FIFO size. Transfer performance is lower, with DMA re-arbitration between effective and lower burst(s)/singles, but data integrity is guaranteed.'
        bitOffset: 4
        bitWidth: 6
      - name: PAM
        description: PAM
        bitOffset: 11
        bitWidth: 2
      - name: SBX
        description: 'source byte exchange within the unaligned half-word of each source wordIf source data width is shorter than a word, this bit is ignored.If source data width is a word:- 0: no byte-based exchange within the unaligned half-word of each source word- 1: the two consecutive bytes within the unaligned half-word of each source word are exchanged'
        bitOffset: 13
        bitWidth: 1
      - name: SAP
        description: 'source allocated portAllocate the master port to the source transfer.- 0: port 0 (AHB) is allocated to the source transfer- 1: port 1 (AHB) is allocated to the source transferNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 14
        bitWidth: 1
      - name: SSEC
        description: 'security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can only be read by a secure software. This bit must be written by a secure software when GPDMA_SECCFGR.SECx=1. A secure write is ignored when GPDMA_SECCFGR.SECx=0.When is de-asserted GPDMA_SECCFGR.SECx, this bit is also de-asserted by hardware (on a secure reconfiguration of the channel as non-secure), and the DMA transfer from the source is non-secure.If GPDMA_SECCFGR.SECx=1 (and a secure access):- 0: non-secure- 1: secure'
        bitOffset: 15
        bitWidth: 1
      - name: DDW_LOG2
        description: 'binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)- 10: word (4 bytes)- 11: a user setting error is reported and no transfer is issued.Note: Setting a 8-byte data width is causing a user setting error to be reported and none transfer is issued.Note: A destination burst transfer must have an aligned address with its data width (c.f. start address GPDMA_CxDAR[2:0] and address offset GPDMA_CxTR3.DAO[2:0] vs DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.Note: When configured in packing mode (i.e. if PAM[1]=1 and destination data width different from source data width), a source block size must be a multiple of the destination data width (c.f. GPDMA_CxBR1.BNDT[2:0] vs DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 16
        bitWidth: 2
      - name: DINC
        description: 'destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination address, pointed by DMA_CxDAR, is either kept constant after a burst beat/single transfer, or is incremented by the offset value corresponding to a contiguous data after a burst beat/single transfer.'
        bitOffset: 19
        bitWidth: 1
      - name: DBL_1
        description: 'destination burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat within a burst.If DBL_1[5:0]=0, then burst can be named as single.Each data/beat has a width defined by the destination data width i.e. DDW_LOG2[1:0].Note: A burst transfer must have an aligned address with its data width (c.f. start address GPDMA_CxDAR[2:0] and address offset GPDMA_CxTR3.DAO[2:0] vs DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.Note: If a burst transfer would have crossed a 1kB address boundary on a AHB transfer, internally DMA modifies and shortens the programmed burst into single(s) or burst(s) of lower length, to be compliant with the AHB protocol.Note: If a burst transfer is of length greater than the FIFO size of the channel x, internally DMA modifies and shortens the programmed burst into single(s) or burst(s) of lower length, to be compliant with the FIFO size. Transfer performance is lower, with DMA re-arbitration between effective and lower burst(s)/singles, but data integrity is guaranteed.'
        bitOffset: 20
        bitWidth: 6
      - name: DBX
        description: 'destination byte exchangeIf destination data size is a byte, this bit is ignored.If destination data size is not a byte:- 0: no byte-based exchange within half-word- 1: the two consecutive (post PAM) bytes are exchanged in each destination half-word'
        bitOffset: 26
        bitWidth: 1
      - name: DHX
        description: 'destination half-word exchangeIf destination data size is shorter than a word, this bit is ignored.If destination data size is a word:- 0: no halfword-based exchange within word- 1: the two consecutive (post PAM) half-words are exchanged in each destination word'
        bitOffset: 27
        bitWidth: 1
      - name: DAP
        description: 'destination allocated portAllocate the master port to the destination transfer.- 0: port 0 (AHB) is allocated to the destination transfer- 1: port 1 (AHB) is allocated to the destination transferNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 30
        bitWidth: 1
      - name: DSEC
        description: 'security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can only be read by a secure software. This bit must be written by a secure software when GPDMA_SECCFGR.SECx=1. A secure write is ignored when GPDMA_SECCFGR.SECx=0.When is de-asserted GPDMA_SECCFGR.SECx, this bit is also de-asserted by hardware (on a secure reconfiguration of the channel as non-secure), and the DMA transfer to the destination is non-secure.If GPDMA_SECCFGR.SECx=1 (and a secure access):- 0: non-secure- 1: secure'
        bitOffset: 31
        bitWidth: 1
  - name: C2TR2
    displayName: C2TR2
    description: Channel x transfer register 2
    addressOffset: 404
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: REQSEL
        description: 'DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else, the selected hardware request as per Table 12 is internally taken into account. Note: The user must not assign a same input hardware request (i.e. a same REQSEL[6:0] value) to different active DMA channels (i.e. if GPDMA_CxCR.EN=1 and GPDMA_CxTR2.SWREQ=0 for the related x channels). In other words, DMA is not intended to hardware support the case of simultaneous enabled channels having been -incorrectly- configured with a same hardware peripheral request signal, and there is no user setting error reporting.'
        bitOffset: 0
        bitWidth: 7
      - name: SWREQ
        description: 'Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0: no software request. The selected hardware request REQSEL[6:0] is taken into account. - 1: software request (for a memory-to-memory transfer). And the default selected hardware request as per REQSEL[6:0] is ignored.'
        bitOffset: 9
        bitWidth: 1
      - name: DREQ
        description: 'Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else: - 0: the selected hardware request is driven by a source peripheral (i.e. this request signal is taken into account by the DMA transfer scheduler over the source/read port) - 1: the selected hardware request is driven by a destination peripheral (.e. this request signal is taken into account by the DMA transfer scheduler over the destination/write port)'
        bitOffset: 10
        bitWidth: 1
      - name: BREQ
        description: BREQ
        bitOffset: 11
        bitWidth: 1
      - name: TRIGM
        description: Trigger mode
        bitOffset: 14
        bitWidth: 2
      - name: TRIGSEL
        description: 'Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA transfer, with an active trigger event if TRIGPOL[1:0] !=00.'
        bitOffset: 16
        bitWidth: 6
      - name: TRIGPOL
        description: 'Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[5:0]. - 00: no trigger. Masked trigger event. - 01: trigger on the rising edge - 10: trigger on the falling edge - 11: same as 00'
        bitOffset: 24
        bitWidth: 2
      - name: TCEM
        description: 'Transfer complete event mode Defines the transfer granularity for the transfer complete (and half transfer complete) event generation. - 00: at block level (i.e. when GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 01: channel x=0 to 11: same as 00 ;channel x=12 to 15: at 2D/repeated block level (i.e. when GPDMA_CxBR1.BRC[10:0]= 0 and GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 10: at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block or a 2D/repeated block transfer), if any data transfer. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1. - 11: at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI is the one that updates the link address GPDMA_CxLLR.LA[15:2] to zero and that clears all the update bits - UT1, UT2, UB1, USA, UDA, if present UT3, UB2 and ULL - of the GPDMA_CxLLR register. If the channel transfer is continuous/infinite, no event is generated.'
        bitOffset: 30
        bitWidth: 2
  - name: C2BR1
    displayName: C2BR1
    description: Channel x block register 1
    addressOffset: 408
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
  - name: C2SAR
    displayName: C2SAR
    description: Channel x source address register
    addressOffset: 412
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
  - name: C2DAR
    displayName: C2DAR
    description: Channel x destination address register
    addressOffset: 416
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
  - name: C2LLR
    displayName: C2LLR
    description: Channel x linked-list address register
    addressOffset: 460
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LA
        description: 'pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=UDA=ULL=0 and if LA[15:2]=0: the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file. Else, this field is the pointer to the memory address offset from which the next linked-list data structure will be automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file i.e. possibly GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR. Note: The user should program the pointer to be 32-bit aligned. The two low significant bits are write ignored.'
        bitOffset: 2
        bitWidth: 14
      - name: ULL
        description: 'Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the memory during the link transfer. - 0: no GPDMA_CxLLR update - 1: GPDMA_CxLLR update'
        bitOffset: 16
        bitWidth: 1
      - name: UDA
        description: 'Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the memory during the link transfer. - 0: no GPDMA_CxDAR update - 1: GPDMA_CxDAR update'
        bitOffset: 27
        bitWidth: 1
      - name: USA
        description: 'Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the memory during the link transfer. - 0: no GPDMA_CxSAR update - 1: GPDMA_CxSAR update'
        bitOffset: 28
        bitWidth: 1
      - name: UB1
        description: 'Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the memory during the link transfer. If UB1=0 and if GPDMA_CxLLR != 0, the linked-list is not completed. Then GPDMA_CxBR1.BNDT[15:0] is restored to the programmed value after data transfer is completed and before the link transfer. - 0: no GPDMA_CxBR1 update (GPDMA_CxBR1.BNDT[15:0] is restored, if any link transfer) - 1: GPDMA_CxBR1 update'
        bitOffset: 29
        bitWidth: 1
      - name: UT2
        description: 'Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the memory during the link transfer. - 0: no GPDMA_CxTR2 update - 1: GPDMA_CxTR2 update'
        bitOffset: 30
        bitWidth: 1
      - name: UT1
        description: 'Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the memory during the link transfer. - 0: no GPDMA_CxTR1 update - 1: GPDMA_CxTR1 update'
        bitOffset: 31
        bitWidth: 1
  - name: C3LBAR
    displayName: C3LBAR
    description: channel x linked-list base address register
    addressOffset: 464
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LBA
        description: linked-list base address of DMA channel x
        bitOffset: 16
        bitWidth: 16
  - name: C3FCR
    displayName: C3FCR
    description: Channel x flag clear register
    addressOffset: 476
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TCF
        description: 'transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag'
        bitOffset: 13
        bitWidth: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
  - name: C3SR
    displayName: C3SR
    description: channel x status register
    addressOffset: 480
    size: 32
    access: read-only
    resetValue: 1
    fields:
      - name: IDLEF
        description: 'idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is de-asserted by hardware when the channel is enabled (i.e. is written 1 into GPDMA_CxCR.EN) with a valid channel configuration (i.e. no USEF to be immediately reported). This idle flag is asserted after hard reset or by hardware when the channel is back in idle state (i.e. in suspended or disabled state).'
        bitOffset: 0
        bitWidth: 1
      - name: TCF
        description: 'transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A transfer complete event is either a block transfer complete or a 2D/repeated block transfer complete, or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0].'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfer event is either an half block transfer or an half 2D/repeated block transfer, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0]. An half block transfer occurs when half of the bytes of the source block size (i.e. rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination. Half 2D/repeated block transfer occurs when half of the repeated blocks (i.e. rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2) have been transferred to the destination.'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred on a data transfer'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag - 0: no update link transfer error event - 1: a master bus error event occurred while updating a linked-list register from memory'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag - 0: no user setting error event - 1: a user setting error event occurred'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occurred'
        bitOffset: 13
        bitWidth: 1
      - name: FIFOL
        description: 'monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destination data width (c.f. GPDMA_CxTR1.DDW_LOG2[1:0], i.e. in units of bytes, half-words, or words). Note: After having suspended an active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0] in order to know exactly how many data have been transferred to the destination. Before reading, the user may wait for the transfer to be indeed suspended i.e. GPDMA_CxSR.SUSPF=1.'
        bitOffset: 16
        bitWidth: 8
  - name: C3CR
    displayName: C3CR
    description: channel x control register
    addressOffset: 484
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: 'enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enabled Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else: * this bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI). * Else, this bit can be asserted by software. Writing 0 into this EN bit is ignored.'
        bitOffset: 0
        bitWidth: 1
      - name: RESET
        description: 'reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Writing 1 implies/will imply the reset of the FIFO, the reset of the channel internal state, and the reset of the SUSP and EN bits, whatever is written in respectively bit 2 and bit 0. The reset is/will be effective when the channel. i.e. either i) the active channel is in suspended state (i.e. GPDMA_CxSR.SUSPF=1 and GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=1) or ii) the channel is in disabled state (i.e. GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=0). After writing a RESET, if the user wants to continue using this channel, the user should explicitly reconfigure the channel including the hardware-modified configuration registers GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR, before enabling again the channel. Following the programming sequence in Figure 4: DMA channel abort and restart sequence.'
        bitOffset: 1
        bitWidth: 1
      - name: SUSP
        description: 'suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read: channel suspended Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else: Software must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports. Software must write 0 in order to resume a suspended channel, following the programming sequence in Figure 3: DMA channel suspend and resume sequence.'
        bitOffset: 2
        bitWidth: 1
      - name: TCIE
        description: 'transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 8
        bitWidth: 1
      - name: HTIE
        description: 'half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 9
        bitWidth: 1
      - name: DTEIE
        description: 'data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 10
        bitWidth: 1
      - name: ULEIE
        description: 'update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 11
        bitWidth: 1
      - name: USEIE
        description: 'user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPIE
        description: 'completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 13
        bitWidth: 1
      - name: LSM
        description: 'Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any) of the last LLI i.e. when GPDMA_CxLLR=0: the 16 low significant bits of the link address are null (LA[15:0]=0) and all the update bits are null i.e. UT1=UB1=UT2=USA=UDA=UB2 =UT3=ULL=0. Then GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0.- 1: channel is executed once for the current LLI:* First the (possibly 2D/repeated) block transfer is executed as defined by the current internal register file until that (GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0).* Secondly the next linked-list data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR register. Then channel execution is completed.Note: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 16
        bitWidth: 1
      - name: LAP
        description: 'linked-list allocated portAllocate the master port for the update of the DMA linked-list registers from the memory.- 0: port 0 (AHB) is allocated for the update of the DMA linked-list channel x registers- 1: port 1 (AHB) is allocated for the update of the DMA linked-list channel x registersNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 17
        bitWidth: 1
      - name: PRIO
        description: 'priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: low priority, mid weight- 10: low priority, high weight- 11: high priorityNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 22
        bitWidth: 2
  - name: C3TR1
    displayName: C3TR1
    description: Channel x transfer register 1
    addressOffset: 528
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SDW_LOG2
        description: 'binary logarithm of the source data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)- 10: word (4 bytes)- 11: a user setting error is reported and no transfer is issued.Note: Setting a 8-byte data width is causing a user setting error to be reported and none transfer is issued.Note: a source block size must be a multiple of the source data width (c.f. GPDMA_CxBR1.BNDT[2:0] vs SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.Note: A source burst transfer must have an aligned address with its data width (c.f. start address GPDMA_CxSAR[2:0] and address offset GPDMA_CxTR3.SAO[2:0] vs SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 0
        bitWidth: 2
      - name: SINC
        description: 'source incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe source address, pointed by DMA_CxSAR, is either kept constant after a burst beat/single transfer, or is incremented by the offset value corresponding to a contiguous data after a burst beat/single transfer.'
        bitOffset: 3
        bitWidth: 1
      - name: SBL_1
        description: 'source burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat within a burst.If SBL_1[5:0]=0, then burst can be named as single.Each data/beat has a width defined by the source data width i.e. SDW_LOG2[1:0].Note: A burst transfer must have an aligned address (c.f. start address GPDMA_CxSAR and address offset GPDMA_CxTR3.SAO) with its data width (byte, half-word or word). Else a user setting error is reported and none transfer is issued.Note: If a burst transfer would have crossed a 1kB address boundary on a AHB transfer, internally DMA modifies and shortens the programmed burst into single(s) or burst(s) of lower length, to be compliant with the AHB protocol.Note: If a burst transfer is of length greater than the FIFO size of the channel x, internally DMA modifies and shortens the programmed burst into single(s) or burst(s) of lower length, to be compliant with the FIFO size. Transfer performance is lower, with DMA re-arbitration between effective and lower burst(s)/singles, but data integrity is guaranteed.'
        bitOffset: 4
        bitWidth: 6
      - name: PAM
        description: PAM
        bitOffset: 11
        bitWidth: 2
      - name: SBX
        description: 'source byte exchange within the unaligned half-word of each source wordIf source data width is shorter than a word, this bit is ignored.If source data width is a word:- 0: no byte-based exchange within the unaligned half-word of each source word- 1: the two consecutive bytes within the unaligned half-word of each source word are exchanged'
        bitOffset: 13
        bitWidth: 1
      - name: SAP
        description: 'source allocated portAllocate the master port to the source transfer.- 0: port 0 (AHB) is allocated to the source transfer- 1: port 1 (AHB) is allocated to the source transferNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 14
        bitWidth: 1
      - name: SSEC
        description: 'security attribute of the DMA transfer from the sourceThis is a secure register bit.This bit can only be read by a secure software. This bit must be written by a secure software when GPDMA_SECCFGR.SECx=1. A secure write is ignored when GPDMA_SECCFGR.SECx=0.When is de-asserted GPDMA_SECCFGR.SECx, this bit is also de-asserted by hardware (on a secure reconfiguration of the channel as non-secure), and the DMA transfer from the source is non-secure.If GPDMA_SECCFGR.SECx=1 (and a secure access):- 0: non-secure- 1: secure'
        bitOffset: 15
        bitWidth: 1
      - name: DDW_LOG2
        description: 'binary logarithm of the destination data width of a burst, in bytes- 00: byte- 01: half-word (2 bytes)- 10: word (4 bytes)- 11: a user setting error is reported and no transfer is issued.Note: Setting a 8-byte data width is causing a user setting error to be reported and none transfer is issued.Note: A destination burst transfer must have an aligned address with its data width (c.f. start address GPDMA_CxDAR[2:0] and address offset GPDMA_CxTR3.DAO[2:0] vs DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.Note: When configured in packing mode (i.e. if PAM[1]=1 and destination data width different from source data width), a source block size must be a multiple of the destination data width (c.f. GPDMA_CxBR1.BNDT[2:0] vs DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 16
        bitWidth: 2
      - name: DINC
        description: 'destination incrementing burst- 0: fixed burst- 1: contiguously incremented burstThe destination address, pointed by DMA_CxDAR, is either kept constant after a burst beat/single transfer, or is incremented by the offset value corresponding to a contiguous data after a burst beat/single transfer.'
        bitOffset: 19
        bitWidth: 1
      - name: DBL_1
        description: 'destination burst length minus 1 , between 0 and 63.Burst length unit is one data a.k.a. beat within a burst.If DBL_1[5:0]=0, then burst can be named as single.Each data/beat has a width defined by the destination data width i.e. DDW_LOG2[1:0].Note: A burst transfer must have an aligned address with its data width (c.f. start address GPDMA_CxDAR[2:0] and address offset GPDMA_CxTR3.DAO[2:0] vs DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.Note: If a burst transfer would have crossed a 1kB address boundary on a AHB transfer, internally DMA modifies and shortens the programmed burst into single(s) or burst(s) of lower length, to be compliant with the AHB protocol.Note: If a burst transfer is of length greater than the FIFO size of the channel x, internally DMA modifies and shortens the programmed burst into single(s) or burst(s) of lower length, to be compliant with the FIFO size. Transfer performance is lower, with DMA re-arbitration between effective and lower burst(s)/singles, but data integrity is guaranteed.'
        bitOffset: 20
        bitWidth: 6
      - name: DBX
        description: 'destination byte exchangeIf destination data size is a byte, this bit is ignored.If destination data size is not a byte:- 0: no byte-based exchange within half-word- 1: the two consecutive (post PAM) bytes are exchanged in each destination half-word'
        bitOffset: 26
        bitWidth: 1
      - name: DHX
        description: 'destination half-word exchangeIf destination data size is shorter than a word, this bit is ignored.If destination data size is a word:- 0: no halfword-based exchange within word- 1: the two consecutive (post PAM) half-words are exchanged in each destination word'
        bitOffset: 27
        bitWidth: 1
      - name: DAP
        description: 'destination allocated portAllocate the master port to the destination transfer.- 0: port 0 (AHB) is allocated to the destination transfer- 1: port 1 (AHB) is allocated to the destination transferNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 30
        bitWidth: 1
      - name: DSEC
        description: 'security attribute of the DMA transfer to the destinationThis is a secure register bit.This bit can only be read by a secure software. This bit must be written by a secure software when GPDMA_SECCFGR.SECx=1. A secure write is ignored when GPDMA_SECCFGR.SECx=0.When is de-asserted GPDMA_SECCFGR.SECx, this bit is also de-asserted by hardware (on a secure reconfiguration of the channel as non-secure), and the DMA transfer to the destination is non-secure.If GPDMA_SECCFGR.SECx=1 (and a secure access):- 0: non-secure- 1: secure'
        bitOffset: 31
        bitWidth: 1
  - name: C3TR2
    displayName: C3TR2
    description: Channel x transfer register 2
    addressOffset: 532
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: REQSEL
        description: 'DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else, the selected hardware request as per Table 12 is internally taken into account. Note: The user must not assign a same input hardware request (i.e. a same REQSEL[6:0] value) to different active DMA channels (i.e. if GPDMA_CxCR.EN=1 and GPDMA_CxTR2.SWREQ=0 for the related x channels). In other words, DMA is not intended to hardware support the case of simultaneous enabled channels having been -incorrectly- configured with a same hardware peripheral request signal, and there is no user setting error reporting.'
        bitOffset: 0
        bitWidth: 7
      - name: SWREQ
        description: 'Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0: no software request. The selected hardware request REQSEL[6:0] is taken into account. - 1: software request (for a memory-to-memory transfer). And the default selected hardware request as per REQSEL[6:0] is ignored.'
        bitOffset: 9
        bitWidth: 1
      - name: DREQ
        description: 'Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else: - 0: the selected hardware request is driven by a source peripheral (i.e. this request signal is taken into account by the DMA transfer scheduler over the source/read port) - 1: the selected hardware request is driven by a destination peripheral (.e. this request signal is taken into account by the DMA transfer scheduler over the destination/write port)'
        bitOffset: 10
        bitWidth: 1
      - name: BREQ
        description: BREQ
        bitOffset: 11
        bitWidth: 1
      - name: TRIGM
        description: Trigger mode
        bitOffset: 14
        bitWidth: 2
      - name: TRIGSEL
        description: 'Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA transfer, with an active trigger event if TRIGPOL[1:0] !=00.'
        bitOffset: 16
        bitWidth: 6
      - name: TRIGPOL
        description: 'Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[5:0]. - 00: no trigger. Masked trigger event. - 01: trigger on the rising edge - 10: trigger on the falling edge - 11: same as 00'
        bitOffset: 24
        bitWidth: 2
      - name: TCEM
        description: 'Transfer complete event mode Defines the transfer granularity for the transfer complete (and half transfer complete) event generation. - 00: at block level (i.e. when GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 01: channel x=0 to 11: same as 00 ;channel x=12 to 15: at 2D/repeated block level (i.e. when GPDMA_CxBR1.BRC[10:0]= 0 and GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 10: at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block or a 2D/repeated block transfer), if any data transfer. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1. - 11: at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI is the one that updates the link address GPDMA_CxLLR.LA[15:2] to zero and that clears all the update bits - UT1, UT2, UB1, USA, UDA, if present UT3, UB2 and ULL - of the GPDMA_CxLLR register. If the channel transfer is continuous/infinite, no event is generated.'
        bitOffset: 30
        bitWidth: 2
  - name: C3BR1
    displayName: C3BR1
    description: Channel x block register 1
    addressOffset: 536
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
  - name: C3SAR
    displayName: C3SAR
    description: Channel x source address register
    addressOffset: 540
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
  - name: C3DAR
    displayName: C3DAR
    description: Channel x destination address register
    addressOffset: 544
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
  - name: C3LLR
    displayName: C3LLR
    description: Channel x linked-list address register
    addressOffset: 588
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LA
        description: 'pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=UDA=ULL=0 and if LA[15:2]=0: the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file. Else, this field is the pointer to the memory address offset from which the next linked-list data structure will be automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file i.e. possibly GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR. Note: The user should program the pointer to be 32-bit aligned. The two low significant bits are write ignored.'
        bitOffset: 2
        bitWidth: 14
      - name: ULL
        description: 'Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the memory during the link transfer. - 0: no GPDMA_CxLLR update - 1: GPDMA_CxLLR update'
        bitOffset: 16
        bitWidth: 1
      - name: UDA
        description: 'Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the memory during the link transfer. - 0: no GPDMA_CxDAR update - 1: GPDMA_CxDAR update'
        bitOffset: 27
        bitWidth: 1
      - name: USA
        description: 'Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the memory during the link transfer. - 0: no GPDMA_CxSAR update - 1: GPDMA_CxSAR update'
        bitOffset: 28
        bitWidth: 1
      - name: UB1
        description: 'Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the memory during the link transfer. If UB1=0 and if GPDMA_CxLLR != 0, the linked-list is not completed. Then GPDMA_CxBR1.BNDT[15:0] is restored to the programmed value after data transfer is completed and before the link transfer. - 0: no GPDMA_CxBR1 update (GPDMA_CxBR1.BNDT[15:0] is restored, if any link transfer) - 1: GPDMA_CxBR1 update'
        bitOffset: 29
        bitWidth: 1
      - name: UT2
        description: 'Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the memory during the link transfer. - 0: no GPDMA_CxTR2 update - 1: GPDMA_CxTR2 update'
        bitOffset: 30
        bitWidth: 1
      - name: UT1
        description: 'Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the memory during the link transfer. - 0: no GPDMA_CxTR1 update - 1: GPDMA_CxTR1 update'
        bitOffset: 31
        bitWidth: 1
  - name: C4LBAR
    displayName: C4LBAR
    description: channel x linked-list base address register
    addressOffset: 592
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LBA
        description: linked-list base address of DMA channel x
        bitOffset: 16
        bitWidth: 16
  - name: C4FCR
    displayName: C4FCR
    description: Channel x flag clear register
    addressOffset: 604
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TCF
        description: 'transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag'
        bitOffset: 13
        bitWidth: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
  - name: C4SR
    displayName: C4SR
    description: channel x status register
    addressOffset: 608
    size: 32
    access: read-only
    resetValue: 1
    fields:
      - name: IDLEF
        description: 'idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is de-asserted by hardware when the channel is enabled (i.e. is written 1 into GPDMA_CxCR.EN) with a valid channel configuration (i.e. no USEF to be immediately reported). This idle flag is asserted after hard reset or by hardware when the channel is back in idle state (i.e. in suspended or disabled state).'
        bitOffset: 0
        bitWidth: 1
      - name: TCF
        description: 'transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A transfer complete event is either a block transfer complete or a 2D/repeated block transfer complete, or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0].'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfer event is either an half block transfer or an half 2D/repeated block transfer, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0]. An half block transfer occurs when half of the bytes of the source block size (i.e. rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination. Half 2D/repeated block transfer occurs when half of the repeated blocks (i.e. rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2) have been transferred to the destination.'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred on a data transfer'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag - 0: no update link transfer error event - 1: a master bus error event occurred while updating a linked-list register from memory'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag - 0: no user setting error event - 1: a user setting error event occurred'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occurred'
        bitOffset: 13
        bitWidth: 1
      - name: FIFOL
        description: 'monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destination data width (c.f. GPDMA_CxTR1.DDW_LOG2[1:0], i.e. in units of bytes, half-words, or words). Note: After having suspended an active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0] in order to know exactly how many data have been transferred to the destination. Before reading, the user may wait for the transfer to be indeed suspended i.e. GPDMA_CxSR.SUSPF=1.'
        bitOffset: 16
        bitWidth: 8
  - name: C4CR
    displayName: C4CR
    description: channel x control register
    addressOffset: 612
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: 'enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enabled Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else: * this bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI). * Else, this bit can be asserted by software. Writing 0 into this EN bit is ignored.'
        bitOffset: 0
        bitWidth: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
      - name: SUSP
        description: 'suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read: channel suspended Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else: Software must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports. Software must write 0 in order to resume a suspended channel, following the programming sequence in Figure 3: DMA channel suspend and resume sequence.'
        bitOffset: 2
        bitWidth: 1
      - name: TCIE
        description: 'transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 8
        bitWidth: 1
      - name: HTIE
        description: 'half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 9
        bitWidth: 1
      - name: DTEIE
        description: 'data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 10
        bitWidth: 1
      - name: ULEIE
        description: 'update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 11
        bitWidth: 1
      - name: USEIE
        description: 'user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPIE
        description: 'completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 13
        bitWidth: 1
      - name: LSM
        description: 'Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any) of the last LLI i.e. when GPDMA_CxLLR=0: the 16 low significant bits of the link address are null (LA[15:0]=0) and all the update bits are null i.e. UT1=UB1=UT2=USA=UDA=UB2 =UT3=ULL=0. Then GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0.- 1: channel is executed once for the current LLI:* First the (possibly 2D/repeated) block transfer is executed as defined by the current internal register file until that (GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0).* Secondly the next linked-list data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR register. Then channel execution is completed.Note: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 16
        bitWidth: 1
      - name: LAP
        description: 'linked-list allocated portAllocate the master port for the update of the DMA linked-list registers from the memory.- 0: port 0 (AHB) is allocated for the update of the DMA linked-list channel x registers- 1: port 1 (AHB) is allocated for the update of the DMA linked-list channel x registersNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 17
        bitWidth: 1
      - name: PRIO
        description: 'priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: low priority, mid weight- 10: low priority, high weight- 11: high priorityNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 22
        bitWidth: 2
  - name: C4TR2
    displayName: C4TR2
    description: Channel x transfer register 2
    addressOffset: 660
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: REQSEL
        description: 'DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else, the selected hardware request as per Table 12 is internally taken into account. Note: The user must not assign a same input hardware request (i.e. a same REQSEL[6:0] value) to different active DMA channels (i.e. if GPDMA_CxCR.EN=1 and GPDMA_CxTR2.SWREQ=0 for the related x channels). In other words, DMA is not intended to hardware support the case of simultaneous enabled channels having been -incorrectly- configured with a same hardware peripheral request signal, and there is no user setting error reporting.'
        bitOffset: 0
        bitWidth: 7
      - name: SWREQ
        description: 'Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0: no software request. The selected hardware request REQSEL[6:0] is taken into account. - 1: software request (for a memory-to-memory transfer). And the default selected hardware request as per REQSEL[6:0] is ignored.'
        bitOffset: 9
        bitWidth: 1
      - name: DREQ
        description: 'Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else: - 0: the selected hardware request is driven by a source peripheral (i.e. this request signal is taken into account by the DMA transfer scheduler over the source/read port) - 1: the selected hardware request is driven by a destination peripheral (.e. this request signal is taken into account by the DMA transfer scheduler over the destination/write port)'
        bitOffset: 10
        bitWidth: 1
      - name: BREQ
        description: BREQ
        bitOffset: 11
        bitWidth: 1
      - name: TRIGM
        description: 'Trigger mode: rst read of a/each block transfer is conditioned by one hit trigger.'
        bitOffset: 14
        bitWidth: 2
      - name: TRIGSEL
        description: 'Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA transfer, with an active trigger event if TRIGPOL[1:0] !=00.'
        bitOffset: 16
        bitWidth: 6
      - name: TRIGPOL
        description: 'Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[5:0]. - 00: no trigger. Masked trigger event. - 01: trigger on the rising edge - 10: trigger on the falling edge - 11: same as 00'
        bitOffset: 24
        bitWidth: 2
      - name: TCEM
        description: Transfer complete event mode
        bitOffset: 30
        bitWidth: 2
  - name: C4BR1
    displayName: C4BR1
    description: Channel x block register 1
    addressOffset: 664
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
  - name: C4SAR
    displayName: C4SAR
    description: Channel x source address register
    addressOffset: 668
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
  - name: C4DAR
    displayName: C4DAR
    description: Channel x destination address register
    addressOffset: 672
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
  - name: C4LLR
    displayName: C4LLR
    description: Channel x linked-list address register
    addressOffset: 716
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LA
        description: 'pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=UDA=ULL=0 and if LA[15:2]=0: the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file. Else, this field is the pointer to the memory address offset from which the next linked-list data structure will be automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file i.e. possibly GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR. Note: The user should program the pointer to be 32-bit aligned. The two low significant bits are write ignored.'
        bitOffset: 2
        bitWidth: 14
      - name: ULL
        description: 'Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the memory during the link transfer. - 0: no GPDMA_CxLLR update - 1: GPDMA_CxLLR update'
        bitOffset: 16
        bitWidth: 1
      - name: UDA
        description: 'Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the memory during the link transfer. - 0: no GPDMA_CxDAR update - 1: GPDMA_CxDAR update'
        bitOffset: 27
        bitWidth: 1
      - name: USA
        description: 'Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the memory during the link transfer. - 0: no GPDMA_CxSAR update - 1: GPDMA_CxSAR update'
        bitOffset: 28
        bitWidth: 1
      - name: UB1
        description: 'Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the memory during the link transfer. If UB1=0 and if GPDMA_CxLLR != 0, the linked-list is not completed. Then GPDMA_CxBR1.BNDT[15:0] is restored to the programmed value after data transfer is completed and before the link transfer. - 0: no GPDMA_CxBR1 update (GPDMA_CxBR1.BNDT[15:0] is restored, if any link transfer) - 1: GPDMA_CxBR1 update'
        bitOffset: 29
        bitWidth: 1
      - name: UT2
        description: 'Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the memory during the link transfer. - 0: no GPDMA_CxTR2 update - 1: GPDMA_CxTR2 update'
        bitOffset: 30
        bitWidth: 1
      - name: UT1
        description: 'Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the memory during the link transfer. - 0: no GPDMA_CxTR1 update - 1: GPDMA_CxTR1 update'
        bitOffset: 31
        bitWidth: 1
  - name: C5LBAR
    displayName: C5LBAR
    description: channel x linked-list base address register
    addressOffset: 720
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LBA
        description: linked-list base address of DMA channel x
        bitOffset: 16
        bitWidth: 16
  - name: C5FCR
    displayName: C5FCR
    description: Channel x flag clear register
    addressOffset: 732
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TCF
        description: 'transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag'
        bitOffset: 13
        bitWidth: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
  - name: C5SR
    displayName: C5SR
    description: channel x status register
    addressOffset: 736
    size: 32
    access: read-only
    resetValue: 1
    fields:
      - name: IDLEF
        description: 'idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is de-asserted by hardware when the channel is enabled (i.e. is written 1 into GPDMA_CxCR.EN) with a valid channel configuration (i.e. no USEF to be immediately reported). This idle flag is asserted after hard reset or by hardware when the channel is back in idle state (i.e. in suspended or disabled state).'
        bitOffset: 0
        bitWidth: 1
      - name: TCF
        description: 'transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A transfer complete event is either a block transfer complete or a 2D/repeated block transfer complete, or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0].'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfer event is either an half block transfer or an half 2D/repeated block transfer, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0]. An half block transfer occurs when half of the bytes of the source block size (i.e. rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination. Half 2D/repeated block transfer occurs when half of the repeated blocks (i.e. rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2) have been transferred to the destination.'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred on a data transfer'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag - 0: no update link transfer error event - 1: a master bus error event occurred while updating a linked-list register from memory'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag - 0: no user setting error event - 1: a user setting error event occurred'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occurred'
        bitOffset: 13
        bitWidth: 1
      - name: FIFOL
        description: 'monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destination data width (c.f. GPDMA_CxTR1.DDW_LOG2[1:0], i.e. in units of bytes, half-words, or words). Note: After having suspended an active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0] in order to know exactly how many data have been transferred to the destination. Before reading, the user may wait for the transfer to be indeed suspended i.e. GPDMA_CxSR.SUSPF=1.'
        bitOffset: 16
        bitWidth: 8
  - name: C5CR
    displayName: C5CR
    description: channel x control register
    addressOffset: 740
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: 'enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enabled Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else: * this bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI). * Else, this bit can be asserted by software. Writing 0 into this EN bit is ignored.'
        bitOffset: 0
        bitWidth: 1
      - name: RESET
        description: 'reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Writing 1 implies/will imply the reset of the FIFO, the reset of the channel internal state, and the reset of the SUSP and EN bits, whatever is written in respectively bit 2 and bit 0. The reset is/will be effective when the channel is in       state i.e. either i) the active channel is in suspended state (i.e. GPDMA_CxSR.SUSPF=1 and GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=1) or ii) the channel is in disabled state (i.e. GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=0). After writing a RESET, if the user wants to continue using this channel, the user should explicitly reconfigure the channel including the hardware-modified configuration registers GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR, before enabling again the channel. Following the programming sequence in Figure 4: DMA channel abort and restart sequence.'
        bitOffset: 1
        bitWidth: 1
      - name: SUSP
        description: 'suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read: channel suspended Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else: Software must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports. Software must write 0 in order to resume a suspended channel, following the programming sequence in Figure 3: DMA channel suspend and resume sequence.'
        bitOffset: 2
        bitWidth: 1
      - name: TCIE
        description: 'transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 8
        bitWidth: 1
      - name: HTIE
        description: 'half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 9
        bitWidth: 1
      - name: DTEIE
        description: 'data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 10
        bitWidth: 1
      - name: ULEIE
        description: 'update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 11
        bitWidth: 1
      - name: USEIE
        description: 'user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPIE
        description: 'completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 13
        bitWidth: 1
      - name: LSM
        description: 'Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any) of the last LLI i.e. when GPDMA_CxLLR=0: the 16 low significant bits of the link address are null (LA[15:0]=0) and all the update bits are null i.e. UT1=UB1=UT2=USA=UDA=UB2 =UT3=ULL=0. Then GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0.- 1: channel is executed once for the current LLI:* First the (possibly 2D/repeated) block transfer is executed as defined by the current internal register file until that (GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0).* Secondly the next linked-list data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR register. Then channel execution is completed.Note: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 16
        bitWidth: 1
      - name: LAP
        description: 'linked-list allocated portAllocate the master port for the update of the DMA linked-list registers from the memory.- 0: port 0 (AHB) is allocated for the update of the DMA linked-list channel x registers- 1: port 1 (AHB) is allocated for the update of the DMA linked-list channel x registersNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 17
        bitWidth: 1
      - name: PRIO
        description: 'priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: low priority, mid weight- 10: low priority, high weight- 11: high priorityNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 22
        bitWidth: 2
  - name: C5TR2
    displayName: C5TR2
    description: Channel x transfer register 2
    addressOffset: 788
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: REQSEL
        description: 'DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else, the selected hardware request as per Table 12 is internally taken into account. Note: The user must not assign a same input hardware request (i.e. a same REQSEL[6:0] value) to different active DMA channels (i.e. if GPDMA_CxCR.EN=1 and GPDMA_CxTR2.SWREQ=0 for the related x channels). In other words, DMA is not intended to hardware support the case of simultaneous enabled channels having been -incorrectly- configured with a same hardware peripheral request signal, and there is no user setting error reporting.'
        bitOffset: 0
        bitWidth: 7
      - name: SWREQ
        description: 'Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0: no software request. The selected hardware request REQSEL[6:0] is taken into account. - 1: software request (for a memory-to-memory transfer). And the default selected hardware request as per REQSEL[6:0] is ignored.'
        bitOffset: 9
        bitWidth: 1
      - name: DREQ
        description: 'Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else: - 0: the selected hardware request is driven by a source peripheral (i.e. this request signal is taken into account by the DMA transfer scheduler over the source/read port) - 1: the selected hardware request is driven by a destination peripheral (.e. this request signal is taken into account by the DMA transfer scheduler over the destination/write port)'
        bitOffset: 10
        bitWidth: 1
      - name: BREQ
        description: BREQ
        bitOffset: 11
        bitWidth: 1
      - name: TRIGM
        description: Trigger mode
        bitOffset: 14
        bitWidth: 2
      - name: TRIGSEL
        description: 'Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA transfer, with an active trigger event if TRIGPOL[1:0] !=00.'
        bitOffset: 16
        bitWidth: 6
      - name: TRIGPOL
        description: 'Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[5:0]. - 00: no trigger. Masked trigger event. - 01: trigger on the rising edge - 10: trigger on the falling edge - 11: same as 00'
        bitOffset: 24
        bitWidth: 2
      - name: TCEM
        description: 'Transfer complete event mode Defines the transfer granularity for the transfer complete (and half transfer complete) event generation. - 00: at block level (i.e. when GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 01: channel x=0 to 11: same as 00 ;channel x=12 to 15: at 2D/repeated block level (i.e. when GPDMA_CxBR1.BRC[10:0]= 0 and GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 10: at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block or a 2D/repeated block transfer), if any data transfer. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1. - 11: at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI is the one that updates the link address GPDMA_CxLLR.LA[15:2] to zero and that clears all the update bits - UT1, UT2, UB1, USA, UDA, if present UT3, UB2 and ULL - of the GPDMA_CxLLR register. If the channel transfer is continuous/infinite, no event is generated.'
        bitOffset: 30
        bitWidth: 2
  - name: C5BR1
    displayName: C5BR1
    description: Channel x block register 1
    addressOffset: 792
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
  - name: C5SAR
    displayName: C5SAR
    description: Channel x source address register
    addressOffset: 796
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
  - name: C5DAR
    displayName: C5DAR
    description: Channel x destination address register
    addressOffset: 800
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
  - name: C5LLR
    displayName: C5LLR
    description: Channel x linked-list address register
    addressOffset: 844
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LA
        description: 'pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=UDA=ULL=0 and if LA[15:2]=0: the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file. Else, this field is the pointer to the memory address offset from which the next linked-list data structure will be automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file i.e. possibly GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR. Note: The user should program the pointer to be 32-bit aligned. The two low significant bits are write ignored.'
        bitOffset: 2
        bitWidth: 14
      - name: ULL
        description: 'Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the memory during the link transfer. - 0: no GPDMA_CxLLR update - 1: GPDMA_CxLLR update'
        bitOffset: 16
        bitWidth: 1
      - name: UDA
        description: 'Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the memory during the link transfer. - 0: no GPDMA_CxDAR update - 1: GPDMA_CxDAR update'
        bitOffset: 27
        bitWidth: 1
      - name: USA
        description: 'Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the memory during the link transfer. - 0: no GPDMA_CxSAR update - 1: GPDMA_CxSAR update'
        bitOffset: 28
        bitWidth: 1
      - name: UB1
        description: 'Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the memory during the link transfer. If UB1=0 and if GPDMA_CxLLR != 0, the linked-list is not completed. Then GPDMA_CxBR1.BNDT[15:0] is restored to the programmed value after data transfer is completed and before the link transfer. - 0: no GPDMA_CxBR1 update (GPDMA_CxBR1.BNDT[15:0] is restored, if any link transfer) - 1: GPDMA_CxBR1 update'
        bitOffset: 29
        bitWidth: 1
      - name: UT2
        description: 'Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the memory during the link transfer. - 0: no GPDMA_CxTR2 update - 1: GPDMA_CxTR2 update'
        bitOffset: 30
        bitWidth: 1
      - name: UT1
        description: 'Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the memory during the link transfer. - 0: no GPDMA_CxTR1 update - 1: GPDMA_CxTR1 update'
        bitOffset: 31
        bitWidth: 1
  - name: C6LBAR
    displayName: C6LBAR
    description: channel x linked-list base address register
    addressOffset: 848
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LBA
        description: linked-list base address of DMA channel x
        bitOffset: 16
        bitWidth: 16
  - name: C6FCR
    displayName: C6FCR
    description: Channel x flag clear register
    addressOffset: 860
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TCF
        description: 'transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag'
        bitOffset: 13
        bitWidth: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
  - name: C6SR
    displayName: C6SR
    description: channel x status register
    addressOffset: 864
    size: 32
    access: read-only
    resetValue: 1
    fields:
      - name: IDLEF
        description: 'idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is de-asserted by hardware when the channel is enabled (i.e. is written 1 into GPDMA_CxCR.EN) with a valid channel configuration (i.e. no USEF to be immediately reported). This idle flag is asserted after hard reset or by hardware when the channel is back in idle state (i.e. in suspended or disabled state).'
        bitOffset: 0
        bitWidth: 1
      - name: TCF
        description: 'transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A transfer complete event is either a block transfer complete or a 2D/repeated block transfer complete, or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0].'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfer event is either an half block transfer or an half 2D/repeated block transfer, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0]. An half block transfer occurs when half of the bytes of the source block size (i.e. rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination. Half 2D/repeated block transfer occurs when half of the repeated blocks (i.e. rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2) have been transferred to the destination.'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred on a data transfer'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag - 0: no update link transfer error event - 1: a master bus error event occurred while updating a linked-list register from memory'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag - 0: no user setting error event - 1: a user setting error event occurred'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occurred'
        bitOffset: 13
        bitWidth: 1
      - name: FIFOL
        description: 'monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destination data width (c.f. GPDMA_CxTR1.DDW_LOG2[1:0], i.e. in units of bytes, half-words, or words). Note: After having suspended an active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0] in order to know exactly how many data have been transferred to the destination. Before reading, the user may wait for the transfer to be indeed suspended i.e. GPDMA_CxSR.SUSPF=1.'
        bitOffset: 16
        bitWidth: 8
  - name: C6CR
    displayName: C6CR
    description: channel x control register
    addressOffset: 868
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: 'enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enabled Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else: * this bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI). * Else, this bit can be asserted by software. Writing 0 into this EN bit is ignored.'
        bitOffset: 0
        bitWidth: 1
      - name: RESET
        description: 'reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Writing 1 implies/will imply the reset of the FIFO, the reset of the channel internal state, and the reset of the SUSP and EN bits, whatever is written in respectively bit 2 and bit 0. The reset is/will be effective when the channel is in       state i.e. either i) the active channel is in suspended state (i.e. GPDMA_CxSR.SUSPF=1 and GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=1) or ii) the channel is in disabled state (i.e. GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=0). After writing a RESET, if the user wants to continue using this channel, the user should explicitly reconfigure the channel including the hardware-modified configuration registers GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR, before enabling again the channel. Following the programming sequence in Figure 4: DMA channel abort and restart sequence.'
        bitOffset: 1
        bitWidth: 1
      - name: SUSP
        description: 'suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read: channel suspended Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else: Software must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports. Software must write 0 in order to resume a suspended channel, following the programming sequence in Figure 3: DMA channel suspend and resume sequence.'
        bitOffset: 2
        bitWidth: 1
      - name: TCIE
        description: 'transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 8
        bitWidth: 1
      - name: HTIE
        description: 'half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 9
        bitWidth: 1
      - name: DTEIE
        description: 'data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 10
        bitWidth: 1
      - name: ULEIE
        description: 'update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 11
        bitWidth: 1
      - name: USEIE
        description: 'user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPIE
        description: 'completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 13
        bitWidth: 1
      - name: LSM
        description: 'Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any) of the last LLI i.e. when GPDMA_CxLLR=0: the 16 low significant bits of the link address are null (LA[15:0]=0) and all the update bits are null i.e. UT1=UB1=UT2=USA=UDA=UB2 =UT3=ULL=0. Then GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0.- 1: channel is executed once for the current LLI:* First the (possibly 2D/repeated) block transfer is executed as defined by the current internal register file until that (GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0).* Secondly the next linked-list data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR register. Then channel execution is completed.Note: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 16
        bitWidth: 1
      - name: LAP
        description: 'linked-list allocated portAllocate the master port for the update of the DMA linked-list registers from the memory.- 0: port 0 (AHB) is allocated for the update of the DMA linked-list channel x registers- 1: port 1 (AHB) is allocated for the update of the DMA linked-list channel x registersNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 17
        bitWidth: 1
      - name: PRIO
        description: 'priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: low priority, mid weight- 10: low priority, high weight- 11: high priorityNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 22
        bitWidth: 2
  - name: C6TR2
    displayName: C6TR2
    description: Channel x transfer register 2
    addressOffset: 916
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: REQSEL
        description: 'DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else, the selected hardware request as per Table 12 is internally taken into account. Note: The user must not assign a same input hardware request (i.e. a same REQSEL[6:0] value) to different active DMA channels (i.e. if GPDMA_CxCR.EN=1 and GPDMA_CxTR2.SWREQ=0 for the related x channels). In other words, DMA is not intended to hardware support the case of simultaneous enabled channels having been -incorrectly- configured with a same hardware peripheral request signal, and there is no user setting error reporting.'
        bitOffset: 0
        bitWidth: 7
      - name: SWREQ
        description: 'Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0: no software request. The selected hardware request REQSEL[6:0] is taken into account. - 1: software request (for a memory-to-memory transfer). And the default selected hardware request as per REQSEL[6:0] is ignored.'
        bitOffset: 9
        bitWidth: 1
      - name: DREQ
        description: 'Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else: - 0: the selected hardware request is driven by a source peripheral (i.e. this request signal is taken into account by the DMA transfer scheduler over the source/read port) - 1: the selected hardware request is driven by a destination peripheral (.e. this request signal is taken into account by the DMA transfer scheduler over the destination/write port)'
        bitOffset: 10
        bitWidth: 1
      - name: BREQ
        description: BREQ
        bitOffset: 11
        bitWidth: 1
      - name: TRIGM
        description: 'Trigger mode: Defines the transfer granularity for its conditioning by the trigger. If the channel x is enabled (i.e. when GPDMA_CxCR.EN is asserted) with TRIGPOL[1:0]=00 or 11, these bits are ignored. Else, a DMA transfer is conditioned by (at least) one trigger hit, either at: - 00: at block level (for channel x=12 to 15: for each block if a 2D/repeated block is configured i.e. if GPDMA_CxBR1.BRC[10:0]! = 0): the first burst read of a/each block transfer is conditioned by one hit trigger. - 01: at 2D/repeated block level for channel x=12 to 15; same as 00 for channel x=0 to 11'
        bitOffset: 14
        bitWidth: 2
      - name: TRIGSEL
        description: 'Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA transfer, with an active trigger event if TRIGPOL[1:0] !=00.'
        bitOffset: 16
        bitWidth: 6
      - name: TRIGPOL
        description: 'Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[5:0]. - 00: no trigger. Masked trigger event. - 01: trigger on the rising edge - 10: trigger on the falling edge - 11: same as 00'
        bitOffset: 24
        bitWidth: 2
      - name: TCEM
        description: 'Transfer complete event mode Defines the transfer granularity for the transfer complete (and half transfer complete) event generation. - 00: at block level (i.e. when GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 01: channel x=0 to 11: same as 00 ;channel x=12 to 15: at 2D/repeated block level (i.e. when GPDMA_CxBR1.BRC[10:0]= 0 and GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 10: at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block or a 2D/repeated block transfer), if any data transfer. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1. - 11: at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI is the one that updates the link address GPDMA_CxLLR.LA[15:2] to zero and that clears all the update bits - UT1, UT2, UB1, USA, UDA, if present UT3, UB2 and ULL - of the GPDMA_CxLLR register. If the channel transfer is continuous/infinite, no event is generated.'
        bitOffset: 30
        bitWidth: 2
  - name: C6BR1
    displayName: C6BR1
    description: Channel x block register 1
    addressOffset: 920
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
  - name: C6SAR
    displayName: C6SAR
    description: Channel x source address register
    addressOffset: 924
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
  - name: C6DAR
    displayName: C6DAR
    description: Channel x destination address register
    addressOffset: 928
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
  - name: C6LLR
    displayName: C6LLR
    description: Channel x linked-list address register
    addressOffset: 972
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LA
        description: 'pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=UDA=ULL=0 and if LA[15:2]=0: the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file. Else, this field is the pointer to the memory address offset from which the next linked-list data structure will be automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file i.e. possibly GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR. Note: The user should program the pointer to be 32-bit aligned. The two low significant bits are write ignored.'
        bitOffset: 2
        bitWidth: 14
      - name: ULL
        description: 'Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the memory during the link transfer. - 0: no GPDMA_CxLLR update - 1: GPDMA_CxLLR update'
        bitOffset: 16
        bitWidth: 1
      - name: UDA
        description: 'Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the memory during the link transfer. - 0: no GPDMA_CxDAR update - 1: GPDMA_CxDAR update'
        bitOffset: 27
        bitWidth: 1
      - name: USA
        description: 'Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the memory during the link transfer. - 0: no GPDMA_CxSAR update - 1: GPDMA_CxSAR update'
        bitOffset: 28
        bitWidth: 1
      - name: UB1
        description: 'Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the memory during the link transfer. If UB1=0 and if GPDMA_CxLLR != 0, the linked-list is not completed. Then GPDMA_CxBR1.BNDT[15:0] is restored to the programmed value after data transfer is completed and before the link transfer. - 0: no GPDMA_CxBR1 update (GPDMA_CxBR1.BNDT[15:0] is restored, if any link transfer) - 1: GPDMA_CxBR1 update'
        bitOffset: 29
        bitWidth: 1
      - name: UT2
        description: 'Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the memory during the link transfer. - 0: no GPDMA_CxTR2 update - 1: GPDMA_CxTR2 update'
        bitOffset: 30
        bitWidth: 1
      - name: UT1
        description: 'Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the memory during the link transfer. - 0: no GPDMA_CxTR1 update - 1: GPDMA_CxTR1 update'
        bitOffset: 31
        bitWidth: 1
  - name: C7LBAR
    displayName: C7LBAR
    description: channel x linked-list base address register
    addressOffset: 976
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LBA
        description: linked-list base address of DMA channel x
        bitOffset: 16
        bitWidth: 16
  - name: C7FCR
    displayName: C7FCR
    description: Channel x flag clear register
    addressOffset: 988
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TCF
        description: 'transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag'
        bitOffset: 13
        bitWidth: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
  - name: C7SR
    displayName: C7SR
    description: channel x status register
    addressOffset: 992
    size: 32
    access: read-only
    resetValue: 1
    fields:
      - name: IDLEF
        description: 'idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is de-asserted by hardware when the channel is enabled (i.e. is written 1 into GPDMA_CxCR.EN) with a valid channel configuration (i.e. no USEF to be immediately reported). This idle flag is asserted after hard reset or by hardware when the channel is back in idle state (i.e. in suspended or disabled state).'
        bitOffset: 0
        bitWidth: 1
      - name: TCF
        description: 'transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A transfer complete event is either a block transfer complete or a 2D/repeated block transfer complete, or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0].'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfer event is either an half block transfer or an half 2D/repeated block transfer, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0]. An half block transfer occurs when half of the bytes of the source block size (i.e. rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination. Half 2D/repeated block transfer occurs when half of the repeated blocks (i.e. rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2) have been transferred to the destination.'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred on a data transfer'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag - 0: no update link transfer error event - 1: a master bus error event occurred while updating a linked-list register from memory'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag - 0: no user setting error event - 1: a user setting error event occurred'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occurred'
        bitOffset: 13
        bitWidth: 1
      - name: FIFOL
        description: 'monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destination data width (c.f. GPDMA_CxTR1.DDW_LOG2[1:0], i.e. in units of bytes, half-words, or words). Note: After having suspended an active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0] in order to know exactly how many data have been transferred to the destination. Before reading, the user may wait for the transfer to be indeed suspended i.e. GPDMA_CxSR.SUSPF=1.'
        bitOffset: 16
        bitWidth: 8
  - name: C7CR
    displayName: C7CR
    description: channel x control register
    addressOffset: 996
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: 'enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enabled Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else: * this bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI). * Else, this bit can be asserted by software. Writing 0 into this EN bit is ignored.'
        bitOffset: 0
        bitWidth: 1
      - name: RESET
        description: reset
        bitOffset: 1
        bitWidth: 1
      - name: SUSP
        description: 'suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read: channel suspended Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else: Software must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports. Software must write 0 in order to resume a suspended channel, following the programming sequence in Figure 3: DMA channel suspend and resume sequence.'
        bitOffset: 2
        bitWidth: 1
      - name: TCIE
        description: 'transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 8
        bitWidth: 1
      - name: HTIE
        description: 'half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 9
        bitWidth: 1
      - name: DTEIE
        description: 'data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 10
        bitWidth: 1
      - name: ULEIE
        description: 'update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 11
        bitWidth: 1
      - name: USEIE
        description: 'user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPIE
        description: 'completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 13
        bitWidth: 1
      - name: LSM
        description: 'Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any) of the last LLI i.e. when GPDMA_CxLLR=0: the 16 low significant bits of the link address are null (LA[15:0]=0) and all the update bits are null i.e. UT1=UB1=UT2=USA=UDA=UB2 =UT3=ULL=0. Then GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0.- 1: channel is executed once for the current LLI:* First the (possibly 2D/repeated) block transfer is executed as defined by the current internal register file until that (GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0).* Secondly the next linked-list data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR register. Then channel execution is completed.Note: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 16
        bitWidth: 1
      - name: LAP
        description: 'linked-list allocated portAllocate the master port for the update of the DMA linked-list registers from the memory.- 0: port 0 (AHB) is allocated for the update of the DMA linked-list channel x registers- 1: port 1 (AHB) is allocated for the update of the DMA linked-list channel x registersNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 17
        bitWidth: 1
      - name: PRIO
        description: 'priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: low priority, mid weight- 10: low priority, high weight- 11: high priorityNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 22
        bitWidth: 2
  - name: C7TR2
    displayName: C7TR2
    description: Channel x transfer register 2
    addressOffset: 1044
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: REQSEL
        description: 'DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else, the selected hardware request as per Table 12 is internally taken into account. Note: The user must not assign a same input hardware request (i.e. a same REQSEL[6:0] value) to different active DMA channels (i.e. if GPDMA_CxCR.EN=1 and GPDMA_CxTR2.SWREQ=0 for the related x channels). In other words, DMA is not intended to hardware support the case of simultaneous enabled channels having been -incorrectly- configured with a same hardware peripheral request signal, and there is no user setting error reporting.'
        bitOffset: 0
        bitWidth: 7
      - name: SWREQ
        description: 'Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0: no software request. The selected hardware request REQSEL[6:0] is taken into account. - 1: software request (for a memory-to-memory transfer). And the default selected hardware request as per REQSEL[6:0] is ignored.'
        bitOffset: 9
        bitWidth: 1
      - name: DREQ
        description: 'Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else: - 0: the selected hardware request is driven by a source peripheral (i.e. this request signal is taken into account by the DMA transfer scheduler over the source/read port) - 1: the selected hardware request is driven by a destination peripheral (.e. this request signal is taken into account by the DMA transfer scheduler over the destination/write port)'
        bitOffset: 10
        bitWidth: 1
      - name: BREQ
        description: BREQ
        bitOffset: 11
        bitWidth: 1
      - name: TRIGM
        description: 'Trigger mode: Defines the transfer granularity for its conditioning by the trigger. If the channel x is enabled (i.e. when GPDMA_CxCR.EN is asserted) with TRIGPOL[1:0]=00 or 11, these bits are ignored. Else, a DMA transfer is conditioned by (at least) one trigger hit, either at: - 00: at block level (for channel x=12 to 15: for each block if a 2D/repeated block is configured i.e. if GPDMA_CxBR1.BRC[10:0]! = 0): the first burst read of a/each block transfer is conditioned by one hit trigger. - 01: at 2D/repeated block level for channel x=12 to 15; same as 00 for channel x=0 to 11: the first burst read of a 2D/repeated block transfer is conditioned by one hit trigger.'
        bitOffset: 14
        bitWidth: 2
      - name: TRIGSEL
        description: 'Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA transfer, with an active trigger event if TRIGPOL[1:0] !=00.'
        bitOffset: 16
        bitWidth: 6
      - name: TRIGPOL
        description: 'Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[5:0]. - 00: no trigger. Masked trigger event. - 01: trigger on the rising edge - 10: trigger on the falling edge - 11: same as 00'
        bitOffset: 24
        bitWidth: 2
      - name: TCEM
        description: 'Transfer complete event mode Defines the transfer granularity for the transfer complete (and half transfer complete) event generation. - 00: at block level (i.e. when GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 01: channel x=0 to 11: same as 00 ;channel x=12 to 15: at 2D/repeated block level (i.e. when GPDMA_CxBR1.BRC[10:0]= 0 and GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 10: at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block or a 2D/repeated block transfer), if any data transfer. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1. - 11: at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI is the one that updates the link address GPDMA_CxLLR.LA[15:2] to zero and that clears all the update bits - UT1, UT2, UB1, USA, UDA, if present UT3, UB2 and ULL - of the GPDMA_CxLLR register. If the channel transfer is continuous/infinite, no event is generated.'
        bitOffset: 30
        bitWidth: 2
  - name: C7BR1
    displayName: C7BR1
    description: Channel x block register 1
    addressOffset: 1048
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
  - name: C7SAR
    displayName: C7SAR
    description: Channel x source address register
    addressOffset: 1052
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
  - name: C7DAR
    displayName: C7DAR
    description: Channel x destination address register
    addressOffset: 1056
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
  - name: C7LLR
    displayName: C7LLR
    description: Channel x linked-list address register
    addressOffset: 1100
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LA
        description: 'pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=UDA=ULL=0 and if LA[15:2]=0: the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file. Else, this field is the pointer to the memory address offset from which the next linked-list data structure will be automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file i.e. possibly GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR. Note: The user should program the pointer to be 32-bit aligned. The two low significant bits are write ignored.'
        bitOffset: 2
        bitWidth: 14
      - name: ULL
        description: 'Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the memory during the link transfer. - 0: no GPDMA_CxLLR update - 1: GPDMA_CxLLR update'
        bitOffset: 16
        bitWidth: 1
      - name: UDA
        description: 'Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the memory during the link transfer. - 0: no GPDMA_CxDAR update - 1: GPDMA_CxDAR update'
        bitOffset: 27
        bitWidth: 1
      - name: USA
        description: 'Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the memory during the link transfer. - 0: no GPDMA_CxSAR update - 1: GPDMA_CxSAR update'
        bitOffset: 28
        bitWidth: 1
      - name: UB1
        description: 'Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the memory during the link transfer. If UB1=0 and if GPDMA_CxLLR != 0, the linked-list is not completed. Then GPDMA_CxBR1.BNDT[15:0] is restored to the programmed value after data transfer is completed and before the link transfer. - 0: no GPDMA_CxBR1 update (GPDMA_CxBR1.BNDT[15:0] is restored, if any link transfer) - 1: GPDMA_CxBR1 update'
        bitOffset: 29
        bitWidth: 1
      - name: UT2
        description: 'Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the memory during the link transfer. - 0: no GPDMA_CxTR2 update - 1: GPDMA_CxTR2 update'
        bitOffset: 30
        bitWidth: 1
      - name: UT1
        description: 'Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the memory during the link transfer. - 0: no GPDMA_CxTR1 update - 1: GPDMA_CxTR1 update'
        bitOffset: 31
        bitWidth: 1
  - name: C8LBAR
    displayName: C8LBAR
    description: channel x linked-list base address register
    addressOffset: 1104
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LBA
        description: linked-list base address of DMA channel x
        bitOffset: 16
        bitWidth: 16
  - name: C8FCR
    displayName: C8FCR
    description: Channel x flag clear register
    addressOffset: 1116
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TCF
        description: 'transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag'
        bitOffset: 13
        bitWidth: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
  - name: C8SR
    displayName: C8SR
    description: channel x status register
    addressOffset: 1120
    size: 32
    access: read-only
    resetValue: 1
    fields:
      - name: IDLEF
        description: 'idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is de-asserted by hardware when the channel is enabled (i.e. is written 1 into GPDMA_CxCR.EN) with a valid channel configuration (i.e. no USEF to be immediately reported). This idle flag is asserted after hard reset or by hardware when the channel is back in idle state (i.e. in suspended or disabled state).'
        bitOffset: 0
        bitWidth: 1
      - name: TCF
        description: 'transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A transfer complete event is either a block transfer complete or a 2D/repeated block transfer complete, or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0].'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfer event is either an half block transfer or an half 2D/repeated block transfer, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0]. An half block transfer occurs when half of the bytes of the source block size (i.e. rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination. Half 2D/repeated block transfer occurs when half of the repeated blocks (i.e. rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2) have been transferred to the destination.'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred on a data transfer'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag - 0: no update link transfer error event - 1: a master bus error event occurred while updating a linked-list register from memory'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag - 0: no user setting error event - 1: a user setting error event occurred'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occurred'
        bitOffset: 13
        bitWidth: 1
      - name: FIFOL
        description: 'monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destination data width (c.f. GPDMA_CxTR1.DDW_LOG2[1:0], i.e. in units of bytes, half-words, or words). Note: After having suspended an active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0] in order to know exactly how many data have been transferred to the destination. Before reading, the user may wait for the transfer to be indeed suspended i.e. GPDMA_CxSR.SUSPF=1.'
        bitOffset: 16
        bitWidth: 8
  - name: C8CR
    displayName: C8CR
    description: channel x control register
    addressOffset: 1124
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: 'enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enabled Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else: * this bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI). * Else, this bit can be asserted by software. Writing 0 into this EN bit is ignored.'
        bitOffset: 0
        bitWidth: 1
      - name: RESET
        description: 'reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Writing 1 implies/will imply the reset of the FIFO, the reset of the channel internal state, and the reset of the SUSP and EN bits, whatever is written in respectively bit 2 and bit 0. The reset is/will be effective when the channel is in       state i.e. either i) the active channel is in suspended state (i.e. GPDMA_CxSR.SUSPF=1 and GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=1) or ii) the channel is in disabled state (i.e. GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=0). After writing a RESET, if the user wants to continue using this channel, the user should explicitly reconfigure the channel including the hardware-modified configuration registers GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR, before enabling again the channel. Following the programming sequence in Figure 4: DMA channel abort and restart sequence.'
        bitOffset: 1
        bitWidth: 1
      - name: SUSP
        description: 'suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read: channel suspended Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else: Software must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports. Software must write 0 in order to resume a suspended channel, following the programming sequence in Figure 3: DMA channel suspend and resume sequence.'
        bitOffset: 2
        bitWidth: 1
      - name: TCIE
        description: 'transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 8
        bitWidth: 1
      - name: HTIE
        description: 'half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 9
        bitWidth: 1
      - name: DTEIE
        description: 'data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 10
        bitWidth: 1
      - name: ULEIE
        description: 'update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 11
        bitWidth: 1
      - name: USEIE
        description: 'user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPIE
        description: 'completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 13
        bitWidth: 1
      - name: LSM
        description: 'Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any) of the last LLI i.e. when GPDMA_CxLLR=0: the 16 low significant bits of the link address are null (LA[15:0]=0) and all the update bits are null i.e. UT1=UB1=UT2=USA=UDA=UB2 =UT3=ULL=0. Then GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0.- 1: channel is executed once for the current LLI:* First the (possibly 2D/repeated) block transfer is executed as defined by the current internal register file until that (GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0).* Secondly the next linked-list data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR register. Then channel execution is completed.Note: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 16
        bitWidth: 1
      - name: LAP
        description: 'linked-list allocated portAllocate the master port for the update of the DMA linked-list registers from the memory.- 0: port 0 (AHB) is allocated for the update of the DMA linked-list channel x registers- 1: port 1 (AHB) is allocated for the update of the DMA linked-list channel x registersNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 17
        bitWidth: 1
      - name: PRIO
        description: 'priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: low priority, mid weight- 10: low priority, high weight- 11: high priorityNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 22
        bitWidth: 2
  - name: C8TR2
    displayName: C8TR2
    description: Channel x transfer register 2
    addressOffset: 1172
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: REQSEL
        description: 'DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else, the selected hardware request as per Table 12 is internally taken into account. Note: The user must not assign a same input hardware request (i.e. a same REQSEL[6:0] value) to different active DMA channels (i.e. if GPDMA_CxCR.EN=1 and GPDMA_CxTR2.SWREQ=0 for the related x channels). In other words, DMA is not intended to hardware support the case of simultaneous enabled channels having been -incorrectly- configured with a same hardware peripheral request signal, and there is no user setting error reporting.'
        bitOffset: 0
        bitWidth: 7
      - name: SWREQ
        description: 'Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0: no software request. The selected hardware request REQSEL[6:0] is taken into account. - 1: software request (for a memory-to-memory transfer). And the default selected hardware request as per REQSEL[6:0] is ignored.'
        bitOffset: 9
        bitWidth: 1
      - name: DREQ
        description: 'Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else: - 0: the selected hardware request is driven by a source peripheral (i.e. this request signal is taken into account by the DMA transfer scheduler over the source/read port) - 1: the selected hardware request is driven by a destination peripheral (.e. this request signal is taken into account by the DMA transfer scheduler over the destination/write port)'
        bitOffset: 10
        bitWidth: 1
      - name: BREQ
        description: BREQ
        bitOffset: 11
        bitWidth: 1
      - name: TRIGM
        description: 'Trigger mode: Defines the transfer granularity for its conditioning by the trigger. If the channel x is enabled (i.e. when GPDMA_CxCR.EN is asserted) with TRIGPOL[1:0]=00 or 11, these bits are ignored. Else, a DMA transfer is conditioned by (at least) one trigger hit, either at: - 00: at block level (for channel x=12 to 15: for each block if a 2D/repeated block is configured i.e. if GPDMA_CxBR1.BRC[10:0]! = 0): the first burst read of a/each block transfer is conditioned by one hit trigger. - 01: at 2D/repeated block level for channel x=12 to 15; same as 00 for channel x=0 to 11: the first burst read of a 2D/repeated block transfer is conditioned by one hit trigger.'
        bitOffset: 14
        bitWidth: 2
      - name: TRIGSEL
        description: 'Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA transfer, with an active trigger event if TRIGPOL[1:0] !=00.'
        bitOffset: 16
        bitWidth: 6
      - name: TRIGPOL
        description: 'Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[5:0]. - 00: no trigger. Masked trigger event. - 01: trigger on the rising edge - 10: trigger on the falling edge - 11: same as 00'
        bitOffset: 24
        bitWidth: 2
      - name: TCEM
        description: 'Transfer complete event mode Defines the transfer granularity for the transfer complete (and half transfer complete) event generation. - 00: at block level (i.e. when GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 01: channel x=0 to 11: same as 00 ;channel x=12 to 15: at 2D/repeated block level (i.e. when GPDMA_CxBR1.BRC[10:0]= 0 and GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 10: at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block or a 2D/repeated block transfer), if any data transfer. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1. - 11: at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI is the one that updates the link address GPDMA_CxLLR.LA[15:2] to zero and that clears all the update bits - UT1, UT2, UB1, USA, UDA, if present UT3, UB2 and ULL - of the GPDMA_CxLLR register. If the channel transfer is continuous/infinite, no event is generated.'
        bitOffset: 30
        bitWidth: 2
  - name: C8BR1
    displayName: C8BR1
    description: Channel x block register 1
    addressOffset: 1176
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
  - name: C8SAR
    displayName: C8SAR
    description: Channel x source address register
    addressOffset: 1180
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
  - name: C8DAR
    displayName: C8DAR
    description: Channel x destination address register
    addressOffset: 1184
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
  - name: C8LLR
    displayName: C8LLR
    description: Channel x linked-list address register
    addressOffset: 1228
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LA
        description: 'pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=UDA=ULL=0 and if LA[15:2]=0: the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file. Else, this field is the pointer to the memory address offset from which the next linked-list data structure will be automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file i.e. possibly GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR. Note: The user should program the pointer to be 32-bit aligned. The two low significant bits are write ignored.'
        bitOffset: 2
        bitWidth: 14
      - name: ULL
        description: 'Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the memory during the link transfer. - 0: no GPDMA_CxLLR update - 1: GPDMA_CxLLR update'
        bitOffset: 16
        bitWidth: 1
      - name: UDA
        description: 'Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the memory during the link transfer. - 0: no GPDMA_CxDAR update - 1: GPDMA_CxDAR update'
        bitOffset: 27
        bitWidth: 1
      - name: USA
        description: 'Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the memory during the link transfer. - 0: no GPDMA_CxSAR update - 1: GPDMA_CxSAR update'
        bitOffset: 28
        bitWidth: 1
      - name: UB1
        description: 'Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the memory during the link transfer. If UB1=0 and if GPDMA_CxLLR != 0, the linked-list is not completed. Then GPDMA_CxBR1.BNDT[15:0] is restored to the programmed value after data transfer is completed and before the link transfer. - 0: no GPDMA_CxBR1 update (GPDMA_CxBR1.BNDT[15:0] is restored, if any link transfer) - 1: GPDMA_CxBR1 update'
        bitOffset: 29
        bitWidth: 1
      - name: UT2
        description: 'Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the memory during the link transfer. - 0: no GPDMA_CxTR2 update - 1: GPDMA_CxTR2 update'
        bitOffset: 30
        bitWidth: 1
      - name: UT1
        description: 'Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the memory during the link transfer. - 0: no GPDMA_CxTR1 update - 1: GPDMA_CxTR1 update'
        bitOffset: 31
        bitWidth: 1
  - name: C9LBAR
    displayName: C9LBAR
    description: channel x linked-list base address register
    addressOffset: 1232
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LBA
        description: linked-list base address of DMA channel x
        bitOffset: 16
        bitWidth: 16
  - name: C9FCR
    displayName: C9FCR
    description: Channel x flag clear register
    addressOffset: 1244
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TCF
        description: 'transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag'
        bitOffset: 13
        bitWidth: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
  - name: C9SR
    displayName: C9SR
    description: channel x status register
    addressOffset: 1248
    size: 32
    access: read-only
    resetValue: 1
    fields:
      - name: IDLEF
        description: 'idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is de-asserted by hardware when the channel is enabled (i.e. is written 1 into GPDMA_CxCR.EN) with a valid channel configuration (i.e. no USEF to be immediately reported). This idle flag is asserted after hard reset or by hardware when the channel is back in idle state (i.e. in suspended or disabled state).'
        bitOffset: 0
        bitWidth: 1
      - name: TCF
        description: 'transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A transfer complete event is either a block transfer complete or a 2D/repeated block transfer complete, or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0].'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfer event is either an half block transfer or an half 2D/repeated block transfer, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0]. An half block transfer occurs when half of the bytes of the source block size (i.e. rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination. Half 2D/repeated block transfer occurs when half of the repeated blocks (i.e. rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2) have been transferred to the destination.'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred on a data transfer'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag - 0: no update link transfer error event - 1: a master bus error event occurred while updating a linked-list register from memory'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag - 0: no user setting error event - 1: a user setting error event occurred'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occurred'
        bitOffset: 13
        bitWidth: 1
      - name: FIFOL
        description: 'monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destination data width (c.f. GPDMA_CxTR1.DDW_LOG2[1:0], i.e. in units of bytes, half-words, or words). Note: After having suspended an active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0] in order to know exactly how many data have been transferred to the destination. Before reading, the user may wait for the transfer to be indeed suspended i.e. GPDMA_CxSR.SUSPF=1.'
        bitOffset: 16
        bitWidth: 8
  - name: C9CR
    displayName: C9CR
    description: channel x control register
    addressOffset: 1252
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: 'enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enabled Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else: * this bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI). * Else, this bit can be asserted by software. Writing 0 into this EN bit is ignored.'
        bitOffset: 0
        bitWidth: 1
      - name: RESET
        description: 'reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Writing 1 implies/will imply the reset of the FIFO, the reset of the channel internal state, and the reset of the SUSP and EN bits, whatever is written in respectively bit 2 and bit 0. The reset is/will be effective when the channel is in state i.e. either i) the active channel is in suspended state (i.e. GPDMA_CxSR.SUSPF=1 and GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=1) or ii) the channel is in disabled state (i.e. GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=0). After writing a RESET, if the user wants to continue using this channel, the user should explicitly reconfigure the channel including the hardware-modified configuration registers GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR, before enabling again the channel. Following the programming sequence in Figure 4: DMA channel abort and restart sequence.'
        bitOffset: 1
        bitWidth: 1
      - name: SUSP
        description: 'suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read: channel suspended Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else: Software must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports. Software must write 0 in order to resume a suspended channel, following the programming sequence in Figure 3: DMA channel suspend and resume sequence.'
        bitOffset: 2
        bitWidth: 1
      - name: TCIE
        description: 'transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 8
        bitWidth: 1
      - name: HTIE
        description: 'half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 9
        bitWidth: 1
      - name: DTEIE
        description: 'data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 10
        bitWidth: 1
      - name: ULEIE
        description: 'update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 11
        bitWidth: 1
      - name: USEIE
        description: 'user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPIE
        description: 'completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 13
        bitWidth: 1
      - name: LSM
        description: 'Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any) of the last LLI i.e. when GPDMA_CxLLR=0: the 16 low significant bits of the link address are null (LA[15:0]=0) and all the update bits are null i.e. UT1=UB1=UT2=USA=UDA=UB2 =UT3=ULL=0. Then GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0.- 1: channel is executed once for the current LLI:* First the (possibly 2D/repeated) block transfer is executed as defined by the current internal register file until that (GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0).* Secondly the next linked-list data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR register. Then channel execution is completed.Note: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 16
        bitWidth: 1
      - name: LAP
        description: 'linked-list allocated portAllocate the master port for the update of the DMA linked-list registers from the memory.- 0: port 0 (AHB) is allocated for the update of the DMA linked-list channel x registers- 1: port 1 (AHB) is allocated for the update of the DMA linked-list channel x registersNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 17
        bitWidth: 1
      - name: PRIO
        description: 'priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: low priority, mid weight- 10: low priority, high weight- 11: high priorityNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 22
        bitWidth: 2
  - name: C9TR2
    displayName: C9TR2
    description: Channel x transfer register 2
    addressOffset: 1300
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: REQSEL
        description: 'DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else, the selected hardware request as per Table 12 is internally taken into account. Note: The user must not assign a same input hardware request (i.e. a same REQSEL[6:0] value) to different active DMA channels (i.e. if GPDMA_CxCR.EN=1 and GPDMA_CxTR2.SWREQ=0 for the related x channels). In other words, DMA is not intended to hardware support the case of simultaneous enabled channels having been -incorrectly- configured with a same hardware peripheral request signal, and there is no user setting error reporting.'
        bitOffset: 0
        bitWidth: 7
      - name: SWREQ
        description: 'Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0: no software request. The selected hardware request REQSEL[6:0] is taken into account. - 1: software request (for a memory-to-memory transfer). And the default selected hardware request as per REQSEL[6:0] is ignored.'
        bitOffset: 9
        bitWidth: 1
      - name: DREQ
        description: 'Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else: - 0: the selected hardware request is driven by a source peripheral (i.e. this request signal is taken into account by the DMA transfer scheduler over the source/read port) - 1: the selected hardware request is driven by a destination peripheral (.e. this request signal is taken into account by the DMA transfer scheduler over the destination/write port)'
        bitOffset: 10
        bitWidth: 1
      - name: BREQ
        description: BREQ
        bitOffset: 11
        bitWidth: 1
      - name: TRIGM
        description: 'Trigger mode: Defines the transfer granularity for its conditioning by the trigger. If the channel x is enabled (i.e. when GPDMA_CxCR.EN is asserted) with TRIGPOL[1:0]=00 or 11, these bits are ignored. Else, a DMA transfer is conditioned by (at least) one trigger hit, either at: - 00: at block level (for channel x=12 to 15: for each block if a 2D/repeated block is configured i.e. if GPDMA_CxBR1.BRC[10:0]! = 0): the first burst read of a/each block transfer is conditioned by one hit trigger. - 01: at 2D/repeated block level for channel x=12 to 15; same as 00 for channel x=0 to 11: the first burst read of a 2D/repeated block transfer is conditioned by one hit trigger.'
        bitOffset: 14
        bitWidth: 2
      - name: TRIGSEL
        description: 'Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA transfer, with an active trigger event if TRIGPOL[1:0] !=00.'
        bitOffset: 16
        bitWidth: 6
      - name: TRIGPOL
        description: 'Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[5:0]. - 00: no trigger. Masked trigger event. - 01: trigger on the rising edge - 10: trigger on the falling edge - 11: same as 00'
        bitOffset: 24
        bitWidth: 2
      - name: TCEM
        description: 'Transfer complete event mode Defines the transfer granularity for the transfer complete (and half transfer complete) event generation. - 00: at block level (i.e. when GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 01: channel x=0 to 11: same as 00 ;channel x=12 to 15: at 2D/repeated block level (i.e. when GPDMA_CxBR1.BRC[10:0]= 0 and GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 10: at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block or a 2D/repeated block transfer), if any data transfer. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1. - 11: at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI is the one that updates the link address GPDMA_CxLLR.LA[15:2] to zero and that clears all the update bits - UT1, UT2, UB1, USA, UDA, if present UT3, UB2 and ULL - of the GPDMA_CxLLR register. If the channel transfer is continuous/infinite, no event is generated.'
        bitOffset: 30
        bitWidth: 2
  - name: C9BR1
    displayName: C9BR1
    description: Channel x block register 1
    addressOffset: 1304
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
  - name: C9SAR
    displayName: C9SAR
    description: Channel x source address register
    addressOffset: 1308
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
  - name: C9DAR
    displayName: C9DAR
    description: Channel x destination address register
    addressOffset: 1312
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
  - name: C9LLR
    displayName: C9LLR
    description: Channel x linked-list address register
    addressOffset: 1356
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LA
        description: 'pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=UDA=ULL=0 and if LA[15:2]=0: the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file. Else, this field is the pointer to the memory address offset from which the next linked-list data structure will be automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file i.e. possibly GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR. Note: The user should program the pointer to be 32-bit aligned. The two low significant bits are write ignored.'
        bitOffset: 2
        bitWidth: 14
      - name: ULL
        description: 'Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the memory during the link transfer. - 0: no GPDMA_CxLLR update - 1: GPDMA_CxLLR update'
        bitOffset: 16
        bitWidth: 1
      - name: UDA
        description: 'Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the memory during the link transfer. - 0: no GPDMA_CxDAR update - 1: GPDMA_CxDAR update'
        bitOffset: 27
        bitWidth: 1
      - name: USA
        description: 'Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the memory during the link transfer. - 0: no GPDMA_CxSAR update - 1: GPDMA_CxSAR update'
        bitOffset: 28
        bitWidth: 1
      - name: UB1
        description: 'Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the memory during the link transfer. If UB1=0 and if GPDMA_CxLLR != 0, the linked-list is not completed. Then GPDMA_CxBR1.BNDT[15:0] is restored to the programmed value after data transfer is completed and before the link transfer. - 0: no GPDMA_CxBR1 update (GPDMA_CxBR1.BNDT[15:0] is restored, if any link transfer) - 1: GPDMA_CxBR1 update'
        bitOffset: 29
        bitWidth: 1
      - name: UT2
        description: 'Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the memory during the link transfer. - 0: no GPDMA_CxTR2 update - 1: GPDMA_CxTR2 update'
        bitOffset: 30
        bitWidth: 1
      - name: UT1
        description: 'Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the memory during the link transfer. - 0: no GPDMA_CxTR1 update - 1: GPDMA_CxTR1 update'
        bitOffset: 31
        bitWidth: 1
  - name: C10LBAR
    displayName: C10LBAR
    description: channel x linked-list base address register
    addressOffset: 1360
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LBA
        description: linked-list base address of DMA channel x
        bitOffset: 16
        bitWidth: 16
  - name: C10FCR
    displayName: C10FCR
    description: Channel x flag clear register
    addressOffset: 1372
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TCF
        description: 'transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag'
        bitOffset: 13
        bitWidth: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
  - name: C10SR
    displayName: C10SR
    description: channel x status register
    addressOffset: 1376
    size: 32
    access: read-only
    resetValue: 1
    fields:
      - name: IDLEF
        description: 'idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is de-asserted by hardware when the channel is enabled (i.e. is written 1 into GPDMA_CxCR.EN) with a valid channel configuration (i.e. no USEF to be immediately reported). This idle flag is asserted after hard reset or by hardware when the channel is back in idle state (i.e. in suspended or disabled state).'
        bitOffset: 0
        bitWidth: 1
      - name: TCF
        description: 'transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A transfer complete event is either a block transfer complete or a 2D/repeated block transfer complete, or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0].'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfer event is either an half block transfer or an half 2D/repeated block transfer, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0]. An half block transfer occurs when half of the bytes of the source block size (i.e. rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination. Half 2D/repeated block transfer occurs when half of the repeated blocks (i.e. rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2) have been transferred to the destination.'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred on a data transfer'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag - 0: no update link transfer error event - 1: a master bus error event occurred while updating a linked-list register from memory'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag - 0: no user setting error event - 1: a user setting error event occurred'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occurred'
        bitOffset: 13
        bitWidth: 1
      - name: FIFOL
        description: 'monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destination data width (c.f. GPDMA_CxTR1.DDW_LOG2[1:0], i.e. in units of bytes, half-words, or words). Note: After having suspended an active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0] in order to know exactly how many data have been transferred to the destination. Before reading, the user may wait for the transfer to be indeed suspended i.e. GPDMA_CxSR.SUSPF=1.'
        bitOffset: 16
        bitWidth: 8
  - name: C10CR
    displayName: C10CR
    description: channel x control register
    addressOffset: 1380
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: 'enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enabled Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else: * this bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI). * Else, this bit can be asserted by software. Writing 0 into this EN bit is ignored.'
        bitOffset: 0
        bitWidth: 1
      - name: RESET
        description: 'reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Writing 1 implies/will imply the reset of the FIFO, the reset of the channel internal state, and the reset of the SUSP and EN bits, whatever is written in respectively bit 2 and bit 0. The reset is/will be effective when the channel is in        state i.e. either i) the active channel is in suspended state (i.e. GPDMA_CxSR.SUSPF=1 and GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=1) or ii) the channel is in disabled state (i.e. GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=0). After writing a RESET, if the user wants to continue using this channel, the user should explicitly reconfigure the channel including the hardware-modified configuration registers GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR, before enabling again the channel. Following the programming sequence in Figure 4: DMA channel abort and restart sequence.'
        bitOffset: 1
        bitWidth: 1
      - name: SUSP
        description: 'suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read: channel suspended Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else: Software must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports. Software must write 0 in order to resume a suspended channel, following the programming sequence in Figure 3: DMA channel suspend and resume sequence.'
        bitOffset: 2
        bitWidth: 1
      - name: TCIE
        description: 'transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 8
        bitWidth: 1
      - name: HTIE
        description: 'half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 9
        bitWidth: 1
      - name: DTEIE
        description: 'data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 10
        bitWidth: 1
      - name: ULEIE
        description: 'update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 11
        bitWidth: 1
      - name: USEIE
        description: 'user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPIE
        description: 'completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 13
        bitWidth: 1
      - name: LSM
        description: 'Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any) of the last LLI i.e. when GPDMA_CxLLR=0: the 16 low significant bits of the link address are null (LA[15:0]=0) and all the update bits are null i.e. UT1=UB1=UT2=USA=UDA=UB2 =UT3=ULL=0. Then GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0.- 1: channel is executed once for the current LLI:* First the (possibly 2D/repeated) block transfer is executed as defined by the current internal register file until that (GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0).* Secondly the next linked-list data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR register. Then channel execution is completed.Note: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 16
        bitWidth: 1
      - name: LAP
        description: 'linked-list allocated portAllocate the master port for the update of the DMA linked-list registers from the memory.- 0: port 0 (AHB) is allocated for the update of the DMA linked-list channel x registers- 1: port 1 (AHB) is allocated for the update of the DMA linked-list channel x registersNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 17
        bitWidth: 1
      - name: PRIO
        description: 'priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: low priority, mid weight- 10: low priority, high weight- 11: high priorityNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 22
        bitWidth: 2
  - name: C10TR2
    displayName: C10TR2
    description: Channel x transfer register 2
    addressOffset: 1428
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: REQSEL
        description: 'DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else, the selected hardware request as per Table 12 is internally taken into account. Note: The user must not assign a same input hardware request (i.e. a same REQSEL[6:0] value) to different active DMA channels (i.e. if GPDMA_CxCR.EN=1 and GPDMA_CxTR2.SWREQ=0 for the related x channels). In other words, DMA is not intended to hardware support the case of simultaneous enabled channels having been -incorrectly- configured with a same hardware peripheral request signal, and there is no user setting error reporting.'
        bitOffset: 0
        bitWidth: 7
      - name: SWREQ
        description: 'Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0: no software request. The selected hardware request REQSEL[6:0] is taken into account. - 1: software request (for a memory-to-memory transfer). And the default selected hardware request as per REQSEL[6:0] is ignored.'
        bitOffset: 9
        bitWidth: 1
      - name: DREQ
        description: 'Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else: - 0: the selected hardware request is driven by a source peripheral (i.e. this request signal is taken into account by the DMA transfer scheduler over the source/read port) - 1: the selected hardware request is driven by a destination peripheral (.e. this request signal is taken into account by the DMA transfer scheduler over the destination/write port)'
        bitOffset: 10
        bitWidth: 1
      - name: BREQ
        description: BREQ
        bitOffset: 11
        bitWidth: 1
      - name: TRIGM
        description: 'Trigger mode: Defines the transfer granularity for its conditioning by the trigger. If the channel x is enabled (i.e. when GPDMA_CxCR.EN is asserted) with TRIGPOL[1:0]=00 or 11, these bits are ignored. Else, a DMA transfer is conditioned by (at least) one trigger hit, either at: - 00: at block level (for channel x=12 to 15: for each block if a 2D/repeated block is configured i.e. if GPDMA_CxBR1.BRC[10:0]! = 0): the first burst read of a/each block transfer is conditioned by one hit trigger. - 01: at 2D/repeated block level for channel x=12 to 15; same as 00 for channel x=0 to 11: the first burst read of a 2D/repeated block transfer is conditioned by one hit trigger.'
        bitOffset: 14
        bitWidth: 2
      - name: TRIGSEL
        description: 'Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA transfer, with an active trigger event if TRIGPOL[1:0] !=00.'
        bitOffset: 16
        bitWidth: 6
      - name: TRIGPOL
        description: 'Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[5:0]. - 00: no trigger. Masked trigger event. - 01: trigger on the rising edge - 10: trigger on the falling edge - 11: same as 00'
        bitOffset: 24
        bitWidth: 2
      - name: TCEM
        description: 'Transfer complete event mode Defines the transfer granularity for the transfer complete (and half transfer complete) event generation. - 00: at block level (i.e. when GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 01: channel x=0 to 11: same as 00 ;channel x=12 to 15: at 2D/repeated block level (i.e. when GPDMA_CxBR1.BRC[10:0]= 0 and GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 10: at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block or a 2D/repeated block transfer), if any data transfer. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1. - 11: at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI is the one that updates the link address GPDMA_CxLLR.LA[15:2] to zero and that clears all the update bits - UT1, UT2, UB1, USA, UDA, if present UT3, UB2 and ULL - of the GPDMA_CxLLR register. If the channel transfer is continuous/infinite, no event is generated.'
        bitOffset: 30
        bitWidth: 2
  - name: C10BR1
    displayName: C10BR1
    description: Channel x block register 1
    addressOffset: 1432
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
  - name: C10SAR
    displayName: C10SAR
    description: Channel x source address register
    addressOffset: 1436
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
  - name: C10DAR
    displayName: C10DAR
    description: Channel x destination address register
    addressOffset: 1440
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
  - name: C10LLR
    displayName: C10LLR
    description: Channel x linked-list address register
    addressOffset: 1484
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LA
        description: 'pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=UDA=ULL=0 and if LA[15:2]=0: the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file. Else, this field is the pointer to the memory address offset from which the next linked-list data structure will be automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file i.e. possibly GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR. Note: The user should program the pointer to be 32-bit aligned. The two low significant bits are write ignored.'
        bitOffset: 2
        bitWidth: 14
      - name: ULL
        description: 'Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the memory during the link transfer. - 0: no GPDMA_CxLLR update - 1: GPDMA_CxLLR update'
        bitOffset: 16
        bitWidth: 1
      - name: UDA
        description: 'Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the memory during the link transfer. - 0: no GPDMA_CxDAR update - 1: GPDMA_CxDAR update'
        bitOffset: 27
        bitWidth: 1
      - name: USA
        description: 'Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the memory during the link transfer. - 0: no GPDMA_CxSAR update - 1: GPDMA_CxSAR update'
        bitOffset: 28
        bitWidth: 1
      - name: UB1
        description: 'Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the memory during the link transfer. If UB1=0 and if GPDMA_CxLLR != 0, the linked-list is not completed. Then GPDMA_CxBR1.BNDT[15:0] is restored to the programmed value after data transfer is completed and before the link transfer. - 0: no GPDMA_CxBR1 update (GPDMA_CxBR1.BNDT[15:0] is restored, if any link transfer) - 1: GPDMA_CxBR1 update'
        bitOffset: 29
        bitWidth: 1
      - name: UT2
        description: 'Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the memory during the link transfer. - 0: no GPDMA_CxTR2 update - 1: GPDMA_CxTR2 update'
        bitOffset: 30
        bitWidth: 1
      - name: UT1
        description: 'Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the memory during the link transfer. - 0: no GPDMA_CxTR1 update - 1: GPDMA_CxTR1 update'
        bitOffset: 31
        bitWidth: 1
  - name: C11LBAR
    displayName: C11LBAR
    description: channel x linked-list base address register
    addressOffset: 1488
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LBA
        description: linked-list base address of DMA channel x
        bitOffset: 16
        bitWidth: 16
  - name: C11FCR
    displayName: C11FCR
    description: Channel x flag clear register
    addressOffset: 1500
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TCF
        description: 'transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag'
        bitOffset: 13
        bitWidth: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
  - name: C11SR
    displayName: C11SR
    description: channel x status register
    addressOffset: 1504
    size: 32
    access: read-only
    resetValue: 1
    fields:
      - name: IDLEF
        description: 'idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is de-asserted by hardware when the channel is enabled (i.e. is written 1 into GPDMA_CxCR.EN) with a valid channel configuration (i.e. no USEF to be immediately reported). This idle flag is asserted after hard reset or by hardware when the channel is back in idle state (i.e. in suspended or disabled state).'
        bitOffset: 0
        bitWidth: 1
      - name: TCF
        description: 'transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A transfer complete event is either a block transfer complete or a 2D/repeated block transfer complete, or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0].'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfer event is either an half block transfer or an half 2D/repeated block transfer, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0]. An half block transfer occurs when half of the bytes of the source block size (i.e. rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination. Half 2D/repeated block transfer occurs when half of the repeated blocks (i.e. rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2) have been transferred to the destination.'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred on a data transfer'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag - 0: no update link transfer error event - 1: a master bus error event occurred while updating a linked-list register from memory'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag - 0: no user setting error event - 1: a user setting error event occurred'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occurred'
        bitOffset: 13
        bitWidth: 1
      - name: FIFOL
        description: 'monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destination data width (c.f. GPDMA_CxTR1.DDW_LOG2[1:0], i.e. in units of bytes, half-words, or words). Note: After having suspended an active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0] in order to know exactly how many data have been transferred to the destination. Before reading, the user may wait for the transfer to be indeed suspended i.e. GPDMA_CxSR.SUSPF=1.'
        bitOffset: 16
        bitWidth: 8
  - name: C11CR
    displayName: C11CR
    description: channel x control register
    addressOffset: 1508
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: 'enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enabled Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else: * this bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI). * Else, this bit can be asserted by software. Writing 0 into this EN bit is ignored.'
        bitOffset: 0
        bitWidth: 1
      - name: RESET
        description: 'reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Writing 1 implies/will imply the reset of the FIFO, the reset of the channel internal state, and the reset of the SUSP and EN bits, whatever is written in respectively bit 2 and bit 0. The reset is/will be effective when the channel is in        state i.e. either i) the active channel is in suspended state (i.e. GPDMA_CxSR.SUSPF=1 and GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=1) or ii) the channel is in disabled state (i.e. GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=0). After writing a RESET, if the user wants to continue using this channel, the user should explicitly reconfigure the channel including the hardware-modified configuration registers GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR, before enabling again the channel. Following the programming sequence in Figure 4: DMA channel abort and restart sequence.'
        bitOffset: 1
        bitWidth: 1
      - name: SUSP
        description: 'suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read: channel suspended Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else: Software must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports. Software must write 0 in order to resume a suspended channel, following the programming sequence in Figure 3: DMA channel suspend and resume sequence.'
        bitOffset: 2
        bitWidth: 1
      - name: TCIE
        description: 'transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 8
        bitWidth: 1
      - name: HTIE
        description: 'half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 9
        bitWidth: 1
      - name: DTEIE
        description: 'data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 10
        bitWidth: 1
      - name: ULEIE
        description: 'update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 11
        bitWidth: 1
      - name: USEIE
        description: 'user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPIE
        description: 'completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 13
        bitWidth: 1
      - name: LSM
        description: 'Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any) of the last LLI i.e. when GPDMA_CxLLR=0: the 16 low significant bits of the link address are null (LA[15:0]=0) and all the update bits are null i.e. UT1=UB1=UT2=USA=UDA=UB2 =UT3=ULL=0. Then GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0.- 1: channel is executed once for the current LLI:* First the (possibly 2D/repeated) block transfer is executed as defined by the current internal register file until that (GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0).* Secondly the next linked-list data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR register. Then channel execution is completed.Note: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 16
        bitWidth: 1
      - name: LAP
        description: 'linked-list allocated portAllocate the master port for the update of the DMA linked-list registers from the memory.- 0: port 0 (AHB) is allocated for the update of the DMA linked-list channel x registers- 1: port 1 (AHB) is allocated for the update of the DMA linked-list channel x registersNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 17
        bitWidth: 1
      - name: PRIO
        description: 'priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: low priority, mid weight- 10: low priority, high weight- 11: high priorityNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 22
        bitWidth: 2
  - name: C11TR2
    displayName: C11TR2
    description: Channel x transfer register 2
    addressOffset: 1556
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: REQSEL
        description: 'DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else, the selected hardware request as per Table 12 is internally taken into account. Note: The user must not assign a same input hardware request (i.e. a same REQSEL[6:0] value) to different active DMA channels (i.e. if GPDMA_CxCR.EN=1 and GPDMA_CxTR2.SWREQ=0 for the related x channels). In other words, DMA is not intended to hardware support the case of simultaneous enabled channels having been -incorrectly- configured with a same hardware peripheral request signal, and there is no user setting error reporting.'
        bitOffset: 0
        bitWidth: 7
      - name: SWREQ
        description: 'Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0: no software request. The selected hardware request REQSEL[6:0] is taken into account. - 1: software request (for a memory-to-memory transfer). And the default selected hardware request as per REQSEL[6:0] is ignored.'
        bitOffset: 9
        bitWidth: 1
      - name: DREQ
        description: 'Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else: - 0: the selected hardware request is driven by a source peripheral (i.e. this request signal is taken into account by the DMA transfer scheduler over the source/read port) - 1: the selected hardware request is driven by a destination peripheral (.e. this request signal is taken into account by the DMA transfer scheduler over the destination/write port)'
        bitOffset: 10
        bitWidth: 1
      - name: BREQ
        description: BREQ
        bitOffset: 11
        bitWidth: 1
      - name: TRIGM
        description: 'Trigger mode:    enabled. Transferring a next LLIn+1 which updates the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0] resets the monitoring, trashing the (possible) memorized hit of the formerly defined LLIn trigger. After that a first new trigger hitn+1 is memorized, if another second trigger hitn+2 is detected and if the hitn triggered transfer is still not completed, this new second trigger hitn+2 is lost and not memorized. Note: When the source block size is not a multiple of the source burst size and is a multiple of the source data width, then the last programmed source burst is not completed and is internally shorten to match the block size. In this case, if TRIGM[1:0]=11 and (SWREQ=1 or (SWREQ=0 and DREQ=0)), the shortened burst transfer (by single(s) or/and by burst(s) of lower length) is conditioned once by the trigger. Note: When the programmed destination burst is internally shortened by single(s) or/and by burst(s) of lower length (e.g. vs FIFO size, vs block size, 1kB/4kB boundary address crossing): if the trigger is conditioning the programmed destination burst (if TRIGM[1:0]=11 and SWREQ=0 and DREQ=1), this shortened destination burst transfer is conditioned once by the trigger.'
        bitOffset: 14
        bitWidth: 2
      - name: TRIGSEL
        description: 'Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA transfer, with an active trigger event if TRIGPOL[1:0] !=00.'
        bitOffset: 16
        bitWidth: 6
      - name: TRIGPOL
        description: 'Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[5:0]. - 00: no trigger. Masked trigger event. - 01: trigger on the rising edge - 10: trigger on the falling edge - 11: same as 00'
        bitOffset: 24
        bitWidth: 2
      - name: TCEM
        description: 'Transfer complete event mode Defines the transfer granularity for the transfer complete (and half transfer complete) event generation. - 00: at block level (i.e. when GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 01: channel x=0 to 11: same as 00 ;channel x=12 to 15: at 2D/repeated block level (i.e. when GPDMA_CxBR1.BRC[10:0]= 0 and GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 10: at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block or a 2D/repeated block transfer), if any data transfer. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1. - 11: at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI is the one that updates the link address GPDMA_CxLLR.LA[15:2] to zero and that clears all the update bits - UT1, UT2, UB1, USA, UDA, if present UT3, UB2 and ULL - of the GPDMA_CxLLR register. If the channel transfer is continuous/infinite, no event is generated.'
        bitOffset: 30
        bitWidth: 2
  - name: C11BR1
    displayName: C11BR1
    description: Channel x block register 1
    addressOffset: 1560
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
  - name: C11SAR
    displayName: C11SAR
    description: Channel x source address register
    addressOffset: 1564
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
  - name: C11DAR
    displayName: C11DAR
    description: Channel x destination address register
    addressOffset: 1568
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
  - name: C11LLR
    displayName: C11LLR
    description: Channel x linked-list address register
    addressOffset: 1612
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LA
        description: 'pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=UDA=ULL=0 and if LA[15:2]=0: the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file. Else, this field is the pointer to the memory address offset from which the next linked-list data structure will be automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file i.e. possibly GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR. Note: The user should program the pointer to be 32-bit aligned. The two low significant bits are write ignored.'
        bitOffset: 2
        bitWidth: 14
      - name: ULL
        description: 'Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the memory during the link transfer. - 0: no GPDMA_CxLLR update - 1: GPDMA_CxLLR update'
        bitOffset: 16
        bitWidth: 1
      - name: UDA
        description: 'Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the memory during the link transfer. - 0: no GPDMA_CxDAR update - 1: GPDMA_CxDAR update'
        bitOffset: 27
        bitWidth: 1
      - name: USA
        description: 'Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the memory during the link transfer. - 0: no GPDMA_CxSAR update - 1: GPDMA_CxSAR update'
        bitOffset: 28
        bitWidth: 1
      - name: UB1
        description: 'Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the memory during the link transfer. If UB1=0 and if GPDMA_CxLLR != 0, the linked-list is not completed. Then GPDMA_CxBR1.BNDT[15:0] is restored to the programmed value after data transfer is completed and before the link transfer. - 0: no GPDMA_CxBR1 update (GPDMA_CxBR1.BNDT[15:0] is restored, if any link transfer) - 1: GPDMA_CxBR1 update'
        bitOffset: 29
        bitWidth: 1
      - name: UT2
        description: 'Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the memory during the link transfer. - 0: no GPDMA_CxTR2 update - 1: GPDMA_CxTR2 update'
        bitOffset: 30
        bitWidth: 1
      - name: UT1
        description: 'Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the memory during the link transfer. - 0: no GPDMA_CxTR1 update - 1: GPDMA_CxTR1 update'
        bitOffset: 31
        bitWidth: 1
  - name: C12LBAR
    displayName: C12LBAR
    description: channel x linked-list base address register
    addressOffset: 1616
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LBA
        description: linked-list base address of DMA channel x
        bitOffset: 16
        bitWidth: 16
  - name: C12FCR
    displayName: C12FCR
    description: Channel x flag clear register
    addressOffset: 1628
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TCF
        description: 'transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag'
        bitOffset: 13
        bitWidth: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
  - name: C12SR
    displayName: C12SR
    description: channel x status register
    addressOffset: 1632
    size: 32
    access: read-only
    resetValue: 1
    fields:
      - name: IDLEF
        description: 'idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is de-asserted by hardware when the channel is enabled (i.e. is written 1 into GPDMA_CxCR.EN) with a valid channel configuration (i.e. no USEF to be immediately reported). This idle flag is asserted after hard reset or by hardware when the channel is back in idle state (i.e. in suspended or disabled state).'
        bitOffset: 0
        bitWidth: 1
      - name: TCF
        description: 'transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A transfer complete event is either a block transfer complete or a 2D/repeated block transfer complete, or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0].'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfer event is either an half block transfer or an half 2D/repeated block transfer, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0]. An half block transfer occurs when half of the bytes of the source block size (i.e. rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination. Half 2D/repeated block transfer occurs when half of the repeated blocks (i.e. rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2) have been transferred to the destination.'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred on a data transfer'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag - 0: no update link transfer error event - 1: a master bus error event occurred while updating a linked-list register from memory'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag - 0: no user setting error event - 1: a user setting error event occurred'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occurred'
        bitOffset: 13
        bitWidth: 1
      - name: FIFOL
        description: 'monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destination data width (c.f. GPDMA_CxTR1.DDW_LOG2[1:0], i.e. in units of bytes, half-words, or words). Note: After having suspended an active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0] in order to know exactly how many data have been transferred to the destination. Before reading, the user may wait for the transfer to be indeed suspended i.e. GPDMA_CxSR.SUSPF=1.'
        bitOffset: 16
        bitWidth: 8
  - name: C12CR
    displayName: C12CR
    description: channel x control register
    addressOffset: 1636
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: 'enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enabled Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else: * this bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI). * Else, this bit can be asserted by software. Writing 0 into this EN bit is ignored.'
        bitOffset: 0
        bitWidth: 1
      - name: RESET
        description: 'reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Writing 1 implies/will imply the reset of the FIFO, the reset of the channel internal state, and the reset of the SUSP and EN bits, whatever is written in respectively bit 2 and bit 0. The reset is/will be effective when the channel is in        state i.e. either i) the active channel is in suspended state (i.e. GPDMA_CxSR.SUSPF=1 and GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=1) or ii) the channel is in disabled state (i.e. GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=0). After writing a RESET, if the user wants to continue using this channel, the user should explicitly reconfigure the channel including the hardware-modified configuration registers GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR, before enabling again the channel. Following the programming sequence in Figure 4: DMA channel abort and restart sequence.'
        bitOffset: 1
        bitWidth: 1
      - name: SUSP
        description: 'suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read: channel suspended Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else: Software must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports. Software must write 0 in order to resume a suspended channel, following the programming sequence in Figure 3: DMA channel suspend and resume sequence.'
        bitOffset: 2
        bitWidth: 1
      - name: TCIE
        description: 'transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 8
        bitWidth: 1
      - name: HTIE
        description: 'half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 9
        bitWidth: 1
      - name: DTEIE
        description: 'data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 10
        bitWidth: 1
      - name: ULEIE
        description: 'update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 11
        bitWidth: 1
      - name: USEIE
        description: 'user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPIE
        description: 'completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 13
        bitWidth: 1
      - name: LSM
        description: 'Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any) of the last LLI i.e. when GPDMA_CxLLR=0: the 16 low significant bits of the link address are null (LA[15:0]=0) and all the update bits are null i.e. UT1=UB1=UT2=USA=UDA=UB2 =UT3=ULL=0. Then GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0.- 1: channel is executed once for the current LLI:* First the (possibly 2D/repeated) block transfer is executed as defined by the current internal register file until that (GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0).* Secondly the next linked-list data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR register. Then channel execution is completed.Note: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 16
        bitWidth: 1
      - name: LAP
        description: 'linked-list allocated portAllocate the master port for the update of the DMA linked-list registers from the memory.- 0: port 0 (AHB) is allocated for the update of the DMA linked-list channel x registers- 1: port 1 (AHB) is allocated for the update of the DMA linked-list channel x registersNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 17
        bitWidth: 1
      - name: PRIO
        description: 'priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: low priority, mid weight- 10: low priority, high weight- 11: high priorityNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 22
        bitWidth: 2
  - name: C12TR2
    displayName: C12TR2
    description: Channel x transfer register 2
    addressOffset: 1684
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: REQSEL
        description: 'DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else, the selected hardware request as per Table 12 is internally taken into account. Note: The user must not assign a same input hardware request (i.e. a same REQSEL[6:0] value) to different active DMA channels (i.e. if GPDMA_CxCR.EN=1 and GPDMA_CxTR2.SWREQ=0 for the related x channels). In other words, DMA is not intended to hardware support the case of simultaneous enabled channels having been -incorrectly- configured with a same hardware peripheral request signal, and there is no user setting error reporting.'
        bitOffset: 0
        bitWidth: 7
      - name: SWREQ
        description: 'Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0: no software request. The selected hardware request REQSEL[6:0] is taken into account. - 1: software request (for a memory-to-memory transfer). And the default selected hardware request as per REQSEL[6:0] is ignored.'
        bitOffset: 9
        bitWidth: 1
      - name: DREQ
        description: 'Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else: - 0: the selected hardware request is driven by a source peripheral (i.e. this request signal is taken into account by the DMA transfer scheduler over the source/read port) - 1: the selected hardware request is driven by a destination peripheral (.e. this request signal is taken into account by the DMA transfer scheduler over the destination/write port)'
        bitOffset: 10
        bitWidth: 1
      - name: BREQ
        description: BREQ
        bitOffset: 11
        bitWidth: 1
      - name: TRIGM
        description: 'Trigger mode:     enabled. Transferring a next LLIn+1 which updates the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0] resets the monitoring, trashing the (possible) memorized hit of the formerly defined LLIn trigger. After that a first new trigger hitn+1 is memorized, if another second trigger hitn+2 is detected and if the hitn triggered transfer is still not completed, this new second trigger hitn+2 is lost and not memorized. Note: When the source block size is not a multiple of the source burst size and is a multiple of the source data width, then the last programmed source burst is not completed and is internally shorten to match the block size. In this case, if TRIGM[1:0]=11 and (SWREQ=1 or (SWREQ=0 and DREQ=0)), the shortened burst transfer (by single(s) or/and by burst(s) of lower length) is conditioned once by the trigger. Note: When the programmed destination burst is internally shortened by single(s) or/and by burst(s) of lower length (e.g. vs FIFO size, vs block size, 1kB/4kB boundary address crossing): if the trigger is conditioning the programmed destination burst (if TRIGM[1:0]=11 and SWREQ=0 and DREQ=1), this shortened destination burst transfer is conditioned once by the trigger.'
        bitOffset: 14
        bitWidth: 2
      - name: TRIGSEL
        description: 'Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA transfer, with an active trigger event if TRIGPOL[1:0] !=00.'
        bitOffset: 16
        bitWidth: 6
      - name: TRIGPOL
        description: 'Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[5:0]. - 00: no trigger. Masked trigger event. - 01: trigger on the rising edge - 10: trigger on the falling edge - 11: same as 00'
        bitOffset: 24
        bitWidth: 2
      - name: TCEM
        description: 'Transfer complete event mode Defines the transfer granularity for the transfer complete (and half transfer complete) event generation. - 00: at block level (i.e. when GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 01: channel x=0 to 11: same as 00 ;channel x=12 to 15: at 2D/repeated block level (i.e. when GPDMA_CxBR1.BRC[10:0]= 0 and GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 10: at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block or a 2D/repeated block transfer), if any data transfer. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1. - 11: at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI is the one that updates the link address GPDMA_CxLLR.LA[15:2] to zero and that clears all the update bits - UT1, UT2, UB1, USA, UDA, if present UT3, UB2 and ULL - of the GPDMA_CxLLR register. If the channel transfer is continuous/infinite, no event is generated.'
        bitOffset: 30
        bitWidth: 2
  - name: C12BR1
    displayName: C12BR1
    description: Channel x block register 1
    addressOffset: 1688
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
      - name: BRC
        description: BRC
        bitOffset: 16
        bitWidth: 11
      - name: SDEC
        description: SDEC
        bitOffset: 28
        bitWidth: 1
      - name: DDEC
        description: DDEC
        bitOffset: 29
        bitWidth: 1
      - name: BRSDEC
        description: BRSDEC
        bitOffset: 30
        bitWidth: 1
      - name: BRDDEC
        description: BRDDEC
        bitOffset: 31
        bitWidth: 1
  - name: C12SAR
    displayName: C12SAR
    description: Channel x source address register
    addressOffset: 1692
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
  - name: C12DAR
    displayName: C12DAR
    description: Channel x destination address register
    addressOffset: 1696
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
  - name: C12TR3
    displayName: C12TR3
    description: Channel x transfer register 3
    addressOffset: 1700
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SAO
        description: 'source address offset increment The source address, pointed by GPDMA_CxSAR, is incremented or decremented (depending on GPDMA_CxBR1.SDEC) by this offset SAO[12:0] for each programmed source burst. This offset is not including and is added to the programmed burst size when the completed burst is addressed in incremented mode i.e. if GPDMA_CxTR1.SINC=1. Note: A source address offset must be aligned with the programmed data width of a source burst (c.f. SAO[2:0] vs GPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 0
        bitWidth: 13
      - name: DAO
        description: 'destination address offset increment The destination address, pointed by GPDMA_CxDAR, is incremented or decremented (depending on GPDMA_CxBR1.DDEC) by this offset DAO[12:0] for each programmed destination burst. This offset is not including and is added to the programmed burst size when the completed burst is addressed in incremented mode i.e. if GPDMA_CxTR1.DINC=1. Note: A destination address offset must be aligned with the programmed data width of a destination burst (c.f. DAO[2:0] vs GPDMA_CxTR1.DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued. Note: When the source block size is not a multiple of the destination burst size and is a multiple of the source data width, then the last programmed source burst is not completed and is internally shorten to match the block size. In this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied.'
        bitOffset: 16
        bitWidth: 13
  - name: C12BR2
    displayName: C12BR2
    description: Channel x block register 2
    addressOffset: 1704
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BRSAO
        description: 'Block repeated source address offset For a channel with 2D addressing capability, this field BRSAO[15:0] is used to update (by addition or subtraction depending on GPDMA_CxBR1.BRSDEC) the current source address (i.e. GPDMA_CxSAR) at the end of a block transfer. Note: A block repeated source address offset must be aligned with the programmed data width of a source burst (c.f. BRSAO[2:0] vs GPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 0
        bitWidth: 16
      - name: BRDAO
        description: 'Block repeated destination address offset For a channel with 2D addressing capability, this field BRDAO[15:0] is used to update (by addition or subtraction depending on GPDMA_CxBR1.BRDDEC) the current destination address (i.e. GPDMA_CxDAR) at the end of a block transfer. Note: A block repeated destination address offset must be aligned with the programmed data width of a destination burst (c.f. BRDAO[2:0] vs GPDMA_CxTR1.DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 16
        bitWidth: 16
  - name: C12LLR
    displayName: C12LLR
    description: Channel x linked-list address register
    addressOffset: 1740
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LA
        description: 'pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=UDA=ULL=0 and if LA[15:2]=0: the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file. Else, this field is the pointer to the memory address offset from which the next linked-list data structure will be automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file i.e. possibly GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR. Note: The user should program the pointer to be 32-bit aligned. The two low significant bits are write ignored.'
        bitOffset: 2
        bitWidth: 14
      - name: ULL
        description: 'Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the memory during the link transfer. - 0: no GPDMA_CxLLR update - 1: GPDMA_CxLLR update'
        bitOffset: 16
        bitWidth: 1
      - name: UB2
        description: 'Update GPDMA_CxBR2 from memory This bit controls the update of the GPDMA_CxBR2 register from the memory during the link transfer. - 0: no GPDMA_CxBR2 update - 1: GPDMA_CxBR2 update'
        bitOffset: 25
        bitWidth: 1
      - name: UT3
        description: 'Update GPDMA_CxTR3 from memory This bit controls the update of the GPDMA_CxTR3 register from the memory during the link transfer. - 0: no GPDMA_CxTR3 update - 1: GPDMA_CxTR3 update'
        bitOffset: 26
        bitWidth: 1
      - name: UDA
        description: 'Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the memory during the link transfer. - 0: no GPDMA_CxDAR update - 1: GPDMA_CxDAR update'
        bitOffset: 27
        bitWidth: 1
      - name: USA
        description: 'Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the memory during the link transfer. - 0: no GPDMA_CxSAR update - 1: GPDMA_CxSAR update'
        bitOffset: 28
        bitWidth: 1
      - name: UB1
        description: 'Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the memory during the link transfer. If UB1=0 and if GPDMA_CxLLR != 0, the linked-list is not completed. Then GPDMA_CxBR1.BNDT[15:0] is restored to the programmed value after data transfer is completed and before the link transfer. - 0: no GPDMA_CxBR1 update (GPDMA_CxBR1.BNDT[15:0] is restored, if any link transfer) - 1: GPDMA_CxBR1 update'
        bitOffset: 29
        bitWidth: 1
      - name: UT2
        description: 'Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the memory during the link transfer. - 0: no GPDMA_CxTR2 update - 1: GPDMA_CxTR2 update'
        bitOffset: 30
        bitWidth: 1
      - name: UT1
        description: 'Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the memory during the link transfer. - 0: no GPDMA_CxTR1 update - 1: GPDMA_CxTR1 update'
        bitOffset: 31
        bitWidth: 1
  - name: C13LBAR
    displayName: C13LBAR
    description: channel x linked-list base address register
    addressOffset: 1744
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LBA
        description: linked-list base address of DMA channel x
        bitOffset: 16
        bitWidth: 16
  - name: C13FCR
    displayName: C13FCR
    description: Channel x flag clear register
    addressOffset: 1756
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TCF
        description: 'transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag'
        bitOffset: 13
        bitWidth: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
  - name: C13SR
    displayName: C13SR
    description: channel x status register
    addressOffset: 1760
    size: 32
    access: read-only
    resetValue: 1
    fields:
      - name: IDLEF
        description: 'idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is de-asserted by hardware when the channel is enabled (i.e. is written 1 into GPDMA_CxCR.EN) with a valid channel configuration (i.e. no USEF to be immediately reported). This idle flag is asserted after hard reset or by hardware when the channel is back in idle state (i.e. in suspended or disabled state).'
        bitOffset: 0
        bitWidth: 1
      - name: TCF
        description: 'transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A transfer complete event is either a block transfer complete or a 2D/repeated block transfer complete, or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0].'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfer event is either an half block transfer or an half 2D/repeated block transfer, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0]. An half block transfer occurs when half of the bytes of the source block size (i.e. rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination. Half 2D/repeated block transfer occurs when half of the repeated blocks (i.e. rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2) have been transferred to the destination.'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred on a data transfer'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag - 0: no update link transfer error event - 1: a master bus error event occurred while updating a linked-list register from memory'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag - 0: no user setting error event - 1: a user setting error event occurred'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occurred'
        bitOffset: 13
        bitWidth: 1
      - name: FIFOL
        description: 'monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destination data width (c.f. GPDMA_CxTR1.DDW_LOG2[1:0], i.e. in units of bytes, half-words, or words). Note: After having suspended an active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0] in order to know exactly how many data have been transferred to the destination. Before reading, the user may wait for the transfer to be indeed suspended i.e. GPDMA_CxSR.SUSPF=1.'
        bitOffset: 16
        bitWidth: 8
  - name: C13CR
    displayName: C13CR
    description: channel x control register
    addressOffset: 1764
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: 'enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enabled Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else: * this bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI). * Else, this bit can be asserted by software. Writing 0 into this EN bit is ignored.'
        bitOffset: 0
        bitWidth: 1
      - name: RESET
        description: 'reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Writing 1 implies/will imply the reset of the FIFO, the reset of the channel internal state, and the reset of the SUSP and EN bits, whatever is written in respectively bit 2 and bit 0. The reset is/will be effective when the channel is in  state i.e. either i) the active channel is in suspended state (i.e. GPDMA_CxSR.SUSPF=1 and GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=1) or ii) the channel is in disabled state (i.e. GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=0). After writing a RESET, if the user wants to continue using this channel, the user should explicitly reconfigure the channel including the hardware-modified configuration registers GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR, before enabling again the channel. Following the programming sequence in Figure 4: DMA channel abort and restart sequence.'
        bitOffset: 1
        bitWidth: 1
      - name: SUSP
        description: 'suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read: channel suspended Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else: Software must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports. Software must write 0 in order to resume a suspended channel, following the programming sequence in Figure 3: DMA channel suspend and resume sequence.'
        bitOffset: 2
        bitWidth: 1
      - name: TCIE
        description: 'transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 8
        bitWidth: 1
      - name: HTIE
        description: 'half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 9
        bitWidth: 1
      - name: DTEIE
        description: 'data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 10
        bitWidth: 1
      - name: ULEIE
        description: 'update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 11
        bitWidth: 1
      - name: USEIE
        description: 'user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPIE
        description: 'completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 13
        bitWidth: 1
      - name: LSM
        description: 'Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any) of the last LLI i.e. when GPDMA_CxLLR=0: the 16 low significant bits of the link address are null (LA[15:0]=0) and all the update bits are null i.e. UT1=UB1=UT2=USA=UDA=UB2 =UT3=ULL=0. Then GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0.- 1: channel is executed once for the current LLI:* First the (possibly 2D/repeated) block transfer is executed as defined by the current internal register file until that (GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0).* Secondly the next linked-list data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR register. Then channel execution is completed.Note: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 16
        bitWidth: 1
      - name: LAP
        description: 'linked-list allocated portAllocate the master port for the update of the DMA linked-list registers from the memory.- 0: port 0 (AHB) is allocated for the update of the DMA linked-list channel x registers- 1: port 1 (AHB) is allocated for the update of the DMA linked-list channel x registersNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 17
        bitWidth: 1
      - name: PRIO
        description: 'priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: low priority, mid weight- 10: low priority, high weight- 11: high priorityNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 22
        bitWidth: 2
  - name: C13TR2
    displayName: C13TR2
    description: Channel x transfer register 2
    addressOffset: 1812
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: REQSEL
        description: 'DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else, the selected hardware request as per Table 12 is internally taken into account. Note: The user must not assign a same input hardware request (i.e. a same REQSEL[6:0] value) to different active DMA channels (i.e. if GPDMA_CxCR.EN=1 and GPDMA_CxTR2.SWREQ=0 for the related x channels). In other words, DMA is not intended to hardware support the case of simultaneous enabled channels having been -incorrectly- configured with a same hardware peripheral request signal, and there is no user setting error reporting.'
        bitOffset: 0
        bitWidth: 7
      - name: SWREQ
        description: 'Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0: no software request. The selected hardware request REQSEL[6:0] is taken into account. - 1: software request (for a memory-to-memory transfer). And the default selected hardware request as per REQSEL[6:0] is ignored.'
        bitOffset: 9
        bitWidth: 1
      - name: DREQ
        description: 'Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else: - 0: the selected hardware request is driven by a source peripheral (i.e. this request signal is taken into account by the DMA transfer scheduler over the source/read port) - 1: the selected hardware request is driven by a destination peripheral (.e. this request signal is taken into account by the DMA transfer scheduler over the destination/write port)'
        bitOffset: 10
        bitWidth: 1
      - name: BREQ
        description: BREQ
        bitOffset: 11
        bitWidth: 1
      - name: TRIGM
        description: 'Trigger mode:     enabled. Transferring a next LLIn+1 which updates the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0] resets the monitoring, trashing the (possible) memorized hit of the formerly defined LLIn trigger. After that a first new trigger hitn+1 is memorized, if another second trigger hitn+2 is detected and if the hitn triggered transfer is still not completed, this new second trigger hitn+2 is lost and not memorized. Note: When the source block size is not a multiple of the source burst size and is a multiple of the source data width, then the last programmed source burst is not completed and is internally shorten to match the block size. In this case, if TRIGM[1:0]=11 and (SWREQ=1 or (SWREQ=0 and DREQ=0)), the shortened burst transfer (by single(s) or/and by burst(s) of lower length) is conditioned once by the trigger. Note: When the programmed destination burst is internally shortened by single(s) or/and by burst(s) of lower length (e.g. vs FIFO size, vs block size, 1kB/4kB boundary address crossing): if the trigger is conditioning the programmed destination burst (if TRIGM[1:0]=11 and SWREQ=0 and DREQ=1), this shortened destination burst transfer is conditioned once by the trigger.'
        bitOffset: 14
        bitWidth: 2
      - name: TRIGSEL
        description: 'Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA transfer, with an active trigger event if TRIGPOL[1:0] !=00.'
        bitOffset: 16
        bitWidth: 6
      - name: TRIGPOL
        description: 'Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[5:0]. - 00: no trigger. Masked trigger event. - 01: trigger on the rising edge - 10: trigger on the falling edge - 11: same as 00'
        bitOffset: 24
        bitWidth: 2
      - name: TCEM
        description: 'Transfer complete event mode Defines the transfer granularity for the transfer complete (and half transfer complete) event generation. - 00: at block level (i.e. when GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 01: channel x=0 to 11: same as 00 ;channel x=12 to 15: at 2D/repeated block level (i.e. when GPDMA_CxBR1.BRC[10:0]= 0 and GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 10: at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block or a 2D/repeated block transfer), if any data transfer. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1. - 11: at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI is the one that updates the link address GPDMA_CxLLR.LA[15:2] to zero and that clears all the update bits - UT1, UT2, UB1, USA, UDA, if present UT3, UB2 and ULL - of the GPDMA_CxLLR register. If the channel transfer is continuous/infinite, no event is generated.'
        bitOffset: 30
        bitWidth: 2
  - name: C13BR1
    displayName: C13BR1
    description: Channel x block register 1
    addressOffset: 1816
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
      - name: BRC
        description: BRC
        bitOffset: 16
        bitWidth: 11
      - name: SDEC
        description: SDEC
        bitOffset: 28
        bitWidth: 1
      - name: DDEC
        description: DDEC
        bitOffset: 29
        bitWidth: 1
      - name: BRSDEC
        description: BRSDEC
        bitOffset: 30
        bitWidth: 1
      - name: BRDDEC
        description: BRDDEC
        bitOffset: 31
        bitWidth: 1
  - name: C13SAR
    displayName: C13SAR
    description: Channel x source address register
    addressOffset: 1820
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
  - name: C13DAR
    displayName: C13DAR
    description: Channel x destination address register
    addressOffset: 1824
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
  - name: C13TR3
    displayName: C13TR3
    description: Channel x transfer register 3
    addressOffset: 1828
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SAO
        description: 'source address offset increment The source address, pointed by GPDMA_CxSAR, is incremented or decremented (depending on GPDMA_CxBR1.SDEC) by this offset SAO[12:0] for each programmed source burst. This offset is not including and is added to the programmed burst size when the completed burst is addressed in incremented mode i.e. if GPDMA_CxTR1.SINC=1. Note: A source address offset must be aligned with the programmed data width of a source burst (c.f. SAO[2:0] vs GPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 0
        bitWidth: 13
      - name: DAO
        description: 'destination address offset increment The destination address, pointed by GPDMA_CxDAR, is incremented or decremented (depending on GPDMA_CxBR1.DDEC) by this offset DAO[12:0] for each programmed destination burst. This offset is not including and is added to the programmed burst size when the completed burst is addressed in incremented mode i.e. if GPDMA_CxTR1.DINC=1. Note: A destination address offset must be aligned with the programmed data width of a destination burst (c.f. DAO[2:0] vs GPDMA_CxTR1.DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued. Note: When the source block size is not a multiple of the destination burst size and is a multiple of the source data width, then the last programmed source burst is not completed and is internally shorten to match the block size. In this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied.'
        bitOffset: 16
        bitWidth: 13
  - name: C13BR2
    displayName: C13BR2
    description: Channel x block register 2
    addressOffset: 1832
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BRSAO
        description: 'Block repeated source address offset For a channel with 2D addressing capability, this field BRSAO[15:0] is used to update (by addition or subtraction depending on GPDMA_CxBR1.BRSDEC) the current source address (i.e. GPDMA_CxSAR) at the end of a block transfer. Note: A block repeated source address offset must be aligned with the programmed data width of a source burst (c.f. BRSAO[2:0] vs GPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 0
        bitWidth: 16
      - name: BRDAO
        description: 'Block repeated destination address offset For a channel with 2D addressing capability, this field BRDAO[15:0] is used to update (by addition or subtraction depending on GPDMA_CxBR1.BRDDEC) the current destination address (i.e. GPDMA_CxDAR) at the end of a block transfer. Note: A block repeated destination address offset must be aligned with the programmed data width of a destination burst (c.f. BRDAO[2:0] vs GPDMA_CxTR1.DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 16
        bitWidth: 16
  - name: C13LLR
    displayName: C13LLR
    description: Channel x linked-list address register
    addressOffset: 1868
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LA
        description: 'pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=UDA=ULL=0 and if LA[15:2]=0: the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file. Else, this field is the pointer to the memory address offset from which the next linked-list data structure will be automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file i.e. possibly GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR. Note: The user should program the pointer to be 32-bit aligned. The two low significant bits are write ignored.'
        bitOffset: 2
        bitWidth: 14
      - name: ULL
        description: 'Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the memory during the link transfer. - 0: no GPDMA_CxLLR update - 1: GPDMA_CxLLR update'
        bitOffset: 16
        bitWidth: 1
      - name: UB2
        description: 'Update GPDMA_CxBR2 from memory This bit controls the update of the GPDMA_CxBR2 register from the memory during the link transfer. - 0: no GPDMA_CxBR2 update - 1: GPDMA_CxBR2 update'
        bitOffset: 25
        bitWidth: 1
      - name: UT3
        description: 'Update GPDMA_CxTR3 from memory This bit controls the update of the GPDMA_CxTR3 register from the memory during the link transfer. - 0: no GPDMA_CxTR3 update - 1: GPDMA_CxTR3 update'
        bitOffset: 26
        bitWidth: 1
      - name: UDA
        description: 'Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the memory during the link transfer. - 0: no GPDMA_CxDAR update - 1: GPDMA_CxDAR update'
        bitOffset: 27
        bitWidth: 1
      - name: USA
        description: 'Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the memory during the link transfer. - 0: no GPDMA_CxSAR update - 1: GPDMA_CxSAR update'
        bitOffset: 28
        bitWidth: 1
      - name: UB1
        description: 'Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the memory during the link transfer. If UB1=0 and if GPDMA_CxLLR != 0, the linked-list is not completed. Then GPDMA_CxBR1.BNDT[15:0] is restored to the programmed value after data transfer is completed and before the link transfer. - 0: no GPDMA_CxBR1 update (GPDMA_CxBR1.BNDT[15:0] is restored, if any link transfer) - 1: GPDMA_CxBR1 update'
        bitOffset: 29
        bitWidth: 1
      - name: UT2
        description: 'Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the memory during the link transfer. - 0: no GPDMA_CxTR2 update - 1: GPDMA_CxTR2 update'
        bitOffset: 30
        bitWidth: 1
      - name: UT1
        description: 'Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the memory during the link transfer. - 0: no GPDMA_CxTR1 update - 1: GPDMA_CxTR1 update'
        bitOffset: 31
        bitWidth: 1
  - name: C14LBAR
    displayName: C14LBAR
    description: channel x linked-list base address register
    addressOffset: 1872
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LBA
        description: linked-list base address of DMA channel x
        bitOffset: 16
        bitWidth: 16
  - name: C14FCR
    displayName: C14FCR
    description: Channel x flag clear register
    addressOffset: 1884
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TCF
        description: 'transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag'
        bitOffset: 13
        bitWidth: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
  - name: C14SR
    displayName: C14SR
    description: channel x status register
    addressOffset: 1888
    size: 32
    access: read-only
    resetValue: 1
    fields:
      - name: IDLEF
        description: 'idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is de-asserted by hardware when the channel is enabled (i.e. is written 1 into GPDMA_CxCR.EN) with a valid channel configuration (i.e. no USEF to be immediately reported). This idle flag is asserted after hard reset or by hardware when the channel is back in idle state (i.e. in suspended or disabled state).'
        bitOffset: 0
        bitWidth: 1
      - name: TCF
        description: 'transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A transfer complete event is either a block transfer complete or a 2D/repeated block transfer complete, or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0].'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfer event is either an half block transfer or an half 2D/repeated block transfer, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0]. An half block transfer occurs when half of the bytes of the source block size (i.e. rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination. Half 2D/repeated block transfer occurs when half of the repeated blocks (i.e. rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2) have been transferred to the destination.'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred on a data transfer'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag - 0: no update link transfer error event - 1: a master bus error event occurred while updating a linked-list register from memory'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag - 0: no user setting error event - 1: a user setting error event occurred'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occurred'
        bitOffset: 13
        bitWidth: 1
      - name: FIFOL
        description: 'monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destination data width (c.f. GPDMA_CxTR1.DDW_LOG2[1:0], i.e. in units of bytes, half-words, or words). Note: After having suspended an active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0] in order to know exactly how many data have been transferred to the destination. Before reading, the user may wait for the transfer to be indeed suspended i.e. GPDMA_CxSR.SUSPF=1.'
        bitOffset: 16
        bitWidth: 8
  - name: C14CR
    displayName: C14CR
    description: channel x control register
    addressOffset: 1892
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: 'enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enabled Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else: * this bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI). * Else, this bit can be asserted by software. Writing 0 into this EN bit is ignored.'
        bitOffset: 0
        bitWidth: 1
      - name: RESET
        description: 'reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Writing 1 implies/will imply the reset of the FIFO, the reset of the channel internal state, and the reset of the SUSP and EN bits, whatever is written in respectively bit 2 and bit 0. The reset is/will be effective when the channel is in  state i.e. either i) the active channel is in suspended state (i.e. GPDMA_CxSR.SUSPF=1 and GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=1) or ii) the channel is in disabled state (i.e. GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=0). After writing a RESET, if the user wants to continue using this channel, the user should explicitly reconfigure the channel including the hardware-modified configuration registers GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR, before enabling again the channel. Following the programming sequence in Figure 4: DMA channel abort and restart sequence.'
        bitOffset: 1
        bitWidth: 1
      - name: SUSP
        description: 'suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read: channel suspended Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else: Software must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports. Software must write 0 in order to resume a suspended channel, following the programming sequence in Figure 3: DMA channel suspend and resume sequence.'
        bitOffset: 2
        bitWidth: 1
      - name: TCIE
        description: 'transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 8
        bitWidth: 1
      - name: HTIE
        description: 'half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 9
        bitWidth: 1
      - name: DTEIE
        description: 'data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 10
        bitWidth: 1
      - name: ULEIE
        description: 'update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 11
        bitWidth: 1
      - name: USEIE
        description: 'user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPIE
        description: 'completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 13
        bitWidth: 1
      - name: LSM
        description: 'Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any) of the last LLI i.e. when GPDMA_CxLLR=0: the 16 low significant bits of the link address are null (LA[15:0]=0) and all the update bits are null i.e. UT1=UB1=UT2=USA=UDA=UB2 =UT3=ULL=0. Then GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0.- 1: channel is executed once for the current LLI:* First the (possibly 2D/repeated) block transfer is executed as defined by the current internal register file until that (GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0).* Secondly the next linked-list data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR register. Then channel execution is completed.Note: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 16
        bitWidth: 1
      - name: LAP
        description: 'linked-list allocated portAllocate the master port for the update of the DMA linked-list registers from the memory.- 0: port 0 (AHB) is allocated for the update of the DMA linked-list channel x registers- 1: port 1 (AHB) is allocated for the update of the DMA linked-list channel x registersNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 17
        bitWidth: 1
      - name: PRIO
        description: 'priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: low priority, mid weight- 10: low priority, high weight- 11: high priorityNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 22
        bitWidth: 2
  - name: C14TR2
    displayName: C14TR2
    description: Channel x transfer register 2
    addressOffset: 1940
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: REQSEL
        description: 'DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else, the selected hardware request as per Table 12 is internally taken into account. Note: The user must not assign a same input hardware request (i.e. a same REQSEL[6:0] value) to different active DMA channels (i.e. if GPDMA_CxCR.EN=1 and GPDMA_CxTR2.SWREQ=0 for the related x channels). In other words, DMA is not intended to hardware support the case of simultaneous enabled channels having been -incorrectly- configured with a same hardware peripheral request signal, and there is no user setting error reporting.'
        bitOffset: 0
        bitWidth: 7
      - name: SWREQ
        description: 'Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0: no software request. The selected hardware request REQSEL[6:0] is taken into account. - 1: software request (for a memory-to-memory transfer). And the default selected hardware request as per REQSEL[6:0] is ignored.'
        bitOffset: 9
        bitWidth: 1
      - name: DREQ
        description: 'Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else: - 0: the selected hardware request is driven by a source peripheral (i.e. this request signal is taken into account by the DMA transfer scheduler over the source/read port) - 1: the selected hardware request is driven by a destination peripheral (.e. this request signal is taken into account by the DMA transfer scheduler over the destination/write port)'
        bitOffset: 10
        bitWidth: 1
      - name: BREQ
        description: BREQ
        bitOffset: 11
        bitWidth: 1
      - name: TRIGM
        description: 'Trigger mode:     enabled. Transferring a next LLIn+1 which updates the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0] resets the monitoring, trashing the (possible) memorized hit of the formerly defined LLIn trigger. After that a first new trigger hitn+1 is memorized, if another second trigger hitn+2 is detected and if the hitn triggered transfer is still not completed, this new second trigger hitn+2 is lost and not memorized. Note: When the source block size is not a multiple of the source burst size and is a multiple of the source data width, then the last programmed source burst is not completed and is internally shorten to match the block size. In this case, if TRIGM[1:0]=11 and (SWREQ=1 or (SWREQ=0 and DREQ=0)), the shortened burst transfer (by single(s) or/and by burst(s) of lower length) is conditioned once by the trigger. Note: When the programmed destination burst is internally shortened by single(s) or/and by burst(s) of lower length (e.g. vs FIFO size, vs block size, 1kB/4kB boundary address crossing): if the trigger is conditioning the programmed destination burst (if TRIGM[1:0]=11 and SWREQ=0 and DREQ=1), this shortened destination burst transfer is conditioned once by the trigger.'
        bitOffset: 14
        bitWidth: 2
      - name: TRIGSEL
        description: 'Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA transfer, with an active trigger event if TRIGPOL[1:0] !=00.'
        bitOffset: 16
        bitWidth: 6
      - name: TRIGPOL
        description: 'Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[5:0]. - 00: no trigger. Masked trigger event. - 01: trigger on the rising edge - 10: trigger on the falling edge - 11: same as 00'
        bitOffset: 24
        bitWidth: 2
      - name: TCEM
        description: 'Transfer complete event mode Defines the transfer granularity for the transfer complete (and half transfer complete) event generation. - 00: at block level (i.e. when GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 01: channel x=0 to 11: same as 00 ;channel x=12 to 15: at 2D/repeated block level (i.e. when GPDMA_CxBR1.BRC[10:0]= 0 and GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 10: at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block or a 2D/repeated block transfer), if any data transfer. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1. - 11: at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI is the one that updates the link address GPDMA_CxLLR.LA[15:2] to zero and that clears all the update bits - UT1, UT2, UB1, USA, UDA, if present UT3, UB2 and ULL - of the GPDMA_CxLLR register. If the channel transfer is continuous/infinite, no event is generated.'
        bitOffset: 30
        bitWidth: 2
  - name: C14BR1
    displayName: C14BR1
    description: Channel x block register 1
    addressOffset: 1944
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
      - name: BRC
        description: BRC
        bitOffset: 16
        bitWidth: 11
      - name: SDEC
        description: SDEC
        bitOffset: 28
        bitWidth: 1
      - name: DDEC
        description: DDEC
        bitOffset: 29
        bitWidth: 1
      - name: BRSDEC
        description: BRSDEC
        bitOffset: 30
        bitWidth: 1
      - name: BRDDEC
        description: BRDDEC
        bitOffset: 31
        bitWidth: 1
  - name: C14SAR
    displayName: C14SAR
    description: Channel x source address register
    addressOffset: 1948
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
  - name: C14DAR
    displayName: C14DAR
    description: Channel x destination address register
    addressOffset: 1952
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
  - name: C14TR3
    displayName: C14TR3
    description: Channel x transfer register 3
    addressOffset: 1956
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SAO
        description: 'source address offset increment The source address, pointed by GPDMA_CxSAR, is incremented or decremented (depending on GPDMA_CxBR1.SDEC) by this offset SAO[12:0] for each programmed source burst. This offset is not including and is added to the programmed burst size when the completed burst is addressed in incremented mode i.e. if GPDMA_CxTR1.SINC=1. Note: A source address offset must be aligned with the programmed data width of a source burst (c.f. SAO[2:0] vs GPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 0
        bitWidth: 13
      - name: DAO
        description: 'destination address offset increment The destination address, pointed by GPDMA_CxDAR, is incremented or decremented (depending on GPDMA_CxBR1.DDEC) by this offset DAO[12:0] for each programmed destination burst. This offset is not including and is added to the programmed burst size when the completed burst is addressed in incremented mode i.e. if GPDMA_CxTR1.DINC=1. Note: A destination address offset must be aligned with the programmed data width of a destination burst (c.f. DAO[2:0] vs GPDMA_CxTR1.DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued. Note: When the source block size is not a multiple of the destination burst size and is a multiple of the source data width, then the last programmed source burst is not completed and is internally shorten to match the block size. In this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied.'
        bitOffset: 16
        bitWidth: 13
  - name: C14BR2
    displayName: C14BR2
    description: Channel x block register 2
    addressOffset: 1960
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BRSAO
        description: 'Block repeated source address offset For a channel with 2D addressing capability, this field BRSAO[15:0] is used to update (by addition or subtraction depending on GPDMA_CxBR1.BRSDEC) the current source address (i.e. GPDMA_CxSAR) at the end of a block transfer. Note: A block repeated source address offset must be aligned with the programmed data width of a source burst (c.f. BRSAO[2:0] vs GPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 0
        bitWidth: 16
      - name: BRDAO
        description: 'Block repeated destination address offset For a channel with 2D addressing capability, this field BRDAO[15:0] is used to update (by addition or subtraction depending on GPDMA_CxBR1.BRDDEC) the current destination address (i.e. GPDMA_CxDAR) at the end of a block transfer. Note: A block repeated destination address offset must be aligned with the programmed data width of a destination burst (c.f. BRDAO[2:0] vs GPDMA_CxTR1.DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 16
        bitWidth: 16
  - name: C14LLR
    displayName: C14LLR
    description: Channel x linked-list address register
    addressOffset: 1996
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LA
        description: 'pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=UDA=ULL=0 and if LA[15:2]=0: the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file. Else, this field is the pointer to the memory address offset from which the next linked-list data structure will be automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file i.e. possibly GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR. Note: The user should program the pointer to be 32-bit aligned. The two low significant bits are write ignored.'
        bitOffset: 2
        bitWidth: 14
      - name: ULL
        description: 'Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the memory during the link transfer. - 0: no GPDMA_CxLLR update - 1: GPDMA_CxLLR update'
        bitOffset: 16
        bitWidth: 1
      - name: UB2
        description: 'Update GPDMA_CxBR2 from memory This bit controls the update of the GPDMA_CxBR2 register from the memory during the link transfer. - 0: no GPDMA_CxBR2 update - 1: GPDMA_CxBR2 update'
        bitOffset: 25
        bitWidth: 1
      - name: UT3
        description: 'Update GPDMA_CxTR3 from memory This bit controls the update of the GPDMA_CxTR3 register from the memory during the link transfer. - 0: no GPDMA_CxTR3 update - 1: GPDMA_CxTR3 update'
        bitOffset: 26
        bitWidth: 1
      - name: UDA
        description: 'Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the memory during the link transfer. - 0: no GPDMA_CxDAR update - 1: GPDMA_CxDAR update'
        bitOffset: 27
        bitWidth: 1
      - name: USA
        description: 'Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the memory during the link transfer. - 0: no GPDMA_CxSAR update - 1: GPDMA_CxSAR update'
        bitOffset: 28
        bitWidth: 1
      - name: UB1
        description: 'Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the memory during the link transfer. If UB1=0 and if GPDMA_CxLLR != 0, the linked-list is not completed. Then GPDMA_CxBR1.BNDT[15:0] is restored to the programmed value after data transfer is completed and before the link transfer. - 0: no GPDMA_CxBR1 update (GPDMA_CxBR1.BNDT[15:0] is restored, if any link transfer) - 1: GPDMA_CxBR1 update'
        bitOffset: 29
        bitWidth: 1
      - name: UT2
        description: 'Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the memory during the link transfer. - 0: no GPDMA_CxTR2 update - 1: GPDMA_CxTR2 update'
        bitOffset: 30
        bitWidth: 1
      - name: UT1
        description: 'Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the memory during the link transfer. - 0: no GPDMA_CxTR1 update - 1: GPDMA_CxTR1 update'
        bitOffset: 31
        bitWidth: 1
  - name: C15LBAR
    displayName: C15LBAR
    description: channel x linked-list base address register
    addressOffset: 2000
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LBA
        description: linked-list base address of DMA channel x
        bitOffset: 16
        bitWidth: 16
  - name: C15FCR
    displayName: C15FCR
    description: Channel x flag clear register
    addressOffset: 2012
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: TCF
        description: 'transfer complete flag clear - 0: no effect - 1: clears the corresponding TCF flag'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag clear - 0: no effect - 1: clears the corresponding HTF flag'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag clear - 0: no effect - 1: clears the corresponding DTEF flag'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag clear - 0: no effect - 1: clears the corresponding ULEF flag'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag clear - 0: no effect - 1: clears the corresponding USEF flag'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag clear - 0: no effect - 1: clears the corresponding SUSPF flag'
        bitOffset: 13
        bitWidth: 1
      - name: TOF
        description: trigger overrun flag clear
        bitOffset: 14
        bitWidth: 1
  - name: C15SR
    displayName: C15SR
    description: channel x status register
    addressOffset: 2016
    size: 32
    access: read-only
    resetValue: 1
    fields:
      - name: IDLEF
        description: 'idle flag - 0: the channel is not in idle state - 1: the channel is in idle state This idle flag is de-asserted by hardware when the channel is enabled (i.e. is written 1 into GPDMA_CxCR.EN) with a valid channel configuration (i.e. no USEF to be immediately reported). This idle flag is asserted after hard reset or by hardware when the channel is back in idle state (i.e. in suspended or disabled state).'
        bitOffset: 0
        bitWidth: 1
      - name: TCF
        description: 'transfer complete flag - 0: no transfer complete event - 1: a transfer complete event occurred A transfer complete event is either a block transfer complete or a 2D/repeated block transfer complete, or a LLI transfer complete including the upload of the next LLI if any, or the full linked-list completion, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0].'
        bitOffset: 8
        bitWidth: 1
      - name: HTF
        description: 'half transfer flag - 0: no half transfer event - 1: an half transfer event occurred An half transfer event is either an half block transfer or an half 2D/repeated block transfer, depending on the transfer complete event mode i.e. GPDMA_CxTR2.TCEM[1:0]. An half block transfer occurs when half of the bytes of the source block size (i.e. rounded up integer of GPDMA_CxBR1.BNDT[15:0]/2) has been transferred to the destination. Half 2D/repeated block transfer occurs when half of the repeated blocks (i.e. rounded up integer of (GPDMA_CxBR1.BRC[10:0]+1)/2) have been transferred to the destination.'
        bitOffset: 9
        bitWidth: 1
      - name: DTEF
        description: 'data transfer error flag - 0: no data transfer error event - 1: a master bus error event occurred on a data transfer'
        bitOffset: 10
        bitWidth: 1
      - name: ULEF
        description: 'update link transfer error flag - 0: no update link transfer error event - 1: a master bus error event occurred while updating a linked-list register from memory'
        bitOffset: 11
        bitWidth: 1
      - name: USEF
        description: 'user setting error flag - 0: no user setting error event - 1: a user setting error event occurred'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPF
        description: 'completed suspension flag - 0: no completed suspension event - 1: a completed suspension event occurred'
        bitOffset: 13
        bitWidth: 1
      - name: FIFOL
        description: 'monitored FIFO level Number of available write beats in the FIFO, in units of the programmed destination data width (c.f. GPDMA_CxTR1.DDW_LOG2[1:0], i.e. in units of bytes, half-words, or words). Note: After having suspended an active transfer, the user may need to read FIFOL[7:0], additionally to GPDMA_CxBR1.BDNT[15:0] and GPDMA_CxBR1.BRC[10:0] in order to know exactly how many data have been transferred to the destination. Before reading, the user may wait for the transfer to be indeed suspended i.e. GPDMA_CxSR.SUSPF=1.'
        bitOffset: 16
        bitWidth: 8
  - name: C15CR
    displayName: C15CR
    description: channel x control register
    addressOffset: 2020
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: 'enable - 0: write: ignored, read: channel disabled - 1: write: enable channel, read: channel enabled Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 0. Else: * this bit is de-asserted by hardware when there is a transfer error (master bus error or user setting error) or when there is a channel transfer complete (channel ready to be configured, e.g. if LSM=1 at the end of a single execution of the LLI). * Else, this bit can be asserted by software. Writing 0 into this EN bit is ignored.'
        bitOffset: 0
        bitWidth: 1
      - name: RESET
        description: 'reset - 0: no channel reset - 1: channel reset This bit is write only. Writing 0 has no impact. Writing 1 implies/will imply the reset of the FIFO, the reset of the channel internal state, and the reset of the SUSP and EN bits, whatever is written in respectively bit 2 and bit 0. The reset is/will be effective when the channel is in  state i.e. either i) the active channel is in suspended state (i.e. GPDMA_CxSR.SUSPF=1 and GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=1) or ii) the channel is in disabled state (i.e. GPDMA_CxSR.IDLEF=1 and GPDMA_CxCR.EN=0). After writing a RESET, if the user wants to continue using this channel, the user should explicitly reconfigure the channel including the hardware-modified configuration registers GPDMA_CxBR1, GPDMA_CxSAR and GPDMA_CxDAR, before enabling again the channel. Following the programming sequence in Figure 4: DMA channel abort and restart sequence.'
        bitOffset: 1
        bitWidth: 1
      - name: SUSP
        description: 'suspend - 0: write: resume channel, read: channel not suspended - 1: write: suspend channel, read: channel suspended Writing 1 into the field RESET (bit 1) causes the hardware to de-assert this bit, whatever is written into this bit 2. Else: Software must write 1 in order to suspend an active channel i.e. a channel with an on-going DMA transfer over its master ports. Software must write 0 in order to resume a suspended channel, following the programming sequence in Figure 3: DMA channel suspend and resume sequence.'
        bitOffset: 2
        bitWidth: 1
      - name: TCIE
        description: 'transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 8
        bitWidth: 1
      - name: HTIE
        description: 'half transfer complete interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 9
        bitWidth: 1
      - name: DTEIE
        description: 'data transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 10
        bitWidth: 1
      - name: ULEIE
        description: 'update link transfer error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 11
        bitWidth: 1
      - name: USEIE
        description: 'user setting error interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 12
        bitWidth: 1
      - name: SUSPIE
        description: 'completed suspension interrupt enable - 0: interrupt disabled - 1: interrupt enabled'
        bitOffset: 13
        bitWidth: 1
      - name: LSM
        description: 'Link Step mode:- 0: channel is executed for the full linked-list, and completed at the end (if any) of the last LLI i.e. when GPDMA_CxLLR=0: the 16 low significant bits of the link address are null (LA[15:0]=0) and all the update bits are null i.e. UT1=UB1=UT2=USA=UDA=UB2 =UT3=ULL=0. Then GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0.- 1: channel is executed once for the current LLI:* First the (possibly 2D/repeated) block transfer is executed as defined by the current internal register file until that (GPDMA_CxBR1.BRC[10:0]=0 and GPDMA_CxBR1.BNDT[15:0]=0).* Secondly the next linked-list data structure is conditionally uploaded from memory as defined by GPDMA_CxLLR register. Then channel execution is completed.Note: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 16
        bitWidth: 1
      - name: LAP
        description: 'linked-list allocated portAllocate the master port for the update of the DMA linked-list registers from the memory.- 0: port 0 (AHB) is allocated for the update of the DMA linked-list channel x registers- 1: port 1 (AHB) is allocated for the update of the DMA linked-list channel x registersNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 17
        bitWidth: 1
      - name: PRIO
        description: 'priority level of the DMA transfer of the channel x vs others- 00: low priority, low weight- 01: low priority, mid weight- 10: low priority, high weight- 11: high priorityNote: This bit must be written when EN=0. This bit is read-only when EN=1.'
        bitOffset: 22
        bitWidth: 2
  - name: C15TR2
    displayName: C15TR2
    description: Channel x transfer register 2
    addressOffset: 2068
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: REQSEL
        description: 'DMA hardware request selection If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else, the selected hardware request as per Table 12 is internally taken into account. Note: The user must not assign a same input hardware request (i.e. a same REQSEL[6:0] value) to different active DMA channels (i.e. if GPDMA_CxCR.EN=1 and GPDMA_CxTR2.SWREQ=0 for the related x channels). In other words, DMA is not intended to hardware support the case of simultaneous enabled channels having been -incorrectly- configured with a same hardware peripheral request signal, and there is no user setting error reporting.'
        bitOffset: 0
        bitWidth: 7
      - name: SWREQ
        description: 'Software request When GPDMA_CxCR.EN is asserted, this field is internally taken into account: - 0: no software request. The selected hardware request REQSEL[6:0] is taken into account. - 1: software request (for a memory-to-memory transfer). And the default selected hardware request as per REQSEL[6:0] is ignored.'
        bitOffset: 9
        bitWidth: 1
      - name: DREQ
        description: 'Destination hardware request If the channel x is activated (i.e. GPDMA_CxCR.EN is asserted) with SWREQ=1 (i.e. software request for a memory-to-memory transfer), this bit is ignored. Else: - 0: the selected hardware request is driven by a source peripheral (i.e. this request signal is taken into account by the DMA transfer scheduler over the source/read port) - 1: the selected hardware request is driven by a destination peripheral (.e. this request signal is taken into account by the DMA transfer scheduler over the destination/write port)'
        bitOffset: 10
        bitWidth: 1
      - name: BREQ
        description: BREQ
        bitOffset: 11
        bitWidth: 1
      - name: TRIGM
        description: 'Trigger mode:     enabled. Transferring a next LLIn+1 which updates the GPDMA_CxTR2 with a new value for any of TRIGSEL[5:0] or TRIGPOL[1:0] resets the monitoring, trashing the (possible) memorized hit of the formerly defined LLIn trigger. After that a first new trigger hitn+1 is memorized, if another second trigger hitn+2 is detected and if the hitn triggered transfer is still not completed, this new second trigger hitn+2 is lost and not memorized. Note: When the source block size is not a multiple of the source burst size and is a multiple of the source data width, then the last programmed source burst is not completed and is internally shorten to match the block size. In this case, if TRIGM[1:0]=11 and (SWREQ=1 or (SWREQ=0 and DREQ=0)), the shortened burst transfer (by single(s) or/and by burst(s) of lower length) is conditioned once by the trigger. Note: When the programmed destination burst is internally shortened by single(s) or/and by burst(s) of lower length (e.g. vs FIFO size, vs block size, 1kB/4kB boundary address crossing): if the trigger is conditioning the programmed destination burst (if TRIGM[1:0]=11 and SWREQ=0 and DREQ=1), this shortened destination burst transfer is conditioned once by the trigger.'
        bitOffset: 14
        bitWidth: 2
      - name: TRIGSEL
        description: 'Trigger event input selection Note: Selects the trigger event input as per Table 13 of the DMA transfer, with an active trigger event if TRIGPOL[1:0] !=00.'
        bitOffset: 16
        bitWidth: 6
      - name: TRIGPOL
        description: 'Trigger event polarity Defines the polarity of the selected trigger event input defined by TRIGSEL[5:0]. - 00: no trigger. Masked trigger event. - 01: trigger on the rising edge - 10: trigger on the falling edge - 11: same as 00'
        bitOffset: 24
        bitWidth: 2
      - name: TCEM
        description: 'Transfer complete event mode Defines the transfer granularity for the transfer complete (and half transfer complete) event generation. - 00: at block level (i.e. when GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the (respectively half of the) end of a block. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 01: channel x=0 to 11: same as 00 ;channel x=12 to 15: at 2D/repeated block level (i.e. when GPDMA_CxBR1.BRC[10:0]= 0 and GPDMA_CxBR1.BNDT[15:0]= 0): the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then neither the complete transfer event nor the half transfer event is generated. - 10: at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block or a 2D/repeated block transfer), if any data transfer. Note: If the initial LLI0 data transfer is null/void (i.e. directly programmed by the internal register file with GPDMA_CxBR1.BNDT[15:0]=0), then the half transfer event is not generated, and the transfer complete event is generated when is completed the loading of the LLI1. - 11: at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI is the one that updates the link address GPDMA_CxLLR.LA[15:2] to zero and that clears all the update bits - UT1, UT2, UB1, USA, UDA, if present UT3, UB2 and ULL - of the GPDMA_CxLLR register. If the channel transfer is continuous/infinite, no event is generated.'
        bitOffset: 30
        bitWidth: 2
  - name: C15BR1
    displayName: C15BR1
    description: Channel x block register 1
    addressOffset: 2072
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BNDT
        description: block number of data bytes to transfer from the source
        bitOffset: 0
        bitWidth: 16
      - name: BRC
        description: BRC
        bitOffset: 16
        bitWidth: 11
      - name: SDEC
        description: SDEC
        bitOffset: 28
        bitWidth: 1
      - name: DDEC
        description: DDEC
        bitOffset: 29
        bitWidth: 1
      - name: BRSDEC
        description: BRSDEC
        bitOffset: 30
        bitWidth: 1
      - name: BRDDEC
        description: BRDDEC
        bitOffset: 31
        bitWidth: 1
  - name: C15SAR
    displayName: C15SAR
    description: Channel x source address register
    addressOffset: 2076
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SA
        description: source address
        bitOffset: 0
        bitWidth: 32
  - name: C15DAR
    displayName: C15DAR
    description: Channel x destination address register
    addressOffset: 2080
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DA
        description: destination address
        bitOffset: 0
        bitWidth: 32
  - name: C15TR3
    displayName: C15TR3
    description: Channel x transfer register 3
    addressOffset: 2084
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SAO
        description: 'source address offset increment The source address, pointed by GPDMA_CxSAR, is incremented or decremented (depending on GPDMA_CxBR1.SDEC) by this offset SAO[12:0] for each programmed source burst. This offset is not including and is added to the programmed burst size when the completed burst is addressed in incremented mode i.e. if GPDMA_CxTR1.SINC=1. Note: A source address offset must be aligned with the programmed data width of a source burst (c.f. SAO[2:0] vs GPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 0
        bitWidth: 13
      - name: DAO
        description: 'destination address offset increment The destination address, pointed by GPDMA_CxDAR, is incremented or decremented (depending on GPDMA_CxBR1.DDEC) by this offset DAO[12:0] for each programmed destination burst. This offset is not including and is added to the programmed burst size when the completed burst is addressed in incremented mode i.e. if GPDMA_CxTR1.DINC=1. Note: A destination address offset must be aligned with the programmed data width of a destination burst (c.f. DAO[2:0] vs GPDMA_CxTR1.DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued. Note: When the source block size is not a multiple of the destination burst size and is a multiple of the source data width, then the last programmed source burst is not completed and is internally shorten to match the block size. In this case, the additional GPDMA_CxTR3.SAO[12:0] is not applied.'
        bitOffset: 16
        bitWidth: 13
  - name: C15BR2
    displayName: C15BR2
    description: Channel x block register 2
    addressOffset: 2088
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: BRSAO
        description: 'Block repeated source address offset For a channel with 2D addressing capability, this field BRSAO[15:0] is used to update (by addition or subtraction depending on GPDMA_CxBR1.BRSDEC) the current source address (i.e. GPDMA_CxSAR) at the end of a block transfer. Note: A block repeated source address offset must be aligned with the programmed data width of a source burst (c.f. BRSAO[2:0] vs GPDMA_CxTR1.SDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 0
        bitWidth: 16
      - name: BRDAO
        description: 'Block repeated destination address offset For a channel with 2D addressing capability, this field BRDAO[15:0] is used to update (by addition or subtraction depending on GPDMA_CxBR1.BRDDEC) the current destination address (i.e. GPDMA_CxDAR) at the end of a block transfer. Note: A block repeated destination address offset must be aligned with the programmed data width of a destination burst (c.f. BRDAO[2:0] vs GPDMA_CxTR1.DDW_LOG2[1:0]). Else a user setting error is reported and none transfer is issued.'
        bitOffset: 16
        bitWidth: 16
  - name: C15LLR
    displayName: C15LLR
    description: Channel x linked-list address register
    addressOffset: 2124
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LA
        description: 'pointer (16-bit low significant address) to the next linked-list data structure If UT1=UT2=UB1=USA=UDA=ULL=0 and if LA[15:2]=0: the current LLI is the last one. The channel transfer is completed without any update of the linked-list DMA register file. Else, this field is the pointer to the memory address offset from which the next linked-list data structure will be automatically fetched from, once the data transfer is completed, in order to conditionally update the linked-list DMA internal register file i.e. possibly GPDMA_CxCTR1, GPDMA_CxTR2, GPDMA_CxBR1, GPDMA_CxSAR, GPDMA_CxDAR and GPDMA_CxLLR. Note: The user should program the pointer to be 32-bit aligned. The two low significant bits are write ignored.'
        bitOffset: 2
        bitWidth: 14
      - name: ULL
        description: 'Update GPDMA_CxLLR from memory This bit controls the update of the GPDMA_CxLLR register from the memory during the link transfer. - 0: no GPDMA_CxLLR update - 1: GPDMA_CxLLR update'
        bitOffset: 16
        bitWidth: 1
      - name: UB2
        description: 'Update GPDMA_CxBR2 from memory This bit controls the update of the GPDMA_CxBR2 register from the memory during the link transfer. - 0: no GPDMA_CxBR2 update - 1: GPDMA_CxBR2 update'
        bitOffset: 25
        bitWidth: 1
      - name: UT3
        description: 'Update GPDMA_CxTR3 from memory This bit controls the update of the GPDMA_CxTR3 register from the memory during the link transfer. - 0: no GPDMA_CxTR3 update - 1: GPDMA_CxTR3 update'
        bitOffset: 26
        bitWidth: 1
      - name: UDA
        description: 'Update GPDMA_CxDAR from memory This bit controls the update of the GPDMA_CxDAR register from the memory during the link transfer. - 0: no GPDMA_CxDAR update - 1: GPDMA_CxDAR update'
        bitOffset: 27
        bitWidth: 1
      - name: USA
        description: 'Update GPDMA_CxSAR from memory This bit controls the update of the GPDMA_CxSAR register from the memory during the link transfer. - 0: no GPDMA_CxSAR update - 1: GPDMA_CxSAR update'
        bitOffset: 28
        bitWidth: 1
      - name: UB1
        description: 'Update GPDMA_CxBR1 from memory This bit controls the update of the GPDMA_CxBR1 register from the memory during the link transfer. If UB1=0 and if GPDMA_CxLLR != 0, the linked-list is not completed. Then GPDMA_CxBR1.BNDT[15:0] is restored to the programmed value after data transfer is completed and before the link transfer. - 0: no GPDMA_CxBR1 update (GPDMA_CxBR1.BNDT[15:0] is restored, if any link transfer) - 1: GPDMA_CxBR1 update'
        bitOffset: 29
        bitWidth: 1
      - name: UT2
        description: 'Update GPDMA_CxTR2 from memory This bit controls the update of the GPDMA_CxTR2 register from the memory during the link transfer. - 0: no GPDMA_CxTR2 update - 1: GPDMA_CxTR2 update'
        bitOffset: 30
        bitWidth: 1
      - name: UT1
        description: 'Update GPDMA_CxTR1 from memory This bit controls the update of the GPDMA_CxTR1 register from the memory during the link transfer. - 0: no GPDMA_CxTR1 update - 1: GPDMA_CxTR1 update'
        bitOffset: 31
        bitWidth: 1
addressBlocks:
  - offset: 0
    size: 4096
    usage: registers
interrupts:
  - name: CH0
  - name: CH1
  - name: CH2
  - name: CH3
  - name: CH4
  - name: CH5
  - name: CH6
  - name: CH7
  - name: CH8
  - name: CH9
  - name: CH10
  - name: CH11
  - name: CH12
  - name: CH13
  - name: CH14
  - name: CH15
