
HAL-servo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006124  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f4  080062b4  080062b4  000072b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064a8  080064a8  0000816c  2**0
                  CONTENTS
  4 .ARM          00000008  080064a8  080064a8  000074a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080064b0  080064b0  0000816c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064b0  080064b0  000074b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080064b4  080064b4  000074b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000016c  20000000  080064b8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000816c  2**0
                  CONTENTS
 10 .bss          00000618  2000016c  2000016c  0000816c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000784  20000784  0000816c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000816c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015a38  00000000  00000000  0000819c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000333f  00000000  00000000  0001dbd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013f0  00000000  00000000  00020f18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f60  00000000  00000000  00022308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001fb34  00000000  00000000  00023268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019540  00000000  00000000  00042d9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ba605  00000000  00000000  0005c2dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001168e1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000591c  00000000  00000000  00116924  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000051  00000000  00000000  0011c240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000016c 	.word	0x2000016c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800629c 	.word	0x0800629c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000170 	.word	0x20000170
 80001cc:	0800629c 	.word	0x0800629c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <transmit_game_state>:

doorManagerObj *manager;

// =================================== Game Functions ====================================
// Prints via UART game state
void transmit_game_state() {
 8000290:	b580      	push	{r7, lr}
 8000292:	b090      	sub	sp, #64	@ 0x40
 8000294:	af00      	add	r7, sp, #0
    char buffer[64];
    sprintf(buffer, "DIGS REMAINING:%d TREASURES:%d\r\n\n", game.digs_remaining, game.items_left_to_find);
 8000296:	4b08      	ldr	r3, [pc, #32]	@ (80002b8 <transmit_game_state+0x28>)
 8000298:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800029a:	4b07      	ldr	r3, [pc, #28]	@ (80002b8 <transmit_game_state+0x28>)
 800029c:	69db      	ldr	r3, [r3, #28]
 800029e:	4638      	mov	r0, r7
 80002a0:	4906      	ldr	r1, [pc, #24]	@ (80002bc <transmit_game_state+0x2c>)
 80002a2:	f005 fc09 	bl	8005ab8 <siprintf>
    serial_output_string(buffer, &USART1_PORT);
 80002a6:	463b      	mov	r3, r7
 80002a8:	4905      	ldr	r1, [pc, #20]	@ (80002c0 <transmit_game_state+0x30>)
 80002aa:	4618      	mov	r0, r3
 80002ac:	f001 fbaf 	bl	8001a0e <serial_output_string>
}
 80002b0:	bf00      	nop
 80002b2:	3740      	adds	r7, #64	@ 0x40
 80002b4:	46bd      	mov	sp, r7
 80002b6:	bd80      	pop	{r7, pc}
 80002b8:	20000004 	.word	0x20000004
 80002bc:	080062b4 	.word	0x080062b4
 80002c0:	20000060 	.word	0x20000060

080002c4 <fn_a>:

// Timer callback
static void fn_a(const TimerSel sel, GameState *game) {
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b092      	sub	sp, #72	@ 0x48
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	4603      	mov	r3, r0
 80002cc:	6039      	str	r1, [r7, #0]
 80002ce:	71fb      	strb	r3, [r7, #7]
	game->game_time_remaining = game->game_time_remaining - 1;
 80002d0:	683b      	ldr	r3, [r7, #0]
 80002d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80002d4:	1e5a      	subs	r2, r3, #1
 80002d6:	683b      	ldr	r3, [r7, #0]
 80002d8:	62da      	str	r2, [r3, #44]	@ 0x2c
    char buffer[64];
    sprintf(buffer, "TIME REMAINING:%d\r\n", game->game_time_remaining);
 80002da:	683b      	ldr	r3, [r7, #0]
 80002dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80002de:	f107 0308 	add.w	r3, r7, #8
 80002e2:	4907      	ldr	r1, [pc, #28]	@ (8000300 <fn_a+0x3c>)
 80002e4:	4618      	mov	r0, r3
 80002e6:	f005 fbe7 	bl	8005ab8 <siprintf>
    serial_output_string(buffer, &USART1_PORT);
 80002ea:	f107 0308 	add.w	r3, r7, #8
 80002ee:	4905      	ldr	r1, [pc, #20]	@ (8000304 <fn_a+0x40>)
 80002f0:	4618      	mov	r0, r3
 80002f2:	f001 fb8c 	bl	8001a0e <serial_output_string>
}
 80002f6:	bf00      	nop
 80002f8:	3748      	adds	r7, #72	@ 0x48
 80002fa:	46bd      	mov	sp, r7
 80002fc:	bd80      	pop	{r7, pc}
 80002fe:	bf00      	nop
 8000300:	080062d8 	.word	0x080062d8
 8000304:	20000060 	.word	0x20000060

08000308 <start_game>:

// --- Start Game Signal (from USART or button) ---
void start_game(GameState *game) {
 8000308:	b580      	push	{r7, lr}
 800030a:	b086      	sub	sp, #24
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
	// Restart game state
    game->game_over = 0;
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	2200      	movs	r2, #0
 8000314:	631a      	str	r2, [r3, #48]	@ 0x30
    game->game_time_remaining = 240;
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	22f0      	movs	r2, #240	@ 0xf0
 800031a:	62da      	str	r2, [r3, #44]	@ 0x2c
    game->digs_remaining = 4;
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	2204      	movs	r2, #4
 8000320:	625a      	str	r2, [r3, #36]	@ 0x24

    int count = 0;
 8000322:	2300      	movs	r3, #0
 8000324:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < 6; i++) {
 8000326:	2300      	movs	r3, #0
 8000328:	613b      	str	r3, [r7, #16]
 800032a:	e00b      	b.n	8000344 <start_game+0x3c>
        if (game->correct_servos[i] != 0) {
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	693a      	ldr	r2, [r7, #16]
 8000330:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000334:	2b00      	cmp	r3, #0
 8000336:	d002      	beq.n	800033e <start_game+0x36>
            count++;
 8000338:	697b      	ldr	r3, [r7, #20]
 800033a:	3301      	adds	r3, #1
 800033c:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < 6; i++) {
 800033e:	693b      	ldr	r3, [r7, #16]
 8000340:	3301      	adds	r3, #1
 8000342:	613b      	str	r3, [r7, #16]
 8000344:	693b      	ldr	r3, [r7, #16]
 8000346:	2b05      	cmp	r3, #5
 8000348:	ddf0      	ble.n	800032c <start_game+0x24>
        }
    }
    game->total_items_to_find = count;
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	697a      	ldr	r2, [r7, #20]
 800034e:	635a      	str	r2, [r3, #52]	@ 0x34

    // Reset all doors
    door_manager_reset(manager);
 8000350:	4b19      	ldr	r3, [pc, #100]	@ (80003b8 <start_game+0xb0>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	4618      	mov	r0, r3
 8000356:	f000 fe51 	bl	8000ffc <door_manager_reset>

    // Init game timer
    timer_init();
 800035a:	f001 fd6b 	bl	8001e34 <timer_init>
    const TimerSel tim_a = TIMER_SEL_3;
 800035e:	2301      	movs	r3, #1
 8000360:	73fb      	strb	r3, [r7, #15]
    timer_prescaler_set(tim_a, 11999);
 8000362:	7bfb      	ldrb	r3, [r7, #15]
 8000364:	f642 61df 	movw	r1, #11999	@ 0x2edf
 8000368:	4618      	mov	r0, r3
 800036a:	f001 fe47 	bl	8001ffc <timer_prescaler_set>
    timer_period_set(tim_a, 3999);
 800036e:	7bfb      	ldrb	r3, [r7, #15]
 8000370:	f640 719f 	movw	r1, #3999	@ 0xf9f
 8000374:	4618      	mov	r0, r3
 8000376:	f001 fe1d 	bl	8001fb4 <timer_period_set>
    timer_silent_set(tim_a, false);
 800037a:	7bfb      	ldrb	r3, [r7, #15]
 800037c:	2100      	movs	r1, #0
 800037e:	4618      	mov	r0, r3
 8000380:	f001 fdfe 	bl	8001f80 <timer_silent_set>
    timer_recur_set(tim_a, true);
 8000384:	7bfb      	ldrb	r3, [r7, #15]
 8000386:	2101      	movs	r1, #1
 8000388:	4618      	mov	r0, r3
 800038a:	f001 fe7b 	bl	8002084 <timer_recur_set>
    timer_callback_set(tim_a, &fn_a);
 800038e:	7bfb      	ldrb	r3, [r7, #15]
 8000390:	490a      	ldr	r1, [pc, #40]	@ (80003bc <start_game+0xb4>)
 8000392:	4618      	mov	r0, r3
 8000394:	f001 fefa 	bl	800218c <timer_callback_set>
    timer_enable_set(tim_a, true);
 8000398:	7bfb      	ldrb	r3, [r7, #15]
 800039a:	2101      	movs	r1, #1
 800039c:	4618      	mov	r0, r3
 800039e:	f001 fdab 	bl	8001ef8 <timer_enable_set>

    serial_output_string("Game Started\r\n\n", &USART1_PORT);
 80003a2:	4907      	ldr	r1, [pc, #28]	@ (80003c0 <start_game+0xb8>)
 80003a4:	4807      	ldr	r0, [pc, #28]	@ (80003c4 <start_game+0xbc>)
 80003a6:	f001 fb32 	bl	8001a0e <serial_output_string>

    transmit_game_state();
 80003aa:	f7ff ff71 	bl	8000290 <transmit_game_state>

}
 80003ae:	bf00      	nop
 80003b0:	3718      	adds	r7, #24
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	20000560 	.word	0x20000560
 80003bc:	080002c5 	.word	0x080002c5
 80003c0:	20000060 	.word	0x20000060
 80003c4:	080062ec 	.word	0x080062ec

080003c8 <update_game_state>:

// Game variable update function
void update_game_state(uint8_t result, GameState *game, GameTriggers *triggers) {
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b084      	sub	sp, #16
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	4603      	mov	r3, r0
 80003d0:	60b9      	str	r1, [r7, #8]
 80003d2:	607a      	str	r2, [r7, #4]
 80003d4:	73fb      	strb	r3, [r7, #15]
	// Update game state depending if successful dig
	if (result == 1) {
 80003d6:	7bfb      	ldrb	r3, [r7, #15]
 80003d8:	2b01      	cmp	r3, #1
 80003da:	d116      	bne.n	800040a <update_game_state+0x42>
		game->items_found++;
 80003dc:	68bb      	ldr	r3, [r7, #8]
 80003de:	699b      	ldr	r3, [r3, #24]
 80003e0:	1c5a      	adds	r2, r3, #1
 80003e2:	68bb      	ldr	r3, [r7, #8]
 80003e4:	619a      	str	r2, [r3, #24]
		game->digs_remaining--;
 80003e6:	68bb      	ldr	r3, [r7, #8]
 80003e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003ea:	1e5a      	subs	r2, r3, #1
 80003ec:	68bb      	ldr	r3, [r7, #8]
 80003ee:	625a      	str	r2, [r3, #36]	@ 0x24
		game->digs_taken--;
 80003f0:	68bb      	ldr	r3, [r7, #8]
 80003f2:	6a1b      	ldr	r3, [r3, #32]
 80003f4:	1e5a      	subs	r2, r3, #1
 80003f6:	68bb      	ldr	r3, [r7, #8]
 80003f8:	621a      	str	r2, [r3, #32]
		game->items_left_to_find--;
 80003fa:	68bb      	ldr	r3, [r7, #8]
 80003fc:	69db      	ldr	r3, [r3, #28]
 80003fe:	1e5a      	subs	r2, r3, #1
 8000400:	68bb      	ldr	r3, [r7, #8]
 8000402:	61da      	str	r2, [r3, #28]
		transmit_game_state();
 8000404:	f7ff ff44 	bl	8000290 <transmit_game_state>
	} else {
		game->digs_remaining--;
		game->digs_taken--;
		transmit_game_state();
	}
}
 8000408:	e00b      	b.n	8000422 <update_game_state+0x5a>
		game->digs_remaining--;
 800040a:	68bb      	ldr	r3, [r7, #8]
 800040c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800040e:	1e5a      	subs	r2, r3, #1
 8000410:	68bb      	ldr	r3, [r7, #8]
 8000412:	625a      	str	r2, [r3, #36]	@ 0x24
		game->digs_taken--;
 8000414:	68bb      	ldr	r3, [r7, #8]
 8000416:	6a1b      	ldr	r3, [r3, #32]
 8000418:	1e5a      	subs	r2, r3, #1
 800041a:	68bb      	ldr	r3, [r7, #8]
 800041c:	621a      	str	r2, [r3, #32]
		transmit_game_state();
 800041e:	f7ff ff37 	bl	8000290 <transmit_game_state>
}
 8000422:	bf00      	nop
 8000424:	3710      	adds	r7, #16
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
	...

0800042c <check_game_over>:

//Check for game over conditions
uint8_t check_game_over(GameState *game) {
 800042c:	b580      	push	{r7, lr}
 800042e:	b084      	sub	sp, #16
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
    if (game->digs_remaining == 0 || game->game_time_remaining == 0 || game->items_left_to_find == 0) {
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000438:	2b00      	cmp	r3, #0
 800043a:	d007      	beq.n	800044c <check_game_over+0x20>
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000440:	2b00      	cmp	r3, #0
 8000442:	d003      	beq.n	800044c <check_game_over+0x20>
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	69db      	ldr	r3, [r3, #28]
 8000448:	2b00      	cmp	r3, #0
 800044a:	d120      	bne.n	800048e <check_game_over+0x62>
  	    const TimerSel tim_a = TIMER_SEL_3;
 800044c:	2301      	movs	r3, #1
 800044e:	73fb      	strb	r3, [r7, #15]

  	    if (game->items_left_to_find == 0) {
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	69db      	ldr	r3, [r3, #28]
 8000454:	2b00      	cmp	r3, #0
 8000456:	d109      	bne.n	800046c <check_game_over+0x40>
      	  	timer_enable_set(tim_a, false);
 8000458:	7bfb      	ldrb	r3, [r7, #15]
 800045a:	2100      	movs	r1, #0
 800045c:	4618      	mov	r0, r3
 800045e:	f001 fd4b 	bl	8001ef8 <timer_enable_set>

      		serial_output_string((char *) "You Win!\n", &USART1_PORT);
 8000462:	490d      	ldr	r1, [pc, #52]	@ (8000498 <check_game_over+0x6c>)
 8000464:	480d      	ldr	r0, [pc, #52]	@ (800049c <check_game_over+0x70>)
 8000466:	f001 fad2 	bl	8001a0e <serial_output_string>
 800046a:	e008      	b.n	800047e <check_game_over+0x52>

      	}
      	else {
      	  	timer_enable_set(tim_a, false);
 800046c:	7bfb      	ldrb	r3, [r7, #15]
 800046e:	2100      	movs	r1, #0
 8000470:	4618      	mov	r0, r3
 8000472:	f001 fd41 	bl	8001ef8 <timer_enable_set>

      		serial_output_string((char *) "Game Over\n", &USART1_PORT);
 8000476:	4908      	ldr	r1, [pc, #32]	@ (8000498 <check_game_over+0x6c>)
 8000478:	4809      	ldr	r0, [pc, #36]	@ (80004a0 <check_game_over+0x74>)
 800047a:	f001 fac8 	bl	8001a0e <serial_output_string>
      	}

      	display_number(0);
 800047e:	2000      	movs	r0, #0
 8000480:	f001 f880 	bl	8001584 <display_number>
        game->game_over = 1;
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	2201      	movs	r2, #1
 8000488:	631a      	str	r2, [r3, #48]	@ 0x30
        //timer_disable();
        return 1;
 800048a:	2301      	movs	r3, #1
 800048c:	e000      	b.n	8000490 <check_game_over+0x64>
    }
    return 0;
 800048e:	2300      	movs	r3, #0
}
 8000490:	4618      	mov	r0, r3
 8000492:	3710      	adds	r7, #16
 8000494:	46bd      	mov	sp, r7
 8000496:	bd80      	pop	{r7, pc}
 8000498:	20000060 	.word	0x20000060
 800049c:	080062fc 	.word	0x080062fc
 80004a0:	08006308 	.word	0x08006308

080004a4 <handle_touch>:
pad_dug[triggers.servo_controlled] = true;
*/
// =================================== Callback Functions ===================================

// Each EXTI handler calls this with the corresponding pin number
void handle_touch(uint8_t pad, GameTriggers *trigger) {
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b082      	sub	sp, #8
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	4603      	mov	r3, r0
 80004ac:	6039      	str	r1, [r7, #0]
 80004ae:	71fb      	strb	r3, [r7, #7]
	display_number(pad);
 80004b0:	79fb      	ldrb	r3, [r7, #7]
 80004b2:	4618      	mov	r0, r3
 80004b4:	f001 f866 	bl	8001584 <display_number>
	trigger->touchpad_pressed = pad;
 80004b8:	79fa      	ldrb	r2, [r7, #7]
 80004ba:	683b      	ldr	r3, [r7, #0]
 80004bc:	601a      	str	r2, [r3, #0]
}
 80004be:	bf00      	nop
 80004c0:	3708      	adds	r7, #8
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bd80      	pop	{r7, pc}

080004c6 <output_callback>:

// Transmit callback
void output_callback() {
 80004c6:	b480      	push	{r7}
 80004c8:	af00      	add	r7, sp, #0
	return;
 80004ca:	bf00      	nop
}
 80004cc:	46bd      	mov	sp, r7
 80004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d2:	4770      	bx	lr

080004d4 <input_callback>:

// Receive callback
void input_callback(char *data, uint32_t len) {
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b086      	sub	sp, #24
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
 80004dc:	6039      	str	r1, [r7, #0]
	// Check for game start input
	char compare[] = "game start";
 80004de:	4a0d      	ldr	r2, [pc, #52]	@ (8000514 <input_callback+0x40>)
 80004e0:	f107 0308 	add.w	r3, r7, #8
 80004e4:	ca07      	ldmia	r2, {r0, r1, r2}
 80004e6:	c303      	stmia	r3!, {r0, r1}
 80004e8:	801a      	strh	r2, [r3, #0]
 80004ea:	3302      	adds	r3, #2
 80004ec:	0c12      	lsrs	r2, r2, #16
 80004ee:	701a      	strb	r2, [r3, #0]
	uint16_t test = strcmp(data, compare);
 80004f0:	f107 0308 	add.w	r3, r7, #8
 80004f4:	4619      	mov	r1, r3
 80004f6:	6878      	ldr	r0, [r7, #4]
 80004f8:	f7ff fe6a 	bl	80001d0 <strcmp>
 80004fc:	4603      	mov	r3, r0
 80004fe:	82fb      	strh	r3, [r7, #22]
	if (!test) {
 8000500:	8afb      	ldrh	r3, [r7, #22]
 8000502:	2b00      	cmp	r3, #0
 8000504:	d102      	bne.n	800050c <input_callback+0x38>
		start_game(&game);
 8000506:	4804      	ldr	r0, [pc, #16]	@ (8000518 <input_callback+0x44>)
 8000508:	f7ff fefe 	bl	8000308 <start_game>
	}
}
 800050c:	bf00      	nop
 800050e:	3718      	adds	r7, #24
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}
 8000514:	08006314 	.word	0x08006314
 8000518:	20000004 	.word	0x20000004

0800051c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b0ae      	sub	sp, #184	@ 0xb8
 8000520:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000522:	f001 ff95 	bl	8002450 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000526:	f000 f957 	bl	80007d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800052a:	f000 fab1 	bl	8000a90 <MX_GPIO_Init>
  MX_I2C1_Init();
 800052e:	f000 f9b5 	bl	800089c <MX_I2C1_Init>
  MX_SPI1_Init();
 8000532:	f000 f9f3 	bl	800091c <MX_SPI1_Init>
  MX_USB_PCD_Init();
 8000536:	f000 fa89 	bl	8000a4c <MX_USB_PCD_Init>
  MX_TIM2_Init();
 800053a:	f000 fa2d 	bl	8000998 <MX_TIM2_Init>

  /* USER CODE BEGIN 2 */

  // =================================== Init ====================================
  // Serial Init
  serial_initialise(115200, &USART1_PORT, &output_callback, &input_callback);
 800053e:	4b94      	ldr	r3, [pc, #592]	@ (8000790 <main+0x274>)
 8000540:	4a94      	ldr	r2, [pc, #592]	@ (8000794 <main+0x278>)
 8000542:	4995      	ldr	r1, [pc, #596]	@ (8000798 <main+0x27c>)
 8000544:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 8000548:	f001 f9e4 	bl	8001914 <serial_initialise>
  enable_interrupts(&USART1_PORT);
 800054c:	4892      	ldr	r0, [pc, #584]	@ (8000798 <main+0x27c>)
 800054e:	f001 fa81 	bl	8001a54 <enable_interrupts>

  // Touch Init
  initialise_touch();
 8000552:	f000 ff8b 	bl	800146c <initialise_touch>
  enable_touch_interrupts();
 8000556:	f000 ffc3 	bl	80014e0 <enable_touch_interrupts>
  touch_register_callback((touch_callback_t)handle_touch, &triggers);
 800055a:	4990      	ldr	r1, [pc, #576]	@ (800079c <main+0x280>)
 800055c:	4890      	ldr	r0, [pc, #576]	@ (80007a0 <main+0x284>)
 800055e:	f000 fffb 	bl	8001558 <touch_register_callback>

  GPIO *pot = init_port(PORT_A, ANALOG, 4, 6);
 8000562:	2306      	movs	r3, #6
 8000564:	2204      	movs	r2, #4
 8000566:	2102      	movs	r1, #2
 8000568:	2000      	movs	r0, #0
 800056a:	f000 fe81 	bl	8001270 <init_port>
 800056e:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
  GPIO *pot = init_port(A, ANALOG, 4, 6);
  uint16_t analog_out[2];
*/

  //Init servo-driver
  servoDriverObj *driver = init_servo_driver(0x40);
 8000572:	2040      	movs	r0, #64	@ 0x40
 8000574:	f001 fb0e 	bl	8001b94 <init_servo_driver>
 8000578:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0

  float master_angle = 0.0f;
 800057c:	f04f 0300 	mov.w	r3, #0
 8000580:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  //manager was initialized eariler (for touch_pad handler to reference)
  manager = init_door_manager(8, &master_angle, driver, 8);
 8000584:	f107 0184 	add.w	r1, r7, #132	@ 0x84
 8000588:	2308      	movs	r3, #8
 800058a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800058e:	2008      	movs	r0, #8
 8000590:	f000 fcbc 	bl	8000f0c <init_door_manager>
 8000594:	4603      	mov	r3, r0
 8000596:	4a83      	ldr	r2, [pc, #524]	@ (80007a4 <main+0x288>)
 8000598:	6013      	str	r3, [r2, #0]

  //Servo ROM test
  door_manager_set_angle(manager, 0, 80.0f);
 800059a:	4b82      	ldr	r3, [pc, #520]	@ (80007a4 <main+0x288>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	ed9f 0a82 	vldr	s0, [pc, #520]	@ 80007a8 <main+0x28c>
 80005a2:	2100      	movs	r1, #0
 80005a4:	4618      	mov	r0, r3
 80005a6:	f000 fcf9 	bl	8000f9c <door_manager_set_angle>
  door_manager_set_angle(manager, 1, 80.0f);
 80005aa:	4b7e      	ldr	r3, [pc, #504]	@ (80007a4 <main+0x288>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	ed9f 0a7e 	vldr	s0, [pc, #504]	@ 80007a8 <main+0x28c>
 80005b2:	2101      	movs	r1, #1
 80005b4:	4618      	mov	r0, r3
 80005b6:	f000 fcf1 	bl	8000f9c <door_manager_set_angle>
  door_manager_update(manager);
 80005ba:	4b7a      	ldr	r3, [pc, #488]	@ (80007a4 <main+0x288>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4618      	mov	r0, r3
 80005c0:	f000 fd40 	bl	8001044 <door_manager_update>
  HAL_Delay(500);
 80005c4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005c8:	f001 ffa8 	bl	800251c <HAL_Delay>

  door_manager_set_angle(manager, 0, 0.0f);
 80005cc:	4b75      	ldr	r3, [pc, #468]	@ (80007a4 <main+0x288>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	ed9f 0a76 	vldr	s0, [pc, #472]	@ 80007ac <main+0x290>
 80005d4:	2100      	movs	r1, #0
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 fce0 	bl	8000f9c <door_manager_set_angle>
  door_manager_set_angle(manager, 1, 0.0f);
 80005dc:	4b71      	ldr	r3, [pc, #452]	@ (80007a4 <main+0x288>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	ed9f 0a72 	vldr	s0, [pc, #456]	@ 80007ac <main+0x290>
 80005e4:	2101      	movs	r1, #1
 80005e6:	4618      	mov	r0, r3
 80005e8:	f000 fcd8 	bl	8000f9c <door_manager_set_angle>
  door_manager_update(manager);
 80005ec:	4b6d      	ldr	r3, [pc, #436]	@ (80007a4 <main+0x288>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4618      	mov	r0, r3
 80005f2:	f000 fd27 	bl	8001044 <door_manager_update>
  HAL_Delay(1000);
 80005f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005fa:	f001 ff8f 	bl	800251c <HAL_Delay>

  const float SPEED = 1.2;
 80005fe:	4b6c      	ldr	r3, [pc, #432]	@ (80007b0 <main+0x294>)
 8000600:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  const int PAUSE = 20;
 8000604:	2314      	movs	r3, #20
 8000606:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

  // =================================== Game Loop ====================================
  while (1)
 {
  	// Wait for game start
  	if (game.game_over) {
 800060a:	4b6a      	ldr	r3, [pc, #424]	@ (80007b4 <main+0x298>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060e:	2b00      	cmp	r3, #0
 8000610:	f040 80ba 	bne.w	8000788 <main+0x26c>
  		continue;
  	}

  	int check = check_game_over(&game);
 8000614:	4867      	ldr	r0, [pc, #412]	@ (80007b4 <main+0x298>)
 8000616:	f7ff ff09 	bl	800042c <check_game_over>
 800061a:	4603      	mov	r3, r0
 800061c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  	if (check == 1) {
 8000620:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000624:	2b01      	cmp	r3, #1
 8000626:	f000 80b1 	beq.w	800078c <main+0x270>
  		continue;
  	}

    if (triggers.touchpad_pressed != -1) {
 800062a:	4b5c      	ldr	r3, [pc, #368]	@ (800079c <main+0x280>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000632:	d0ea      	beq.n	800060a <main+0xee>
    	triggers.servo_controlled = triggers.touchpad_pressed;
 8000634:	4b59      	ldr	r3, [pc, #356]	@ (800079c <main+0x280>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4a58      	ldr	r2, [pc, #352]	@ (800079c <main+0x280>)
 800063a:	60d3      	str	r3, [r2, #12]
        transmit_game_state();
 800063c:	f7ff fe28 	bl	8000290 <transmit_game_state>

        char buffer[64];
        sprintf(buffer, "touchpad %d chosen, door %d being controlled!\r\n", triggers.touchpad_pressed,  triggers.servo_controlled);
 8000640:	4b56      	ldr	r3, [pc, #344]	@ (800079c <main+0x280>)
 8000642:	681a      	ldr	r2, [r3, #0]
 8000644:	4b55      	ldr	r3, [pc, #340]	@ (800079c <main+0x280>)
 8000646:	68db      	ldr	r3, [r3, #12]
 8000648:	1d38      	adds	r0, r7, #4
 800064a:	495b      	ldr	r1, [pc, #364]	@ (80007b8 <main+0x29c>)
 800064c:	f005 fa34 	bl	8005ab8 <siprintf>
        serial_output_string(buffer, &USART1_PORT);
 8000650:	1d3b      	adds	r3, r7, #4
 8000652:	4951      	ldr	r1, [pc, #324]	@ (8000798 <main+0x27c>)
 8000654:	4618      	mov	r0, r3
 8000656:	f001 f9da 	bl	8001a0e <serial_output_string>

        if (triggers.servo_controlled != -1 && triggers.servo_controlled != last_servo_selection) {
 800065a:	4b50      	ldr	r3, [pc, #320]	@ (800079c <main+0x280>)
 800065c:	68db      	ldr	r3, [r3, #12]
 800065e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000662:	d0d2      	beq.n	800060a <main+0xee>
 8000664:	4b4d      	ldr	r3, [pc, #308]	@ (800079c <main+0x280>)
 8000666:	68da      	ldr	r2, [r3, #12]
 8000668:	4b54      	ldr	r3, [pc, #336]	@ (80007bc <main+0x2a0>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	429a      	cmp	r2, r3
 800066e:	d0cc      	beq.n	800060a <main+0xee>

        	// Run peek loop for short time
        	uint32_t peek_start = HAL_GetTick();
 8000670:	f001 ff48 	bl	8002504 <HAL_GetTick>
 8000674:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
        	bool committed_dig = false;
 8000678:	2300      	movs	r3, #0
 800067a:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf

        	while (HAL_GetTick() - peek_start < 2000) {
 800067e:	e014      	b.n	80006aa <main+0x18e>

        	    door_manager_update(manager);

        	    float trimpot = map_range((float)analog_out[0], 0.0f, 4095.0f, 0.0f, 100.0f);
				*/
        		float trimpot = 11;
 8000680:	4b4f      	ldr	r3, [pc, #316]	@ (80007c0 <main+0x2a4>)
 8000682:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        	    if (trimpot >= triggers.peek_threshold) {
 8000686:	4b45      	ldr	r3, [pc, #276]	@ (800079c <main+0x280>)
 8000688:	699b      	ldr	r3, [r3, #24]
 800068a:	ee07 3a90 	vmov	s15, r3
 800068e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000692:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8000696:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800069a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800069e:	da00      	bge.n	80006a2 <main+0x186>
 80006a0:	e003      	b.n	80006aa <main+0x18e>
        	    	 committed_dig = true;
 80006a2:	2301      	movs	r3, #1
 80006a4:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
        	         break;
 80006a8:	e008      	b.n	80006bc <main+0x1a0>
        	while (HAL_GetTick() - peek_start < 2000) {
 80006aa:	f001 ff2b 	bl	8002504 <HAL_GetTick>
 80006ae:	4602      	mov	r2, r0
 80006b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80006b4:	1ad3      	subs	r3, r2, r3
 80006b6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80006ba:	d3e1      	bcc.n	8000680 <main+0x164>
        	    }
          	}
        	// Now process peek or dig
        	if (committed_dig) {
 80006bc:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d038      	beq.n	8000736 <main+0x21a>
        		// Dig
        	    bool success = false;
 80006c4:	2300      	movs	r3, #0
 80006c6:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
        	    for (int i = 0; i < 6; i++) {
 80006ca:	2300      	movs	r3, #0
 80006cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80006d0:	e011      	b.n	80006f6 <main+0x1da>
        	    	if (game.correct_servos[i] == triggers.servo_controlled) {
 80006d2:	4a38      	ldr	r2, [pc, #224]	@ (80007b4 <main+0x298>)
 80006d4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80006d8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006dc:	4b2f      	ldr	r3, [pc, #188]	@ (800079c <main+0x280>)
 80006de:	68db      	ldr	r3, [r3, #12]
 80006e0:	429a      	cmp	r2, r3
 80006e2:	d103      	bne.n	80006ec <main+0x1d0>
        	    		success = true;
 80006e4:	2301      	movs	r3, #1
 80006e6:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
        	            break;
 80006ea:	e008      	b.n	80006fe <main+0x1e2>
        	    for (int i = 0; i < 6; i++) {
 80006ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80006f0:	3301      	adds	r3, #1
 80006f2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80006f6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80006fa:	2b05      	cmp	r3, #5
 80006fc:	dde9      	ble.n	80006d2 <main+0x1b6>
        	        }
        	    }

        	    update_game_state(success ? 1 : 0, &game, &triggers);
 80006fe:	f897 30ae 	ldrb.w	r3, [r7, #174]	@ 0xae
 8000702:	4a26      	ldr	r2, [pc, #152]	@ (800079c <main+0x280>)
 8000704:	492b      	ldr	r1, [pc, #172]	@ (80007b4 <main+0x298>)
 8000706:	4618      	mov	r0, r3
 8000708:	f7ff fe5e 	bl	80003c8 <update_game_state>
        	    char idk[64];
        	    sprintf(idk, "DIG %s at pad %d\r\n\n", success ? "SUCCESS" : "FAIL", triggers.servo_controlled);
 800070c:	f897 30ae 	ldrb.w	r3, [r7, #174]	@ 0xae
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <main+0x1fc>
 8000714:	4a2b      	ldr	r2, [pc, #172]	@ (80007c4 <main+0x2a8>)
 8000716:	e000      	b.n	800071a <main+0x1fe>
 8000718:	4a2b      	ldr	r2, [pc, #172]	@ (80007c8 <main+0x2ac>)
 800071a:	4b20      	ldr	r3, [pc, #128]	@ (800079c <main+0x280>)
 800071c:	68db      	ldr	r3, [r3, #12]
 800071e:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8000722:	492a      	ldr	r1, [pc, #168]	@ (80007cc <main+0x2b0>)
 8000724:	f005 f9c8 	bl	8005ab8 <siprintf>
        	    serial_output_string(idk, &USART1_PORT);
 8000728:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800072c:	491a      	ldr	r1, [pc, #104]	@ (8000798 <main+0x27c>)
 800072e:	4618      	mov	r0, r3
 8000730:	f001 f96d 	bl	8001a0e <serial_output_string>
 8000734:	e008      	b.n	8000748 <main+0x22c>

             } else {
            	 game.peeks_used++;
 8000736:	4b1f      	ldr	r3, [pc, #124]	@ (80007b4 <main+0x298>)
 8000738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800073a:	3301      	adds	r3, #1
 800073c:	4a1d      	ldr	r2, [pc, #116]	@ (80007b4 <main+0x298>)
 800073e:	6293      	str	r3, [r2, #40]	@ 0x28
           		 serial_output_string((char *) "PEEK ONLY\r\n\n", &USART1_PORT);
 8000740:	4915      	ldr	r1, [pc, #84]	@ (8000798 <main+0x27c>)
 8000742:	4823      	ldr	r0, [pc, #140]	@ (80007d0 <main+0x2b4>)
 8000744:	f001 f963 	bl	8001a0e <serial_output_string>

             }

        	 triggers.touchpad_pressed = -1;
 8000748:	4b14      	ldr	r3, [pc, #80]	@ (800079c <main+0x280>)
 800074a:	f04f 32ff 	mov.w	r2, #4294967295
 800074e:	601a      	str	r2, [r3, #0]
        	 last_servo_selection = triggers.servo_controlled;
 8000750:	4b12      	ldr	r3, [pc, #72]	@ (800079c <main+0x280>)
 8000752:	68db      	ldr	r3, [r3, #12]
 8000754:	4a19      	ldr	r2, [pc, #100]	@ (80007bc <main+0x2a0>)
 8000756:	6013      	str	r3, [r2, #0]
        	 triggers.servo_controlled = -1;
 8000758:	4b10      	ldr	r3, [pc, #64]	@ (800079c <main+0x280>)
 800075a:	f04f 32ff 	mov.w	r2, #4294967295
 800075e:	60da      	str	r2, [r3, #12]

        	 char yes[64];
        	 sprintf(yes, "touchpad reset to %d, servo %d, previous servo %d\r\n\n", triggers.touchpad_pressed, triggers.servo_controlled, last_servo_selection);
 8000760:	4b0e      	ldr	r3, [pc, #56]	@ (800079c <main+0x280>)
 8000762:	681a      	ldr	r2, [r3, #0]
 8000764:	4b0d      	ldr	r3, [pc, #52]	@ (800079c <main+0x280>)
 8000766:	68d9      	ldr	r1, [r3, #12]
 8000768:	4b14      	ldr	r3, [pc, #80]	@ (80007bc <main+0x2a0>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8000770:	9300      	str	r3, [sp, #0]
 8000772:	460b      	mov	r3, r1
 8000774:	4917      	ldr	r1, [pc, #92]	@ (80007d4 <main+0x2b8>)
 8000776:	f005 f99f 	bl	8005ab8 <siprintf>
        	 serial_output_string(yes, &USART1_PORT);
 800077a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800077e:	4906      	ldr	r1, [pc, #24]	@ (8000798 <main+0x27c>)
 8000780:	4618      	mov	r0, r3
 8000782:	f001 f944 	bl	8001a0e <serial_output_string>
 8000786:	e740      	b.n	800060a <main+0xee>
  		continue;
 8000788:	bf00      	nop
 800078a:	e73e      	b.n	800060a <main+0xee>
  		continue;
 800078c:	bf00      	nop
 {
 800078e:	e73c      	b.n	800060a <main+0xee>
 8000790:	080004d5 	.word	0x080004d5
 8000794:	080004c7 	.word	0x080004c7
 8000798:	20000060 	.word	0x20000060
 800079c:	2000003c 	.word	0x2000003c
 80007a0:	080004a5 	.word	0x080004a5
 80007a4:	20000560 	.word	0x20000560
 80007a8:	42a00000 	.word	0x42a00000
 80007ac:	00000000 	.word	0x00000000
 80007b0:	3f99999a 	.word	0x3f99999a
 80007b4:	20000004 	.word	0x20000004
 80007b8:	08006320 	.word	0x08006320
 80007bc:	20000000 	.word	0x20000000
 80007c0:	41300000 	.word	0x41300000
 80007c4:	08006350 	.word	0x08006350
 80007c8:	08006358 	.word	0x08006358
 80007cc:	08006360 	.word	0x08006360
 80007d0:	08006374 	.word	0x08006374
 80007d4:	08006384 	.word	0x08006384

080007d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b09e      	sub	sp, #120	@ 0x78
 80007dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007de:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80007e2:	2228      	movs	r2, #40	@ 0x28
 80007e4:	2100      	movs	r1, #0
 80007e6:	4618      	mov	r0, r3
 80007e8:	f005 f986 	bl	8005af8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007ec:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
 80007f4:	605a      	str	r2, [r3, #4]
 80007f6:	609a      	str	r2, [r3, #8]
 80007f8:	60da      	str	r2, [r3, #12]
 80007fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007fc:	463b      	mov	r3, r7
 80007fe:	223c      	movs	r2, #60	@ 0x3c
 8000800:	2100      	movs	r1, #0
 8000802:	4618      	mov	r0, r3
 8000804:	f005 f978 	bl	8005af8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000808:	2303      	movs	r3, #3
 800080a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800080c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000810:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000812:	2300      	movs	r3, #0
 8000814:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000816:	2301      	movs	r3, #1
 8000818:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800081a:	2310      	movs	r3, #16
 800081c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800081e:	2302      	movs	r3, #2
 8000820:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000822:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000826:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000828:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800082c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800082e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000832:	4618      	mov	r0, r3
 8000834:	f002 fe8a 	bl	800354c <HAL_RCC_OscConfig>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800083e:	f000 f9a5 	bl	8000b8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000842:	230f      	movs	r3, #15
 8000844:	63fb      	str	r3, [r7, #60]	@ 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000846:	2302      	movs	r3, #2
 8000848:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800084a:	2300      	movs	r3, #0
 800084c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800084e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000852:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000854:	2300      	movs	r3, #0
 8000856:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000858:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800085c:	2101      	movs	r1, #1
 800085e:	4618      	mov	r0, r3
 8000860:	f003 feb2 	bl	80045c8 <HAL_RCC_ClockConfig>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800086a:	f000 f98f 	bl	8000b8c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1;
 800086e:	4b0a      	ldr	r3, [pc, #40]	@ (8000898 <SystemClock_Config+0xc0>)
 8000870:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000872:	2300      	movs	r3, #0
 8000874:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8000876:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800087a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800087c:	463b      	mov	r3, r7
 800087e:	4618      	mov	r0, r3
 8000880:	f004 f872 	bl	8004968 <HAL_RCCEx_PeriphCLKConfig>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800088a:	f000 f97f 	bl	8000b8c <Error_Handler>
  }
}
 800088e:	bf00      	nop
 8000890:	3778      	adds	r7, #120	@ 0x78
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	00020020 	.word	0x00020020

0800089c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008a2:	4a1c      	ldr	r2, [pc, #112]	@ (8000914 <MX_I2C1_Init+0x78>)
 80008a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 80008a6:	4b1a      	ldr	r3, [pc, #104]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008a8:	4a1b      	ldr	r2, [pc, #108]	@ (8000918 <MX_I2C1_Init+0x7c>)
 80008aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008ac:	4b18      	ldr	r3, [pc, #96]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008b2:	4b17      	ldr	r3, [pc, #92]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008b4:	2201      	movs	r2, #1
 80008b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008b8:	4b15      	ldr	r3, [pc, #84]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80008be:	4b14      	ldr	r3, [pc, #80]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008c4:	4b12      	ldr	r3, [pc, #72]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008ca:	4b11      	ldr	r3, [pc, #68]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008d6:	480e      	ldr	r0, [pc, #56]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008d8:	f002 f8bc 	bl	8002a54 <HAL_I2C_Init>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80008e2:	f000 f953 	bl	8000b8c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008e6:	2100      	movs	r1, #0
 80008e8:	4809      	ldr	r0, [pc, #36]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008ea:	f002 fcd1 	bl	8003290 <HAL_I2CEx_ConfigAnalogFilter>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80008f4:	f000 f94a 	bl	8000b8c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80008f8:	2100      	movs	r1, #0
 80008fa:	4805      	ldr	r0, [pc, #20]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008fc:	f002 fd13 	bl	8003326 <HAL_I2CEx_ConfigDigitalFilter>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000906:	f000 f941 	bl	8000b8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800090a:	bf00      	nop
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	20000188 	.word	0x20000188
 8000914:	40005400 	.word	0x40005400
 8000918:	00201d2b 	.word	0x00201d2b

0800091c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000920:	4b1b      	ldr	r3, [pc, #108]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000922:	4a1c      	ldr	r2, [pc, #112]	@ (8000994 <MX_SPI1_Init+0x78>)
 8000924:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000926:	4b1a      	ldr	r3, [pc, #104]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000928:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800092c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800092e:	4b18      	ldr	r3, [pc, #96]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000930:	2200      	movs	r2, #0
 8000932:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000934:	4b16      	ldr	r3, [pc, #88]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000936:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800093a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800093c:	4b14      	ldr	r3, [pc, #80]	@ (8000990 <MX_SPI1_Init+0x74>)
 800093e:	2200      	movs	r2, #0
 8000940:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000942:	4b13      	ldr	r3, [pc, #76]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000944:	2200      	movs	r2, #0
 8000946:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000948:	4b11      	ldr	r3, [pc, #68]	@ (8000990 <MX_SPI1_Init+0x74>)
 800094a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800094e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000950:	4b0f      	ldr	r3, [pc, #60]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000952:	2208      	movs	r2, #8
 8000954:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000956:	4b0e      	ldr	r3, [pc, #56]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000958:	2200      	movs	r2, #0
 800095a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800095c:	4b0c      	ldr	r3, [pc, #48]	@ (8000990 <MX_SPI1_Init+0x74>)
 800095e:	2200      	movs	r2, #0
 8000960:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000962:	4b0b      	ldr	r3, [pc, #44]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000964:	2200      	movs	r2, #0
 8000966:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000968:	4b09      	ldr	r3, [pc, #36]	@ (8000990 <MX_SPI1_Init+0x74>)
 800096a:	2207      	movs	r2, #7
 800096c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800096e:	4b08      	ldr	r3, [pc, #32]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000970:	2200      	movs	r2, #0
 8000972:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000974:	4b06      	ldr	r3, [pc, #24]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000976:	2208      	movs	r2, #8
 8000978:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800097a:	4805      	ldr	r0, [pc, #20]	@ (8000990 <MX_SPI1_Init+0x74>)
 800097c:	f004 f9a4 	bl	8004cc8 <HAL_SPI_Init>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000986:	f000 f901 	bl	8000b8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	200001dc 	.word	0x200001dc
 8000994:	40013000 	.word	0x40013000

08000998 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b08a      	sub	sp, #40	@ 0x28
 800099c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800099e:	f107 031c 	add.w	r3, r7, #28
 80009a2:	2200      	movs	r2, #0
 80009a4:	601a      	str	r2, [r3, #0]
 80009a6:	605a      	str	r2, [r3, #4]
 80009a8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009aa:	463b      	mov	r3, r7
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	605a      	str	r2, [r3, #4]
 80009b2:	609a      	str	r2, [r3, #8]
 80009b4:	60da      	str	r2, [r3, #12]
 80009b6:	611a      	str	r2, [r3, #16]
 80009b8:	615a      	str	r2, [r3, #20]
 80009ba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009bc:	4b22      	ldr	r3, [pc, #136]	@ (8000a48 <MX_TIM2_Init+0xb0>)
 80009be:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009c2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 23;
 80009c4:	4b20      	ldr	r3, [pc, #128]	@ (8000a48 <MX_TIM2_Init+0xb0>)
 80009c6:	2217      	movs	r2, #23
 80009c8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ca:	4b1f      	ldr	r3, [pc, #124]	@ (8000a48 <MX_TIM2_Init+0xb0>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80009d0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a48 <MX_TIM2_Init+0xb0>)
 80009d2:	f04f 32ff 	mov.w	r2, #4294967295
 80009d6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a48 <MX_TIM2_Init+0xb0>)
 80009da:	2200      	movs	r2, #0
 80009dc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009de:	4b1a      	ldr	r3, [pc, #104]	@ (8000a48 <MX_TIM2_Init+0xb0>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80009e4:	4818      	ldr	r0, [pc, #96]	@ (8000a48 <MX_TIM2_Init+0xb0>)
 80009e6:	f004 fa1a 	bl	8004e1e <HAL_TIM_PWM_Init>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80009f0:	f000 f8cc 	bl	8000b8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009f4:	2300      	movs	r3, #0
 80009f6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009f8:	2300      	movs	r3, #0
 80009fa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009fc:	f107 031c 	add.w	r3, r7, #28
 8000a00:	4619      	mov	r1, r3
 8000a02:	4811      	ldr	r0, [pc, #68]	@ (8000a48 <MX_TIM2_Init+0xb0>)
 8000a04:	f004 fee8 	bl	80057d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8000a0e:	f000 f8bd 	bl	8000b8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a12:	2360      	movs	r3, #96	@ 0x60
 8000a14:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a16:	2300      	movs	r3, #0
 8000a18:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a22:	463b      	mov	r3, r7
 8000a24:	2200      	movs	r2, #0
 8000a26:	4619      	mov	r1, r3
 8000a28:	4807      	ldr	r0, [pc, #28]	@ (8000a48 <MX_TIM2_Init+0xb0>)
 8000a2a:	f004 fa4f 	bl	8004ecc <HAL_TIM_PWM_ConfigChannel>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000a34:	f000 f8aa 	bl	8000b8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000a38:	4803      	ldr	r0, [pc, #12]	@ (8000a48 <MX_TIM2_Init+0xb0>)
 8000a3a:	f000 f975 	bl	8000d28 <HAL_TIM_MspPostInit>

}
 8000a3e:	bf00      	nop
 8000a40:	3728      	adds	r7, #40	@ 0x28
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	20000240 	.word	0x20000240

08000a4c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000a50:	4b0d      	ldr	r3, [pc, #52]	@ (8000a88 <MX_USB_PCD_Init+0x3c>)
 8000a52:	4a0e      	ldr	r2, [pc, #56]	@ (8000a8c <MX_USB_PCD_Init+0x40>)
 8000a54:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000a56:	4b0c      	ldr	r3, [pc, #48]	@ (8000a88 <MX_USB_PCD_Init+0x3c>)
 8000a58:	2208      	movs	r2, #8
 8000a5a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000a88 <MX_USB_PCD_Init+0x3c>)
 8000a5e:	2202      	movs	r2, #2
 8000a60:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000a62:	4b09      	ldr	r3, [pc, #36]	@ (8000a88 <MX_USB_PCD_Init+0x3c>)
 8000a64:	2202      	movs	r2, #2
 8000a66:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000a68:	4b07      	ldr	r3, [pc, #28]	@ (8000a88 <MX_USB_PCD_Init+0x3c>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000a6e:	4b06      	ldr	r3, [pc, #24]	@ (8000a88 <MX_USB_PCD_Init+0x3c>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000a74:	4804      	ldr	r0, [pc, #16]	@ (8000a88 <MX_USB_PCD_Init+0x3c>)
 8000a76:	f002 fca2 	bl	80033be <HAL_PCD_Init>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8000a80:	f000 f884 	bl	8000b8c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000a84:	bf00      	nop
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	2000028c 	.word	0x2000028c
 8000a8c:	40005c00 	.word	0x40005c00

08000a90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b08a      	sub	sp, #40	@ 0x28
 8000a94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a96:	f107 0314 	add.w	r3, r7, #20
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	605a      	str	r2, [r3, #4]
 8000aa0:	609a      	str	r2, [r3, #8]
 8000aa2:	60da      	str	r2, [r3, #12]
 8000aa4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000aa6:	4b37      	ldr	r3, [pc, #220]	@ (8000b84 <MX_GPIO_Init+0xf4>)
 8000aa8:	695b      	ldr	r3, [r3, #20]
 8000aaa:	4a36      	ldr	r2, [pc, #216]	@ (8000b84 <MX_GPIO_Init+0xf4>)
 8000aac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ab0:	6153      	str	r3, [r2, #20]
 8000ab2:	4b34      	ldr	r3, [pc, #208]	@ (8000b84 <MX_GPIO_Init+0xf4>)
 8000ab4:	695b      	ldr	r3, [r3, #20]
 8000ab6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000aba:	613b      	str	r3, [r7, #16]
 8000abc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000abe:	4b31      	ldr	r3, [pc, #196]	@ (8000b84 <MX_GPIO_Init+0xf4>)
 8000ac0:	695b      	ldr	r3, [r3, #20]
 8000ac2:	4a30      	ldr	r2, [pc, #192]	@ (8000b84 <MX_GPIO_Init+0xf4>)
 8000ac4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000ac8:	6153      	str	r3, [r2, #20]
 8000aca:	4b2e      	ldr	r3, [pc, #184]	@ (8000b84 <MX_GPIO_Init+0xf4>)
 8000acc:	695b      	ldr	r3, [r3, #20]
 8000ace:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000ad2:	60fb      	str	r3, [r7, #12]
 8000ad4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ad6:	4b2b      	ldr	r3, [pc, #172]	@ (8000b84 <MX_GPIO_Init+0xf4>)
 8000ad8:	695b      	ldr	r3, [r3, #20]
 8000ada:	4a2a      	ldr	r2, [pc, #168]	@ (8000b84 <MX_GPIO_Init+0xf4>)
 8000adc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ae0:	6153      	str	r3, [r2, #20]
 8000ae2:	4b28      	ldr	r3, [pc, #160]	@ (8000b84 <MX_GPIO_Init+0xf4>)
 8000ae4:	695b      	ldr	r3, [r3, #20]
 8000ae6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000aea:	60bb      	str	r3, [r7, #8]
 8000aec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aee:	4b25      	ldr	r3, [pc, #148]	@ (8000b84 <MX_GPIO_Init+0xf4>)
 8000af0:	695b      	ldr	r3, [r3, #20]
 8000af2:	4a24      	ldr	r2, [pc, #144]	@ (8000b84 <MX_GPIO_Init+0xf4>)
 8000af4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000af8:	6153      	str	r3, [r2, #20]
 8000afa:	4b22      	ldr	r3, [pc, #136]	@ (8000b84 <MX_GPIO_Init+0xf4>)
 8000afc:	695b      	ldr	r3, [r3, #20]
 8000afe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b02:	607b      	str	r3, [r7, #4]
 8000b04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b06:	4b1f      	ldr	r3, [pc, #124]	@ (8000b84 <MX_GPIO_Init+0xf4>)
 8000b08:	695b      	ldr	r3, [r3, #20]
 8000b0a:	4a1e      	ldr	r2, [pc, #120]	@ (8000b84 <MX_GPIO_Init+0xf4>)
 8000b0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b10:	6153      	str	r3, [r2, #20]
 8000b12:	4b1c      	ldr	r3, [pc, #112]	@ (8000b84 <MX_GPIO_Init+0xf4>)
 8000b14:	695b      	ldr	r3, [r3, #20]
 8000b16:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000b1a:	603b      	str	r3, [r7, #0]
 8000b1c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000b1e:	2200      	movs	r2, #0
 8000b20:	f64f 7108 	movw	r1, #65288	@ 0xff08
 8000b24:	4818      	ldr	r0, [pc, #96]	@ (8000b88 <MX_GPIO_Init+0xf8>)
 8000b26:	f001 ff7d 	bl	8002a24 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8000b2a:	2337      	movs	r3, #55	@ 0x37
 8000b2c:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b2e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000b32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b34:	2300      	movs	r3, #0
 8000b36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b38:	f107 0314 	add.w	r3, r7, #20
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	4812      	ldr	r0, [pc, #72]	@ (8000b88 <MX_GPIO_Init+0xf8>)
 8000b40:	f001 fdf6 	bl	8002730 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000b44:	f64f 7308 	movw	r3, #65288	@ 0xff08
 8000b48:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b52:	2300      	movs	r3, #0
 8000b54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b56:	f107 0314 	add.w	r3, r7, #20
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	480a      	ldr	r0, [pc, #40]	@ (8000b88 <MX_GPIO_Init+0xf8>)
 8000b5e:	f001 fde7 	bl	8002730 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b62:	2301      	movs	r3, #1
 8000b64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b66:	2300      	movs	r3, #0
 8000b68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b6e:	f107 0314 	add.w	r3, r7, #20
 8000b72:	4619      	mov	r1, r3
 8000b74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b78:	f001 fdda 	bl	8002730 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b7c:	bf00      	nop
 8000b7e:	3728      	adds	r7, #40	@ 0x28
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	40021000 	.word	0x40021000
 8000b88:	48001000 	.word	0x48001000

08000b8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b90:	b672      	cpsid	i
}
 8000b92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b94:	bf00      	nop
 8000b96:	e7fd      	b.n	8000b94 <Error_Handler+0x8>

08000b98 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000bdc <HAL_MspInit+0x44>)
 8000ba0:	699b      	ldr	r3, [r3, #24]
 8000ba2:	4a0e      	ldr	r2, [pc, #56]	@ (8000bdc <HAL_MspInit+0x44>)
 8000ba4:	f043 0301 	orr.w	r3, r3, #1
 8000ba8:	6193      	str	r3, [r2, #24]
 8000baa:	4b0c      	ldr	r3, [pc, #48]	@ (8000bdc <HAL_MspInit+0x44>)
 8000bac:	699b      	ldr	r3, [r3, #24]
 8000bae:	f003 0301 	and.w	r3, r3, #1
 8000bb2:	607b      	str	r3, [r7, #4]
 8000bb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bb6:	4b09      	ldr	r3, [pc, #36]	@ (8000bdc <HAL_MspInit+0x44>)
 8000bb8:	69db      	ldr	r3, [r3, #28]
 8000bba:	4a08      	ldr	r2, [pc, #32]	@ (8000bdc <HAL_MspInit+0x44>)
 8000bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bc0:	61d3      	str	r3, [r2, #28]
 8000bc2:	4b06      	ldr	r3, [pc, #24]	@ (8000bdc <HAL_MspInit+0x44>)
 8000bc4:	69db      	ldr	r3, [r3, #28]
 8000bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bca:	603b      	str	r3, [r7, #0]
 8000bcc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000bce:	2007      	movs	r0, #7
 8000bd0:	f001 fd7a 	bl	80026c8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bd4:	bf00      	nop
 8000bd6:	3708      	adds	r7, #8
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	40021000 	.word	0x40021000

08000be0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b08a      	sub	sp, #40	@ 0x28
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be8:	f107 0314 	add.w	r3, r7, #20
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	605a      	str	r2, [r3, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
 8000bf4:	60da      	str	r2, [r3, #12]
 8000bf6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a17      	ldr	r2, [pc, #92]	@ (8000c5c <HAL_I2C_MspInit+0x7c>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d127      	bne.n	8000c52 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c02:	4b17      	ldr	r3, [pc, #92]	@ (8000c60 <HAL_I2C_MspInit+0x80>)
 8000c04:	695b      	ldr	r3, [r3, #20]
 8000c06:	4a16      	ldr	r2, [pc, #88]	@ (8000c60 <HAL_I2C_MspInit+0x80>)
 8000c08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c0c:	6153      	str	r3, [r2, #20]
 8000c0e:	4b14      	ldr	r3, [pc, #80]	@ (8000c60 <HAL_I2C_MspInit+0x80>)
 8000c10:	695b      	ldr	r3, [r3, #20]
 8000c12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c16:	613b      	str	r3, [r7, #16]
 8000c18:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c1a:	23c0      	movs	r3, #192	@ 0xc0
 8000c1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c1e:	2312      	movs	r3, #18
 8000c20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c22:	2300      	movs	r3, #0
 8000c24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c26:	2303      	movs	r3, #3
 8000c28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c2a:	2304      	movs	r3, #4
 8000c2c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c2e:	f107 0314 	add.w	r3, r7, #20
 8000c32:	4619      	mov	r1, r3
 8000c34:	480b      	ldr	r0, [pc, #44]	@ (8000c64 <HAL_I2C_MspInit+0x84>)
 8000c36:	f001 fd7b 	bl	8002730 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c3a:	4b09      	ldr	r3, [pc, #36]	@ (8000c60 <HAL_I2C_MspInit+0x80>)
 8000c3c:	69db      	ldr	r3, [r3, #28]
 8000c3e:	4a08      	ldr	r2, [pc, #32]	@ (8000c60 <HAL_I2C_MspInit+0x80>)
 8000c40:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c44:	61d3      	str	r3, [r2, #28]
 8000c46:	4b06      	ldr	r3, [pc, #24]	@ (8000c60 <HAL_I2C_MspInit+0x80>)
 8000c48:	69db      	ldr	r3, [r3, #28]
 8000c4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c4e:	60fb      	str	r3, [r7, #12]
 8000c50:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000c52:	bf00      	nop
 8000c54:	3728      	adds	r7, #40	@ 0x28
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	40005400 	.word	0x40005400
 8000c60:	40021000 	.word	0x40021000
 8000c64:	48000400 	.word	0x48000400

08000c68 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b08a      	sub	sp, #40	@ 0x28
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c70:	f107 0314 	add.w	r3, r7, #20
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]
 8000c78:	605a      	str	r2, [r3, #4]
 8000c7a:	609a      	str	r2, [r3, #8]
 8000c7c:	60da      	str	r2, [r3, #12]
 8000c7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a17      	ldr	r2, [pc, #92]	@ (8000ce4 <HAL_SPI_MspInit+0x7c>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d128      	bne.n	8000cdc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c8a:	4b17      	ldr	r3, [pc, #92]	@ (8000ce8 <HAL_SPI_MspInit+0x80>)
 8000c8c:	699b      	ldr	r3, [r3, #24]
 8000c8e:	4a16      	ldr	r2, [pc, #88]	@ (8000ce8 <HAL_SPI_MspInit+0x80>)
 8000c90:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c94:	6193      	str	r3, [r2, #24]
 8000c96:	4b14      	ldr	r3, [pc, #80]	@ (8000ce8 <HAL_SPI_MspInit+0x80>)
 8000c98:	699b      	ldr	r3, [r3, #24]
 8000c9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c9e:	613b      	str	r3, [r7, #16]
 8000ca0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca2:	4b11      	ldr	r3, [pc, #68]	@ (8000ce8 <HAL_SPI_MspInit+0x80>)
 8000ca4:	695b      	ldr	r3, [r3, #20]
 8000ca6:	4a10      	ldr	r2, [pc, #64]	@ (8000ce8 <HAL_SPI_MspInit+0x80>)
 8000ca8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cac:	6153      	str	r3, [r2, #20]
 8000cae:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce8 <HAL_SPI_MspInit+0x80>)
 8000cb0:	695b      	ldr	r3, [r3, #20]
 8000cb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cb6:	60fb      	str	r3, [r7, #12]
 8000cb8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8000cba:	23e0      	movs	r3, #224	@ 0xe0
 8000cbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cbe:	2302      	movs	r3, #2
 8000cc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cca:	2305      	movs	r3, #5
 8000ccc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cce:	f107 0314 	add.w	r3, r7, #20
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cd8:	f001 fd2a 	bl	8002730 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000cdc:	bf00      	nop
 8000cde:	3728      	adds	r7, #40	@ 0x28
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	40013000 	.word	0x40013000
 8000ce8:	40021000 	.word	0x40021000

08000cec <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b085      	sub	sp, #20
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000cfc:	d10b      	bne.n	8000d16 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000cfe:	4b09      	ldr	r3, [pc, #36]	@ (8000d24 <HAL_TIM_PWM_MspInit+0x38>)
 8000d00:	69db      	ldr	r3, [r3, #28]
 8000d02:	4a08      	ldr	r2, [pc, #32]	@ (8000d24 <HAL_TIM_PWM_MspInit+0x38>)
 8000d04:	f043 0301 	orr.w	r3, r3, #1
 8000d08:	61d3      	str	r3, [r2, #28]
 8000d0a:	4b06      	ldr	r3, [pc, #24]	@ (8000d24 <HAL_TIM_PWM_MspInit+0x38>)
 8000d0c:	69db      	ldr	r3, [r3, #28]
 8000d0e:	f003 0301 	and.w	r3, r3, #1
 8000d12:	60fb      	str	r3, [r7, #12]
 8000d14:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000d16:	bf00      	nop
 8000d18:	3714      	adds	r7, #20
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	40021000 	.word	0x40021000

08000d28 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b088      	sub	sp, #32
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d30:	f107 030c 	add.w	r3, r7, #12
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	605a      	str	r2, [r3, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
 8000d3c:	60da      	str	r2, [r3, #12]
 8000d3e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d48:	d11d      	bne.n	8000d86 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4a:	4b11      	ldr	r3, [pc, #68]	@ (8000d90 <HAL_TIM_MspPostInit+0x68>)
 8000d4c:	695b      	ldr	r3, [r3, #20]
 8000d4e:	4a10      	ldr	r2, [pc, #64]	@ (8000d90 <HAL_TIM_MspPostInit+0x68>)
 8000d50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d54:	6153      	str	r3, [r2, #20]
 8000d56:	4b0e      	ldr	r3, [pc, #56]	@ (8000d90 <HAL_TIM_MspPostInit+0x68>)
 8000d58:	695b      	ldr	r3, [r3, #20]
 8000d5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d5e:	60bb      	str	r3, [r7, #8]
 8000d60:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000d62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d66:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d68:	2302      	movs	r3, #2
 8000d6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d70:	2300      	movs	r3, #0
 8000d72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000d74:	2301      	movs	r3, #1
 8000d76:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d78:	f107 030c 	add.w	r3, r7, #12
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d82:	f001 fcd5 	bl	8002730 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000d86:	bf00      	nop
 8000d88:	3720      	adds	r7, #32
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40021000 	.word	0x40021000

08000d94 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b08a      	sub	sp, #40	@ 0x28
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d9c:	f107 0314 	add.w	r3, r7, #20
 8000da0:	2200      	movs	r2, #0
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	605a      	str	r2, [r3, #4]
 8000da6:	609a      	str	r2, [r3, #8]
 8000da8:	60da      	str	r2, [r3, #12]
 8000daa:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a18      	ldr	r2, [pc, #96]	@ (8000e14 <HAL_PCD_MspInit+0x80>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d129      	bne.n	8000e0a <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db6:	4b18      	ldr	r3, [pc, #96]	@ (8000e18 <HAL_PCD_MspInit+0x84>)
 8000db8:	695b      	ldr	r3, [r3, #20]
 8000dba:	4a17      	ldr	r2, [pc, #92]	@ (8000e18 <HAL_PCD_MspInit+0x84>)
 8000dbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dc0:	6153      	str	r3, [r2, #20]
 8000dc2:	4b15      	ldr	r3, [pc, #84]	@ (8000e18 <HAL_PCD_MspInit+0x84>)
 8000dc4:	695b      	ldr	r3, [r3, #20]
 8000dc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dca:	613b      	str	r3, [r7, #16]
 8000dcc:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8000dce:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000dd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8000de0:	230e      	movs	r3, #14
 8000de2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de4:	f107 0314 	add.w	r3, r7, #20
 8000de8:	4619      	mov	r1, r3
 8000dea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dee:	f001 fc9f 	bl	8002730 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000df2:	4b09      	ldr	r3, [pc, #36]	@ (8000e18 <HAL_PCD_MspInit+0x84>)
 8000df4:	69db      	ldr	r3, [r3, #28]
 8000df6:	4a08      	ldr	r2, [pc, #32]	@ (8000e18 <HAL_PCD_MspInit+0x84>)
 8000df8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000dfc:	61d3      	str	r3, [r2, #28]
 8000dfe:	4b06      	ldr	r3, [pc, #24]	@ (8000e18 <HAL_PCD_MspInit+0x84>)
 8000e00:	69db      	ldr	r3, [r3, #28]
 8000e02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000e06:	60fb      	str	r3, [r7, #12]
 8000e08:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END USB_MspInit 1 */

  }

}
 8000e0a:	bf00      	nop
 8000e0c:	3728      	adds	r7, #40	@ 0x28
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40005c00 	.word	0x40005c00
 8000e18:	40021000 	.word	0x40021000

08000e1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e20:	bf00      	nop
 8000e22:	e7fd      	b.n	8000e20 <NMI_Handler+0x4>

08000e24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e28:	bf00      	nop
 8000e2a:	e7fd      	b.n	8000e28 <HardFault_Handler+0x4>

08000e2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e30:	bf00      	nop
 8000e32:	e7fd      	b.n	8000e30 <MemManage_Handler+0x4>

08000e34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e38:	bf00      	nop
 8000e3a:	e7fd      	b.n	8000e38 <BusFault_Handler+0x4>

08000e3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <UsageFault_Handler+0x4>

08000e44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr

08000e52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e52:	b480      	push	{r7}
 8000e54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e56:	bf00      	nop
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr

08000e60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr

08000e6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e6e:	b580      	push	{r7, lr}
 8000e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e72:	f001 fb33 	bl	80024dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
	...

08000e7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e84:	4a14      	ldr	r2, [pc, #80]	@ (8000ed8 <_sbrk+0x5c>)
 8000e86:	4b15      	ldr	r3, [pc, #84]	@ (8000edc <_sbrk+0x60>)
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e90:	4b13      	ldr	r3, [pc, #76]	@ (8000ee0 <_sbrk+0x64>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d102      	bne.n	8000e9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e98:	4b11      	ldr	r3, [pc, #68]	@ (8000ee0 <_sbrk+0x64>)
 8000e9a:	4a12      	ldr	r2, [pc, #72]	@ (8000ee4 <_sbrk+0x68>)
 8000e9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e9e:	4b10      	ldr	r3, [pc, #64]	@ (8000ee0 <_sbrk+0x64>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d207      	bcs.n	8000ebc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000eac:	f004 fe3c 	bl	8005b28 <__errno>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	220c      	movs	r2, #12
 8000eb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eba:	e009      	b.n	8000ed0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ebc:	4b08      	ldr	r3, [pc, #32]	@ (8000ee0 <_sbrk+0x64>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ec2:	4b07      	ldr	r3, [pc, #28]	@ (8000ee0 <_sbrk+0x64>)
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4413      	add	r3, r2
 8000eca:	4a05      	ldr	r2, [pc, #20]	@ (8000ee0 <_sbrk+0x64>)
 8000ecc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ece:	68fb      	ldr	r3, [r7, #12]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3718      	adds	r7, #24
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	2000a000 	.word	0x2000a000
 8000edc:	00000400 	.word	0x00000400
 8000ee0:	20000564 	.word	0x20000564
 8000ee4:	20000788 	.word	0x20000788

08000ee8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000eec:	4b06      	ldr	r3, [pc, #24]	@ (8000f08 <SystemInit+0x20>)
 8000eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ef2:	4a05      	ldr	r2, [pc, #20]	@ (8000f08 <SystemInit+0x20>)
 8000ef4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ef8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <init_door_manager>:
} doorManagerObj;
*/


//Init door-managing object
doorManagerObj *init_door_manager(uint8_t door_count, float *master_angle_pt, servoDriverObj *driver_pt, uint8_t driver_i_offset){
 8000f0c:	b590      	push	{r4, r7, lr}
 8000f0e:	b087      	sub	sp, #28
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	60b9      	str	r1, [r7, #8]
 8000f14:	607a      	str	r2, [r7, #4]
 8000f16:	461a      	mov	r2, r3
 8000f18:	4603      	mov	r3, r0
 8000f1a:	73fb      	strb	r3, [r7, #15]
 8000f1c:	4613      	mov	r3, r2
 8000f1e:	73bb      	strb	r3, [r7, #14]
	//Allocate memory for door-manager
	doorManagerObj *door_manager_pt = malloc(sizeof(doorManagerObj));
 8000f20:	2008      	movs	r0, #8
 8000f22:	f004 fd13 	bl	800594c <malloc>
 8000f26:	4603      	mov	r3, r0
 8000f28:	613b      	str	r3, [r7, #16]

	door_manager_pt->door_objs = malloc(sizeof(doorObj *) * door_count);
 8000f2a:	7bfb      	ldrb	r3, [r7, #15]
 8000f2c:	009b      	lsls	r3, r3, #2
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f004 fd0c 	bl	800594c <malloc>
 8000f34:	4603      	mov	r3, r0
 8000f36:	461a      	mov	r2, r3
 8000f38:	693b      	ldr	r3, [r7, #16]
 8000f3a:	601a      	str	r2, [r3, #0]

	//Number of doors under management
	door_manager_pt->door_count = door_count;
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	7bfa      	ldrb	r2, [r7, #15]
 8000f40:	711a      	strb	r2, [r3, #4]
	//Initially none of the doors are enslaved (STABLE 0.0 default)
	door_manager_pt->curr_enslaved_i = -1;
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	22ff      	movs	r2, #255	@ 0xff
 8000f46:	715a      	strb	r2, [r3, #5]

	//Enable appropriate channels on servo-driver (driver_i_offset is base index)
	servo_driver_en_chans(driver_pt, driver_i_offset, driver_i_offset + door_count-1);
 8000f48:	7bba      	ldrb	r2, [r7, #14]
 8000f4a:	7bfb      	ldrb	r3, [r7, #15]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	3b01      	subs	r3, #1
 8000f52:	b2da      	uxtb	r2, r3
 8000f54:	7bbb      	ldrb	r3, [r7, #14]
 8000f56:	4619      	mov	r1, r3
 8000f58:	6878      	ldr	r0, [r7, #4]
 8000f5a:	f000 fe7d 	bl	8001c58 <servo_driver_en_chans>

	//Populate door-objs
	for (uint8_t i=0; i<door_count; i++){
 8000f5e:	2300      	movs	r3, #0
 8000f60:	75fb      	strb	r3, [r7, #23]
 8000f62:	e012      	b.n	8000f8a <init_door_manager+0x7e>
		//Note: driver_i_offset is the starting index of servos in driver (ascending series)
		door_manager_pt->door_objs[i] = init_door(master_angle_pt, driver_pt, i + driver_i_offset);
 8000f64:	7dfa      	ldrb	r2, [r7, #23]
 8000f66:	7bbb      	ldrb	r3, [r7, #14]
 8000f68:	4413      	add	r3, r2
 8000f6a:	b2d9      	uxtb	r1, r3
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	7dfb      	ldrb	r3, [r7, #23]
 8000f72:	009b      	lsls	r3, r3, #2
 8000f74:	18d4      	adds	r4, r2, r3
 8000f76:	460a      	mov	r2, r1
 8000f78:	6879      	ldr	r1, [r7, #4]
 8000f7a:	68b8      	ldr	r0, [r7, #8]
 8000f7c:	f000 f87f 	bl	800107e <init_door>
 8000f80:	4603      	mov	r3, r0
 8000f82:	6023      	str	r3, [r4, #0]
	for (uint8_t i=0; i<door_count; i++){
 8000f84:	7dfb      	ldrb	r3, [r7, #23]
 8000f86:	3301      	adds	r3, #1
 8000f88:	75fb      	strb	r3, [r7, #23]
 8000f8a:	7dfa      	ldrb	r2, [r7, #23]
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	d3e8      	bcc.n	8000f64 <init_door_manager+0x58>
	}


	return door_manager_pt;
 8000f92:	693b      	ldr	r3, [r7, #16]
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	371c      	adds	r7, #28
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd90      	pop	{r4, r7, pc}

08000f9c <door_manager_set_angle>:


}

//Set door at specified index to stable state (at a given angle)
void door_manager_set_angle(doorManagerObj *door_manager_pt, uint8_t door_i, float angle){
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	60f8      	str	r0, [r7, #12]
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	ed87 0a01 	vstr	s0, [r7, #4]
 8000faa:	72fb      	strb	r3, [r7, #11]
	//Check if queried index is within legal-range
	if (0 <= door_i && door_i < door_manager_pt->door_count){
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	791b      	ldrb	r3, [r3, #4]
 8000fb0:	7afa      	ldrb	r2, [r7, #11]
 8000fb2:	429a      	cmp	r2, r3
 8000fb4:	d21c      	bcs.n	8000ff0 <door_manager_set_angle+0x54>
		if (0.0f <= angle && angle <= 80.0f){
 8000fb6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fc2:	da00      	bge.n	8000fc6 <door_manager_set_angle+0x2a>
			door_set_angle_stable(door_manager_pt->door_objs[ door_i ], angle);
		}
	}
}
 8000fc4:	e014      	b.n	8000ff0 <door_manager_set_angle+0x54>
		if (0.0f <= angle && angle <= 80.0f){
 8000fc6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fca:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8000ff8 <door_manager_set_angle+0x5c>
 8000fce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fd6:	d900      	bls.n	8000fda <door_manager_set_angle+0x3e>
}
 8000fd8:	e00a      	b.n	8000ff0 <door_manager_set_angle+0x54>
			door_set_angle_stable(door_manager_pt->door_objs[ door_i ], angle);
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	7afb      	ldrb	r3, [r7, #11]
 8000fe0:	009b      	lsls	r3, r3, #2
 8000fe2:	4413      	add	r3, r2
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	ed97 0a01 	vldr	s0, [r7, #4]
 8000fea:	4618      	mov	r0, r3
 8000fec:	f000 f864 	bl	80010b8 <door_set_angle_stable>
}
 8000ff0:	bf00      	nop
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	42a00000 	.word	0x42a00000

08000ffc <door_manager_reset>:


void door_manager_reset(doorManagerObj *door_manager_pt){
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
	//Set all doors to stable 0.0
	for (uint8_t i=0; i<door_manager_pt->door_count; i++){
 8001004:	2300      	movs	r3, #0
 8001006:	73fb      	strb	r3, [r7, #15]
 8001008:	e00d      	b.n	8001026 <door_manager_reset+0x2a>
		door_set_angle_stable(door_manager_pt->door_objs[ i ], 0.0f);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	7bfb      	ldrb	r3, [r7, #15]
 8001010:	009b      	lsls	r3, r3, #2
 8001012:	4413      	add	r3, r2
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8001040 <door_manager_reset+0x44>
 800101a:	4618      	mov	r0, r3
 800101c:	f000 f84c 	bl	80010b8 <door_set_angle_stable>
	for (uint8_t i=0; i<door_manager_pt->door_count; i++){
 8001020:	7bfb      	ldrb	r3, [r7, #15]
 8001022:	3301      	adds	r3, #1
 8001024:	73fb      	strb	r3, [r7, #15]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	791b      	ldrb	r3, [r3, #4]
 800102a:	7bfa      	ldrb	r2, [r7, #15]
 800102c:	429a      	cmp	r2, r3
 800102e:	d3ec      	bcc.n	800100a <door_manager_reset+0xe>
	}

	door_manager_pt->curr_enslaved_i = -1;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	22ff      	movs	r2, #255	@ 0xff
 8001034:	715a      	strb	r2, [r3, #5]

}
 8001036:	bf00      	nop
 8001038:	3710      	adds	r7, #16
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	00000000 	.word	0x00000000

08001044 <door_manager_update>:


//Update (and actuate) the state of each door under management
void door_manager_update(doorManagerObj *door_manager_pt){
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
	for (uint8_t i=0; i<door_manager_pt->door_count; i++){
 800104c:	2300      	movs	r3, #0
 800104e:	73fb      	strb	r3, [r7, #15]
 8001050:	e00b      	b.n	800106a <door_manager_update+0x26>
		door_update(door_manager_pt->door_objs[i]);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	7bfb      	ldrb	r3, [r7, #15]
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	4413      	add	r3, r2
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4618      	mov	r0, r3
 8001060:	f000 f83c 	bl	80010dc <door_update>
	for (uint8_t i=0; i<door_manager_pt->door_count; i++){
 8001064:	7bfb      	ldrb	r3, [r7, #15]
 8001066:	3301      	adds	r3, #1
 8001068:	73fb      	strb	r3, [r7, #15]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	791b      	ldrb	r3, [r3, #4]
 800106e:	7bfa      	ldrb	r2, [r7, #15]
 8001070:	429a      	cmp	r2, r3
 8001072:	d3ee      	bcc.n	8001052 <door_manager_update+0xe>
	}
}
 8001074:	bf00      	nop
 8001076:	bf00      	nop
 8001078:	3710      	adds	r7, #16
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}

0800107e <init_door>:
extern const float STEP_SIZE = 1.0/STEP_COUNT;



//doorObj initialiser
doorObj *init_door(float *parent_angle_pt, servoDriverObj *driver_pt, uint8_t servo_index){
 800107e:	b580      	push	{r7, lr}
 8001080:	b086      	sub	sp, #24
 8001082:	af00      	add	r7, sp, #0
 8001084:	60f8      	str	r0, [r7, #12]
 8001086:	60b9      	str	r1, [r7, #8]
 8001088:	4613      	mov	r3, r2
 800108a:	71fb      	strb	r3, [r7, #7]

    //Allocate mem for door
    doorObj *door_pt = malloc(sizeof(doorObj));
 800108c:	201c      	movs	r0, #28
 800108e:	f004 fc5d 	bl	800594c <malloc>
 8001092:	4603      	mov	r3, r0
 8001094:	617b      	str	r3, [r7, #20]

    door_pt->driver_pt = driver_pt;
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	68ba      	ldr	r2, [r7, #8]
 800109a:	601a      	str	r2, [r3, #0]
    //Index of servo-channel that controls door
    door_pt->servo_index = servo_index;
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	79fa      	ldrb	r2, [r7, #7]
 80010a0:	711a      	strb	r2, [r3, #4]

    //Init state
    door_pt->state = STABLE;
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	2200      	movs	r2, #0
 80010a6:	715a      	strb	r2, [r3, #5]

    door_pt->parent_angle_pt = parent_angle_pt;
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	68fa      	ldr	r2, [r7, #12]
 80010ac:	609a      	str	r2, [r3, #8]

    return door_pt;
 80010ae:	697b      	ldr	r3, [r7, #20]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3718      	adds	r7, #24
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <door_set_angle_stable>:


//Set angle of door's servo (and state to stable)
void door_set_angle_stable(doorObj *door_pt, float angle){
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	ed87 0a00 	vstr	s0, [r7]
    door_pt->state = STABLE;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2200      	movs	r2, #0
 80010c8:	715a      	strb	r2, [r3, #5]
    door_pt->stable_angle = angle;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	683a      	ldr	r2, [r7, #0]
 80010ce:	60da      	str	r2, [r3, #12]
    return;
 80010d0:	bf00      	nop
}
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <door_update>:
    //FIX!!!!!!!
    return;
}


void door_update(doorObj *door_pt){
 80010dc:	b5b0      	push	{r4, r5, r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
    switch (door_pt->state){
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	795b      	ldrb	r3, [r3, #5]
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d025      	beq.n	8001138 <door_update+0x5c>
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	dc7b      	bgt.n	80011e8 <door_update+0x10c>
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d002      	beq.n	80010fa <door_update+0x1e>
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d038      	beq.n	800116a <door_update+0x8e>
                door_set_angle_stable(door_pt, door_pt->end_angle);
            }
            break;
    }

    return;
 80010f8:	e076      	b.n	80011e8 <door_update+0x10c>
            if (servo_driver_query_angle(door_pt->driver_pt, door_pt->servo_index) != door_pt->stable_angle){
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	791b      	ldrb	r3, [r3, #4]
 8001102:	4619      	mov	r1, r3
 8001104:	4610      	mov	r0, r2
 8001106:	f000 fe61 	bl	8001dcc <servo_driver_query_angle>
 800110a:	eeb0 7a40 	vmov.f32	s14, s0
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	edd3 7a03 	vldr	s15, [r3, #12]
 8001114:	eeb4 7a67 	vcmp.f32	s14, s15
 8001118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111c:	d062      	beq.n	80011e4 <door_update+0x108>
                servo_driver_set_angle(door_pt->driver_pt, door_pt->servo_index, door_pt->stable_angle);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	7919      	ldrb	r1, [r3, #4]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	edd3 7a03 	vldr	s15, [r3, #12]
 800112c:	eeb0 0a67 	vmov.f32	s0, s15
 8001130:	4610      	mov	r0, r2
 8001132:	f000 fdc5 	bl	8001cc0 <servo_driver_set_angle>
            break;
 8001136:	e055      	b.n	80011e4 <door_update+0x108>
        	servo_driver_set_angle(door_pt->driver_pt, door_pt->servo_index,
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681c      	ldr	r4, [r3, #0]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	791d      	ldrb	r5, [r3, #4]
                            clamp(*(door_pt->parent_angle_pt), 0.0, 90.0));
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	689b      	ldr	r3, [r3, #8]
        	servo_driver_set_angle(door_pt->driver_pt, door_pt->servo_index,
 8001144:	edd3 7a00 	vldr	s15, [r3]
 8001148:	ed9f 1a29 	vldr	s2, [pc, #164]	@ 80011f0 <door_update+0x114>
 800114c:	eddf 0a29 	vldr	s1, [pc, #164]	@ 80011f4 <door_update+0x118>
 8001150:	eeb0 0a67 	vmov.f32	s0, s15
 8001154:	f001 f8a6 	bl	80022a4 <clamp>
 8001158:	eef0 7a40 	vmov.f32	s15, s0
 800115c:	eeb0 0a67 	vmov.f32	s0, s15
 8001160:	4629      	mov	r1, r5
 8001162:	4620      	mov	r0, r4
 8001164:	f000 fdac 	bl	8001cc0 <servo_driver_set_angle>
            break;
 8001168:	e03d      	b.n	80011e6 <door_update+0x10a>
        	servo_driver_set_angle(door_pt->driver_pt, door_pt->servo_index,
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681c      	ldr	r4, [r3, #0]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	791d      	ldrb	r5, [r3, #4]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	edd3 7a06 	vldr	s15, [r3, #24]
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	ed93 7a04 	vldr	s14, [r3, #16]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	edd3 6a05 	vldr	s13, [r3, #20]
 8001184:	eddf 1a1c 	vldr	s3, [pc, #112]	@ 80011f8 <door_update+0x11c>
 8001188:	eeb0 1a66 	vmov.f32	s2, s13
 800118c:	eef0 0a47 	vmov.f32	s1, s14
 8001190:	eeb0 0a67 	vmov.f32	s0, s15
 8001194:	f001 f8b0 	bl	80022f8 <bezier1D>
 8001198:	eef0 7a40 	vmov.f32	s15, s0
 800119c:	eeb0 0a67 	vmov.f32	s0, s15
 80011a0:	4629      	mov	r1, r5
 80011a2:	4620      	mov	r0, r4
 80011a4:	f000 fd8c 	bl	8001cc0 <servo_driver_set_angle>
            door_pt->anim_t += STEP_SIZE;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	edd3 7a06 	vldr	s15, [r3, #24]
 80011ae:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80011fc <door_update+0x120>
 80011b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	edc3 7a06 	vstr	s15, [r3, #24]
            if (door_pt->anim_t >= 1.0){
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	edd3 7a06 	vldr	s15, [r3, #24]
 80011c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80011c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ce:	da00      	bge.n	80011d2 <door_update+0xf6>
            break;
 80011d0:	e009      	b.n	80011e6 <door_update+0x10a>
                door_set_angle_stable(door_pt, door_pt->end_angle);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	edd3 7a05 	vldr	s15, [r3, #20]
 80011d8:	eeb0 0a67 	vmov.f32	s0, s15
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f7ff ff6b 	bl	80010b8 <door_set_angle_stable>
            break;
 80011e2:	e000      	b.n	80011e6 <door_update+0x10a>
            break;
 80011e4:	bf00      	nop
    return;
 80011e6:	bf00      	nop
 80011e8:	bf00      	nop
}
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bdb0      	pop	{r4, r5, r7, pc}
 80011f0:	42b40000 	.word	0x42b40000
 80011f4:	00000000 	.word	0x00000000
 80011f8:	3e99999a 	.word	0x3e99999a
 80011fc:	3c23d70a 	.word	0x3c23d70a

08001200 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120e:	2b00      	cmp	r3, #0
 8001210:	db0b      	blt.n	800122a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	f003 021f 	and.w	r2, r3, #31
 8001218:	4907      	ldr	r1, [pc, #28]	@ (8001238 <__NVIC_EnableIRQ+0x38>)
 800121a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121e:	095b      	lsrs	r3, r3, #5
 8001220:	2001      	movs	r0, #1
 8001222:	fa00 f202 	lsl.w	r2, r0, r2
 8001226:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800122a:	bf00      	nop
 800122c:	370c      	adds	r7, #12
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	e000e100 	.word	0xe000e100

0800123c <create_mask>:
static gpio_interrupt_callback_t gpio_callbacks[16] = {0};
static touch_callback_t touch_callback = NULL;
static void *touch_trigger_data = NULL;

// Utility function to create bit masks
uint32_t create_mask(uint8_t start, uint8_t end) {
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
 8001242:	4603      	mov	r3, r0
 8001244:	460a      	mov	r2, r1
 8001246:	71fb      	strb	r3, [r7, #7]
 8001248:	4613      	mov	r3, r2
 800124a:	71bb      	strb	r3, [r7, #6]
    return ((1 << (end + 1)) - 1) ^ ((1 << start) - 1);
 800124c:	79bb      	ldrb	r3, [r7, #6]
 800124e:	3301      	adds	r3, #1
 8001250:	2201      	movs	r2, #1
 8001252:	fa02 f303 	lsl.w	r3, r2, r3
 8001256:	1e5a      	subs	r2, r3, #1
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	2101      	movs	r1, #1
 800125c:	fa01 f303 	lsl.w	r3, r1, r3
 8001260:	3b01      	subs	r3, #1
 8001262:	4053      	eors	r3, r2
}
 8001264:	4618      	mov	r0, r3
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <init_port>:

// Initialize a GPIO port
GPIO *init_port(port_name_link name, port_mode mode, uint8_t pin_lower, uint8_t pin_upper) {
 8001270:	b590      	push	{r4, r7, lr}
 8001272:	b08b      	sub	sp, #44	@ 0x2c
 8001274:	af00      	add	r7, sp, #0
 8001276:	4604      	mov	r4, r0
 8001278:	4608      	mov	r0, r1
 800127a:	4611      	mov	r1, r2
 800127c:	461a      	mov	r2, r3
 800127e:	4623      	mov	r3, r4
 8001280:	71fb      	strb	r3, [r7, #7]
 8001282:	4603      	mov	r3, r0
 8001284:	71bb      	strb	r3, [r7, #6]
 8001286:	460b      	mov	r3, r1
 8001288:	717b      	strb	r3, [r7, #5]
 800128a:	4613      	mov	r3, r2
 800128c:	713b      	strb	r3, [r7, #4]
    GPIO *port_pt = malloc(sizeof(GPIO));
 800128e:	200c      	movs	r0, #12
 8001290:	f004 fb5c 	bl	800594c <malloc>
 8001294:	4603      	mov	r3, r0
 8001296:	61fb      	str	r3, [r7, #28]

    port_pt->PORT_IND = name;
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	79fa      	ldrb	r2, [r7, #7]
 800129c:	701a      	strb	r2, [r3, #0]
    port_pt->PORT_ADR = (GPIO_TypeDef*)adr_link[name];
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	4a6d      	ldr	r2, [pc, #436]	@ (8001458 <init_port+0x1e8>)
 80012a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012a6:	461a      	mov	r2, r3
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	605a      	str	r2, [r3, #4]
    port_pt->MODE = mode;
 80012ac:	69fb      	ldr	r3, [r7, #28]
 80012ae:	79ba      	ldrb	r2, [r7, #6]
 80012b0:	721a      	strb	r2, [r3, #8]
    port_pt->PIN_LOWER = pin_lower;
 80012b2:	69fb      	ldr	r3, [r7, #28]
 80012b4:	797a      	ldrb	r2, [r7, #5]
 80012b6:	725a      	strb	r2, [r3, #9]
    port_pt->PIN_UPPER = pin_upper;
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	793a      	ldrb	r2, [r7, #4]
 80012bc:	729a      	strb	r2, [r3, #10]

    // Enable clock for portX
    uint32_t clock_en_mask = clock_mask_link[name];
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	4a66      	ldr	r2, [pc, #408]	@ (800145c <init_port+0x1ec>)
 80012c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012c6:	61bb      	str	r3, [r7, #24]
    RCC->AHBENR |= clock_en_mask;
 80012c8:	4b65      	ldr	r3, [pc, #404]	@ (8001460 <init_port+0x1f0>)
 80012ca:	695a      	ldr	r2, [r3, #20]
 80012cc:	4964      	ldr	r1, [pc, #400]	@ (8001460 <init_port+0x1f0>)
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	614b      	str	r3, [r1, #20]

    uint32_t *port_mode_reg = &(port_pt->PORT_ADR->MODER);
 80012d4:	69fb      	ldr	r3, [r7, #28]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	617b      	str	r3, [r7, #20]

    // Generate mode-mask
    uint32_t temp_mask = create_mask(pin_lower * 2, pin_upper * 2 + 1);
 80012da:	797b      	ldrb	r3, [r7, #5]
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	b2da      	uxtb	r2, r3
 80012e0:	793b      	ldrb	r3, [r7, #4]
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	3301      	adds	r3, #1
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	4619      	mov	r1, r3
 80012ec:	4610      	mov	r0, r2
 80012ee:	f7ff ffa5 	bl	800123c <create_mask>
 80012f2:	6138      	str	r0, [r7, #16]

    // Clear the selected section
    *port_mode_reg &= ~temp_mask;
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	43db      	mvns	r3, r3
 80012fc:	401a      	ands	r2, r3
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	601a      	str	r2, [r3, #0]

    if (mode == OUTPUT) {
 8001302:	79bb      	ldrb	r3, [r7, #6]
 8001304:	2b01      	cmp	r3, #1
 8001306:	d120      	bne.n	800134a <init_port+0xda>
        // Set output mode (0b01 for each pin)
        uint32_t output_mask = 0;
 8001308:	2300      	movs	r3, #0
 800130a:	627b      	str	r3, [r7, #36]	@ 0x24
        for (uint8_t i = pin_lower; i <= pin_upper; i++) {
 800130c:	797b      	ldrb	r3, [r7, #5]
 800130e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001312:	e00e      	b.n	8001332 <init_port+0xc2>
            output_mask |= (1 << (i * 2));
 8001314:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001318:	005b      	lsls	r3, r3, #1
 800131a:	2201      	movs	r2, #1
 800131c:	fa02 f303 	lsl.w	r3, r2, r3
 8001320:	461a      	mov	r2, r3
 8001322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001324:	4313      	orrs	r3, r2
 8001326:	627b      	str	r3, [r7, #36]	@ 0x24
        for (uint8_t i = pin_lower; i <= pin_upper; i++) {
 8001328:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800132c:	3301      	adds	r3, #1
 800132e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001332:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001336:	793b      	ldrb	r3, [r7, #4]
 8001338:	429a      	cmp	r2, r3
 800133a:	d9eb      	bls.n	8001314 <init_port+0xa4>
        }
        *port_mode_reg |= output_mask;
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001342:	431a      	orrs	r2, r3
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	e081      	b.n	800144e <init_port+0x1de>

    } else if (mode == ANALOG) {
 800134a:	79bb      	ldrb	r3, [r7, #6]
 800134c:	2b02      	cmp	r3, #2
 800134e:	d17e      	bne.n	800144e <init_port+0x1de>
        // Set analog mode (0b11 for each pin)
        *port_mode_reg |= temp_mask;
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	431a      	orrs	r2, r3
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	601a      	str	r2, [r3, #0]

        // Configure ADC (only for Port A pins 0-7)
        if (name == PORT_A && pin_lower <= 7) {
 800135c:	79fb      	ldrb	r3, [r7, #7]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d175      	bne.n	800144e <init_port+0x1de>
 8001362:	797b      	ldrb	r3, [r7, #5]
 8001364:	2b07      	cmp	r3, #7
 8001366:	d872      	bhi.n	800144e <init_port+0x1de>
            // Enable ADC clock
            RCC->AHBENR |= RCC_AHBENR_ADC12EN;
 8001368:	4b3d      	ldr	r3, [pc, #244]	@ (8001460 <init_port+0x1f0>)
 800136a:	695b      	ldr	r3, [r3, #20]
 800136c:	4a3c      	ldr	r2, [pc, #240]	@ (8001460 <init_port+0x1f0>)
 800136e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001372:	6153      	str	r3, [r2, #20]

            // Synchronize ADC with clock
            ADC12_COMMON->CCR |= ADC12_CCR_CKMODE_0;
 8001374:	4b3b      	ldr	r3, [pc, #236]	@ (8001464 <init_port+0x1f4>)
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	4a3a      	ldr	r2, [pc, #232]	@ (8001464 <init_port+0x1f4>)
 800137a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800137e:	6093      	str	r3, [r2, #8]

            // Configure voltage regulator
            ADC2->CR &= ~ADC_CR_ADVREGEN;
 8001380:	4b39      	ldr	r3, [pc, #228]	@ (8001468 <init_port+0x1f8>)
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	4a38      	ldr	r2, [pc, #224]	@ (8001468 <init_port+0x1f8>)
 8001386:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800138a:	6093      	str	r3, [r2, #8]
            ADC2->CR |= ADC_CR_ADVREGEN_0;
 800138c:	4b36      	ldr	r3, [pc, #216]	@ (8001468 <init_port+0x1f8>)
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	4a35      	ldr	r2, [pc, #212]	@ (8001468 <init_port+0x1f8>)
 8001392:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001396:	6093      	str	r3, [r2, #8]
            ADC2->CR &= ~ADC_CR_ADCALDIF;
 8001398:	4b33      	ldr	r3, [pc, #204]	@ (8001468 <init_port+0x1f8>)
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	4a32      	ldr	r2, [pc, #200]	@ (8001468 <init_port+0x1f8>)
 800139e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80013a2:	6093      	str	r3, [r2, #8]

            // Calibrate ADC
            ADC2->CR |= ADC_CR_ADCAL;
 80013a4:	4b30      	ldr	r3, [pc, #192]	@ (8001468 <init_port+0x1f8>)
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	4a2f      	ldr	r2, [pc, #188]	@ (8001468 <init_port+0x1f8>)
 80013aa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80013ae:	6093      	str	r3, [r2, #8]
            while((ADC2->CR & ADC_CR_ADCAL) == ADC_CR_ADCAL);
 80013b0:	bf00      	nop
 80013b2:	4b2d      	ldr	r3, [pc, #180]	@ (8001468 <init_port+0x1f8>)
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80013ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80013be:	d0f8      	beq.n	80013b2 <init_port+0x142>

            // Configure conversion sequence
            ADC2->SQR1 = 0;
 80013c0:	4b29      	ldr	r3, [pc, #164]	@ (8001468 <init_port+0x1f8>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	631a      	str	r2, [r3, #48]	@ 0x30

            // Add channels to sequence
            for (uint8_t i = 0; i < (pin_upper - pin_lower + 1); i++) {
 80013c6:	2300      	movs	r3, #0
 80013c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80013cc:	e01c      	b.n	8001408 <init_port+0x198>
                uint8_t pin = pin_lower + i;
 80013ce:	797a      	ldrb	r2, [r7, #5]
 80013d0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80013d4:	4413      	add	r3, r2
 80013d6:	73fb      	strb	r3, [r7, #15]
                if (pin >= 3) { // Pins PA3+ map to ADC channels
 80013d8:	7bfb      	ldrb	r3, [r7, #15]
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d90f      	bls.n	80013fe <init_port+0x18e>
                    ADC2->SQR1 |= (pin - 3) << (6 * (i + 1));
 80013de:	4b22      	ldr	r3, [pc, #136]	@ (8001468 <init_port+0x1f8>)
 80013e0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80013e2:	7bfb      	ldrb	r3, [r7, #15]
 80013e4:	1ed8      	subs	r0, r3, #3
 80013e6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80013ea:	1c5a      	adds	r2, r3, #1
 80013ec:	4613      	mov	r3, r2
 80013ee:	005b      	lsls	r3, r3, #1
 80013f0:	4413      	add	r3, r2
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	fa00 f303 	lsl.w	r3, r0, r3
 80013f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001468 <init_port+0x1f8>)
 80013fa:	430b      	orrs	r3, r1
 80013fc:	6313      	str	r3, [r2, #48]	@ 0x30
            for (uint8_t i = 0; i < (pin_upper - pin_lower + 1); i++) {
 80013fe:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001402:	3301      	adds	r3, #1
 8001404:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001408:	793a      	ldrb	r2, [r7, #4]
 800140a:	797b      	ldrb	r3, [r7, #5]
 800140c:	1ad2      	subs	r2, r2, r3
 800140e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001412:	429a      	cmp	r2, r3
 8001414:	dadb      	bge.n	80013ce <init_port+0x15e>
                }
            }

            // Set number of conversions
            ADC2->SQR1 |= (pin_upper - pin_lower) << ADC_SQR1_L_Pos;
 8001416:	4b14      	ldr	r3, [pc, #80]	@ (8001468 <init_port+0x1f8>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141a:	7939      	ldrb	r1, [r7, #4]
 800141c:	797a      	ldrb	r2, [r7, #5]
 800141e:	1a8a      	subs	r2, r1, r2
 8001420:	4611      	mov	r1, r2
 8001422:	4a11      	ldr	r2, [pc, #68]	@ (8001468 <init_port+0x1f8>)
 8001424:	430b      	orrs	r3, r1
 8001426:	6313      	str	r3, [r2, #48]	@ 0x30

            // Single shot mode
            ADC2->CFGR &= ~ADC_CFGR_CONT;
 8001428:	4b0f      	ldr	r3, [pc, #60]	@ (8001468 <init_port+0x1f8>)
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	4a0e      	ldr	r2, [pc, #56]	@ (8001468 <init_port+0x1f8>)
 800142e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001432:	60d3      	str	r3, [r2, #12]

            // Enable ADC
            ADC2->CR |= ADC_CR_ADEN;
 8001434:	4b0c      	ldr	r3, [pc, #48]	@ (8001468 <init_port+0x1f8>)
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	4a0b      	ldr	r2, [pc, #44]	@ (8001468 <init_port+0x1f8>)
 800143a:	f043 0301 	orr.w	r3, r3, #1
 800143e:	6093      	str	r3, [r2, #8]
            while (!(ADC2->ISR & ADC_ISR_ADRDY));
 8001440:	bf00      	nop
 8001442:	4b09      	ldr	r3, [pc, #36]	@ (8001468 <init_port+0x1f8>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 0301 	and.w	r3, r3, #1
 800144a:	2b00      	cmp	r3, #0
 800144c:	d0f9      	beq.n	8001442 <init_port+0x1d2>
        }
    }

    return port_pt;
 800144e:	69fb      	ldr	r3, [r7, #28]
}
 8001450:	4618      	mov	r0, r3
 8001452:	372c      	adds	r7, #44	@ 0x2c
 8001454:	46bd      	mov	sp, r7
 8001456:	bd90      	pop	{r4, r7, pc}
 8001458:	080063cc 	.word	0x080063cc
 800145c:	080063e0 	.word	0x080063e0
 8001460:	40021000 	.word	0x40021000
 8001464:	50000300 	.word	0x50000300
 8001468:	50000100 	.word	0x50000100

0800146c <initialise_touch>:

    __enable_irq();
}

// Touch-specific initialization
void initialise_touch(void) {
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
    // Enable clocks
    RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOEEN;
 8001472:	4b19      	ldr	r3, [pc, #100]	@ (80014d8 <initialise_touch+0x6c>)
 8001474:	695b      	ldr	r3, [r3, #20]
 8001476:	4a18      	ldr	r2, [pc, #96]	@ (80014d8 <initialise_touch+0x6c>)
 8001478:	f443 1308 	orr.w	r3, r3, #2228224	@ 0x220000
 800147c:	6153      	str	r3, [r2, #20]
    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 800147e:	4b16      	ldr	r3, [pc, #88]	@ (80014d8 <initialise_touch+0x6c>)
 8001480:	699b      	ldr	r3, [r3, #24]
 8001482:	4a15      	ldr	r2, [pc, #84]	@ (80014d8 <initialise_touch+0x6c>)
 8001484:	f043 0301 	orr.w	r3, r3, #1
 8001488:	6193      	str	r3, [r2, #24]

    // Configure PE8–PE11 as output for display
    uint32_t *pe_mode = &GPIOE->MODER;
 800148a:	4b14      	ldr	r3, [pc, #80]	@ (80014dc <initialise_touch+0x70>)
 800148c:	60fb      	str	r3, [r7, #12]
    uint32_t pe_mask = create_mask(16, 23); // PE8-PE11 (bits 16-23)
 800148e:	2117      	movs	r1, #23
 8001490:	2010      	movs	r0, #16
 8001492:	f7ff fed3 	bl	800123c <create_mask>
 8001496:	60b8      	str	r0, [r7, #8]
    *pe_mode &= ~pe_mask;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	43db      	mvns	r3, r3
 80014a0:	401a      	ands	r2, r3
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	601a      	str	r2, [r3, #0]
    *pe_mode |= 0x00550000; // Set as outputs (01 pattern)
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f443 02aa 	orr.w	r2, r3, #5570560	@ 0x550000
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	601a      	str	r2, [r3, #0]

    // Set PA1–PA6 as inputs (default mode is input, so just clear any previous config)
    uint32_t *pa_mode = &GPIOA->MODER;
 80014b2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80014b6:	607b      	str	r3, [r7, #4]
    uint32_t pa_mask = create_mask(2, 13); // PA1-PA6 (bits 2-13)
 80014b8:	210d      	movs	r1, #13
 80014ba:	2002      	movs	r0, #2
 80014bc:	f7ff febe 	bl	800123c <create_mask>
 80014c0:	6038      	str	r0, [r7, #0]
    *pa_mode &= ~pa_mask; // Clear to set as inputs
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	43db      	mvns	r3, r3
 80014ca:	401a      	ands	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	601a      	str	r2, [r3, #0]
}
 80014d0:	bf00      	nop
 80014d2:	3710      	adds	r7, #16
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	40021000 	.word	0x40021000
 80014dc:	48001000 	.word	0x48001000

080014e0 <enable_touch_interrupts>:

void enable_touch_interrupts(void) {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80014e4:	b672      	cpsid	i
}
 80014e6:	bf00      	nop
    __disable_irq();

    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80014e8:	4b18      	ldr	r3, [pc, #96]	@ (800154c <enable_touch_interrupts+0x6c>)
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	4a17      	ldr	r2, [pc, #92]	@ (800154c <enable_touch_interrupts+0x6c>)
 80014ee:	f043 0301 	orr.w	r3, r3, #1
 80014f2:	6193      	str	r3, [r2, #24]

    // Map EXTI lines to PA pins
    SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI1_PA | SYSCFG_EXTICR1_EXTI2_PA | SYSCFG_EXTICR1_EXTI3_PA;
 80014f4:	4b16      	ldr	r3, [pc, #88]	@ (8001550 <enable_touch_interrupts+0x70>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	609a      	str	r2, [r3, #8]
    SYSCFG->EXTICR[1] = SYSCFG_EXTICR2_EXTI4_PA | SYSCFG_EXTICR2_EXTI5_PA | SYSCFG_EXTICR2_EXTI6_PA;
 80014fa:	4b15      	ldr	r3, [pc, #84]	@ (8001550 <enable_touch_interrupts+0x70>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	60da      	str	r2, [r3, #12]

    // Configure for rising edge triggers
    EXTI->RTSR |= EXTI_RTSR_TR1 | EXTI_RTSR_TR2 | EXTI_RTSR_TR3 |
 8001500:	4b14      	ldr	r3, [pc, #80]	@ (8001554 <enable_touch_interrupts+0x74>)
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	4a13      	ldr	r2, [pc, #76]	@ (8001554 <enable_touch_interrupts+0x74>)
 8001506:	f043 037e 	orr.w	r3, r3, #126	@ 0x7e
 800150a:	6093      	str	r3, [r2, #8]
                  EXTI_RTSR_TR4 | EXTI_RTSR_TR5 | EXTI_RTSR_TR6;
    EXTI->FTSR &= ~(EXTI_FTSR_TR1 | EXTI_FTSR_TR2 | EXTI_FTSR_TR3 |
 800150c:	4b11      	ldr	r3, [pc, #68]	@ (8001554 <enable_touch_interrupts+0x74>)
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	4a10      	ldr	r2, [pc, #64]	@ (8001554 <enable_touch_interrupts+0x74>)
 8001512:	f023 037e 	bic.w	r3, r3, #126	@ 0x7e
 8001516:	60d3      	str	r3, [r2, #12]
                    EXTI_FTSR_TR4 | EXTI_FTSR_TR5 | EXTI_FTSR_TR6);

    // Unmask interrupt lines
    EXTI->IMR |= EXTI_IMR_MR1 | EXTI_IMR_MR2 | EXTI_IMR_MR3 |
 8001518:	4b0e      	ldr	r3, [pc, #56]	@ (8001554 <enable_touch_interrupts+0x74>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a0d      	ldr	r2, [pc, #52]	@ (8001554 <enable_touch_interrupts+0x74>)
 800151e:	f043 037e 	orr.w	r3, r3, #126	@ 0x7e
 8001522:	6013      	str	r3, [r2, #0]
                 EXTI_IMR_MR4 | EXTI_IMR_MR5 | EXTI_IMR_MR6;

    // Enable NVIC IRQs
    NVIC_EnableIRQ(EXTI1_IRQn);
 8001524:	2007      	movs	r0, #7
 8001526:	f7ff fe6b 	bl	8001200 <__NVIC_EnableIRQ>
    NVIC_EnableIRQ(EXTI2_TSC_IRQn);
 800152a:	2008      	movs	r0, #8
 800152c:	f7ff fe68 	bl	8001200 <__NVIC_EnableIRQ>
    NVIC_EnableIRQ(EXTI3_IRQn);
 8001530:	2009      	movs	r0, #9
 8001532:	f7ff fe65 	bl	8001200 <__NVIC_EnableIRQ>
    NVIC_EnableIRQ(EXTI4_IRQn);
 8001536:	200a      	movs	r0, #10
 8001538:	f7ff fe62 	bl	8001200 <__NVIC_EnableIRQ>
    NVIC_EnableIRQ(EXTI9_5_IRQn);
 800153c:	2017      	movs	r0, #23
 800153e:	f7ff fe5f 	bl	8001200 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001542:	b662      	cpsie	i
}
 8001544:	bf00      	nop

    __enable_irq();
}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40021000 	.word	0x40021000
 8001550:	40010000 	.word	0x40010000
 8001554:	40010400 	.word	0x40010400

08001558 <touch_register_callback>:

void touch_register_callback(touch_callback_t callback, void *trigger_data) {
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	6039      	str	r1, [r7, #0]
    touch_callback = callback;
 8001562:	4a06      	ldr	r2, [pc, #24]	@ (800157c <touch_register_callback+0x24>)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6013      	str	r3, [r2, #0]
    touch_trigger_data = trigger_data;
 8001568:	4a05      	ldr	r2, [pc, #20]	@ (8001580 <touch_register_callback+0x28>)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	6013      	str	r3, [r2, #0]
}
 800156e:	bf00      	nop
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	200005a8 	.word	0x200005a8
 8001580:	200005ac 	.word	0x200005ac

08001584 <display_number>:

void display_number(uint8_t n) {
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	4603      	mov	r3, r0
 800158c:	71fb      	strb	r3, [r7, #7]
    // Display n on PE8–PE11 (4-bit binary)
    GPIOE->ODR &= ~(0xF << 8); // Clear PE8–11
 800158e:	4b0a      	ldr	r3, [pc, #40]	@ (80015b8 <display_number+0x34>)
 8001590:	695b      	ldr	r3, [r3, #20]
 8001592:	4a09      	ldr	r2, [pc, #36]	@ (80015b8 <display_number+0x34>)
 8001594:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001598:	6153      	str	r3, [r2, #20]
    GPIOE->ODR |= ((n & 0xF) << 8); // Set new value
 800159a:	4b07      	ldr	r3, [pc, #28]	@ (80015b8 <display_number+0x34>)
 800159c:	695a      	ldr	r2, [r3, #20]
 800159e:	79fb      	ldrb	r3, [r7, #7]
 80015a0:	021b      	lsls	r3, r3, #8
 80015a2:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80015a6:	4904      	ldr	r1, [pc, #16]	@ (80015b8 <display_number+0x34>)
 80015a8:	4313      	orrs	r3, r2
 80015aa:	614b      	str	r3, [r1, #20]
}
 80015ac:	bf00      	nop
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	48001000 	.word	0x48001000

080015bc <EXTI0_IRQHandler>:

// Unified interrupt handlers
void EXTI0_IRQHandler(void) {
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
    EXTI->PR |= EXTI_PR_PR0;
 80015c0:	4b07      	ldr	r3, [pc, #28]	@ (80015e0 <EXTI0_IRQHandler+0x24>)
 80015c2:	695b      	ldr	r3, [r3, #20]
 80015c4:	4a06      	ldr	r2, [pc, #24]	@ (80015e0 <EXTI0_IRQHandler+0x24>)
 80015c6:	f043 0301 	orr.w	r3, r3, #1
 80015ca:	6153      	str	r3, [r2, #20]
    if (gpio_callbacks[0]) gpio_callbacks[0](0);
 80015cc:	4b05      	ldr	r3, [pc, #20]	@ (80015e4 <EXTI0_IRQHandler+0x28>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d003      	beq.n	80015dc <EXTI0_IRQHandler+0x20>
 80015d4:	4b03      	ldr	r3, [pc, #12]	@ (80015e4 <EXTI0_IRQHandler+0x28>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2000      	movs	r0, #0
 80015da:	4798      	blx	r3
}
 80015dc:	bf00      	nop
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	40010400 	.word	0x40010400
 80015e4:	20000568 	.word	0x20000568

080015e8 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void) {
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
    EXTI->PR |= EXTI_PR_PR1;
 80015ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001624 <EXTI1_IRQHandler+0x3c>)
 80015ee:	695b      	ldr	r3, [r3, #20]
 80015f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001624 <EXTI1_IRQHandler+0x3c>)
 80015f2:	f043 0302 	orr.w	r3, r3, #2
 80015f6:	6153      	str	r3, [r2, #20]
    if (touch_callback) {
 80015f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001628 <EXTI1_IRQHandler+0x40>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d007      	beq.n	8001610 <EXTI1_IRQHandler+0x28>
        touch_callback(1, touch_trigger_data);
 8001600:	4b09      	ldr	r3, [pc, #36]	@ (8001628 <EXTI1_IRQHandler+0x40>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a09      	ldr	r2, [pc, #36]	@ (800162c <EXTI1_IRQHandler+0x44>)
 8001606:	6812      	ldr	r2, [r2, #0]
 8001608:	4611      	mov	r1, r2
 800160a:	2001      	movs	r0, #1
 800160c:	4798      	blx	r3
    } else if (gpio_callbacks[1]) {
        gpio_callbacks[1](1);
    }
}
 800160e:	e007      	b.n	8001620 <EXTI1_IRQHandler+0x38>
    } else if (gpio_callbacks[1]) {
 8001610:	4b07      	ldr	r3, [pc, #28]	@ (8001630 <EXTI1_IRQHandler+0x48>)
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d003      	beq.n	8001620 <EXTI1_IRQHandler+0x38>
        gpio_callbacks[1](1);
 8001618:	4b05      	ldr	r3, [pc, #20]	@ (8001630 <EXTI1_IRQHandler+0x48>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	2001      	movs	r0, #1
 800161e:	4798      	blx	r3
}
 8001620:	bf00      	nop
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40010400 	.word	0x40010400
 8001628:	200005a8 	.word	0x200005a8
 800162c:	200005ac 	.word	0x200005ac
 8001630:	20000568 	.word	0x20000568

08001634 <EXTI2_TSC_IRQHandler>:

void EXTI2_TSC_IRQHandler(void) {
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
    EXTI->PR |= EXTI_PR_PR2;
 8001638:	4b0d      	ldr	r3, [pc, #52]	@ (8001670 <EXTI2_TSC_IRQHandler+0x3c>)
 800163a:	695b      	ldr	r3, [r3, #20]
 800163c:	4a0c      	ldr	r2, [pc, #48]	@ (8001670 <EXTI2_TSC_IRQHandler+0x3c>)
 800163e:	f043 0304 	orr.w	r3, r3, #4
 8001642:	6153      	str	r3, [r2, #20]
    if (touch_callback) {
 8001644:	4b0b      	ldr	r3, [pc, #44]	@ (8001674 <EXTI2_TSC_IRQHandler+0x40>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d007      	beq.n	800165c <EXTI2_TSC_IRQHandler+0x28>
        touch_callback(2, touch_trigger_data);
 800164c:	4b09      	ldr	r3, [pc, #36]	@ (8001674 <EXTI2_TSC_IRQHandler+0x40>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a09      	ldr	r2, [pc, #36]	@ (8001678 <EXTI2_TSC_IRQHandler+0x44>)
 8001652:	6812      	ldr	r2, [r2, #0]
 8001654:	4611      	mov	r1, r2
 8001656:	2002      	movs	r0, #2
 8001658:	4798      	blx	r3
    } else if (gpio_callbacks[2]) {
        gpio_callbacks[2](2);
    }
}
 800165a:	e007      	b.n	800166c <EXTI2_TSC_IRQHandler+0x38>
    } else if (gpio_callbacks[2]) {
 800165c:	4b07      	ldr	r3, [pc, #28]	@ (800167c <EXTI2_TSC_IRQHandler+0x48>)
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d003      	beq.n	800166c <EXTI2_TSC_IRQHandler+0x38>
        gpio_callbacks[2](2);
 8001664:	4b05      	ldr	r3, [pc, #20]	@ (800167c <EXTI2_TSC_IRQHandler+0x48>)
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	2002      	movs	r0, #2
 800166a:	4798      	blx	r3
}
 800166c:	bf00      	nop
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40010400 	.word	0x40010400
 8001674:	200005a8 	.word	0x200005a8
 8001678:	200005ac 	.word	0x200005ac
 800167c:	20000568 	.word	0x20000568

08001680 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void) {
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
    EXTI->PR |= EXTI_PR_PR3;
 8001684:	4b0d      	ldr	r3, [pc, #52]	@ (80016bc <EXTI3_IRQHandler+0x3c>)
 8001686:	695b      	ldr	r3, [r3, #20]
 8001688:	4a0c      	ldr	r2, [pc, #48]	@ (80016bc <EXTI3_IRQHandler+0x3c>)
 800168a:	f043 0308 	orr.w	r3, r3, #8
 800168e:	6153      	str	r3, [r2, #20]
    if (touch_callback) {
 8001690:	4b0b      	ldr	r3, [pc, #44]	@ (80016c0 <EXTI3_IRQHandler+0x40>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d007      	beq.n	80016a8 <EXTI3_IRQHandler+0x28>
        touch_callback(3, touch_trigger_data);
 8001698:	4b09      	ldr	r3, [pc, #36]	@ (80016c0 <EXTI3_IRQHandler+0x40>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a09      	ldr	r2, [pc, #36]	@ (80016c4 <EXTI3_IRQHandler+0x44>)
 800169e:	6812      	ldr	r2, [r2, #0]
 80016a0:	4611      	mov	r1, r2
 80016a2:	2003      	movs	r0, #3
 80016a4:	4798      	blx	r3
    } else if (gpio_callbacks[3]) {
        gpio_callbacks[3](3);
    }
}
 80016a6:	e007      	b.n	80016b8 <EXTI3_IRQHandler+0x38>
    } else if (gpio_callbacks[3]) {
 80016a8:	4b07      	ldr	r3, [pc, #28]	@ (80016c8 <EXTI3_IRQHandler+0x48>)
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d003      	beq.n	80016b8 <EXTI3_IRQHandler+0x38>
        gpio_callbacks[3](3);
 80016b0:	4b05      	ldr	r3, [pc, #20]	@ (80016c8 <EXTI3_IRQHandler+0x48>)
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	2003      	movs	r0, #3
 80016b6:	4798      	blx	r3
}
 80016b8:	bf00      	nop
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	40010400 	.word	0x40010400
 80016c0:	200005a8 	.word	0x200005a8
 80016c4:	200005ac 	.word	0x200005ac
 80016c8:	20000568 	.word	0x20000568

080016cc <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void) {
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
    EXTI->PR |= EXTI_PR_PR4;
 80016d0:	4b0d      	ldr	r3, [pc, #52]	@ (8001708 <EXTI4_IRQHandler+0x3c>)
 80016d2:	695b      	ldr	r3, [r3, #20]
 80016d4:	4a0c      	ldr	r2, [pc, #48]	@ (8001708 <EXTI4_IRQHandler+0x3c>)
 80016d6:	f043 0310 	orr.w	r3, r3, #16
 80016da:	6153      	str	r3, [r2, #20]
    if (touch_callback) {
 80016dc:	4b0b      	ldr	r3, [pc, #44]	@ (800170c <EXTI4_IRQHandler+0x40>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d007      	beq.n	80016f4 <EXTI4_IRQHandler+0x28>
        touch_callback(4, touch_trigger_data);
 80016e4:	4b09      	ldr	r3, [pc, #36]	@ (800170c <EXTI4_IRQHandler+0x40>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a09      	ldr	r2, [pc, #36]	@ (8001710 <EXTI4_IRQHandler+0x44>)
 80016ea:	6812      	ldr	r2, [r2, #0]
 80016ec:	4611      	mov	r1, r2
 80016ee:	2004      	movs	r0, #4
 80016f0:	4798      	blx	r3
    } else if (gpio_callbacks[4]) {
        gpio_callbacks[4](4);
    }
}
 80016f2:	e007      	b.n	8001704 <EXTI4_IRQHandler+0x38>
    } else if (gpio_callbacks[4]) {
 80016f4:	4b07      	ldr	r3, [pc, #28]	@ (8001714 <EXTI4_IRQHandler+0x48>)
 80016f6:	691b      	ldr	r3, [r3, #16]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d003      	beq.n	8001704 <EXTI4_IRQHandler+0x38>
        gpio_callbacks[4](4);
 80016fc:	4b05      	ldr	r3, [pc, #20]	@ (8001714 <EXTI4_IRQHandler+0x48>)
 80016fe:	691b      	ldr	r3, [r3, #16]
 8001700:	2004      	movs	r0, #4
 8001702:	4798      	blx	r3
}
 8001704:	bf00      	nop
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40010400 	.word	0x40010400
 800170c:	200005a8 	.word	0x200005a8
 8001710:	200005ac 	.word	0x200005ac
 8001714:	20000568 	.word	0x20000568

08001718 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void) {
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
    for (uint8_t i = 5; i <= 9; i++) {
 800171e:	2305      	movs	r3, #5
 8001720:	71fb      	strb	r3, [r7, #7]
 8001722:	e031      	b.n	8001788 <EXTI9_5_IRQHandler+0x70>
        if (EXTI->PR & (1 << i)) {
 8001724:	4b1c      	ldr	r3, [pc, #112]	@ (8001798 <EXTI9_5_IRQHandler+0x80>)
 8001726:	695b      	ldr	r3, [r3, #20]
 8001728:	79fa      	ldrb	r2, [r7, #7]
 800172a:	2101      	movs	r1, #1
 800172c:	fa01 f202 	lsl.w	r2, r1, r2
 8001730:	4013      	ands	r3, r2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d025      	beq.n	8001782 <EXTI9_5_IRQHandler+0x6a>
            EXTI->PR |= (1 << i);
 8001736:	4b18      	ldr	r3, [pc, #96]	@ (8001798 <EXTI9_5_IRQHandler+0x80>)
 8001738:	695b      	ldr	r3, [r3, #20]
 800173a:	79fa      	ldrb	r2, [r7, #7]
 800173c:	2101      	movs	r1, #1
 800173e:	fa01 f202 	lsl.w	r2, r1, r2
 8001742:	4611      	mov	r1, r2
 8001744:	4a14      	ldr	r2, [pc, #80]	@ (8001798 <EXTI9_5_IRQHandler+0x80>)
 8001746:	430b      	orrs	r3, r1
 8001748:	6153      	str	r3, [r2, #20]

            // Handle touch callbacks for pins 5-6
            if (i <= 6 && touch_callback) {
 800174a:	79fb      	ldrb	r3, [r7, #7]
 800174c:	2b06      	cmp	r3, #6
 800174e:	d80b      	bhi.n	8001768 <EXTI9_5_IRQHandler+0x50>
 8001750:	4b12      	ldr	r3, [pc, #72]	@ (800179c <EXTI9_5_IRQHandler+0x84>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d007      	beq.n	8001768 <EXTI9_5_IRQHandler+0x50>
                touch_callback(i, touch_trigger_data);
 8001758:	4b10      	ldr	r3, [pc, #64]	@ (800179c <EXTI9_5_IRQHandler+0x84>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a10      	ldr	r2, [pc, #64]	@ (80017a0 <EXTI9_5_IRQHandler+0x88>)
 800175e:	6811      	ldr	r1, [r2, #0]
 8001760:	79fa      	ldrb	r2, [r7, #7]
 8001762:	4610      	mov	r0, r2
 8001764:	4798      	blx	r3
 8001766:	e00c      	b.n	8001782 <EXTI9_5_IRQHandler+0x6a>
            } else if (gpio_callbacks[i]) {
 8001768:	79fb      	ldrb	r3, [r7, #7]
 800176a:	4a0e      	ldr	r2, [pc, #56]	@ (80017a4 <EXTI9_5_IRQHandler+0x8c>)
 800176c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d006      	beq.n	8001782 <EXTI9_5_IRQHandler+0x6a>
                gpio_callbacks[i](i);
 8001774:	79fb      	ldrb	r3, [r7, #7]
 8001776:	4a0b      	ldr	r2, [pc, #44]	@ (80017a4 <EXTI9_5_IRQHandler+0x8c>)
 8001778:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800177c:	79fa      	ldrb	r2, [r7, #7]
 800177e:	4610      	mov	r0, r2
 8001780:	4798      	blx	r3
    for (uint8_t i = 5; i <= 9; i++) {
 8001782:	79fb      	ldrb	r3, [r7, #7]
 8001784:	3301      	adds	r3, #1
 8001786:	71fb      	strb	r3, [r7, #7]
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	2b09      	cmp	r3, #9
 800178c:	d9ca      	bls.n	8001724 <EXTI9_5_IRQHandler+0xc>
            }
        }
    }
}
 800178e:	bf00      	nop
 8001790:	bf00      	nop
 8001792:	3708      	adds	r7, #8
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40010400 	.word	0x40010400
 800179c:	200005a8 	.word	0x200005a8
 80017a0:	200005ac 	.word	0x200005ac
 80017a4:	20000568 	.word	0x20000568

080017a8 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void) {
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
    for (uint8_t i = 10; i <= 15; i++) {
 80017ae:	230a      	movs	r3, #10
 80017b0:	71fb      	strb	r3, [r7, #7]
 80017b2:	e022      	b.n	80017fa <EXTI15_10_IRQHandler+0x52>
        if (EXTI->PR & (1 << i)) {
 80017b4:	4b15      	ldr	r3, [pc, #84]	@ (800180c <EXTI15_10_IRQHandler+0x64>)
 80017b6:	695b      	ldr	r3, [r3, #20]
 80017b8:	79fa      	ldrb	r2, [r7, #7]
 80017ba:	2101      	movs	r1, #1
 80017bc:	fa01 f202 	lsl.w	r2, r1, r2
 80017c0:	4013      	ands	r3, r2
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d016      	beq.n	80017f4 <EXTI15_10_IRQHandler+0x4c>
            EXTI->PR |= (1 << i);
 80017c6:	4b11      	ldr	r3, [pc, #68]	@ (800180c <EXTI15_10_IRQHandler+0x64>)
 80017c8:	695b      	ldr	r3, [r3, #20]
 80017ca:	79fa      	ldrb	r2, [r7, #7]
 80017cc:	2101      	movs	r1, #1
 80017ce:	fa01 f202 	lsl.w	r2, r1, r2
 80017d2:	4611      	mov	r1, r2
 80017d4:	4a0d      	ldr	r2, [pc, #52]	@ (800180c <EXTI15_10_IRQHandler+0x64>)
 80017d6:	430b      	orrs	r3, r1
 80017d8:	6153      	str	r3, [r2, #20]
            if (gpio_callbacks[i]) gpio_callbacks[i](i);
 80017da:	79fb      	ldrb	r3, [r7, #7]
 80017dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001810 <EXTI15_10_IRQHandler+0x68>)
 80017de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d006      	beq.n	80017f4 <EXTI15_10_IRQHandler+0x4c>
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	4a09      	ldr	r2, [pc, #36]	@ (8001810 <EXTI15_10_IRQHandler+0x68>)
 80017ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ee:	79fa      	ldrb	r2, [r7, #7]
 80017f0:	4610      	mov	r0, r2
 80017f2:	4798      	blx	r3
    for (uint8_t i = 10; i <= 15; i++) {
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	3301      	adds	r3, #1
 80017f8:	71fb      	strb	r3, [r7, #7]
 80017fa:	79fb      	ldrb	r3, [r7, #7]
 80017fc:	2b0f      	cmp	r3, #15
 80017fe:	d9d9      	bls.n	80017b4 <EXTI15_10_IRQHandler+0xc>
        }
    }
}
 8001800:	bf00      	nop
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40010400 	.word	0x40010400
 8001810:	20000568 	.word	0x20000568

08001814 <__NVIC_EnableIRQ>:
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	4603      	mov	r3, r0
 800181c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800181e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001822:	2b00      	cmp	r3, #0
 8001824:	db0b      	blt.n	800183e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	f003 021f 	and.w	r2, r3, #31
 800182c:	4907      	ldr	r1, [pc, #28]	@ (800184c <__NVIC_EnableIRQ+0x38>)
 800182e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001832:	095b      	lsrs	r3, r3, #5
 8001834:	2001      	movs	r0, #1
 8001836:	fa00 f202 	lsl.w	r2, r0, r2
 800183a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800183e:	bf00      	nop
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	e000e100 	.word	0xe000e100

08001850 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	4603      	mov	r3, r0
 8001858:	6039      	str	r1, [r7, #0]
 800185a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800185c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001860:	2b00      	cmp	r3, #0
 8001862:	db0a      	blt.n	800187a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	b2da      	uxtb	r2, r3
 8001868:	490c      	ldr	r1, [pc, #48]	@ (800189c <__NVIC_SetPriority+0x4c>)
 800186a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800186e:	0112      	lsls	r2, r2, #4
 8001870:	b2d2      	uxtb	r2, r2
 8001872:	440b      	add	r3, r1
 8001874:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001878:	e00a      	b.n	8001890 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	b2da      	uxtb	r2, r3
 800187e:	4908      	ldr	r1, [pc, #32]	@ (80018a0 <__NVIC_SetPriority+0x50>)
 8001880:	79fb      	ldrb	r3, [r7, #7]
 8001882:	f003 030f 	and.w	r3, r3, #15
 8001886:	3b04      	subs	r3, #4
 8001888:	0112      	lsls	r2, r2, #4
 800188a:	b2d2      	uxtb	r2, r2
 800188c:	440b      	add	r3, r1
 800188e:	761a      	strb	r2, [r3, #24]
}
 8001890:	bf00      	nop
 8001892:	370c      	adds	r7, #12
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr
 800189c:	e000e100 	.word	0xe000e100
 80018a0:	e000ed00 	.word	0xe000ed00

080018a4 <calculate_brr>:
};



// Calculate baud rate register value based on system clock
static uint32_t calculate_brr(uint32_t baud_rate, uint32_t pclk_freq) {
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
    return (pclk_freq + (baud_rate / 2)) / baud_rate;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	085a      	lsrs	r2, r3, #1
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	441a      	add	r2, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80018bc:	4618      	mov	r0, r3
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <get_pclk_freq>:

// Get the appropriate peripheral clock frequency
static uint32_t get_pclk_freq(uint8_t bus) {
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	71fb      	strb	r3, [r7, #7]
    // For STM32F303, we need to check the actual clock configuration
    uint32_t sysclk = 8000000; // Default HSI frequency
 80018d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001908 <get_pclk_freq+0x40>)
 80018d4:	60fb      	str	r3, [r7, #12]

    // Check if HSE or PLL is being used (simplified)
    if (RCC->CFGR & RCC_CFGR_SWS_PLL) {
 80018d6:	4b0d      	ldr	r3, [pc, #52]	@ (800190c <get_pclk_freq+0x44>)
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	f003 0308 	and.w	r3, r3, #8
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d002      	beq.n	80018e8 <get_pclk_freq+0x20>
        // PLL is active - typical configuration might be 72MHz
        sysclk = 48000000;
 80018e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001910 <get_pclk_freq+0x48>)
 80018e4:	60fb      	str	r3, [r7, #12]
 80018e6:	e007      	b.n	80018f8 <get_pclk_freq+0x30>
    } else if (RCC->CFGR & RCC_CFGR_SWS_HSE) {
 80018e8:	4b08      	ldr	r3, [pc, #32]	@ (800190c <get_pclk_freq+0x44>)
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f003 0304 	and.w	r3, r3, #4
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <get_pclk_freq+0x30>
        // HSE is active - typically 8MHz external crystal
        sysclk = 8000000;
 80018f4:	4b04      	ldr	r3, [pc, #16]	@ (8001908 <get_pclk_freq+0x40>)
 80018f6:	60fb      	str	r3, [r7, #12]
    }

    return sysclk;
 80018f8:	68fb      	ldr	r3, [r7, #12]
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3714      	adds	r7, #20
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	007a1200 	.word	0x007a1200
 800190c:	40021000 	.word	0x40021000
 8001910:	02dc6c00 	.word	0x02dc6c00

08001914 <serial_initialise>:
		0x00 						// default function pointer is NULL
};


// InitialiseSerial - Initialise the serial port // Input: baud_rate is from an enumerated set
void serial_initialise(uint32_t baud_rate, SerialPort *serial_port, void (*output_callback_function)(void), void (*input_callback_function)(char *, uint32_t)) {
 8001914:	b590      	push	{r4, r7, lr}
 8001916:	b087      	sub	sp, #28
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	60b9      	str	r1, [r7, #8]
 800191e:	607a      	str	r2, [r7, #4]
 8001920:	603b      	str	r3, [r7, #0]

	serial_port->output_callback = output_callback_function;
 8001922:	68bb      	ldr	r3, [r7, #8]
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	625a      	str	r2, [r3, #36]	@ 0x24
	serial_port->receive_callback = input_callback_function;
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	683a      	ldr	r2, [r7, #0]
 800192c:	629a      	str	r2, [r3, #40]	@ 0x28

	// Enable clock power, system configuration clock and GPIOC
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800192e:	4b2a      	ldr	r3, [pc, #168]	@ (80019d8 <serial_initialise+0xc4>)
 8001930:	69db      	ldr	r3, [r3, #28]
 8001932:	4a29      	ldr	r2, [pc, #164]	@ (80019d8 <serial_initialise+0xc4>)
 8001934:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001938:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 800193a:	4b27      	ldr	r3, [pc, #156]	@ (80019d8 <serial_initialise+0xc4>)
 800193c:	699b      	ldr	r3, [r3, #24]
 800193e:	4a26      	ldr	r2, [pc, #152]	@ (80019d8 <serial_initialise+0xc4>)
 8001940:	f043 0301 	orr.w	r3, r3, #1
 8001944:	6193      	str	r3, [r2, #24]

	// Enable the GPIO which is on the AHB bus
	RCC->AHBENR |= serial_port->MaskAHBENR;
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	691a      	ldr	r2, [r3, #16]
 800194a:	4b23      	ldr	r3, [pc, #140]	@ (80019d8 <serial_initialise+0xc4>)
 800194c:	695b      	ldr	r3, [r3, #20]
 800194e:	4922      	ldr	r1, [pc, #136]	@ (80019d8 <serial_initialise+0xc4>)
 8001950:	4313      	orrs	r3, r2
 8001952:	614b      	str	r3, [r1, #20]

	// Set pin mode to alternate function for the specific GPIO pins
	serial_port->GPIO->MODER = serial_port->SerialPinModeValue;
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	68ba      	ldr	r2, [r7, #8]
 800195a:	6952      	ldr	r2, [r2, #20]
 800195c:	601a      	str	r2, [r3, #0]

	// Enable high speed clock for specific GPIO pins
	serial_port->GPIO->OSPEEDR = serial_port->SerialPinSpeedValue;
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	68ba      	ldr	r2, [r7, #8]
 8001964:	6992      	ldr	r2, [r2, #24]
 8001966:	609a      	str	r2, [r3, #8]

	// Set alternate function to enable USART to external pins
	serial_port->GPIO->AFR[0] |= serial_port->SerialPinAlternatePinValueLow;
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	69d9      	ldr	r1, [r3, #28]
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	6a1a      	ldr	r2, [r3, #32]
 8001972:	68bb      	ldr	r3, [r7, #8]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	430a      	orrs	r2, r1
 8001978:	621a      	str	r2, [r3, #32]
	serial_port->GPIO->AFR[1] |= serial_port->SerialPinAlternatePinValueHigh;
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	6a19      	ldr	r1, [r3, #32]
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	430a      	orrs	r2, r1
 800198a:	625a      	str	r2, [r3, #36]	@ 0x24

	// Enable the device based on the bits defined in the serial port definition
	RCC->APB1ENR |= serial_port->MaskAPB1ENR;
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	68da      	ldr	r2, [r3, #12]
 8001990:	4b11      	ldr	r3, [pc, #68]	@ (80019d8 <serial_initialise+0xc4>)
 8001992:	69db      	ldr	r3, [r3, #28]
 8001994:	4910      	ldr	r1, [pc, #64]	@ (80019d8 <serial_initialise+0xc4>)
 8001996:	4313      	orrs	r3, r2
 8001998:	61cb      	str	r3, [r1, #28]
	RCC->APB2ENR |= serial_port->MaskAPB2ENR;
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	689a      	ldr	r2, [r3, #8]
 800199e:	4b0e      	ldr	r3, [pc, #56]	@ (80019d8 <serial_initialise+0xc4>)
 80019a0:	699b      	ldr	r3, [r3, #24]
 80019a2:	490d      	ldr	r1, [pc, #52]	@ (80019d8 <serial_initialise+0xc4>)
 80019a4:	4313      	orrs	r3, r2
 80019a6:	618b      	str	r3, [r1, #24]


	// Get a pointer to the 16 bits of the BRR register that we want to change
    uint32_t pclk = get_pclk_freq(2);
 80019a8:	2002      	movs	r0, #2
 80019aa:	f7ff ff8d 	bl	80018c8 <get_pclk_freq>
 80019ae:	6178      	str	r0, [r7, #20]
    serial_port->UART->BRR = calculate_brr(baud_rate, pclk);
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	681c      	ldr	r4, [r3, #0]
 80019b4:	6979      	ldr	r1, [r7, #20]
 80019b6:	68f8      	ldr	r0, [r7, #12]
 80019b8:	f7ff ff74 	bl	80018a4 <calculate_brr>
 80019bc:	4603      	mov	r3, r0
 80019be:	60e3      	str	r3, [r4, #12]
		*baud_rate_config = 0x46;
		break;
	}
*/
	// Enable serial port for tx and rx
	serial_port->UART->CR1 |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE;
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f042 020d 	orr.w	r2, r2, #13
 80019ce:	601a      	str	r2, [r3, #0]
}
 80019d0:	bf00      	nop
 80019d2:	371c      	adds	r7, #28
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd90      	pop	{r4, r7, pc}
 80019d8:	40021000 	.word	0x40021000

080019dc <serial_output_char>:


// Output char using polling
void serial_output_char(char data, SerialPort *serial_port) {
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	6039      	str	r1, [r7, #0]
 80019e6:	71fb      	strb	r3, [r7, #7]

	while((serial_port->UART->ISR & USART_ISR_TXE) == 0){
 80019e8:	bf00      	nop
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	69db      	ldr	r3, [r3, #28]
 80019f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d0f8      	beq.n	80019ea <serial_output_char+0xe>
	}

	serial_port->UART->TDR = data;
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	79fa      	ldrb	r2, [r7, #7]
 80019fe:	b292      	uxth	r2, r2
 8001a00:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8001a02:	bf00      	nop
 8001a04:	370c      	adds	r7, #12
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <serial_output_string>:


// Output string using polling
void serial_output_string(char *string, SerialPort *serial_port) {
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	b084      	sub	sp, #16
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	6078      	str	r0, [r7, #4]
 8001a16:	6039      	str	r1, [r7, #0]

	uint32_t count = 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	60fb      	str	r3, [r7, #12]
	while(*string) {
 8001a1c:	e00b      	b.n	8001a36 <serial_output_string+0x28>
		serial_output_char(*string, serial_port);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	6839      	ldr	r1, [r7, #0]
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff ffd9 	bl	80019dc <serial_output_char>
		count++;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	60fb      	str	r3, [r7, #12]
		string++;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3301      	adds	r3, #1
 8001a34:	607b      	str	r3, [r7, #4]
	while(*string) {
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d1ef      	bne.n	8001a1e <serial_output_string+0x10>
	}

	// Callback function pointer call
	if (serial_port->output_callback != NULL)
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d002      	beq.n	8001a4c <serial_output_string+0x3e>
		serial_port->output_callback();
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a4a:	4798      	blx	r3
}
 8001a4c:	bf00      	nop
 8001a4e:	3710      	adds	r7, #16
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <enable_interrupts>:


// Enable interrupts needed for UART
void enable_interrupts(SerialPort *serial_port) {
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8001a5c:	b672      	cpsid	i
}
 8001a5e:	bf00      	nop
	__disable_irq();

	// Interrupt upon receiving data
	serial_port->UART->CR1 |= USART_CR1_RXNEIE_Msk;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f042 0220 	orr.w	r2, r2, #32
 8001a6e:	601a      	str	r2, [r3, #0]
	//serial_port->UART->CR1 |= USART_CR1_TXEIE_MSK;

	// Set priority and enable interrupts
	NVIC_SetPriority(USART1_IRQn, 1);
 8001a70:	2101      	movs	r1, #1
 8001a72:	2025      	movs	r0, #37	@ 0x25
 8001a74:	f7ff feec 	bl	8001850 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART1_IRQn);
 8001a78:	2025      	movs	r0, #37	@ 0x25
 8001a7a:	f7ff fecb 	bl	8001814 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001a7e:	b662      	cpsie	i
}
 8001a80:	bf00      	nop

	__enable_irq();
}
 8001a82:	bf00      	nop
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
	...

08001a8c <USART1_IRQHandler>:


// Function executed when interrupt called
// Double buffer implementation
void USART1_IRQHandler() {
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
	// Check and handle overrun or frame errors
	if ((USART1_PORT.UART->ISR & USART_ISR_FE_Msk) || (USART1_PORT.UART->ISR & USART_ISR_ORE_Msk)) {
 8001a92:	4b3c      	ldr	r3, [pc, #240]	@ (8001b84 <USART1_IRQHandler+0xf8>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	69db      	ldr	r3, [r3, #28]
 8001a98:	f003 0302 	and.w	r3, r3, #2
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d106      	bne.n	8001aae <USART1_IRQHandler+0x22>
 8001aa0:	4b38      	ldr	r3, [pc, #224]	@ (8001b84 <USART1_IRQHandler+0xf8>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	69db      	ldr	r3, [r3, #28]
 8001aa6:	f003 0308 	and.w	r3, r3, #8
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d004      	beq.n	8001ab8 <USART1_IRQHandler+0x2c>

		USART1_PORT.UART->ICR = USART_ICR_ORECF | USART_ICR_FECF;
 8001aae:	4b35      	ldr	r3, [pc, #212]	@ (8001b84 <USART1_IRQHandler+0xf8>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	220a      	movs	r2, #10
 8001ab4:	621a      	str	r2, [r3, #32]

		return;
 8001ab6:	e061      	b.n	8001b7c <USART1_IRQHandler+0xf0>
	}

	// Check and handle for full buffer
	if (COUNTER == BUFFER_SIZE) {
 8001ab8:	4b33      	ldr	r3, [pc, #204]	@ (8001b88 <USART1_IRQHandler+0xfc>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2b40      	cmp	r3, #64	@ 0x40
 8001abe:	d10d      	bne.n	8001adc <USART1_IRQHandler+0x50>
		COUNTER = 0;
 8001ac0:	4b31      	ldr	r3, [pc, #196]	@ (8001b88 <USART1_IRQHandler+0xfc>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	601a      	str	r2, [r3, #0]

		memset(DOUBLE_INPUT_BUFFER[ACTIVE_RX_BUFFER], '\0', BUFFER_SIZE);
 8001ac6:	4b31      	ldr	r3, [pc, #196]	@ (8001b8c <USART1_IRQHandler+0x100>)
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	019b      	lsls	r3, r3, #6
 8001acc:	4a30      	ldr	r2, [pc, #192]	@ (8001b90 <USART1_IRQHandler+0x104>)
 8001ace:	4413      	add	r3, r2
 8001ad0:	2240      	movs	r2, #64	@ 0x40
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f004 f80f 	bl	8005af8 <memset>

		return;
 8001ada:	e04f      	b.n	8001b7c <USART1_IRQHandler+0xf0>
	}

	if (USART1_PORT.UART->ISR & USART_ISR_RXNE_Msk) {
 8001adc:	4b29      	ldr	r3, [pc, #164]	@ (8001b84 <USART1_IRQHandler+0xf8>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	f003 0320 	and.w	r3, r3, #32
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d048      	beq.n	8001b7c <USART1_IRQHandler+0xf0>
		char received = USART1_PORT.UART->RDR;
 8001aea:	4b26      	ldr	r3, [pc, #152]	@ (8001b84 <USART1_IRQHandler+0xf8>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001af0:	b29b      	uxth	r3, r3
 8001af2:	71fb      	strb	r3, [r7, #7]

		// Store char
		DOUBLE_INPUT_BUFFER[ACTIVE_RX_BUFFER][COUNTER] = received;
 8001af4:	4b25      	ldr	r3, [pc, #148]	@ (8001b8c <USART1_IRQHandler+0x100>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	461a      	mov	r2, r3
 8001afa:	4b23      	ldr	r3, [pc, #140]	@ (8001b88 <USART1_IRQHandler+0xfc>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4924      	ldr	r1, [pc, #144]	@ (8001b90 <USART1_IRQHandler+0x104>)
 8001b00:	0192      	lsls	r2, r2, #6
 8001b02:	440a      	add	r2, r1
 8001b04:	4413      	add	r3, r2
 8001b06:	79fa      	ldrb	r2, [r7, #7]
 8001b08:	701a      	strb	r2, [r3, #0]
		COUNTER++;
 8001b0a:	4b1f      	ldr	r3, [pc, #124]	@ (8001b88 <USART1_IRQHandler+0xfc>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	4a1d      	ldr	r2, [pc, #116]	@ (8001b88 <USART1_IRQHandler+0xfc>)
 8001b12:	6013      	str	r3, [r2, #0]

		// If termination character, NULL append and exit
		if (received == TERMINATE) {
 8001b14:	79fb      	ldrb	r3, [r7, #7]
 8001b16:	2b0d      	cmp	r3, #13
 8001b18:	d12f      	bne.n	8001b7a <USART1_IRQHandler+0xee>
			DOUBLE_INPUT_BUFFER[ACTIVE_RX_BUFFER][COUNTER - 1] = '\0';
 8001b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b8c <USART1_IRQHandler+0x100>)
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	461a      	mov	r2, r3
 8001b20:	4b19      	ldr	r3, [pc, #100]	@ (8001b88 <USART1_IRQHandler+0xfc>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	3b01      	subs	r3, #1
 8001b26:	491a      	ldr	r1, [pc, #104]	@ (8001b90 <USART1_IRQHandler+0x104>)
 8001b28:	0192      	lsls	r2, r2, #6
 8001b2a:	440a      	add	r2, r1
 8001b2c:	4413      	add	r3, r2
 8001b2e:	2200      	movs	r2, #0
 8001b30:	701a      	strb	r2, [r3, #0]

			// Swap buffer
			uint8_t current = ACTIVE_RX_BUFFER;
 8001b32:	4b16      	ldr	r3, [pc, #88]	@ (8001b8c <USART1_IRQHandler+0x100>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	71bb      	strb	r3, [r7, #6]
			ACTIVE_RX_BUFFER ^= 1;
 8001b38:	4b14      	ldr	r3, [pc, #80]	@ (8001b8c <USART1_IRQHandler+0x100>)
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	f083 0301 	eor.w	r3, r3, #1
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	4b12      	ldr	r3, [pc, #72]	@ (8001b8c <USART1_IRQHandler+0x100>)
 8001b44:	701a      	strb	r2, [r3, #0]

			if (USART1_PORT.receive_callback != NULL) {
 8001b46:	4b0f      	ldr	r3, [pc, #60]	@ (8001b84 <USART1_IRQHandler+0xf8>)
 8001b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d009      	beq.n	8001b62 <USART1_IRQHandler+0xd6>
				// Callback function pointer call
				USART1_PORT.receive_callback(DOUBLE_INPUT_BUFFER[current], COUNTER);
 8001b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b84 <USART1_IRQHandler+0xf8>)
 8001b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b52:	79ba      	ldrb	r2, [r7, #6]
 8001b54:	0192      	lsls	r2, r2, #6
 8001b56:	490e      	ldr	r1, [pc, #56]	@ (8001b90 <USART1_IRQHandler+0x104>)
 8001b58:	440a      	add	r2, r1
 8001b5a:	490b      	ldr	r1, [pc, #44]	@ (8001b88 <USART1_IRQHandler+0xfc>)
 8001b5c:	6809      	ldr	r1, [r1, #0]
 8001b5e:	4610      	mov	r0, r2
 8001b60:	4798      	blx	r3
			}

			// Reset counter and buffer after input finish
			COUNTER = 0;
 8001b62:	4b09      	ldr	r3, [pc, #36]	@ (8001b88 <USART1_IRQHandler+0xfc>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
			memset(DOUBLE_INPUT_BUFFER[current], '\0', BUFFER_SIZE);
 8001b68:	79bb      	ldrb	r3, [r7, #6]
 8001b6a:	019b      	lsls	r3, r3, #6
 8001b6c:	4a08      	ldr	r2, [pc, #32]	@ (8001b90 <USART1_IRQHandler+0x104>)
 8001b6e:	4413      	add	r3, r2
 8001b70:	2240      	movs	r2, #64	@ 0x40
 8001b72:	2100      	movs	r1, #0
 8001b74:	4618      	mov	r0, r3
 8001b76:	f003 ffbf 	bl	8005af8 <memset>
		}
		return;
 8001b7a:	bf00      	nop
	}

}
 8001b7c:	3708      	adds	r7, #8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	20000060 	.word	0x20000060
 8001b88:	20000630 	.word	0x20000630
 8001b8c:	20000634 	.word	0x20000634
 8001b90:	200005b0 	.word	0x200005b0

08001b94 <init_servo_driver>:




//Servo-driver is represented in object form to allow multiple chained devices (16-boards < )
servoDriverObj *init_servo_driver(uint8_t i2c_adr){
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	71fb      	strb	r3, [r7, #7]
    //Allocate obj-mem
    servoDriverObj *driver_pt = malloc(sizeof(servoDriverObj));
 8001b9e:	2088      	movs	r0, #136	@ 0x88
 8001ba0:	f003 fed4 	bl	800594c <malloc>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	613b      	str	r3, [r7, #16]

    //Asign devices I2C address (probably =0x40)
    driver_pt->i2c_adr = i2c_adr;
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	79fa      	ldrb	r2, [r7, #7]
 8001bac:	701a      	strb	r2, [r3, #0]


    //Configure device
	//For 50hz PWM output: prescale = 25MHz / (4096 × 50Hz) - 1 ≈ 121
	uint8_t prescale = 121;
 8001bae:	2379      	movs	r3, #121	@ 0x79
 8001bb0:	73fb      	strb	r3, [r7, #15]
	servo_driver_write_reg(driver_pt, MODE1, 0x10);       // Sleep
 8001bb2:	2210      	movs	r2, #16
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	6938      	ldr	r0, [r7, #16]
 8001bb8:	f000 f82e 	bl	8001c18 <servo_driver_write_reg>
	servo_driver_write_reg(driver_pt, PRESCALE, prescale);
 8001bbc:	7bfb      	ldrb	r3, [r7, #15]
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	21fe      	movs	r1, #254	@ 0xfe
 8001bc2:	6938      	ldr	r0, [r7, #16]
 8001bc4:	f000 f828 	bl	8001c18 <servo_driver_write_reg>
	servo_driver_write_reg(driver_pt, MODE1, 0xA1);       // Restart + auto-increment
 8001bc8:	22a1      	movs	r2, #161	@ 0xa1
 8001bca:	2100      	movs	r1, #0
 8001bcc:	6938      	ldr	r0, [r7, #16]
 8001bce:	f000 f823 	bl	8001c18 <servo_driver_write_reg>


    //Init empty enable-mask (no active servos)
    driver_pt->chan_en_mask = 0;
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84

    //Populate servo-data (0 default)
    for (int i=0; i<16; i++){
 8001bda:	2300      	movs	r3, #0
 8001bdc:	617b      	str	r3, [r7, #20]
 8001bde:	e013      	b.n	8001c08 <init_servo_driver+0x74>
        driver_pt->servo_angles[i] = 0;
 8001be0:	693a      	ldr	r2, [r7, #16]
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	4413      	add	r3, r2
 8001be8:	3304      	adds	r3, #4
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
        driver_pt->servo_angle_offsets[i] = 0;
 8001bf0:	693a      	ldr	r2, [r7, #16]
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	3310      	adds	r3, #16
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	4413      	add	r3, r2
 8001bfa:	3304      	adds	r3, #4
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]
    for (int i=0; i<16; i++){
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	3301      	adds	r3, #1
 8001c06:	617b      	str	r3, [r7, #20]
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	2b0f      	cmp	r3, #15
 8001c0c:	dde8      	ble.n	8001be0 <init_servo_driver+0x4c>
    }

    return driver_pt;
 8001c0e:	693b      	ldr	r3, [r7, #16]
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3718      	adds	r7, #24
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <servo_driver_write_reg>:




//Write a register in driver
void servo_driver_write_reg(servoDriverObj *driver_pt, uint8_t reg, uint8_t data) {
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b086      	sub	sp, #24
 8001c1c:	af04      	add	r7, sp, #16
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	460b      	mov	r3, r1
 8001c22:	70fb      	strb	r3, [r7, #3]
 8001c24:	4613      	mov	r3, r2
 8001c26:	70bb      	strb	r3, [r7, #2]
    HAL_I2C_Mem_Write(&hi2c1, (driver_pt->i2c_adr << 1), reg, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	b299      	uxth	r1, r3
 8001c30:	78fb      	ldrb	r3, [r7, #3]
 8001c32:	b29a      	uxth	r2, r3
 8001c34:	f04f 33ff 	mov.w	r3, #4294967295
 8001c38:	9302      	str	r3, [sp, #8]
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	9301      	str	r3, [sp, #4]
 8001c3e:	1cbb      	adds	r3, r7, #2
 8001c40:	9300      	str	r3, [sp, #0]
 8001c42:	2301      	movs	r3, #1
 8001c44:	4803      	ldr	r0, [pc, #12]	@ (8001c54 <servo_driver_write_reg+0x3c>)
 8001c46:	f000 ffa1 	bl	8002b8c <HAL_I2C_Mem_Write>
    return;
 8001c4a:	bf00      	nop
}
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20000188 	.word	0x20000188

08001c58 <servo_driver_en_chans>:

//Enable specified servo-channels (will automatically actuate angle)

//ADD DISABLE!!!!

void servo_driver_en_chans(servoDriverObj *driver_pt, uint8_t chan_index_l, uint8_t chan_index_h){
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	460b      	mov	r3, r1
 8001c62:	70fb      	strb	r3, [r7, #3]
 8001c64:	4613      	mov	r3, r2
 8001c66:	70bb      	strb	r3, [r7, #2]
    //Set enable-bits for selected servo-chans
    for (int i = chan_index_l; i < chan_index_h + 1; i++){
 8001c68:	78fb      	ldrb	r3, [r7, #3]
 8001c6a:	60fb      	str	r3, [r7, #12]
 8001c6c:	e01f      	b.n	8001cae <servo_driver_en_chans+0x56>
        driver_pt->chan_en_mask |= (1 << i);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 8001c74:	b21a      	sxth	r2, r3
 8001c76:	2101      	movs	r1, #1
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c7e:	b21b      	sxth	r3, r3
 8001c80:	4313      	orrs	r3, r2
 8001c82:	b21b      	sxth	r3, r3
 8001c84:	b29a      	uxth	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
        //Actuate angle
        servo_driver_set_angle(driver_pt, i, driver_pt->servo_angles[i]);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	b2d9      	uxtb	r1, r3
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	4413      	add	r3, r2
 8001c98:	3304      	adds	r3, #4
 8001c9a:	edd3 7a00 	vldr	s15, [r3]
 8001c9e:	eeb0 0a67 	vmov.f32	s0, s15
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f000 f80c 	bl	8001cc0 <servo_driver_set_angle>
    for (int i = chan_index_l; i < chan_index_h + 1; i++){
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	3301      	adds	r3, #1
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	78bb      	ldrb	r3, [r7, #2]
 8001cb0:	68fa      	ldr	r2, [r7, #12]
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	dddb      	ble.n	8001c6e <servo_driver_en_chans+0x16>
    }

    return;
 8001cb6:	bf00      	nop
}
 8001cb8:	3710      	adds	r7, #16
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
	...

08001cc0 <servo_driver_set_angle>:




//Set angle of servo on specified channel
void servo_driver_set_angle(servoDriverObj *driver_pt, uint8_t chan_index, float angle){
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b088      	sub	sp, #32
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	60f8      	str	r0, [r7, #12]
 8001cc8:	460b      	mov	r3, r1
 8001cca:	ed87 0a01 	vstr	s0, [r7, #4]
 8001cce:	72fb      	strb	r3, [r7, #11]
	//Update servo-state
	driver_pt->servo_angles[chan_index] = angle;
 8001cd0:	7afb      	ldrb	r3, [r7, #11]
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	4413      	add	r3, r2
 8001cd8:	3304      	adds	r3, #4
 8001cda:	687a      	ldr	r2, [r7, #4]
 8001cdc:	601a      	str	r2, [r3, #0]


	//Don't actuate the updated angle if the channel isn't enabled
	if ((driver_pt->chan_en_mask & (1 << chan_index)) == 0){
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	7afb      	ldrb	r3, [r7, #11]
 8001ce8:	fa42 f303 	asr.w	r3, r2, r3
 8001cec:	f003 0301 	and.w	r3, r3, #1
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d05d      	beq.n	8001db0 <servo_driver_set_angle+0xf0>
		return;
	}

	//Apply calibration offset
	float true_angle = 180.0f - (driver_pt->servo_angle_offsets[chan_index] + angle + 90.0f);
 8001cf4:	7afb      	ldrb	r3, [r7, #11]
 8001cf6:	68fa      	ldr	r2, [r7, #12]
 8001cf8:	3310      	adds	r3, #16
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	4413      	add	r3, r2
 8001cfe:	3304      	adds	r3, #4
 8001d00:	ed93 7a00 	vldr	s14, [r3]
 8001d04:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d0c:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001db8 <servo_driver_set_angle+0xf8>
 8001d10:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d14:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001dbc <servo_driver_set_angle+0xfc>
 8001d18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d1c:	edc7 7a07 	vstr	s15, [r7, #28]

    //Map angle to tick count (0-180 deg  ->  150-500 ticks)
	uint16_t num_ticks = (uint16_t) map_range( clamp(true_angle, 0.0, 180.0), 0, 180, 500, 150);
 8001d20:	ed9f 1a26 	vldr	s2, [pc, #152]	@ 8001dbc <servo_driver_set_angle+0xfc>
 8001d24:	eddf 0a26 	vldr	s1, [pc, #152]	@ 8001dc0 <servo_driver_set_angle+0x100>
 8001d28:	ed97 0a07 	vldr	s0, [r7, #28]
 8001d2c:	f000 faba 	bl	80022a4 <clamp>
 8001d30:	eef0 7a40 	vmov.f32	s15, s0
 8001d34:	ed9f 2a23 	vldr	s4, [pc, #140]	@ 8001dc4 <servo_driver_set_angle+0x104>
 8001d38:	eddf 1a23 	vldr	s3, [pc, #140]	@ 8001dc8 <servo_driver_set_angle+0x108>
 8001d3c:	ed9f 1a1f 	vldr	s2, [pc, #124]	@ 8001dbc <servo_driver_set_angle+0xfc>
 8001d40:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8001dc0 <servo_driver_set_angle+0x100>
 8001d44:	eeb0 0a67 	vmov.f32	s0, s15
 8001d48:	f000 fa7e 	bl	8002248 <map_range>
 8001d4c:	eef0 7a40 	vmov.f32	s15, s0
 8001d50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d54:	ee17 3a90 	vmov	r3, s15
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	82bb      	strh	r3, [r7, #20]

	//Pointer to the lower 8-bits of tick-count
	uint8_t *tick_pt = (uint8_t *) &num_ticks;
 8001d5c:	f107 0314 	add.w	r3, r7, #20
 8001d60:	61bb      	str	r3, [r7, #24]

	//Address of pwm_registers for specified channel
	uint8_t pwm_base_reg = 0x06 + chan_index*4;
 8001d62:	7afb      	ldrb	r3, [r7, #11]
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	3306      	adds	r3, #6
 8001d6a:	75fb      	strb	r3, [r7, #23]

	//Write lower and higher reg for tick-count
	servo_driver_write_reg(driver_pt, pwm_base_reg, 0x00);
 8001d6c:	7dfb      	ldrb	r3, [r7, #23]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	4619      	mov	r1, r3
 8001d72:	68f8      	ldr	r0, [r7, #12]
 8001d74:	f7ff ff50 	bl	8001c18 <servo_driver_write_reg>
	servo_driver_write_reg(driver_pt, pwm_base_reg + 1, 0x00);
 8001d78:	7dfb      	ldrb	r3, [r7, #23]
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	2200      	movs	r2, #0
 8001d80:	4619      	mov	r1, r3
 8001d82:	68f8      	ldr	r0, [r7, #12]
 8001d84:	f7ff ff48 	bl	8001c18 <servo_driver_write_reg>
	servo_driver_write_reg(driver_pt, pwm_base_reg + 2, *tick_pt);
 8001d88:	7dfb      	ldrb	r3, [r7, #23]
 8001d8a:	3302      	adds	r3, #2
 8001d8c:	b2d9      	uxtb	r1, r3
 8001d8e:	69bb      	ldr	r3, [r7, #24]
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	461a      	mov	r2, r3
 8001d94:	68f8      	ldr	r0, [r7, #12]
 8001d96:	f7ff ff3f 	bl	8001c18 <servo_driver_write_reg>
	servo_driver_write_reg(driver_pt, pwm_base_reg + 3, *(tick_pt + 1));
 8001d9a:	7dfb      	ldrb	r3, [r7, #23]
 8001d9c:	3303      	adds	r3, #3
 8001d9e:	b2d9      	uxtb	r1, r3
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	3301      	adds	r3, #1
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	461a      	mov	r2, r3
 8001da8:	68f8      	ldr	r0, [r7, #12]
 8001daa:	f7ff ff35 	bl	8001c18 <servo_driver_write_reg>


	return;
 8001dae:	e000      	b.n	8001db2 <servo_driver_set_angle+0xf2>
		return;
 8001db0:	bf00      	nop
}
 8001db2:	3720      	adds	r7, #32
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	42b40000 	.word	0x42b40000
 8001dbc:	43340000 	.word	0x43340000
 8001dc0:	00000000 	.word	0x00000000
 8001dc4:	43160000 	.word	0x43160000
 8001dc8:	43fa0000 	.word	0x43fa0000

08001dcc <servo_driver_query_angle>:



//Returns the angle-state of a specified servo
float servo_driver_query_angle(servoDriverObj *driver_pt, uint8_t chan_index){
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	460b      	mov	r3, r1
 8001dd6:	70fb      	strb	r3, [r7, #3]
	return driver_pt->servo_angles[chan_index];
 8001dd8:	78fb      	ldrb	r3, [r7, #3]
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	4413      	add	r3, r2
 8001de0:	3304      	adds	r3, #4
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	ee07 3a90 	vmov	s15, r3
}
 8001de8:	eeb0 0a67 	vmov.f32	s0, s15
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
	...

08001df8 <__NVIC_EnableIRQ>:
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	4603      	mov	r3, r0
 8001e00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	db0b      	blt.n	8001e22 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
 8001e0c:	f003 021f 	and.w	r2, r3, #31
 8001e10:	4907      	ldr	r1, [pc, #28]	@ (8001e30 <__NVIC_EnableIRQ+0x38>)
 8001e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e16:	095b      	lsrs	r3, r3, #5
 8001e18:	2001      	movs	r0, #1
 8001e1a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001e22:	bf00      	nop
 8001e24:	370c      	adds	r7, #12
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	e000e100 	.word	0xe000e100

08001e34 <timer_init>:


// ===== INITIALISATION =====


void timer_init(void) {
 8001e34:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001e38:	b088      	sub	sp, #32
 8001e3a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001e3c:	b672      	cpsid	i
}
 8001e3e:	bf00      	nop
    __disable_irq();

    // enable all clocks
    for (uintmax_t i = 0; i < _TIMER_COUNT; i++) {
 8001e40:	f04f 0200 	mov.w	r2, #0
 8001e44:	f04f 0300 	mov.w	r3, #0
 8001e48:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001e4c:	e018      	b.n	8001e80 <timer_init+0x4c>
        const TimerClockEnable en = CLOCK_ENABLES[i];
 8001e4e:	4927      	ldr	r1, [pc, #156]	@ (8001eec <timer_init+0xb8>)
 8001e50:	69ba      	ldr	r2, [r7, #24]
 8001e52:	4613      	mov	r3, r2
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	4413      	add	r3, r2
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	18ca      	adds	r2, r1, r3
 8001e5c:	1d3b      	adds	r3, r7, #4
 8001e5e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e60:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        *en.reg |=  en.mask;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6819      	ldr	r1, [r3, #0]
 8001e68:	68fa      	ldr	r2, [r7, #12]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	430a      	orrs	r2, r1
 8001e6e:	601a      	str	r2, [r3, #0]
    for (uintmax_t i = 0; i < _TIMER_COUNT; i++) {
 8001e70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e74:	f112 0801 	adds.w	r8, r2, #1
 8001e78:	f143 0900 	adc.w	r9, r3, #0
 8001e7c:	e9c7 8906 	strd	r8, r9, [r7, #24]
 8001e80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e84:	2a08      	cmp	r2, #8
 8001e86:	f173 0300 	sbcs.w	r3, r3, #0
 8001e8a:	d3e0      	bcc.n	8001e4e <timer_init+0x1a>
    }

    // enable irq events
    for (uintmax_t i = 0; i < _TIMER_COUNT; i++) {
 8001e8c:	f04f 0200 	mov.w	r2, #0
 8001e90:	f04f 0300 	mov.w	r3, #0
 8001e94:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8001e98:	e01a      	b.n	8001ed0 <timer_init+0x9c>
        RAWS[i]->DIER |= TIM_DIER_UIE;
 8001e9a:	4a15      	ldr	r2, [pc, #84]	@ (8001ef0 <timer_init+0xbc>)
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ea2:	68da      	ldr	r2, [r3, #12]
 8001ea4:	4912      	ldr	r1, [pc, #72]	@ (8001ef0 <timer_init+0xbc>)
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001eac:	f042 0201 	orr.w	r2, r2, #1
 8001eb0:	60da      	str	r2, [r3, #12]
        NVIC_EnableIRQ(IRQ_NUMS[i]);
 8001eb2:	4a10      	ldr	r2, [pc, #64]	@ (8001ef4 <timer_init+0xc0>)
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	4413      	add	r3, r2
 8001eb8:	f993 3000 	ldrsb.w	r3, [r3]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff ff9b 	bl	8001df8 <__NVIC_EnableIRQ>
    for (uintmax_t i = 0; i < _TIMER_COUNT; i++) {
 8001ec2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ec6:	1c54      	adds	r4, r2, #1
 8001ec8:	f143 0500 	adc.w	r5, r3, #0
 8001ecc:	e9c7 4504 	strd	r4, r5, [r7, #16]
 8001ed0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ed4:	2a08      	cmp	r2, #8
 8001ed6:	f173 0300 	sbcs.w	r3, r3, #0
 8001eda:	d3de      	bcc.n	8001e9a <timer_init+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 8001edc:	b662      	cpsie	i
}
 8001ede:	bf00      	nop
    }

    __enable_irq();
}
 8001ee0:	bf00      	nop
 8001ee2:	3720      	adds	r7, #32
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001eea:	bf00      	nop
 8001eec:	080063f4 	.word	0x080063f4
 8001ef0:	2000008c 	.word	0x2000008c
 8001ef4:	200000ac 	.word	0x200000ac

08001ef8 <timer_enable_set>:


// ===== CONTROL =====


void timer_enable_set(const TimerSel sel, const bool enable) {
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	4603      	mov	r3, r0
 8001f00:	460a      	mov	r2, r1
 8001f02:	71fb      	strb	r3, [r7, #7]
 8001f04:	4613      	mov	r3, r2
 8001f06:	71bb      	strb	r3, [r7, #6]
    TimerRaw *raw = RAWS[sel];
 8001f08:	79fb      	ldrb	r3, [r7, #7]
 8001f0a:	4a1b      	ldr	r2, [pc, #108]	@ (8001f78 <timer_enable_set+0x80>)
 8001f0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f10:	60fb      	str	r3, [r7, #12]

    // clear interrupt flag in case event was already waiting
    raw->SR &= ~TIM_SR_UIF;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	691b      	ldr	r3, [r3, #16]
 8001f16:	f023 0201 	bic.w	r2, r3, #1
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	611a      	str	r2, [r3, #16]

    timer_counter_reset(sel);
 8001f1e:	79fb      	ldrb	r3, [r7, #7]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f000 f8c9 	bl	80020b8 <timer_counter_reset>
    // HACK: After writes to `PSC`, `ARR`, and `CNT,
    // there seems to be a hardware bug that causes the `UIF` flag
    // to be set immediately.
    //
    // To avoid this, manually generate the interrupt, and then clear it
    raw->EGR |=  TIM_EGR_UG;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	f043 0201 	orr.w	r2, r3, #1
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	615a      	str	r2, [r3, #20]
    raw->SR  &= ~TIM_SR_UIF;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	691b      	ldr	r3, [r3, #16]
 8001f36:	f023 0201 	bic.w	r2, r3, #1
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	611a      	str	r2, [r3, #16]

    // Need to set `.enable` after the irq has fired
    // So if we are enabling, it dummy fires while `enable=false`,
    // which is ignored by the handler

    STATES[sel].enable = enable;
 8001f3e:	79fa      	ldrb	r2, [r7, #7]
 8001f40:	490e      	ldr	r1, [pc, #56]	@ (8001f7c <timer_enable_set+0x84>)
 8001f42:	4613      	mov	r3, r2
 8001f44:	005b      	lsls	r3, r3, #1
 8001f46:	4413      	add	r3, r2
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	440b      	add	r3, r1
 8001f4c:	79ba      	ldrb	r2, [r7, #6]
 8001f4e:	701a      	strb	r2, [r3, #0]
    if (enable)
 8001f50:	79bb      	ldrb	r3, [r7, #6]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d006      	beq.n	8001f64 <timer_enable_set+0x6c>
        raw->CR1 |=  TIM_CR1_CEN;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f043 0201 	orr.w	r2, r3, #1
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	601a      	str	r2, [r3, #0]
    else
        raw->CR1 &= ~TIM_CR1_CEN;

}
 8001f62:	e005      	b.n	8001f70 <timer_enable_set+0x78>
        raw->CR1 &= ~TIM_CR1_CEN;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f023 0201 	bic.w	r2, r3, #1
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	601a      	str	r2, [r3, #0]
}
 8001f70:	bf00      	nop
 8001f72:	3710      	adds	r7, #16
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	2000008c 	.word	0x2000008c
 8001f7c:	200000b4 	.word	0x200000b4

08001f80 <timer_silent_set>:
    // detect if the bit is masked on
    const TimerClockEnable en = CLOCK_ENABLES[sel];
    return *en.reg & en.mask;
}

void timer_silent_set(const TimerSel sel, const bool silent) {
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	4603      	mov	r3, r0
 8001f88:	460a      	mov	r2, r1
 8001f8a:	71fb      	strb	r3, [r7, #7]
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	71bb      	strb	r3, [r7, #6]
    STATES[sel].silent = silent;
 8001f90:	79fa      	ldrb	r2, [r7, #7]
 8001f92:	4907      	ldr	r1, [pc, #28]	@ (8001fb0 <timer_silent_set+0x30>)
 8001f94:	4613      	mov	r3, r2
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	4413      	add	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	440b      	add	r3, r1
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	79ba      	ldrb	r2, [r7, #6]
 8001fa2:	701a      	strb	r2, [r3, #0]
}
 8001fa4:	bf00      	nop
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr
 8001fb0:	200000b4 	.word	0x200000b4

08001fb4 <timer_period_set>:


// ===== PERIOD =====


void timer_period_set(const TimerSel sel, const TimerPeriod period) {
 8001fb4:	b480      	push	{r7}
 8001fb6:	b085      	sub	sp, #20
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	460a      	mov	r2, r1
 8001fbe:	71fb      	strb	r3, [r7, #7]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	80bb      	strh	r3, [r7, #4]
    STATES[sel].period = period;
 8001fc4:	79fa      	ldrb	r2, [r7, #7]
 8001fc6:	490b      	ldr	r1, [pc, #44]	@ (8001ff4 <timer_period_set+0x40>)
 8001fc8:	4613      	mov	r3, r2
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	4413      	add	r3, r2
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	440b      	add	r3, r1
 8001fd2:	3304      	adds	r3, #4
 8001fd4:	88ba      	ldrh	r2, [r7, #4]
 8001fd6:	801a      	strh	r2, [r3, #0]
    TimerRaw *raw = RAWS[sel];
 8001fd8:	79fb      	ldrb	r3, [r7, #7]
 8001fda:	4a07      	ldr	r2, [pc, #28]	@ (8001ff8 <timer_period_set+0x44>)
 8001fdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fe0:	60fb      	str	r3, [r7, #12]
    raw->ARR = period;
 8001fe2:	88ba      	ldrh	r2, [r7, #4]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001fe8:	bf00      	nop
 8001fea:	3714      	adds	r7, #20
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr
 8001ff4:	200000b4 	.word	0x200000b4
 8001ff8:	2000008c 	.word	0x2000008c

08001ffc <timer_prescaler_set>:
TimerPeriod timer_period_get(const TimerSel sel) {
    return STATES[sel].period;
}


void timer_prescaler_set(const TimerSel sel, const TimerPrescale scale) {
 8001ffc:	b4b0      	push	{r4, r5, r7}
 8001ffe:	b087      	sub	sp, #28
 8002000:	af00      	add	r7, sp, #0
 8002002:	4603      	mov	r3, r0
 8002004:	460a      	mov	r2, r1
 8002006:	71fb      	strb	r3, [r7, #7]
 8002008:	4613      	mov	r3, r2
 800200a:	80bb      	strh	r3, [r7, #4]
    STATES[sel].prescale = scale;
 800200c:	79fa      	ldrb	r2, [r7, #7]
 800200e:	491b      	ldr	r1, [pc, #108]	@ (800207c <timer_prescaler_set+0x80>)
 8002010:	4613      	mov	r3, r2
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	4413      	add	r3, r2
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	440b      	add	r3, r1
 800201a:	3306      	adds	r3, #6
 800201c:	88ba      	ldrh	r2, [r7, #4]
 800201e:	801a      	strh	r2, [r3, #0]
    TimerRaw *const raw = RAWS[sel];
 8002020:	79fb      	ldrb	r3, [r7, #7]
 8002022:	4a17      	ldr	r2, [pc, #92]	@ (8002080 <timer_prescaler_set+0x84>)
 8002024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002028:	60fb      	str	r3, [r7, #12]
    raw->PSC = scale;
 800202a:	88ba      	ldrh	r2, [r7, #4]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	629a      	str	r2, [r3, #40]	@ 0x28

    // changing the prescaler will not take effect until counter overflow
    // so set reload to `1` and counter to `0`, to immediately overflow
    // and apply changes
    const uint32_t arr = raw->ARR;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002034:	60bb      	str	r3, [r7, #8]
    raw->ARR = 1;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2201      	movs	r2, #1
 800203a:	62da      	str	r2, [r3, #44]	@ 0x2c
    raw->CNT = 0;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2200      	movs	r2, #0
 8002040:	625a      	str	r2, [r3, #36]	@ 0x24
    // spin to give time for changes to take affect
    for (uintmax_t i = 0; i < 8; i++)
 8002042:	f04f 0200 	mov.w	r2, #0
 8002046:	f04f 0300 	mov.w	r3, #0
 800204a:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800204e:	e007      	b.n	8002060 <timer_prescaler_set+0x64>
        asm("NOP");
 8002050:	bf00      	nop
    for (uintmax_t i = 0; i < 8; i++)
 8002052:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002056:	1c54      	adds	r4, r2, #1
 8002058:	f143 0500 	adc.w	r5, r3, #0
 800205c:	e9c7 4504 	strd	r4, r5, [r7, #16]
 8002060:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002064:	2a08      	cmp	r2, #8
 8002066:	f173 0300 	sbcs.w	r3, r3, #0
 800206a:	d3f1      	bcc.n	8002050 <timer_prescaler_set+0x54>
    raw->ARR = arr;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	68ba      	ldr	r2, [r7, #8]
 8002070:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8002072:	bf00      	nop
 8002074:	371c      	adds	r7, #28
 8002076:	46bd      	mov	sp, r7
 8002078:	bcb0      	pop	{r4, r5, r7}
 800207a:	4770      	bx	lr
 800207c:	200000b4 	.word	0x200000b4
 8002080:	2000008c 	.word	0x2000008c

08002084 <timer_recur_set>:
TimerPrescale timer_prescale_get(const TimerSel sel) {
    return STATES[sel].prescale;
}

// TODO: See TIM->CR1->OPM for oneshot mode
void timer_recur_set(const TimerSel sel, const bool recur) {
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	4603      	mov	r3, r0
 800208c:	460a      	mov	r2, r1
 800208e:	71fb      	strb	r3, [r7, #7]
 8002090:	4613      	mov	r3, r2
 8002092:	71bb      	strb	r3, [r7, #6]
    STATES[sel].recur = recur;
 8002094:	79fa      	ldrb	r2, [r7, #7]
 8002096:	4907      	ldr	r1, [pc, #28]	@ (80020b4 <timer_recur_set+0x30>)
 8002098:	4613      	mov	r3, r2
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	4413      	add	r3, r2
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	440b      	add	r3, r1
 80020a2:	3302      	adds	r3, #2
 80020a4:	79ba      	ldrb	r2, [r7, #6]
 80020a6:	701a      	strb	r2, [r3, #0]
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr
 80020b4:	200000b4 	.word	0x200000b4

080020b8 <timer_counter_reset>:
bool timer_recur_get(const TimerSel sel) {
    return STATES[sel].recur;
}


void timer_counter_reset(const TimerSel sel) {
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	71fb      	strb	r3, [r7, #7]
    RAWS[sel]->CNT = 0;
 80020c2:	79fb      	ldrb	r3, [r7, #7]
 80020c4:	4a05      	ldr	r2, [pc, #20]	@ (80020dc <timer_counter_reset+0x24>)
 80020c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ca:	2200      	movs	r2, #0
 80020cc:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	2000008c 	.word	0x2000008c

080020e0 <_timer_interrupt_handler>:

// ===== CALLBACKS =====


/// The callback handler called by our IRQ handlers
static void _timer_interrupt_handler(const TimerSel sel, GameState *game) {
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	6039      	str	r1, [r7, #0]
 80020ea:	71fb      	strb	r3, [r7, #7]
    TimerRaw *raw = RAWS[sel];
 80020ec:	79fb      	ldrb	r3, [r7, #7]
 80020ee:	4a25      	ldr	r2, [pc, #148]	@ (8002184 <_timer_interrupt_handler+0xa4>)
 80020f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020f4:	617b      	str	r3, [r7, #20]

    // check it was definitely this timer that fired
    // since multiple timers can share one event
    if (!(raw->SR & TIM_SR_UIF))
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	691b      	ldr	r3, [r3, #16]
 80020fa:	f003 0301 	and.w	r3, r3, #1
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d03a      	beq.n	8002178 <_timer_interrupt_handler+0x98>
        return;

    // clear interrupt flag so it doesn't get called again
    raw->SR &= ~TIM_SR_UIF;
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	691b      	ldr	r3, [r3, #16]
 8002106:	f023 0201 	bic.w	r2, r3, #1
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	611a      	str	r2, [r3, #16]

    TimerState *const state = &STATES[sel];
 800210e:	79fa      	ldrb	r2, [r7, #7]
 8002110:	4613      	mov	r3, r2
 8002112:	005b      	lsls	r3, r3, #1
 8002114:	4413      	add	r3, r2
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	4a1b      	ldr	r2, [pc, #108]	@ (8002188 <_timer_interrupt_handler+0xa8>)
 800211a:	4413      	add	r3, r2
 800211c:	613b      	str	r3, [r7, #16]

    // We may get a dummy fire when enabling the timer, see `timer_enable_set()`
    if (!state->enable)
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	f083 0301 	eor.w	r3, r3, #1
 8002126:	b2db      	uxtb	r3, r3
 8002128:	2b00      	cmp	r3, #0
 800212a:	d127      	bne.n	800217c <_timer_interrupt_handler+0x9c>
        return;

    // update silent for future firings
    const bool was_silent = state->silent;
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	785b      	ldrb	r3, [r3, #1]
 8002130:	73fb      	strb	r3, [r7, #15]
    state->silent = !state->recur;
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	789b      	ldrb	r3, [r3, #2]
 8002136:	2b00      	cmp	r3, #0
 8002138:	bf14      	ite	ne
 800213a:	2301      	movne	r3, #1
 800213c:	2300      	moveq	r3, #0
 800213e:	b2db      	uxtb	r3, r3
 8002140:	f083 0301 	eor.w	r3, r3, #1
 8002144:	b2db      	uxtb	r3, r3
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	b2da      	uxtb	r2, r3
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	705a      	strb	r2, [r3, #1]

    // call callback if enabled and has been set
    // do this after setting silent, so the callback
    // can un-silence itself
    if (!was_silent && state->callback != NULL)
 8002150:	7bfb      	ldrb	r3, [r7, #15]
 8002152:	f083 0301 	eor.w	r3, r3, #1
 8002156:	b2db      	uxtb	r3, r3
 8002158:	2b00      	cmp	r3, #0
 800215a:	d008      	beq.n	800216e <_timer_interrupt_handler+0x8e>
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d004      	beq.n	800216e <_timer_interrupt_handler+0x8e>
        state->callback(sel);
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	79fa      	ldrb	r2, [r7, #7]
 800216a:	4610      	mov	r0, r2
 800216c:	4798      	blx	r3

    // TODO: should not be using this, use auto reload
    // reset counter
    timer_counter_reset(sel);
 800216e:	79fb      	ldrb	r3, [r7, #7]
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff ffa1 	bl	80020b8 <timer_counter_reset>
 8002176:	e002      	b.n	800217e <_timer_interrupt_handler+0x9e>
        return;
 8002178:	bf00      	nop
 800217a:	e000      	b.n	800217e <_timer_interrupt_handler+0x9e>
        return;
 800217c:	bf00      	nop
}
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	2000008c 	.word	0x2000008c
 8002188:	200000b4 	.word	0x200000b4

0800218c <timer_callback_set>:

void timer_callback_set(const TimerSel sel, TimerCallbackFn *const callback) {
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	6039      	str	r1, [r7, #0]
 8002196:	71fb      	strb	r3, [r7, #7]
    STATES[sel].callback = callback;
 8002198:	79fa      	ldrb	r2, [r7, #7]
 800219a:	4907      	ldr	r1, [pc, #28]	@ (80021b8 <timer_callback_set+0x2c>)
 800219c:	4613      	mov	r3, r2
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	4413      	add	r3, r2
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	440b      	add	r3, r1
 80021a6:	3308      	adds	r3, #8
 80021a8:	683a      	ldr	r2, [r7, #0]
 80021aa:	601a      	str	r2, [r3, #0]
}
 80021ac:	bf00      	nop
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr
 80021b8:	200000b4 	.word	0x200000b4

080021bc <TIM2_IRQHandler>:
// NOTE: IRQ handlers seem to be added by overriding the weakly linked
// default handler. Some are also shared for multiple events


// TIM2 global interrupt
void TIM2_IRQHandler(void) {
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_2, &game);
 80021c0:	4902      	ldr	r1, [pc, #8]	@ (80021cc <TIM2_IRQHandler+0x10>)
 80021c2:	2000      	movs	r0, #0
 80021c4:	f7ff ff8c 	bl	80020e0 <_timer_interrupt_handler>
}
 80021c8:	bf00      	nop
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	20000004 	.word	0x20000004

080021d0 <TIM3_IRQHandler>:
// TIM3 global interrupt
void TIM3_IRQHandler(void) {
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_3, &game);
 80021d4:	4902      	ldr	r1, [pc, #8]	@ (80021e0 <TIM3_IRQHandler+0x10>)
 80021d6:	2001      	movs	r0, #1
 80021d8:	f7ff ff82 	bl	80020e0 <_timer_interrupt_handler>
}
 80021dc:	bf00      	nop
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	20000004 	.word	0x20000004

080021e4 <TIM4_IRQHandler>:
// TIM4 global interrupt
void TIM4_IRQHandler(void) {
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_4, &game);
 80021e8:	4902      	ldr	r1, [pc, #8]	@ (80021f4 <TIM4_IRQHandler+0x10>)
 80021ea:	2002      	movs	r0, #2
 80021ec:	f7ff ff78 	bl	80020e0 <_timer_interrupt_handler>
}
 80021f0:	bf00      	nop
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	20000004 	.word	0x20000004

080021f8 <TIM7_IRQHandler>:
// TIM6 global and DAC12 underrun interrupts
void TIM6_DACUNDER_IRQHandler(void) {
    _timer_interrupt_handler(TIMER_SEL_6, &game);
}
// TIM7 global interrupt
void TIM7_IRQHandler(void) {
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_7, &game);
 80021fc:	4902      	ldr	r1, [pc, #8]	@ (8002208 <TIM7_IRQHandler+0x10>)
 80021fe:	2004      	movs	r0, #4
 8002200:	f7ff ff6e 	bl	80020e0 <_timer_interrupt_handler>
}
 8002204:	bf00      	nop
 8002206:	bd80      	pop	{r7, pc}
 8002208:	20000004 	.word	0x20000004

0800220c <TIM1_BRK_TIM15_IRQHandler>:
// TIM1 Break/TIM15 global interrupts
void TIM1_BRK_TIM15_IRQHandler(void) {
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_15, &game);
 8002210:	4902      	ldr	r1, [pc, #8]	@ (800221c <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8002212:	2005      	movs	r0, #5
 8002214:	f7ff ff64 	bl	80020e0 <_timer_interrupt_handler>
}
 8002218:	bf00      	nop
 800221a:	bd80      	pop	{r7, pc}
 800221c:	20000004 	.word	0x20000004

08002220 <TIM1_UP_TIM16_IRQHandler>:
// TIM1 Update/TIM16 global interrupts
void TIM1_UP_TIM16_IRQHandler(void) {
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_16, &game);
 8002224:	4902      	ldr	r1, [pc, #8]	@ (8002230 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002226:	2006      	movs	r0, #6
 8002228:	f7ff ff5a 	bl	80020e0 <_timer_interrupt_handler>
}
 800222c:	bf00      	nop
 800222e:	bd80      	pop	{r7, pc}
 8002230:	20000004 	.word	0x20000004

08002234 <TIM1_TRG_COM_TIM17_IRQHandler>:
// TIM1 trigger and commutation/TIM17 interrupts
void TIM1_TRG_COM_TIM17_IRQHandler(void) {
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
    _timer_interrupt_handler(TIMER_SEL_17, &game);
 8002238:	4902      	ldr	r1, [pc, #8]	@ (8002244 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 800223a:	2007      	movs	r0, #7
 800223c:	f7ff ff50 	bl	80020e0 <_timer_interrupt_handler>
}
 8002240:	bf00      	nop
 8002242:	bd80      	pop	{r7, pc}
 8002244:	20000004 	.word	0x20000004

08002248 <map_range>:
#include "utils.h"

float map_range(float val, float in_min, float in_max, float out_min, float out_max){
 8002248:	b480      	push	{r7}
 800224a:	b087      	sub	sp, #28
 800224c:	af00      	add	r7, sp, #0
 800224e:	ed87 0a05 	vstr	s0, [r7, #20]
 8002252:	edc7 0a04 	vstr	s1, [r7, #16]
 8002256:	ed87 1a03 	vstr	s2, [r7, #12]
 800225a:	edc7 1a02 	vstr	s3, [r7, #8]
 800225e:	ed87 2a01 	vstr	s4, [r7, #4]
	return out_min + (val - in_min)/(in_max - in_min) * (out_max - out_min);
 8002262:	ed97 7a05 	vldr	s14, [r7, #20]
 8002266:	edd7 7a04 	vldr	s15, [r7, #16]
 800226a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800226e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002272:	edd7 7a04 	vldr	s15, [r7, #16]
 8002276:	ee77 7a67 	vsub.f32	s15, s14, s15
 800227a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800227e:	edd7 6a01 	vldr	s13, [r7, #4]
 8002282:	edd7 7a02 	vldr	s15, [r7, #8]
 8002286:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800228a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800228e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002292:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8002296:	eeb0 0a67 	vmov.f32	s0, s15
 800229a:	371c      	adds	r7, #28
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <clamp>:

//Utility functions
float clamp(float val, float min, float max){    return val < min ? min : (max < val ? max : val);
 80022a4:	b480      	push	{r7}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	ed87 0a03 	vstr	s0, [r7, #12]
 80022ae:	edc7 0a02 	vstr	s1, [r7, #8]
 80022b2:	ed87 1a01 	vstr	s2, [r7, #4]
 80022b6:	ed97 7a03 	vldr	s14, [r7, #12]
 80022ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80022be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022c6:	d501      	bpl.n	80022cc <clamp+0x28>
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	e00b      	b.n	80022e4 <clamp+0x40>
 80022cc:	ed97 7a01 	vldr	s14, [r7, #4]
 80022d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80022d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022dc:	d501      	bpl.n	80022e2 <clamp+0x3e>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	e000      	b.n	80022e4 <clamp+0x40>
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	ee07 3a90 	vmov	s15, r3
}
 80022e8:	eeb0 0a67 	vmov.f32	s0, s15
 80022ec:	3714      	adds	r7, #20
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
	...

080022f8 <bezier1D>:
float bezier1D(float t, float P0, float P3, float K) {
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b088      	sub	sp, #32
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	ed87 0a03 	vstr	s0, [r7, #12]
 8002302:	edc7 0a02 	vstr	s1, [r7, #8]
 8002306:	ed87 1a01 	vstr	s2, [r7, #4]
 800230a:	edc7 1a00 	vstr	s3, [r7]
    //Handle-offset A as a proportion K of the range

	//Clamp t within legal-range
	t = clamp(t, 0.0, 1.0);
 800230e:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8002312:	eddf 0a39 	vldr	s1, [pc, #228]	@ 80023f8 <bezier1D+0x100>
 8002316:	ed97 0a03 	vldr	s0, [r7, #12]
 800231a:	f7ff ffc3 	bl	80022a4 <clamp>
 800231e:	ed87 0a03 	vstr	s0, [r7, #12]

    float A = (P3 - P0)*K;
 8002322:	ed97 7a01 	vldr	s14, [r7, #4]
 8002326:	edd7 7a02 	vldr	s15, [r7, #8]
 800232a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800232e:	ed97 7a00 	vldr	s14, [r7]
 8002332:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002336:	edc7 7a07 	vstr	s15, [r7, #28]

    //Calculate the inner-handle positions
    float P1 = P0 + A;
 800233a:	ed97 7a02 	vldr	s14, [r7, #8]
 800233e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002342:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002346:	edc7 7a06 	vstr	s15, [r7, #24]
    float P2 = P3 - A;
 800234a:	ed97 7a01 	vldr	s14, [r7, #4]
 800234e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002352:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002356:	edc7 7a05 	vstr	s15, [r7, #20]

    //Calculate bezier-value at position t
    float u = 1.0 - t;
 800235a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800235e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002362:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002366:	edc7 7a04 	vstr	s15, [r7, #16]
    return
        u*u*u * P0 +
 800236a:	edd7 7a04 	vldr	s15, [r7, #16]
 800236e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002372:	edd7 7a04 	vldr	s15, [r7, #16]
 8002376:	ee27 7a27 	vmul.f32	s14, s14, s15
 800237a:	edd7 7a02 	vldr	s15, [r7, #8]
 800237e:	ee27 7a27 	vmul.f32	s14, s14, s15
        3 * u*u * t * P1 +
 8002382:	edd7 7a04 	vldr	s15, [r7, #16]
 8002386:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 800238a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800238e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002392:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002396:	edd7 7a03 	vldr	s15, [r7, #12]
 800239a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800239e:	edd7 7a06 	vldr	s15, [r7, #24]
 80023a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
        u*u*u * P0 +
 80023a6:	ee37 7a27 	vadd.f32	s14, s14, s15
        3 * u * t*t * P2 +
 80023aa:	edd7 7a04 	vldr	s15, [r7, #16]
 80023ae:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 80023b2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80023b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80023ba:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023be:	edd7 7a03 	vldr	s15, [r7, #12]
 80023c2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80023ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
        3 * u*u * t * P1 +
 80023ce:	ee37 7a27 	vadd.f32	s14, s14, s15
        t*t*t * P3;
 80023d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80023d6:	ee67 6aa7 	vmul.f32	s13, s15, s15
 80023da:	edd7 7a03 	vldr	s15, [r7, #12]
 80023de:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80023e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
        3 * u * t*t * P2 +
 80023ea:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80023ee:	eeb0 0a67 	vmov.f32	s0, s15
 80023f2:	3720      	adds	r7, #32
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	00000000 	.word	0x00000000

080023fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80023fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002434 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002400:	f7fe fd72 	bl	8000ee8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002404:	480c      	ldr	r0, [pc, #48]	@ (8002438 <LoopForever+0x6>)
  ldr r1, =_edata
 8002406:	490d      	ldr	r1, [pc, #52]	@ (800243c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002408:	4a0d      	ldr	r2, [pc, #52]	@ (8002440 <LoopForever+0xe>)
  movs r3, #0
 800240a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800240c:	e002      	b.n	8002414 <LoopCopyDataInit>

0800240e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800240e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002410:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002412:	3304      	adds	r3, #4

08002414 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002414:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002416:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002418:	d3f9      	bcc.n	800240e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800241a:	4a0a      	ldr	r2, [pc, #40]	@ (8002444 <LoopForever+0x12>)
  ldr r4, =_ebss
 800241c:	4c0a      	ldr	r4, [pc, #40]	@ (8002448 <LoopForever+0x16>)
  movs r3, #0
 800241e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002420:	e001      	b.n	8002426 <LoopFillZerobss>

08002422 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002422:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002424:	3204      	adds	r2, #4

08002426 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002426:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002428:	d3fb      	bcc.n	8002422 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800242a:	f003 fb83 	bl	8005b34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800242e:	f7fe f875 	bl	800051c <main>

08002432 <LoopForever>:

LoopForever:
    b LoopForever
 8002432:	e7fe      	b.n	8002432 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002434:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8002438:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800243c:	2000016c 	.word	0x2000016c
  ldr r2, =_sidata
 8002440:	080064b8 	.word	0x080064b8
  ldr r2, =_sbss
 8002444:	2000016c 	.word	0x2000016c
  ldr r4, =_ebss
 8002448:	20000784 	.word	0x20000784

0800244c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800244c:	e7fe      	b.n	800244c <ADC1_2_IRQHandler>
	...

08002450 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002454:	4b08      	ldr	r3, [pc, #32]	@ (8002478 <HAL_Init+0x28>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a07      	ldr	r2, [pc, #28]	@ (8002478 <HAL_Init+0x28>)
 800245a:	f043 0310 	orr.w	r3, r3, #16
 800245e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002460:	2003      	movs	r0, #3
 8002462:	f000 f931 	bl	80026c8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002466:	2000      	movs	r0, #0
 8002468:	f000 f808 	bl	800247c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800246c:	f7fe fb94 	bl	8000b98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002470:	2300      	movs	r3, #0
}
 8002472:	4618      	mov	r0, r3
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	40022000 	.word	0x40022000

0800247c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002484:	4b12      	ldr	r3, [pc, #72]	@ (80024d0 <HAL_InitTick+0x54>)
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	4b12      	ldr	r3, [pc, #72]	@ (80024d4 <HAL_InitTick+0x58>)
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	4619      	mov	r1, r3
 800248e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002492:	fbb3 f3f1 	udiv	r3, r3, r1
 8002496:	fbb2 f3f3 	udiv	r3, r2, r3
 800249a:	4618      	mov	r0, r3
 800249c:	f000 f93b 	bl	8002716 <HAL_SYSTICK_Config>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e00e      	b.n	80024c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2b0f      	cmp	r3, #15
 80024ae:	d80a      	bhi.n	80024c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024b0:	2200      	movs	r2, #0
 80024b2:	6879      	ldr	r1, [r7, #4]
 80024b4:	f04f 30ff 	mov.w	r0, #4294967295
 80024b8:	f000 f911 	bl	80026de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024bc:	4a06      	ldr	r2, [pc, #24]	@ (80024d8 <HAL_InitTick+0x5c>)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
 80024c4:	e000      	b.n	80024c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3708      	adds	r7, #8
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	2000005c 	.word	0x2000005c
 80024d4:	20000118 	.word	0x20000118
 80024d8:	20000114 	.word	0x20000114

080024dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024e0:	4b06      	ldr	r3, [pc, #24]	@ (80024fc <HAL_IncTick+0x20>)
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	461a      	mov	r2, r3
 80024e6:	4b06      	ldr	r3, [pc, #24]	@ (8002500 <HAL_IncTick+0x24>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4413      	add	r3, r2
 80024ec:	4a04      	ldr	r2, [pc, #16]	@ (8002500 <HAL_IncTick+0x24>)
 80024ee:	6013      	str	r3, [r2, #0]
}
 80024f0:	bf00      	nop
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	20000118 	.word	0x20000118
 8002500:	20000638 	.word	0x20000638

08002504 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  return uwTick;  
 8002508:	4b03      	ldr	r3, [pc, #12]	@ (8002518 <HAL_GetTick+0x14>)
 800250a:	681b      	ldr	r3, [r3, #0]
}
 800250c:	4618      	mov	r0, r3
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	20000638 	.word	0x20000638

0800251c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002524:	f7ff ffee 	bl	8002504 <HAL_GetTick>
 8002528:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002534:	d005      	beq.n	8002542 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002536:	4b0a      	ldr	r3, [pc, #40]	@ (8002560 <HAL_Delay+0x44>)
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	461a      	mov	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	4413      	add	r3, r2
 8002540:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002542:	bf00      	nop
 8002544:	f7ff ffde 	bl	8002504 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	68fa      	ldr	r2, [r7, #12]
 8002550:	429a      	cmp	r2, r3
 8002552:	d8f7      	bhi.n	8002544 <HAL_Delay+0x28>
  {
  }
}
 8002554:	bf00      	nop
 8002556:	bf00      	nop
 8002558:	3710      	adds	r7, #16
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	20000118 	.word	0x20000118

08002564 <__NVIC_SetPriorityGrouping>:
{
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f003 0307 	and.w	r3, r3, #7
 8002572:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002574:	4b0c      	ldr	r3, [pc, #48]	@ (80025a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800257a:	68ba      	ldr	r2, [r7, #8]
 800257c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002580:	4013      	ands	r3, r2
 8002582:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800258c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002590:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002594:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002596:	4a04      	ldr	r2, [pc, #16]	@ (80025a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	60d3      	str	r3, [r2, #12]
}
 800259c:	bf00      	nop
 800259e:	3714      	adds	r7, #20
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr
 80025a8:	e000ed00 	.word	0xe000ed00

080025ac <__NVIC_GetPriorityGrouping>:
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025b0:	4b04      	ldr	r3, [pc, #16]	@ (80025c4 <__NVIC_GetPriorityGrouping+0x18>)
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	0a1b      	lsrs	r3, r3, #8
 80025b6:	f003 0307 	and.w	r3, r3, #7
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr
 80025c4:	e000ed00 	.word	0xe000ed00

080025c8 <__NVIC_SetPriority>:
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	4603      	mov	r3, r0
 80025d0:	6039      	str	r1, [r7, #0]
 80025d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	db0a      	blt.n	80025f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	b2da      	uxtb	r2, r3
 80025e0:	490c      	ldr	r1, [pc, #48]	@ (8002614 <__NVIC_SetPriority+0x4c>)
 80025e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e6:	0112      	lsls	r2, r2, #4
 80025e8:	b2d2      	uxtb	r2, r2
 80025ea:	440b      	add	r3, r1
 80025ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80025f0:	e00a      	b.n	8002608 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	b2da      	uxtb	r2, r3
 80025f6:	4908      	ldr	r1, [pc, #32]	@ (8002618 <__NVIC_SetPriority+0x50>)
 80025f8:	79fb      	ldrb	r3, [r7, #7]
 80025fa:	f003 030f 	and.w	r3, r3, #15
 80025fe:	3b04      	subs	r3, #4
 8002600:	0112      	lsls	r2, r2, #4
 8002602:	b2d2      	uxtb	r2, r2
 8002604:	440b      	add	r3, r1
 8002606:	761a      	strb	r2, [r3, #24]
}
 8002608:	bf00      	nop
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr
 8002614:	e000e100 	.word	0xe000e100
 8002618:	e000ed00 	.word	0xe000ed00

0800261c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800261c:	b480      	push	{r7}
 800261e:	b089      	sub	sp, #36	@ 0x24
 8002620:	af00      	add	r7, sp, #0
 8002622:	60f8      	str	r0, [r7, #12]
 8002624:	60b9      	str	r1, [r7, #8]
 8002626:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f003 0307 	and.w	r3, r3, #7
 800262e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	f1c3 0307 	rsb	r3, r3, #7
 8002636:	2b04      	cmp	r3, #4
 8002638:	bf28      	it	cs
 800263a:	2304      	movcs	r3, #4
 800263c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	3304      	adds	r3, #4
 8002642:	2b06      	cmp	r3, #6
 8002644:	d902      	bls.n	800264c <NVIC_EncodePriority+0x30>
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	3b03      	subs	r3, #3
 800264a:	e000      	b.n	800264e <NVIC_EncodePriority+0x32>
 800264c:	2300      	movs	r3, #0
 800264e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002650:	f04f 32ff 	mov.w	r2, #4294967295
 8002654:	69bb      	ldr	r3, [r7, #24]
 8002656:	fa02 f303 	lsl.w	r3, r2, r3
 800265a:	43da      	mvns	r2, r3
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	401a      	ands	r2, r3
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002664:	f04f 31ff 	mov.w	r1, #4294967295
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	fa01 f303 	lsl.w	r3, r1, r3
 800266e:	43d9      	mvns	r1, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002674:	4313      	orrs	r3, r2
         );
}
 8002676:	4618      	mov	r0, r3
 8002678:	3724      	adds	r7, #36	@ 0x24
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
	...

08002684 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	3b01      	subs	r3, #1
 8002690:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002694:	d301      	bcc.n	800269a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002696:	2301      	movs	r3, #1
 8002698:	e00f      	b.n	80026ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800269a:	4a0a      	ldr	r2, [pc, #40]	@ (80026c4 <SysTick_Config+0x40>)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	3b01      	subs	r3, #1
 80026a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026a2:	210f      	movs	r1, #15
 80026a4:	f04f 30ff 	mov.w	r0, #4294967295
 80026a8:	f7ff ff8e 	bl	80025c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026ac:	4b05      	ldr	r3, [pc, #20]	@ (80026c4 <SysTick_Config+0x40>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026b2:	4b04      	ldr	r3, [pc, #16]	@ (80026c4 <SysTick_Config+0x40>)
 80026b4:	2207      	movs	r2, #7
 80026b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	e000e010 	.word	0xe000e010

080026c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f7ff ff47 	bl	8002564 <__NVIC_SetPriorityGrouping>
}
 80026d6:	bf00      	nop
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b086      	sub	sp, #24
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	4603      	mov	r3, r0
 80026e6:	60b9      	str	r1, [r7, #8]
 80026e8:	607a      	str	r2, [r7, #4]
 80026ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026ec:	2300      	movs	r3, #0
 80026ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026f0:	f7ff ff5c 	bl	80025ac <__NVIC_GetPriorityGrouping>
 80026f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	68b9      	ldr	r1, [r7, #8]
 80026fa:	6978      	ldr	r0, [r7, #20]
 80026fc:	f7ff ff8e 	bl	800261c <NVIC_EncodePriority>
 8002700:	4602      	mov	r2, r0
 8002702:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002706:	4611      	mov	r1, r2
 8002708:	4618      	mov	r0, r3
 800270a:	f7ff ff5d 	bl	80025c8 <__NVIC_SetPriority>
}
 800270e:	bf00      	nop
 8002710:	3718      	adds	r7, #24
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b082      	sub	sp, #8
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f7ff ffb0 	bl	8002684 <SysTick_Config>
 8002724:	4603      	mov	r3, r0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
	...

08002730 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002730:	b480      	push	{r7}
 8002732:	b087      	sub	sp, #28
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800273a:	2300      	movs	r3, #0
 800273c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800273e:	e154      	b.n	80029ea <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	2101      	movs	r1, #1
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	fa01 f303 	lsl.w	r3, r1, r3
 800274c:	4013      	ands	r3, r2
 800274e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2b00      	cmp	r3, #0
 8002754:	f000 8146 	beq.w	80029e4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f003 0303 	and.w	r3, r3, #3
 8002760:	2b01      	cmp	r3, #1
 8002762:	d005      	beq.n	8002770 <HAL_GPIO_Init+0x40>
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f003 0303 	and.w	r3, r3, #3
 800276c:	2b02      	cmp	r3, #2
 800276e:	d130      	bne.n	80027d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	2203      	movs	r2, #3
 800277c:	fa02 f303 	lsl.w	r3, r2, r3
 8002780:	43db      	mvns	r3, r3
 8002782:	693a      	ldr	r2, [r7, #16]
 8002784:	4013      	ands	r3, r2
 8002786:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	68da      	ldr	r2, [r3, #12]
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	693a      	ldr	r2, [r7, #16]
 8002796:	4313      	orrs	r3, r2
 8002798:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	693a      	ldr	r2, [r7, #16]
 800279e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027a6:	2201      	movs	r2, #1
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	fa02 f303 	lsl.w	r3, r2, r3
 80027ae:	43db      	mvns	r3, r3
 80027b0:	693a      	ldr	r2, [r7, #16]
 80027b2:	4013      	ands	r3, r2
 80027b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	091b      	lsrs	r3, r3, #4
 80027bc:	f003 0201 	and.w	r2, r3, #1
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	fa02 f303 	lsl.w	r3, r2, r3
 80027c6:	693a      	ldr	r2, [r7, #16]
 80027c8:	4313      	orrs	r3, r2
 80027ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	693a      	ldr	r2, [r7, #16]
 80027d0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f003 0303 	and.w	r3, r3, #3
 80027da:	2b03      	cmp	r3, #3
 80027dc:	d017      	beq.n	800280e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	2203      	movs	r2, #3
 80027ea:	fa02 f303 	lsl.w	r3, r2, r3
 80027ee:	43db      	mvns	r3, r3
 80027f0:	693a      	ldr	r2, [r7, #16]
 80027f2:	4013      	ands	r3, r2
 80027f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	689a      	ldr	r2, [r3, #8]
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002802:	693a      	ldr	r2, [r7, #16]
 8002804:	4313      	orrs	r3, r2
 8002806:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f003 0303 	and.w	r3, r3, #3
 8002816:	2b02      	cmp	r3, #2
 8002818:	d123      	bne.n	8002862 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	08da      	lsrs	r2, r3, #3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	3208      	adds	r2, #8
 8002822:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002826:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	f003 0307 	and.w	r3, r3, #7
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	220f      	movs	r2, #15
 8002832:	fa02 f303 	lsl.w	r3, r2, r3
 8002836:	43db      	mvns	r3, r3
 8002838:	693a      	ldr	r2, [r7, #16]
 800283a:	4013      	ands	r3, r2
 800283c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	691a      	ldr	r2, [r3, #16]
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	f003 0307 	and.w	r3, r3, #7
 8002848:	009b      	lsls	r3, r3, #2
 800284a:	fa02 f303 	lsl.w	r3, r2, r3
 800284e:	693a      	ldr	r2, [r7, #16]
 8002850:	4313      	orrs	r3, r2
 8002852:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	08da      	lsrs	r2, r3, #3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	3208      	adds	r2, #8
 800285c:	6939      	ldr	r1, [r7, #16]
 800285e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	005b      	lsls	r3, r3, #1
 800286c:	2203      	movs	r2, #3
 800286e:	fa02 f303 	lsl.w	r3, r2, r3
 8002872:	43db      	mvns	r3, r3
 8002874:	693a      	ldr	r2, [r7, #16]
 8002876:	4013      	ands	r3, r2
 8002878:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f003 0203 	and.w	r2, r3, #3
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	fa02 f303 	lsl.w	r3, r2, r3
 800288a:	693a      	ldr	r2, [r7, #16]
 800288c:	4313      	orrs	r3, r2
 800288e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	f000 80a0 	beq.w	80029e4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028a4:	4b58      	ldr	r3, [pc, #352]	@ (8002a08 <HAL_GPIO_Init+0x2d8>)
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	4a57      	ldr	r2, [pc, #348]	@ (8002a08 <HAL_GPIO_Init+0x2d8>)
 80028aa:	f043 0301 	orr.w	r3, r3, #1
 80028ae:	6193      	str	r3, [r2, #24]
 80028b0:	4b55      	ldr	r3, [pc, #340]	@ (8002a08 <HAL_GPIO_Init+0x2d8>)
 80028b2:	699b      	ldr	r3, [r3, #24]
 80028b4:	f003 0301 	and.w	r3, r3, #1
 80028b8:	60bb      	str	r3, [r7, #8]
 80028ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80028bc:	4a53      	ldr	r2, [pc, #332]	@ (8002a0c <HAL_GPIO_Init+0x2dc>)
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	089b      	lsrs	r3, r3, #2
 80028c2:	3302      	adds	r3, #2
 80028c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	f003 0303 	and.w	r3, r3, #3
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	220f      	movs	r2, #15
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	43db      	mvns	r3, r3
 80028da:	693a      	ldr	r2, [r7, #16]
 80028dc:	4013      	ands	r3, r2
 80028de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80028e6:	d019      	beq.n	800291c <HAL_GPIO_Init+0x1ec>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4a49      	ldr	r2, [pc, #292]	@ (8002a10 <HAL_GPIO_Init+0x2e0>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d013      	beq.n	8002918 <HAL_GPIO_Init+0x1e8>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a48      	ldr	r2, [pc, #288]	@ (8002a14 <HAL_GPIO_Init+0x2e4>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d00d      	beq.n	8002914 <HAL_GPIO_Init+0x1e4>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a47      	ldr	r2, [pc, #284]	@ (8002a18 <HAL_GPIO_Init+0x2e8>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d007      	beq.n	8002910 <HAL_GPIO_Init+0x1e0>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a46      	ldr	r2, [pc, #280]	@ (8002a1c <HAL_GPIO_Init+0x2ec>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d101      	bne.n	800290c <HAL_GPIO_Init+0x1dc>
 8002908:	2304      	movs	r3, #4
 800290a:	e008      	b.n	800291e <HAL_GPIO_Init+0x1ee>
 800290c:	2305      	movs	r3, #5
 800290e:	e006      	b.n	800291e <HAL_GPIO_Init+0x1ee>
 8002910:	2303      	movs	r3, #3
 8002912:	e004      	b.n	800291e <HAL_GPIO_Init+0x1ee>
 8002914:	2302      	movs	r3, #2
 8002916:	e002      	b.n	800291e <HAL_GPIO_Init+0x1ee>
 8002918:	2301      	movs	r3, #1
 800291a:	e000      	b.n	800291e <HAL_GPIO_Init+0x1ee>
 800291c:	2300      	movs	r3, #0
 800291e:	697a      	ldr	r2, [r7, #20]
 8002920:	f002 0203 	and.w	r2, r2, #3
 8002924:	0092      	lsls	r2, r2, #2
 8002926:	4093      	lsls	r3, r2
 8002928:	693a      	ldr	r2, [r7, #16]
 800292a:	4313      	orrs	r3, r2
 800292c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800292e:	4937      	ldr	r1, [pc, #220]	@ (8002a0c <HAL_GPIO_Init+0x2dc>)
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	089b      	lsrs	r3, r3, #2
 8002934:	3302      	adds	r3, #2
 8002936:	693a      	ldr	r2, [r7, #16]
 8002938:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800293c:	4b38      	ldr	r3, [pc, #224]	@ (8002a20 <HAL_GPIO_Init+0x2f0>)
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	43db      	mvns	r3, r3
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	4013      	ands	r3, r2
 800294a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d003      	beq.n	8002960 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002958:	693a      	ldr	r2, [r7, #16]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	4313      	orrs	r3, r2
 800295e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002960:	4a2f      	ldr	r2, [pc, #188]	@ (8002a20 <HAL_GPIO_Init+0x2f0>)
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002966:	4b2e      	ldr	r3, [pc, #184]	@ (8002a20 <HAL_GPIO_Init+0x2f0>)
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	43db      	mvns	r3, r3
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	4013      	ands	r3, r2
 8002974:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d003      	beq.n	800298a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	4313      	orrs	r3, r2
 8002988:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800298a:	4a25      	ldr	r2, [pc, #148]	@ (8002a20 <HAL_GPIO_Init+0x2f0>)
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002990:	4b23      	ldr	r3, [pc, #140]	@ (8002a20 <HAL_GPIO_Init+0x2f0>)
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	43db      	mvns	r3, r3
 800299a:	693a      	ldr	r2, [r7, #16]
 800299c:	4013      	ands	r3, r2
 800299e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d003      	beq.n	80029b4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80029ac:	693a      	ldr	r2, [r7, #16]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80029b4:	4a1a      	ldr	r2, [pc, #104]	@ (8002a20 <HAL_GPIO_Init+0x2f0>)
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029ba:	4b19      	ldr	r3, [pc, #100]	@ (8002a20 <HAL_GPIO_Init+0x2f0>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	43db      	mvns	r3, r3
 80029c4:	693a      	ldr	r2, [r7, #16]
 80029c6:	4013      	ands	r3, r2
 80029c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d003      	beq.n	80029de <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80029d6:	693a      	ldr	r2, [r7, #16]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	4313      	orrs	r3, r2
 80029dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80029de:	4a10      	ldr	r2, [pc, #64]	@ (8002a20 <HAL_GPIO_Init+0x2f0>)
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	3301      	adds	r3, #1
 80029e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	fa22 f303 	lsr.w	r3, r2, r3
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	f47f aea3 	bne.w	8002740 <HAL_GPIO_Init+0x10>
  }
}
 80029fa:	bf00      	nop
 80029fc:	bf00      	nop
 80029fe:	371c      	adds	r7, #28
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	40010000 	.word	0x40010000
 8002a10:	48000400 	.word	0x48000400
 8002a14:	48000800 	.word	0x48000800
 8002a18:	48000c00 	.word	0x48000c00
 8002a1c:	48001000 	.word	0x48001000
 8002a20:	40010400 	.word	0x40010400

08002a24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	807b      	strh	r3, [r7, #2]
 8002a30:	4613      	mov	r3, r2
 8002a32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a34:	787b      	ldrb	r3, [r7, #1]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d003      	beq.n	8002a42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a3a:	887a      	ldrh	r2, [r7, #2]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a40:	e002      	b.n	8002a48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a42:	887a      	ldrh	r2, [r7, #2]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002a48:	bf00      	nop
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e08d      	b.n	8002b82 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d106      	bne.n	8002a80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7fe f8b0 	bl	8000be0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2224      	movs	r2, #36	@ 0x24
 8002a84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f022 0201 	bic.w	r2, r2, #1
 8002a96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685a      	ldr	r2, [r3, #4]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002aa4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	689a      	ldr	r2, [r3, #8]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ab4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d107      	bne.n	8002ace <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	689a      	ldr	r2, [r3, #8]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	e006      	b.n	8002adc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	689a      	ldr	r2, [r3, #8]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002ada:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	d108      	bne.n	8002af6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	685a      	ldr	r2, [r3, #4]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002af2:	605a      	str	r2, [r3, #4]
 8002af4:	e007      	b.n	8002b06 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b04:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	687a      	ldr	r2, [r7, #4]
 8002b0e:	6812      	ldr	r2, [r2, #0]
 8002b10:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b18:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	68da      	ldr	r2, [r3, #12]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b28:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	691a      	ldr	r2, [r3, #16]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	695b      	ldr	r3, [r3, #20]
 8002b32:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	430a      	orrs	r2, r1
 8002b42:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	69d9      	ldr	r1, [r3, #28]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a1a      	ldr	r2, [r3, #32]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	430a      	orrs	r2, r1
 8002b52:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f042 0201 	orr.w	r2, r2, #1
 8002b62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2220      	movs	r2, #32
 8002b6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3708      	adds	r7, #8
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
	...

08002b8c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b088      	sub	sp, #32
 8002b90:	af02      	add	r7, sp, #8
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	4608      	mov	r0, r1
 8002b96:	4611      	mov	r1, r2
 8002b98:	461a      	mov	r2, r3
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	817b      	strh	r3, [r7, #10]
 8002b9e:	460b      	mov	r3, r1
 8002ba0:	813b      	strh	r3, [r7, #8]
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b20      	cmp	r3, #32
 8002bb0:	f040 80f9 	bne.w	8002da6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bb4:	6a3b      	ldr	r3, [r7, #32]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d002      	beq.n	8002bc0 <HAL_I2C_Mem_Write+0x34>
 8002bba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d105      	bne.n	8002bcc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bc6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e0ed      	b.n	8002da8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d101      	bne.n	8002bda <HAL_I2C_Mem_Write+0x4e>
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	e0e6      	b.n	8002da8 <HAL_I2C_Mem_Write+0x21c>
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002be2:	f7ff fc8f 	bl	8002504 <HAL_GetTick>
 8002be6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	9300      	str	r3, [sp, #0]
 8002bec:	2319      	movs	r3, #25
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f000 f955 	bl	8002ea4 <I2C_WaitOnFlagUntilTimeout>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e0d1      	b.n	8002da8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2221      	movs	r2, #33	@ 0x21
 8002c08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2240      	movs	r2, #64	@ 0x40
 8002c10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2200      	movs	r2, #0
 8002c18:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6a3a      	ldr	r2, [r7, #32]
 8002c1e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002c24:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c2c:	88f8      	ldrh	r0, [r7, #6]
 8002c2e:	893a      	ldrh	r2, [r7, #8]
 8002c30:	8979      	ldrh	r1, [r7, #10]
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	9301      	str	r3, [sp, #4]
 8002c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c38:	9300      	str	r3, [sp, #0]
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f000 f8b9 	bl	8002db4 <I2C_RequestMemoryWrite>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d005      	beq.n	8002c54 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e0a9      	b.n	8002da8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	2bff      	cmp	r3, #255	@ 0xff
 8002c5c:	d90e      	bls.n	8002c7c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	22ff      	movs	r2, #255	@ 0xff
 8002c62:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c68:	b2da      	uxtb	r2, r3
 8002c6a:	8979      	ldrh	r1, [r7, #10]
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	9300      	str	r3, [sp, #0]
 8002c70:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c74:	68f8      	ldr	r0, [r7, #12]
 8002c76:	f000 fad9 	bl	800322c <I2C_TransferConfig>
 8002c7a:	e00f      	b.n	8002c9c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c80:	b29a      	uxth	r2, r3
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	8979      	ldrh	r1, [r7, #10]
 8002c8e:	2300      	movs	r3, #0
 8002c90:	9300      	str	r3, [sp, #0]
 8002c92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c96:	68f8      	ldr	r0, [r7, #12]
 8002c98:	f000 fac8 	bl	800322c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c9c:	697a      	ldr	r2, [r7, #20]
 8002c9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ca0:	68f8      	ldr	r0, [r7, #12]
 8002ca2:	f000 f958 	bl	8002f56 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e07b      	b.n	8002da8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb4:	781a      	ldrb	r2, [r3, #0]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc0:	1c5a      	adds	r2, r3, #1
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	b29a      	uxth	r2, r3
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cd8:	3b01      	subs	r3, #1
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d034      	beq.n	8002d54 <HAL_I2C_Mem_Write+0x1c8>
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d130      	bne.n	8002d54 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	9300      	str	r3, [sp, #0]
 8002cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	2180      	movs	r1, #128	@ 0x80
 8002cfc:	68f8      	ldr	r0, [r7, #12]
 8002cfe:	f000 f8d1 	bl	8002ea4 <I2C_WaitOnFlagUntilTimeout>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d001      	beq.n	8002d0c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e04d      	b.n	8002da8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	2bff      	cmp	r3, #255	@ 0xff
 8002d14:	d90e      	bls.n	8002d34 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	22ff      	movs	r2, #255	@ 0xff
 8002d1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d20:	b2da      	uxtb	r2, r3
 8002d22:	8979      	ldrh	r1, [r7, #10]
 8002d24:	2300      	movs	r3, #0
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d2c:	68f8      	ldr	r0, [r7, #12]
 8002d2e:	f000 fa7d 	bl	800322c <I2C_TransferConfig>
 8002d32:	e00f      	b.n	8002d54 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d38:	b29a      	uxth	r2, r3
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d42:	b2da      	uxtb	r2, r3
 8002d44:	8979      	ldrh	r1, [r7, #10]
 8002d46:	2300      	movs	r3, #0
 8002d48:	9300      	str	r3, [sp, #0]
 8002d4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d4e:	68f8      	ldr	r0, [r7, #12]
 8002d50:	f000 fa6c 	bl	800322c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d19e      	bne.n	8002c9c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d5e:	697a      	ldr	r2, [r7, #20]
 8002d60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d62:	68f8      	ldr	r0, [r7, #12]
 8002d64:	f000 f93e 	bl	8002fe4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e01a      	b.n	8002da8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2220      	movs	r2, #32
 8002d78:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	6859      	ldr	r1, [r3, #4]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	4b0a      	ldr	r3, [pc, #40]	@ (8002db0 <HAL_I2C_Mem_Write+0x224>)
 8002d86:	400b      	ands	r3, r1
 8002d88:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2220      	movs	r2, #32
 8002d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2200      	movs	r2, #0
 8002d96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002da2:	2300      	movs	r3, #0
 8002da4:	e000      	b.n	8002da8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002da6:	2302      	movs	r3, #2
  }
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3718      	adds	r7, #24
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	fe00e800 	.word	0xfe00e800

08002db4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b086      	sub	sp, #24
 8002db8:	af02      	add	r7, sp, #8
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	4608      	mov	r0, r1
 8002dbe:	4611      	mov	r1, r2
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	817b      	strh	r3, [r7, #10]
 8002dc6:	460b      	mov	r3, r1
 8002dc8:	813b      	strh	r3, [r7, #8]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002dce:	88fb      	ldrh	r3, [r7, #6]
 8002dd0:	b2da      	uxtb	r2, r3
 8002dd2:	8979      	ldrh	r1, [r7, #10]
 8002dd4:	4b20      	ldr	r3, [pc, #128]	@ (8002e58 <I2C_RequestMemoryWrite+0xa4>)
 8002dd6:	9300      	str	r3, [sp, #0]
 8002dd8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ddc:	68f8      	ldr	r0, [r7, #12]
 8002dde:	f000 fa25 	bl	800322c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002de2:	69fa      	ldr	r2, [r7, #28]
 8002de4:	69b9      	ldr	r1, [r7, #24]
 8002de6:	68f8      	ldr	r0, [r7, #12]
 8002de8:	f000 f8b5 	bl	8002f56 <I2C_WaitOnTXISFlagUntilTimeout>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e02c      	b.n	8002e50 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002df6:	88fb      	ldrh	r3, [r7, #6]
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d105      	bne.n	8002e08 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002dfc:	893b      	ldrh	r3, [r7, #8]
 8002dfe:	b2da      	uxtb	r2, r3
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e06:	e015      	b.n	8002e34 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002e08:	893b      	ldrh	r3, [r7, #8]
 8002e0a:	0a1b      	lsrs	r3, r3, #8
 8002e0c:	b29b      	uxth	r3, r3
 8002e0e:	b2da      	uxtb	r2, r3
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e16:	69fa      	ldr	r2, [r7, #28]
 8002e18:	69b9      	ldr	r1, [r7, #24]
 8002e1a:	68f8      	ldr	r0, [r7, #12]
 8002e1c:	f000 f89b 	bl	8002f56 <I2C_WaitOnTXISFlagUntilTimeout>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d001      	beq.n	8002e2a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e012      	b.n	8002e50 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e2a:	893b      	ldrh	r3, [r7, #8]
 8002e2c:	b2da      	uxtb	r2, r3
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	9300      	str	r3, [sp, #0]
 8002e38:	69bb      	ldr	r3, [r7, #24]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	2180      	movs	r1, #128	@ 0x80
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	f000 f830 	bl	8002ea4 <I2C_WaitOnFlagUntilTimeout>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e000      	b.n	8002e50 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002e4e:	2300      	movs	r3, #0
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3710      	adds	r7, #16
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	80002000 	.word	0x80002000

08002e5c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	f003 0302 	and.w	r3, r3, #2
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d103      	bne.n	8002e7a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2200      	movs	r2, #0
 8002e78:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	f003 0301 	and.w	r3, r3, #1
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d007      	beq.n	8002e98 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	699a      	ldr	r2, [r3, #24]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f042 0201 	orr.w	r2, r2, #1
 8002e96:	619a      	str	r2, [r3, #24]
  }
}
 8002e98:	bf00      	nop
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	60f8      	str	r0, [r7, #12]
 8002eac:	60b9      	str	r1, [r7, #8]
 8002eae:	603b      	str	r3, [r7, #0]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002eb4:	e03b      	b.n	8002f2e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	6839      	ldr	r1, [r7, #0]
 8002eba:	68f8      	ldr	r0, [r7, #12]
 8002ebc:	f000 f8d6 	bl	800306c <I2C_IsErrorOccurred>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e041      	b.n	8002f4e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ed0:	d02d      	beq.n	8002f2e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ed2:	f7ff fb17 	bl	8002504 <HAL_GetTick>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	69bb      	ldr	r3, [r7, #24]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	683a      	ldr	r2, [r7, #0]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d302      	bcc.n	8002ee8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d122      	bne.n	8002f2e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	699a      	ldr	r2, [r3, #24]
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	68ba      	ldr	r2, [r7, #8]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	bf0c      	ite	eq
 8002ef8:	2301      	moveq	r3, #1
 8002efa:	2300      	movne	r3, #0
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	461a      	mov	r2, r3
 8002f00:	79fb      	ldrb	r3, [r7, #7]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d113      	bne.n	8002f2e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f0a:	f043 0220 	orr.w	r2, r3, #32
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2220      	movs	r2, #32
 8002f16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e00f      	b.n	8002f4e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	699a      	ldr	r2, [r3, #24]
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	4013      	ands	r3, r2
 8002f38:	68ba      	ldr	r2, [r7, #8]
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	bf0c      	ite	eq
 8002f3e:	2301      	moveq	r3, #1
 8002f40:	2300      	movne	r3, #0
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	461a      	mov	r2, r3
 8002f46:	79fb      	ldrb	r3, [r7, #7]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d0b4      	beq.n	8002eb6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f4c:	2300      	movs	r3, #0
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3710      	adds	r7, #16
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}

08002f56 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002f56:	b580      	push	{r7, lr}
 8002f58:	b084      	sub	sp, #16
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	60f8      	str	r0, [r7, #12]
 8002f5e:	60b9      	str	r1, [r7, #8]
 8002f60:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002f62:	e033      	b.n	8002fcc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	68b9      	ldr	r1, [r7, #8]
 8002f68:	68f8      	ldr	r0, [r7, #12]
 8002f6a:	f000 f87f 	bl	800306c <I2C_IsErrorOccurred>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d001      	beq.n	8002f78 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e031      	b.n	8002fdc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f7e:	d025      	beq.n	8002fcc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f80:	f7ff fac0 	bl	8002504 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	68ba      	ldr	r2, [r7, #8]
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d302      	bcc.n	8002f96 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d11a      	bne.n	8002fcc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	f003 0302 	and.w	r3, r3, #2
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d013      	beq.n	8002fcc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fa8:	f043 0220 	orr.w	r2, r3, #32
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2220      	movs	r2, #32
 8002fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e007      	b.n	8002fdc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d1c4      	bne.n	8002f64 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002fda:	2300      	movs	r3, #0
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3710      	adds	r7, #16
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	60b9      	str	r1, [r7, #8]
 8002fee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ff0:	e02f      	b.n	8003052 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	68b9      	ldr	r1, [r7, #8]
 8002ff6:	68f8      	ldr	r0, [r7, #12]
 8002ff8:	f000 f838 	bl	800306c <I2C_IsErrorOccurred>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e02d      	b.n	8003062 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003006:	f7ff fa7d 	bl	8002504 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	68ba      	ldr	r2, [r7, #8]
 8003012:	429a      	cmp	r2, r3
 8003014:	d302      	bcc.n	800301c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d11a      	bne.n	8003052 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	f003 0320 	and.w	r3, r3, #32
 8003026:	2b20      	cmp	r3, #32
 8003028:	d013      	beq.n	8003052 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800302e:	f043 0220 	orr.w	r2, r3, #32
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2220      	movs	r2, #32
 800303a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e007      	b.n	8003062 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	699b      	ldr	r3, [r3, #24]
 8003058:	f003 0320 	and.w	r3, r3, #32
 800305c:	2b20      	cmp	r3, #32
 800305e:	d1c8      	bne.n	8002ff2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003060:	2300      	movs	r3, #0
}
 8003062:	4618      	mov	r0, r3
 8003064:	3710      	adds	r7, #16
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
	...

0800306c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b08a      	sub	sp, #40	@ 0x28
 8003070:	af00      	add	r7, sp, #0
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	60b9      	str	r1, [r7, #8]
 8003076:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003078:	2300      	movs	r3, #0
 800307a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	699b      	ldr	r3, [r3, #24]
 8003084:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003086:	2300      	movs	r3, #0
 8003088:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	f003 0310 	and.w	r3, r3, #16
 8003094:	2b00      	cmp	r3, #0
 8003096:	d068      	beq.n	800316a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2210      	movs	r2, #16
 800309e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80030a0:	e049      	b.n	8003136 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030a8:	d045      	beq.n	8003136 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80030aa:	f7ff fa2b 	bl	8002504 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	68ba      	ldr	r2, [r7, #8]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d302      	bcc.n	80030c0 <I2C_IsErrorOccurred+0x54>
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d13a      	bne.n	8003136 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030ca:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80030d2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	699b      	ldr	r3, [r3, #24]
 80030da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030e2:	d121      	bne.n	8003128 <I2C_IsErrorOccurred+0xbc>
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80030ea:	d01d      	beq.n	8003128 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80030ec:	7cfb      	ldrb	r3, [r7, #19]
 80030ee:	2b20      	cmp	r3, #32
 80030f0:	d01a      	beq.n	8003128 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	685a      	ldr	r2, [r3, #4]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003100:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003102:	f7ff f9ff 	bl	8002504 <HAL_GetTick>
 8003106:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003108:	e00e      	b.n	8003128 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800310a:	f7ff f9fb 	bl	8002504 <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	2b19      	cmp	r3, #25
 8003116:	d907      	bls.n	8003128 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003118:	6a3b      	ldr	r3, [r7, #32]
 800311a:	f043 0320 	orr.w	r3, r3, #32
 800311e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003126:	e006      	b.n	8003136 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	699b      	ldr	r3, [r3, #24]
 800312e:	f003 0320 	and.w	r3, r3, #32
 8003132:	2b20      	cmp	r3, #32
 8003134:	d1e9      	bne.n	800310a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	f003 0320 	and.w	r3, r3, #32
 8003140:	2b20      	cmp	r3, #32
 8003142:	d003      	beq.n	800314c <I2C_IsErrorOccurred+0xe0>
 8003144:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003148:	2b00      	cmp	r3, #0
 800314a:	d0aa      	beq.n	80030a2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800314c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003150:	2b00      	cmp	r3, #0
 8003152:	d103      	bne.n	800315c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2220      	movs	r2, #32
 800315a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800315c:	6a3b      	ldr	r3, [r7, #32]
 800315e:	f043 0304 	orr.w	r3, r3, #4
 8003162:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003172:	69bb      	ldr	r3, [r7, #24]
 8003174:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003178:	2b00      	cmp	r3, #0
 800317a:	d00b      	beq.n	8003194 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800317c:	6a3b      	ldr	r3, [r7, #32]
 800317e:	f043 0301 	orr.w	r3, r3, #1
 8003182:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800318c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800319a:	2b00      	cmp	r3, #0
 800319c:	d00b      	beq.n	80031b6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800319e:	6a3b      	ldr	r3, [r7, #32]
 80031a0:	f043 0308 	orr.w	r3, r3, #8
 80031a4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80031ae:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80031b6:	69bb      	ldr	r3, [r7, #24]
 80031b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d00b      	beq.n	80031d8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80031c0:	6a3b      	ldr	r3, [r7, #32]
 80031c2:	f043 0302 	orr.w	r3, r3, #2
 80031c6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80031d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80031d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d01c      	beq.n	800321a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80031e0:	68f8      	ldr	r0, [r7, #12]
 80031e2:	f7ff fe3b 	bl	8002e5c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	6859      	ldr	r1, [r3, #4]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	4b0d      	ldr	r3, [pc, #52]	@ (8003228 <I2C_IsErrorOccurred+0x1bc>)
 80031f2:	400b      	ands	r3, r1
 80031f4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031fa:	6a3b      	ldr	r3, [r7, #32]
 80031fc:	431a      	orrs	r2, r3
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2220      	movs	r2, #32
 8003206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2200      	movs	r2, #0
 800320e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2200      	movs	r2, #0
 8003216:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800321a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800321e:	4618      	mov	r0, r3
 8003220:	3728      	adds	r7, #40	@ 0x28
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	fe00e800 	.word	0xfe00e800

0800322c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800322c:	b480      	push	{r7}
 800322e:	b087      	sub	sp, #28
 8003230:	af00      	add	r7, sp, #0
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	607b      	str	r3, [r7, #4]
 8003236:	460b      	mov	r3, r1
 8003238:	817b      	strh	r3, [r7, #10]
 800323a:	4613      	mov	r3, r2
 800323c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800323e:	897b      	ldrh	r3, [r7, #10]
 8003240:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003244:	7a7b      	ldrb	r3, [r7, #9]
 8003246:	041b      	lsls	r3, r3, #16
 8003248:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800324c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003252:	6a3b      	ldr	r3, [r7, #32]
 8003254:	4313      	orrs	r3, r2
 8003256:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800325a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	685a      	ldr	r2, [r3, #4]
 8003262:	6a3b      	ldr	r3, [r7, #32]
 8003264:	0d5b      	lsrs	r3, r3, #21
 8003266:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800326a:	4b08      	ldr	r3, [pc, #32]	@ (800328c <I2C_TransferConfig+0x60>)
 800326c:	430b      	orrs	r3, r1
 800326e:	43db      	mvns	r3, r3
 8003270:	ea02 0103 	and.w	r1, r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	697a      	ldr	r2, [r7, #20]
 800327a:	430a      	orrs	r2, r1
 800327c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800327e:	bf00      	nop
 8003280:	371c      	adds	r7, #28
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	03ff63ff 	.word	0x03ff63ff

08003290 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	2b20      	cmp	r3, #32
 80032a4:	d138      	bne.n	8003318 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d101      	bne.n	80032b4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80032b0:	2302      	movs	r3, #2
 80032b2:	e032      	b.n	800331a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2224      	movs	r2, #36	@ 0x24
 80032c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f022 0201 	bic.w	r2, r2, #1
 80032d2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80032e2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	6819      	ldr	r1, [r3, #0]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	683a      	ldr	r2, [r7, #0]
 80032f0:	430a      	orrs	r2, r1
 80032f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f042 0201 	orr.w	r2, r2, #1
 8003302:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2220      	movs	r2, #32
 8003308:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003314:	2300      	movs	r3, #0
 8003316:	e000      	b.n	800331a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003318:	2302      	movs	r3, #2
  }
}
 800331a:	4618      	mov	r0, r3
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr

08003326 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003326:	b480      	push	{r7}
 8003328:	b085      	sub	sp, #20
 800332a:	af00      	add	r7, sp, #0
 800332c:	6078      	str	r0, [r7, #4]
 800332e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003336:	b2db      	uxtb	r3, r3
 8003338:	2b20      	cmp	r3, #32
 800333a:	d139      	bne.n	80033b0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003342:	2b01      	cmp	r3, #1
 8003344:	d101      	bne.n	800334a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003346:	2302      	movs	r3, #2
 8003348:	e033      	b.n	80033b2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2201      	movs	r2, #1
 800334e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2224      	movs	r2, #36	@ 0x24
 8003356:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f022 0201 	bic.w	r2, r2, #1
 8003368:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003378:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	021b      	lsls	r3, r3, #8
 800337e:	68fa      	ldr	r2, [r7, #12]
 8003380:	4313      	orrs	r3, r2
 8003382:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	68fa      	ldr	r2, [r7, #12]
 800338a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f042 0201 	orr.w	r2, r2, #1
 800339a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2220      	movs	r2, #32
 80033a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80033ac:	2300      	movs	r3, #0
 80033ae:	e000      	b.n	80033b2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80033b0:	2302      	movs	r3, #2
  }
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3714      	adds	r7, #20
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr

080033be <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80033be:	b580      	push	{r7, lr}
 80033c0:	b084      	sub	sp, #16
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d101      	bne.n	80033d0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e0b9      	b.n	8003544 <HAL_PCD_Init+0x186>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d106      	bne.n	80033ea <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2200      	movs	r2, #0
 80033e0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f7fd fcd5 	bl	8000d94 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2203      	movs	r2, #3
 80033ee:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4618      	mov	r0, r3
 80033f8:	f002 fa6e 	bl	80058d8 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033fc:	2300      	movs	r3, #0
 80033fe:	73fb      	strb	r3, [r7, #15]
 8003400:	e03e      	b.n	8003480 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003402:	7bfa      	ldrb	r2, [r7, #15]
 8003404:	6879      	ldr	r1, [r7, #4]
 8003406:	4613      	mov	r3, r2
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	4413      	add	r3, r2
 800340c:	00db      	lsls	r3, r3, #3
 800340e:	440b      	add	r3, r1
 8003410:	3311      	adds	r3, #17
 8003412:	2201      	movs	r2, #1
 8003414:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003416:	7bfa      	ldrb	r2, [r7, #15]
 8003418:	6879      	ldr	r1, [r7, #4]
 800341a:	4613      	mov	r3, r2
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	4413      	add	r3, r2
 8003420:	00db      	lsls	r3, r3, #3
 8003422:	440b      	add	r3, r1
 8003424:	3310      	adds	r3, #16
 8003426:	7bfa      	ldrb	r2, [r7, #15]
 8003428:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800342a:	7bfa      	ldrb	r2, [r7, #15]
 800342c:	6879      	ldr	r1, [r7, #4]
 800342e:	4613      	mov	r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	4413      	add	r3, r2
 8003434:	00db      	lsls	r3, r3, #3
 8003436:	440b      	add	r3, r1
 8003438:	3313      	adds	r3, #19
 800343a:	2200      	movs	r2, #0
 800343c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800343e:	7bfa      	ldrb	r2, [r7, #15]
 8003440:	6879      	ldr	r1, [r7, #4]
 8003442:	4613      	mov	r3, r2
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	4413      	add	r3, r2
 8003448:	00db      	lsls	r3, r3, #3
 800344a:	440b      	add	r3, r1
 800344c:	3320      	adds	r3, #32
 800344e:	2200      	movs	r2, #0
 8003450:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003452:	7bfa      	ldrb	r2, [r7, #15]
 8003454:	6879      	ldr	r1, [r7, #4]
 8003456:	4613      	mov	r3, r2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	4413      	add	r3, r2
 800345c:	00db      	lsls	r3, r3, #3
 800345e:	440b      	add	r3, r1
 8003460:	3324      	adds	r3, #36	@ 0x24
 8003462:	2200      	movs	r2, #0
 8003464:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003466:	7bfb      	ldrb	r3, [r7, #15]
 8003468:	6879      	ldr	r1, [r7, #4]
 800346a:	1c5a      	adds	r2, r3, #1
 800346c:	4613      	mov	r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	4413      	add	r3, r2
 8003472:	00db      	lsls	r3, r3, #3
 8003474:	440b      	add	r3, r1
 8003476:	2200      	movs	r2, #0
 8003478:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800347a:	7bfb      	ldrb	r3, [r7, #15]
 800347c:	3301      	adds	r3, #1
 800347e:	73fb      	strb	r3, [r7, #15]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	791b      	ldrb	r3, [r3, #4]
 8003484:	7bfa      	ldrb	r2, [r7, #15]
 8003486:	429a      	cmp	r2, r3
 8003488:	d3bb      	bcc.n	8003402 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800348a:	2300      	movs	r3, #0
 800348c:	73fb      	strb	r3, [r7, #15]
 800348e:	e044      	b.n	800351a <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003490:	7bfa      	ldrb	r2, [r7, #15]
 8003492:	6879      	ldr	r1, [r7, #4]
 8003494:	4613      	mov	r3, r2
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	4413      	add	r3, r2
 800349a:	00db      	lsls	r3, r3, #3
 800349c:	440b      	add	r3, r1
 800349e:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80034a2:	2200      	movs	r2, #0
 80034a4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80034a6:	7bfa      	ldrb	r2, [r7, #15]
 80034a8:	6879      	ldr	r1, [r7, #4]
 80034aa:	4613      	mov	r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	4413      	add	r3, r2
 80034b0:	00db      	lsls	r3, r3, #3
 80034b2:	440b      	add	r3, r1
 80034b4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80034b8:	7bfa      	ldrb	r2, [r7, #15]
 80034ba:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80034bc:	7bfa      	ldrb	r2, [r7, #15]
 80034be:	6879      	ldr	r1, [r7, #4]
 80034c0:	4613      	mov	r3, r2
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	4413      	add	r3, r2
 80034c6:	00db      	lsls	r3, r3, #3
 80034c8:	440b      	add	r3, r1
 80034ca:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80034ce:	2200      	movs	r2, #0
 80034d0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80034d2:	7bfa      	ldrb	r2, [r7, #15]
 80034d4:	6879      	ldr	r1, [r7, #4]
 80034d6:	4613      	mov	r3, r2
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	4413      	add	r3, r2
 80034dc:	00db      	lsls	r3, r3, #3
 80034de:	440b      	add	r3, r1
 80034e0:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80034e4:	2200      	movs	r2, #0
 80034e6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80034e8:	7bfa      	ldrb	r2, [r7, #15]
 80034ea:	6879      	ldr	r1, [r7, #4]
 80034ec:	4613      	mov	r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	4413      	add	r3, r2
 80034f2:	00db      	lsls	r3, r3, #3
 80034f4:	440b      	add	r3, r1
 80034f6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80034fa:	2200      	movs	r2, #0
 80034fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80034fe:	7bfa      	ldrb	r2, [r7, #15]
 8003500:	6879      	ldr	r1, [r7, #4]
 8003502:	4613      	mov	r3, r2
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	4413      	add	r3, r2
 8003508:	00db      	lsls	r3, r3, #3
 800350a:	440b      	add	r3, r1
 800350c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8003510:	2200      	movs	r2, #0
 8003512:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003514:	7bfb      	ldrb	r3, [r7, #15]
 8003516:	3301      	adds	r3, #1
 8003518:	73fb      	strb	r3, [r7, #15]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	791b      	ldrb	r3, [r3, #4]
 800351e:	7bfa      	ldrb	r2, [r7, #15]
 8003520:	429a      	cmp	r2, r3
 8003522:	d3b5      	bcc.n	8003490 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6818      	ldr	r0, [r3, #0]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	3304      	adds	r3, #4
 800352c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003530:	f002 f9ed 	bl	800590e <USB_DevInit>

  hpcd->USB_Address = 0U;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2201      	movs	r2, #1
 800353e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  return HAL_OK;
 8003542:	2300      	movs	r3, #0
}
 8003544:	4618      	mov	r0, r3
 8003546:	3710      	adds	r7, #16
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}

0800354c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8003552:	af00      	add	r7, sp, #0
 8003554:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003558:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800355c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800355e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003562:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d102      	bne.n	8003572 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	f001 b823 	b.w	80045b8 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003572:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003576:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0301 	and.w	r3, r3, #1
 8003582:	2b00      	cmp	r3, #0
 8003584:	f000 817d 	beq.w	8003882 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003588:	4bbc      	ldr	r3, [pc, #752]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f003 030c 	and.w	r3, r3, #12
 8003590:	2b04      	cmp	r3, #4
 8003592:	d00c      	beq.n	80035ae <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003594:	4bb9      	ldr	r3, [pc, #740]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f003 030c 	and.w	r3, r3, #12
 800359c:	2b08      	cmp	r3, #8
 800359e:	d15c      	bne.n	800365a <HAL_RCC_OscConfig+0x10e>
 80035a0:	4bb6      	ldr	r3, [pc, #728]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035ac:	d155      	bne.n	800365a <HAL_RCC_OscConfig+0x10e>
 80035ae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80035b2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80035ba:	fa93 f3a3 	rbit	r3, r3
 80035be:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80035c2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035c6:	fab3 f383 	clz	r3, r3
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	095b      	lsrs	r3, r3, #5
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	f043 0301 	orr.w	r3, r3, #1
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d102      	bne.n	80035e0 <HAL_RCC_OscConfig+0x94>
 80035da:	4ba8      	ldr	r3, [pc, #672]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	e015      	b.n	800360c <HAL_RCC_OscConfig+0xc0>
 80035e0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80035e4:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e8:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80035ec:	fa93 f3a3 	rbit	r3, r3
 80035f0:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80035f4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80035f8:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80035fc:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8003600:	fa93 f3a3 	rbit	r3, r3
 8003604:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8003608:	4b9c      	ldr	r3, [pc, #624]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 800360a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003610:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8003614:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003618:	fa92 f2a2 	rbit	r2, r2
 800361c:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8003620:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8003624:	fab2 f282 	clz	r2, r2
 8003628:	b2d2      	uxtb	r2, r2
 800362a:	f042 0220 	orr.w	r2, r2, #32
 800362e:	b2d2      	uxtb	r2, r2
 8003630:	f002 021f 	and.w	r2, r2, #31
 8003634:	2101      	movs	r1, #1
 8003636:	fa01 f202 	lsl.w	r2, r1, r2
 800363a:	4013      	ands	r3, r2
 800363c:	2b00      	cmp	r3, #0
 800363e:	f000 811f 	beq.w	8003880 <HAL_RCC_OscConfig+0x334>
 8003642:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003646:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	f040 8116 	bne.w	8003880 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	f000 bfaf 	b.w	80045b8 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800365a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800365e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800366a:	d106      	bne.n	800367a <HAL_RCC_OscConfig+0x12e>
 800366c:	4b83      	ldr	r3, [pc, #524]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a82      	ldr	r2, [pc, #520]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 8003672:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003676:	6013      	str	r3, [r2, #0]
 8003678:	e036      	b.n	80036e8 <HAL_RCC_OscConfig+0x19c>
 800367a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800367e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d10c      	bne.n	80036a4 <HAL_RCC_OscConfig+0x158>
 800368a:	4b7c      	ldr	r3, [pc, #496]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a7b      	ldr	r2, [pc, #492]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 8003690:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003694:	6013      	str	r3, [r2, #0]
 8003696:	4b79      	ldr	r3, [pc, #484]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a78      	ldr	r2, [pc, #480]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 800369c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036a0:	6013      	str	r3, [r2, #0]
 80036a2:	e021      	b.n	80036e8 <HAL_RCC_OscConfig+0x19c>
 80036a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036a8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036b4:	d10c      	bne.n	80036d0 <HAL_RCC_OscConfig+0x184>
 80036b6:	4b71      	ldr	r3, [pc, #452]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a70      	ldr	r2, [pc, #448]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 80036bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036c0:	6013      	str	r3, [r2, #0]
 80036c2:	4b6e      	ldr	r3, [pc, #440]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a6d      	ldr	r2, [pc, #436]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 80036c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036cc:	6013      	str	r3, [r2, #0]
 80036ce:	e00b      	b.n	80036e8 <HAL_RCC_OscConfig+0x19c>
 80036d0:	4b6a      	ldr	r3, [pc, #424]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a69      	ldr	r2, [pc, #420]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 80036d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036da:	6013      	str	r3, [r2, #0]
 80036dc:	4b67      	ldr	r3, [pc, #412]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a66      	ldr	r2, [pc, #408]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 80036e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036e6:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80036e8:	4b64      	ldr	r3, [pc, #400]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 80036ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ec:	f023 020f 	bic.w	r2, r3, #15
 80036f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	495f      	ldr	r1, [pc, #380]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 80036fe:	4313      	orrs	r3, r2
 8003700:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003702:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003706:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d059      	beq.n	80037c6 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003712:	f7fe fef7 	bl	8002504 <HAL_GetTick>
 8003716:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800371a:	e00a      	b.n	8003732 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800371c:	f7fe fef2 	bl	8002504 <HAL_GetTick>
 8003720:	4602      	mov	r2, r0
 8003722:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	2b64      	cmp	r3, #100	@ 0x64
 800372a:	d902      	bls.n	8003732 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800372c:	2303      	movs	r3, #3
 800372e:	f000 bf43 	b.w	80045b8 <HAL_RCC_OscConfig+0x106c>
 8003732:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003736:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800373a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 800373e:	fa93 f3a3 	rbit	r3, r3
 8003742:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8003746:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800374a:	fab3 f383 	clz	r3, r3
 800374e:	b2db      	uxtb	r3, r3
 8003750:	095b      	lsrs	r3, r3, #5
 8003752:	b2db      	uxtb	r3, r3
 8003754:	f043 0301 	orr.w	r3, r3, #1
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b01      	cmp	r3, #1
 800375c:	d102      	bne.n	8003764 <HAL_RCC_OscConfig+0x218>
 800375e:	4b47      	ldr	r3, [pc, #284]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	e015      	b.n	8003790 <HAL_RCC_OscConfig+0x244>
 8003764:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003768:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800376c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003770:	fa93 f3a3 	rbit	r3, r3
 8003774:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003778:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800377c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003780:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003784:	fa93 f3a3 	rbit	r3, r3
 8003788:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 800378c:	4b3b      	ldr	r3, [pc, #236]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 800378e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003790:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003794:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8003798:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800379c:	fa92 f2a2 	rbit	r2, r2
 80037a0:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80037a4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80037a8:	fab2 f282 	clz	r2, r2
 80037ac:	b2d2      	uxtb	r2, r2
 80037ae:	f042 0220 	orr.w	r2, r2, #32
 80037b2:	b2d2      	uxtb	r2, r2
 80037b4:	f002 021f 	and.w	r2, r2, #31
 80037b8:	2101      	movs	r1, #1
 80037ba:	fa01 f202 	lsl.w	r2, r1, r2
 80037be:	4013      	ands	r3, r2
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d0ab      	beq.n	800371c <HAL_RCC_OscConfig+0x1d0>
 80037c4:	e05d      	b.n	8003882 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c6:	f7fe fe9d 	bl	8002504 <HAL_GetTick>
 80037ca:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ce:	e00a      	b.n	80037e6 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037d0:	f7fe fe98 	bl	8002504 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80037da:	1ad3      	subs	r3, r2, r3
 80037dc:	2b64      	cmp	r3, #100	@ 0x64
 80037de:	d902      	bls.n	80037e6 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	f000 bee9 	b.w	80045b8 <HAL_RCC_OscConfig+0x106c>
 80037e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80037ea:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ee:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80037f2:	fa93 f3a3 	rbit	r3, r3
 80037f6:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80037fa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037fe:	fab3 f383 	clz	r3, r3
 8003802:	b2db      	uxtb	r3, r3
 8003804:	095b      	lsrs	r3, r3, #5
 8003806:	b2db      	uxtb	r3, r3
 8003808:	f043 0301 	orr.w	r3, r3, #1
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b01      	cmp	r3, #1
 8003810:	d102      	bne.n	8003818 <HAL_RCC_OscConfig+0x2cc>
 8003812:	4b1a      	ldr	r3, [pc, #104]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	e015      	b.n	8003844 <HAL_RCC_OscConfig+0x2f8>
 8003818:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800381c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003820:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003824:	fa93 f3a3 	rbit	r3, r3
 8003828:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800382c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003830:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003834:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003838:	fa93 f3a3 	rbit	r3, r3
 800383c:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8003840:	4b0e      	ldr	r3, [pc, #56]	@ (800387c <HAL_RCC_OscConfig+0x330>)
 8003842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003844:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003848:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 800384c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003850:	fa92 f2a2 	rbit	r2, r2
 8003854:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8003858:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800385c:	fab2 f282 	clz	r2, r2
 8003860:	b2d2      	uxtb	r2, r2
 8003862:	f042 0220 	orr.w	r2, r2, #32
 8003866:	b2d2      	uxtb	r2, r2
 8003868:	f002 021f 	and.w	r2, r2, #31
 800386c:	2101      	movs	r1, #1
 800386e:	fa01 f202 	lsl.w	r2, r1, r2
 8003872:	4013      	ands	r3, r2
 8003874:	2b00      	cmp	r3, #0
 8003876:	d1ab      	bne.n	80037d0 <HAL_RCC_OscConfig+0x284>
 8003878:	e003      	b.n	8003882 <HAL_RCC_OscConfig+0x336>
 800387a:	bf00      	nop
 800387c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003880:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003882:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003886:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0302 	and.w	r3, r3, #2
 8003892:	2b00      	cmp	r3, #0
 8003894:	f000 817d 	beq.w	8003b92 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003898:	4ba6      	ldr	r3, [pc, #664]	@ (8003b34 <HAL_RCC_OscConfig+0x5e8>)
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f003 030c 	and.w	r3, r3, #12
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d00b      	beq.n	80038bc <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80038a4:	4ba3      	ldr	r3, [pc, #652]	@ (8003b34 <HAL_RCC_OscConfig+0x5e8>)
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f003 030c 	and.w	r3, r3, #12
 80038ac:	2b08      	cmp	r3, #8
 80038ae:	d172      	bne.n	8003996 <HAL_RCC_OscConfig+0x44a>
 80038b0:	4ba0      	ldr	r3, [pc, #640]	@ (8003b34 <HAL_RCC_OscConfig+0x5e8>)
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d16c      	bne.n	8003996 <HAL_RCC_OscConfig+0x44a>
 80038bc:	2302      	movs	r3, #2
 80038be:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c2:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80038c6:	fa93 f3a3 	rbit	r3, r3
 80038ca:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80038ce:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038d2:	fab3 f383 	clz	r3, r3
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	095b      	lsrs	r3, r3, #5
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	f043 0301 	orr.w	r3, r3, #1
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d102      	bne.n	80038ec <HAL_RCC_OscConfig+0x3a0>
 80038e6:	4b93      	ldr	r3, [pc, #588]	@ (8003b34 <HAL_RCC_OscConfig+0x5e8>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	e013      	b.n	8003914 <HAL_RCC_OscConfig+0x3c8>
 80038ec:	2302      	movs	r3, #2
 80038ee:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f2:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80038f6:	fa93 f3a3 	rbit	r3, r3
 80038fa:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80038fe:	2302      	movs	r3, #2
 8003900:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003904:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8003908:	fa93 f3a3 	rbit	r3, r3
 800390c:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8003910:	4b88      	ldr	r3, [pc, #544]	@ (8003b34 <HAL_RCC_OscConfig+0x5e8>)
 8003912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003914:	2202      	movs	r2, #2
 8003916:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 800391a:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800391e:	fa92 f2a2 	rbit	r2, r2
 8003922:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003926:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800392a:	fab2 f282 	clz	r2, r2
 800392e:	b2d2      	uxtb	r2, r2
 8003930:	f042 0220 	orr.w	r2, r2, #32
 8003934:	b2d2      	uxtb	r2, r2
 8003936:	f002 021f 	and.w	r2, r2, #31
 800393a:	2101      	movs	r1, #1
 800393c:	fa01 f202 	lsl.w	r2, r1, r2
 8003940:	4013      	ands	r3, r2
 8003942:	2b00      	cmp	r3, #0
 8003944:	d00a      	beq.n	800395c <HAL_RCC_OscConfig+0x410>
 8003946:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800394a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	691b      	ldr	r3, [r3, #16]
 8003952:	2b01      	cmp	r3, #1
 8003954:	d002      	beq.n	800395c <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	f000 be2e 	b.w	80045b8 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800395c:	4b75      	ldr	r3, [pc, #468]	@ (8003b34 <HAL_RCC_OscConfig+0x5e8>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003964:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003968:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	695b      	ldr	r3, [r3, #20]
 8003970:	21f8      	movs	r1, #248	@ 0xf8
 8003972:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003976:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800397a:	fa91 f1a1 	rbit	r1, r1
 800397e:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8003982:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003986:	fab1 f181 	clz	r1, r1
 800398a:	b2c9      	uxtb	r1, r1
 800398c:	408b      	lsls	r3, r1
 800398e:	4969      	ldr	r1, [pc, #420]	@ (8003b34 <HAL_RCC_OscConfig+0x5e8>)
 8003990:	4313      	orrs	r3, r2
 8003992:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003994:	e0fd      	b.n	8003b92 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003996:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800399a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	691b      	ldr	r3, [r3, #16]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	f000 8088 	beq.w	8003ab8 <HAL_RCC_OscConfig+0x56c>
 80039a8:	2301      	movs	r3, #1
 80039aa:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ae:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80039b2:	fa93 f3a3 	rbit	r3, r3
 80039b6:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80039ba:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039be:	fab3 f383 	clz	r3, r3
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80039c8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	461a      	mov	r2, r3
 80039d0:	2301      	movs	r3, #1
 80039d2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039d4:	f7fe fd96 	bl	8002504 <HAL_GetTick>
 80039d8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039dc:	e00a      	b.n	80039f4 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039de:	f7fe fd91 	bl	8002504 <HAL_GetTick>
 80039e2:	4602      	mov	r2, r0
 80039e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d902      	bls.n	80039f4 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	f000 bde2 	b.w	80045b8 <HAL_RCC_OscConfig+0x106c>
 80039f4:	2302      	movs	r3, #2
 80039f6:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039fa:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80039fe:	fa93 f3a3 	rbit	r3, r3
 8003a02:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003a06:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a0a:	fab3 f383 	clz	r3, r3
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	095b      	lsrs	r3, r3, #5
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	f043 0301 	orr.w	r3, r3, #1
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d102      	bne.n	8003a24 <HAL_RCC_OscConfig+0x4d8>
 8003a1e:	4b45      	ldr	r3, [pc, #276]	@ (8003b34 <HAL_RCC_OscConfig+0x5e8>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	e013      	b.n	8003a4c <HAL_RCC_OscConfig+0x500>
 8003a24:	2302      	movs	r3, #2
 8003a26:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a2a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003a2e:	fa93 f3a3 	rbit	r3, r3
 8003a32:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003a36:	2302      	movs	r3, #2
 8003a38:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003a3c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003a40:	fa93 f3a3 	rbit	r3, r3
 8003a44:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003a48:	4b3a      	ldr	r3, [pc, #232]	@ (8003b34 <HAL_RCC_OscConfig+0x5e8>)
 8003a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a4c:	2202      	movs	r2, #2
 8003a4e:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8003a52:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003a56:	fa92 f2a2 	rbit	r2, r2
 8003a5a:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8003a5e:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8003a62:	fab2 f282 	clz	r2, r2
 8003a66:	b2d2      	uxtb	r2, r2
 8003a68:	f042 0220 	orr.w	r2, r2, #32
 8003a6c:	b2d2      	uxtb	r2, r2
 8003a6e:	f002 021f 	and.w	r2, r2, #31
 8003a72:	2101      	movs	r1, #1
 8003a74:	fa01 f202 	lsl.w	r2, r1, r2
 8003a78:	4013      	ands	r3, r2
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d0af      	beq.n	80039de <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a7e:	4b2d      	ldr	r3, [pc, #180]	@ (8003b34 <HAL_RCC_OscConfig+0x5e8>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a8a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	21f8      	movs	r1, #248	@ 0xf8
 8003a94:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a98:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003a9c:	fa91 f1a1 	rbit	r1, r1
 8003aa0:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003aa4:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003aa8:	fab1 f181 	clz	r1, r1
 8003aac:	b2c9      	uxtb	r1, r1
 8003aae:	408b      	lsls	r3, r1
 8003ab0:	4920      	ldr	r1, [pc, #128]	@ (8003b34 <HAL_RCC_OscConfig+0x5e8>)
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	600b      	str	r3, [r1, #0]
 8003ab6:	e06c      	b.n	8003b92 <HAL_RCC_OscConfig+0x646>
 8003ab8:	2301      	movs	r3, #1
 8003aba:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003abe:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003ac2:	fa93 f3a3 	rbit	r3, r3
 8003ac6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8003aca:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ace:	fab3 f383 	clz	r3, r3
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003ad8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	461a      	mov	r2, r3
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae4:	f7fe fd0e 	bl	8002504 <HAL_GetTick>
 8003ae8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aec:	e00a      	b.n	8003b04 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003aee:	f7fe fd09 	bl	8002504 <HAL_GetTick>
 8003af2:	4602      	mov	r2, r0
 8003af4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d902      	bls.n	8003b04 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	f000 bd5a 	b.w	80045b8 <HAL_RCC_OscConfig+0x106c>
 8003b04:	2302      	movs	r3, #2
 8003b06:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b0a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003b0e:	fa93 f3a3 	rbit	r3, r3
 8003b12:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003b16:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b1a:	fab3 f383 	clz	r3, r3
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	095b      	lsrs	r3, r3, #5
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	f043 0301 	orr.w	r3, r3, #1
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d104      	bne.n	8003b38 <HAL_RCC_OscConfig+0x5ec>
 8003b2e:	4b01      	ldr	r3, [pc, #4]	@ (8003b34 <HAL_RCC_OscConfig+0x5e8>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	e015      	b.n	8003b60 <HAL_RCC_OscConfig+0x614>
 8003b34:	40021000 	.word	0x40021000
 8003b38:	2302      	movs	r3, #2
 8003b3a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b3e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003b42:	fa93 f3a3 	rbit	r3, r3
 8003b46:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003b50:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003b54:	fa93 f3a3 	rbit	r3, r3
 8003b58:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003b5c:	4bc8      	ldr	r3, [pc, #800]	@ (8003e80 <HAL_RCC_OscConfig+0x934>)
 8003b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b60:	2202      	movs	r2, #2
 8003b62:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003b66:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003b6a:	fa92 f2a2 	rbit	r2, r2
 8003b6e:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8003b72:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003b76:	fab2 f282 	clz	r2, r2
 8003b7a:	b2d2      	uxtb	r2, r2
 8003b7c:	f042 0220 	orr.w	r2, r2, #32
 8003b80:	b2d2      	uxtb	r2, r2
 8003b82:	f002 021f 	and.w	r2, r2, #31
 8003b86:	2101      	movs	r1, #1
 8003b88:	fa01 f202 	lsl.w	r2, r1, r2
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d1ad      	bne.n	8003aee <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b96:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0308 	and.w	r3, r3, #8
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	f000 8110 	beq.w	8003dc8 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ba8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d079      	beq.n	8003cac <HAL_RCC_OscConfig+0x760>
 8003bb8:	2301      	movs	r3, #1
 8003bba:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bbe:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003bc2:	fa93 f3a3 	rbit	r3, r3
 8003bc6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003bca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bce:	fab3 f383 	clz	r3, r3
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	4bab      	ldr	r3, [pc, #684]	@ (8003e84 <HAL_RCC_OscConfig+0x938>)
 8003bd8:	4413      	add	r3, r2
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	461a      	mov	r2, r3
 8003bde:	2301      	movs	r3, #1
 8003be0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003be2:	f7fe fc8f 	bl	8002504 <HAL_GetTick>
 8003be6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bea:	e00a      	b.n	8003c02 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bec:	f7fe fc8a 	bl	8002504 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d902      	bls.n	8003c02 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8003bfc:	2303      	movs	r3, #3
 8003bfe:	f000 bcdb 	b.w	80045b8 <HAL_RCC_OscConfig+0x106c>
 8003c02:	2302      	movs	r3, #2
 8003c04:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c08:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003c0c:	fa93 f3a3 	rbit	r3, r3
 8003c10:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003c14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c18:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003c1c:	2202      	movs	r2, #2
 8003c1e:	601a      	str	r2, [r3, #0]
 8003c20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c24:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	fa93 f2a3 	rbit	r2, r3
 8003c2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c32:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003c36:	601a      	str	r2, [r3, #0]
 8003c38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003c40:	2202      	movs	r2, #2
 8003c42:	601a      	str	r2, [r3, #0]
 8003c44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	fa93 f2a3 	rbit	r2, r3
 8003c52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c56:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003c5a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c5c:	4b88      	ldr	r3, [pc, #544]	@ (8003e80 <HAL_RCC_OscConfig+0x934>)
 8003c5e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c64:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003c68:	2102      	movs	r1, #2
 8003c6a:	6019      	str	r1, [r3, #0]
 8003c6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c70:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	fa93 f1a3 	rbit	r1, r3
 8003c7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c7e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003c82:	6019      	str	r1, [r3, #0]
  return result;
 8003c84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c88:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	fab3 f383 	clz	r3, r3
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	f003 031f 	and.w	r3, r3, #31
 8003c9e:	2101      	movs	r1, #1
 8003ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d0a0      	beq.n	8003bec <HAL_RCC_OscConfig+0x6a0>
 8003caa:	e08d      	b.n	8003dc8 <HAL_RCC_OscConfig+0x87c>
 8003cac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cb0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cbc:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	fa93 f2a3 	rbit	r2, r3
 8003cc6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cca:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003cce:	601a      	str	r2, [r3, #0]
  return result;
 8003cd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cd4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003cd8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cda:	fab3 f383 	clz	r3, r3
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	4b68      	ldr	r3, [pc, #416]	@ (8003e84 <HAL_RCC_OscConfig+0x938>)
 8003ce4:	4413      	add	r3, r2
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	461a      	mov	r2, r3
 8003cea:	2300      	movs	r3, #0
 8003cec:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cee:	f7fe fc09 	bl	8002504 <HAL_GetTick>
 8003cf2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cf6:	e00a      	b.n	8003d0e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cf8:	f7fe fc04 	bl	8002504 <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	d902      	bls.n	8003d0e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8003d08:	2303      	movs	r3, #3
 8003d0a:	f000 bc55 	b.w	80045b8 <HAL_RCC_OscConfig+0x106c>
 8003d0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d12:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003d16:	2202      	movs	r2, #2
 8003d18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d1e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	fa93 f2a3 	rbit	r2, r3
 8003d28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d2c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003d30:	601a      	str	r2, [r3, #0]
 8003d32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d36:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003d3a:	2202      	movs	r2, #2
 8003d3c:	601a      	str	r2, [r3, #0]
 8003d3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d42:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	fa93 f2a3 	rbit	r2, r3
 8003d4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d50:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003d54:	601a      	str	r2, [r3, #0]
 8003d56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d5a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003d5e:	2202      	movs	r2, #2
 8003d60:	601a      	str	r2, [r3, #0]
 8003d62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d66:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	fa93 f2a3 	rbit	r2, r3
 8003d70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d74:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003d78:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d7a:	4b41      	ldr	r3, [pc, #260]	@ (8003e80 <HAL_RCC_OscConfig+0x934>)
 8003d7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d82:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003d86:	2102      	movs	r1, #2
 8003d88:	6019      	str	r1, [r3, #0]
 8003d8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d8e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	fa93 f1a3 	rbit	r1, r3
 8003d98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d9c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003da0:	6019      	str	r1, [r3, #0]
  return result;
 8003da2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003da6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	fab3 f383 	clz	r3, r3
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	f003 031f 	and.w	r3, r3, #31
 8003dbc:	2101      	movs	r1, #1
 8003dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d197      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dcc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0304 	and.w	r3, r3, #4
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f000 81a1 	beq.w	8004120 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dde:	2300      	movs	r3, #0
 8003de0:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003de4:	4b26      	ldr	r3, [pc, #152]	@ (8003e80 <HAL_RCC_OscConfig+0x934>)
 8003de6:	69db      	ldr	r3, [r3, #28]
 8003de8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d116      	bne.n	8003e1e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003df0:	4b23      	ldr	r3, [pc, #140]	@ (8003e80 <HAL_RCC_OscConfig+0x934>)
 8003df2:	69db      	ldr	r3, [r3, #28]
 8003df4:	4a22      	ldr	r2, [pc, #136]	@ (8003e80 <HAL_RCC_OscConfig+0x934>)
 8003df6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dfa:	61d3      	str	r3, [r2, #28]
 8003dfc:	4b20      	ldr	r3, [pc, #128]	@ (8003e80 <HAL_RCC_OscConfig+0x934>)
 8003dfe:	69db      	ldr	r3, [r3, #28]
 8003e00:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003e04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e08:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003e0c:	601a      	str	r2, [r3, #0]
 8003e0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e12:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003e16:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e1e:	4b1a      	ldr	r3, [pc, #104]	@ (8003e88 <HAL_RCC_OscConfig+0x93c>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d11a      	bne.n	8003e60 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e2a:	4b17      	ldr	r3, [pc, #92]	@ (8003e88 <HAL_RCC_OscConfig+0x93c>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a16      	ldr	r2, [pc, #88]	@ (8003e88 <HAL_RCC_OscConfig+0x93c>)
 8003e30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e34:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e36:	f7fe fb65 	bl	8002504 <HAL_GetTick>
 8003e3a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e3e:	e009      	b.n	8003e54 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e40:	f7fe fb60 	bl	8002504 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	2b64      	cmp	r3, #100	@ 0x64
 8003e4e:	d901      	bls.n	8003e54 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e3b1      	b.n	80045b8 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e54:	4b0c      	ldr	r3, [pc, #48]	@ (8003e88 <HAL_RCC_OscConfig+0x93c>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d0ef      	beq.n	8003e40 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e64:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	d10d      	bne.n	8003e8c <HAL_RCC_OscConfig+0x940>
 8003e70:	4b03      	ldr	r3, [pc, #12]	@ (8003e80 <HAL_RCC_OscConfig+0x934>)
 8003e72:	6a1b      	ldr	r3, [r3, #32]
 8003e74:	4a02      	ldr	r2, [pc, #8]	@ (8003e80 <HAL_RCC_OscConfig+0x934>)
 8003e76:	f043 0301 	orr.w	r3, r3, #1
 8003e7a:	6213      	str	r3, [r2, #32]
 8003e7c:	e03c      	b.n	8003ef8 <HAL_RCC_OscConfig+0x9ac>
 8003e7e:	bf00      	nop
 8003e80:	40021000 	.word	0x40021000
 8003e84:	10908120 	.word	0x10908120
 8003e88:	40007000 	.word	0x40007000
 8003e8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e90:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d10c      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x96a>
 8003e9c:	4bc1      	ldr	r3, [pc, #772]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 8003e9e:	6a1b      	ldr	r3, [r3, #32]
 8003ea0:	4ac0      	ldr	r2, [pc, #768]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 8003ea2:	f023 0301 	bic.w	r3, r3, #1
 8003ea6:	6213      	str	r3, [r2, #32]
 8003ea8:	4bbe      	ldr	r3, [pc, #760]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 8003eaa:	6a1b      	ldr	r3, [r3, #32]
 8003eac:	4abd      	ldr	r2, [pc, #756]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 8003eae:	f023 0304 	bic.w	r3, r3, #4
 8003eb2:	6213      	str	r3, [r2, #32]
 8003eb4:	e020      	b.n	8003ef8 <HAL_RCC_OscConfig+0x9ac>
 8003eb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eba:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	68db      	ldr	r3, [r3, #12]
 8003ec2:	2b05      	cmp	r3, #5
 8003ec4:	d10c      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x994>
 8003ec6:	4bb7      	ldr	r3, [pc, #732]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
 8003eca:	4ab6      	ldr	r2, [pc, #728]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 8003ecc:	f043 0304 	orr.w	r3, r3, #4
 8003ed0:	6213      	str	r3, [r2, #32]
 8003ed2:	4bb4      	ldr	r3, [pc, #720]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 8003ed4:	6a1b      	ldr	r3, [r3, #32]
 8003ed6:	4ab3      	ldr	r2, [pc, #716]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 8003ed8:	f043 0301 	orr.w	r3, r3, #1
 8003edc:	6213      	str	r3, [r2, #32]
 8003ede:	e00b      	b.n	8003ef8 <HAL_RCC_OscConfig+0x9ac>
 8003ee0:	4bb0      	ldr	r3, [pc, #704]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 8003ee2:	6a1b      	ldr	r3, [r3, #32]
 8003ee4:	4aaf      	ldr	r2, [pc, #700]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 8003ee6:	f023 0301 	bic.w	r3, r3, #1
 8003eea:	6213      	str	r3, [r2, #32]
 8003eec:	4bad      	ldr	r3, [pc, #692]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 8003eee:	6a1b      	ldr	r3, [r3, #32]
 8003ef0:	4aac      	ldr	r2, [pc, #688]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 8003ef2:	f023 0304 	bic.w	r3, r3, #4
 8003ef6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ef8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003efc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	f000 8081 	beq.w	800400c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f0a:	f7fe fafb 	bl	8002504 <HAL_GetTick>
 8003f0e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f12:	e00b      	b.n	8003f2c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f14:	f7fe faf6 	bl	8002504 <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d901      	bls.n	8003f2c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e345      	b.n	80045b8 <HAL_RCC_OscConfig+0x106c>
 8003f2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f30:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003f34:	2202      	movs	r2, #2
 8003f36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f3c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	fa93 f2a3 	rbit	r2, r3
 8003f46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f4a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003f4e:	601a      	str	r2, [r3, #0]
 8003f50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f54:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003f58:	2202      	movs	r2, #2
 8003f5a:	601a      	str	r2, [r3, #0]
 8003f5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f60:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	fa93 f2a3 	rbit	r2, r3
 8003f6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f6e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003f72:	601a      	str	r2, [r3, #0]
  return result;
 8003f74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f78:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003f7c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f7e:	fab3 f383 	clz	r3, r3
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	095b      	lsrs	r3, r3, #5
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	f043 0302 	orr.w	r3, r3, #2
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d102      	bne.n	8003f98 <HAL_RCC_OscConfig+0xa4c>
 8003f92:	4b84      	ldr	r3, [pc, #528]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 8003f94:	6a1b      	ldr	r3, [r3, #32]
 8003f96:	e013      	b.n	8003fc0 <HAL_RCC_OscConfig+0xa74>
 8003f98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f9c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003fa0:	2202      	movs	r2, #2
 8003fa2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fa4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fa8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	fa93 f2a3 	rbit	r2, r3
 8003fb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fb6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003fba:	601a      	str	r2, [r3, #0]
 8003fbc:	4b79      	ldr	r3, [pc, #484]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 8003fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003fc4:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003fc8:	2102      	movs	r1, #2
 8003fca:	6011      	str	r1, [r2, #0]
 8003fcc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003fd0:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003fd4:	6812      	ldr	r2, [r2, #0]
 8003fd6:	fa92 f1a2 	rbit	r1, r2
 8003fda:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003fde:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003fe2:	6011      	str	r1, [r2, #0]
  return result;
 8003fe4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003fe8:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003fec:	6812      	ldr	r2, [r2, #0]
 8003fee:	fab2 f282 	clz	r2, r2
 8003ff2:	b2d2      	uxtb	r2, r2
 8003ff4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ff8:	b2d2      	uxtb	r2, r2
 8003ffa:	f002 021f 	and.w	r2, r2, #31
 8003ffe:	2101      	movs	r1, #1
 8004000:	fa01 f202 	lsl.w	r2, r1, r2
 8004004:	4013      	ands	r3, r2
 8004006:	2b00      	cmp	r3, #0
 8004008:	d084      	beq.n	8003f14 <HAL_RCC_OscConfig+0x9c8>
 800400a:	e07f      	b.n	800410c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800400c:	f7fe fa7a 	bl	8002504 <HAL_GetTick>
 8004010:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004014:	e00b      	b.n	800402e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004016:	f7fe fa75 	bl	8002504 <HAL_GetTick>
 800401a:	4602      	mov	r2, r0
 800401c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004026:	4293      	cmp	r3, r2
 8004028:	d901      	bls.n	800402e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e2c4      	b.n	80045b8 <HAL_RCC_OscConfig+0x106c>
 800402e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004032:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8004036:	2202      	movs	r2, #2
 8004038:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800403a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800403e:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	fa93 f2a3 	rbit	r2, r3
 8004048:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800404c:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004050:	601a      	str	r2, [r3, #0]
 8004052:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004056:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800405a:	2202      	movs	r2, #2
 800405c:	601a      	str	r2, [r3, #0]
 800405e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004062:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	fa93 f2a3 	rbit	r2, r3
 800406c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004070:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004074:	601a      	str	r2, [r3, #0]
  return result;
 8004076:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800407a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800407e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004080:	fab3 f383 	clz	r3, r3
 8004084:	b2db      	uxtb	r3, r3
 8004086:	095b      	lsrs	r3, r3, #5
 8004088:	b2db      	uxtb	r3, r3
 800408a:	f043 0302 	orr.w	r3, r3, #2
 800408e:	b2db      	uxtb	r3, r3
 8004090:	2b02      	cmp	r3, #2
 8004092:	d102      	bne.n	800409a <HAL_RCC_OscConfig+0xb4e>
 8004094:	4b43      	ldr	r3, [pc, #268]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 8004096:	6a1b      	ldr	r3, [r3, #32]
 8004098:	e013      	b.n	80040c2 <HAL_RCC_OscConfig+0xb76>
 800409a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800409e:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80040a2:	2202      	movs	r2, #2
 80040a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040aa:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	fa93 f2a3 	rbit	r2, r3
 80040b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040b8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80040bc:	601a      	str	r2, [r3, #0]
 80040be:	4b39      	ldr	r3, [pc, #228]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 80040c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040c6:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80040ca:	2102      	movs	r1, #2
 80040cc:	6011      	str	r1, [r2, #0]
 80040ce:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040d2:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80040d6:	6812      	ldr	r2, [r2, #0]
 80040d8:	fa92 f1a2 	rbit	r1, r2
 80040dc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040e0:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80040e4:	6011      	str	r1, [r2, #0]
  return result;
 80040e6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040ea:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80040ee:	6812      	ldr	r2, [r2, #0]
 80040f0:	fab2 f282 	clz	r2, r2
 80040f4:	b2d2      	uxtb	r2, r2
 80040f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040fa:	b2d2      	uxtb	r2, r2
 80040fc:	f002 021f 	and.w	r2, r2, #31
 8004100:	2101      	movs	r1, #1
 8004102:	fa01 f202 	lsl.w	r2, r1, r2
 8004106:	4013      	ands	r3, r2
 8004108:	2b00      	cmp	r3, #0
 800410a:	d184      	bne.n	8004016 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800410c:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8004110:	2b01      	cmp	r3, #1
 8004112:	d105      	bne.n	8004120 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004114:	4b23      	ldr	r3, [pc, #140]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 8004116:	69db      	ldr	r3, [r3, #28]
 8004118:	4a22      	ldr	r2, [pc, #136]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 800411a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800411e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004120:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004124:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	69db      	ldr	r3, [r3, #28]
 800412c:	2b00      	cmp	r3, #0
 800412e:	f000 8242 	beq.w	80045b6 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004132:	4b1c      	ldr	r3, [pc, #112]	@ (80041a4 <HAL_RCC_OscConfig+0xc58>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	f003 030c 	and.w	r3, r3, #12
 800413a:	2b08      	cmp	r3, #8
 800413c:	f000 8213 	beq.w	8004566 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004140:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004144:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	69db      	ldr	r3, [r3, #28]
 800414c:	2b02      	cmp	r3, #2
 800414e:	f040 8162 	bne.w	8004416 <HAL_RCC_OscConfig+0xeca>
 8004152:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004156:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800415a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800415e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004160:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004164:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	fa93 f2a3 	rbit	r2, r3
 800416e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004172:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004176:	601a      	str	r2, [r3, #0]
  return result;
 8004178:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800417c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004180:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004182:	fab3 f383 	clz	r3, r3
 8004186:	b2db      	uxtb	r3, r3
 8004188:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800418c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	461a      	mov	r2, r3
 8004194:	2300      	movs	r3, #0
 8004196:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004198:	f7fe f9b4 	bl	8002504 <HAL_GetTick>
 800419c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041a0:	e00c      	b.n	80041bc <HAL_RCC_OscConfig+0xc70>
 80041a2:	bf00      	nop
 80041a4:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041a8:	f7fe f9ac 	bl	8002504 <HAL_GetTick>
 80041ac:	4602      	mov	r2, r0
 80041ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	2b02      	cmp	r3, #2
 80041b6:	d901      	bls.n	80041bc <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80041b8:	2303      	movs	r3, #3
 80041ba:	e1fd      	b.n	80045b8 <HAL_RCC_OscConfig+0x106c>
 80041bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041c0:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80041c4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80041c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041ce:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	fa93 f2a3 	rbit	r2, r3
 80041d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041dc:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80041e0:	601a      	str	r2, [r3, #0]
  return result;
 80041e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041e6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80041ea:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041ec:	fab3 f383 	clz	r3, r3
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	095b      	lsrs	r3, r3, #5
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	f043 0301 	orr.w	r3, r3, #1
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d102      	bne.n	8004206 <HAL_RCC_OscConfig+0xcba>
 8004200:	4bb0      	ldr	r3, [pc, #704]	@ (80044c4 <HAL_RCC_OscConfig+0xf78>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	e027      	b.n	8004256 <HAL_RCC_OscConfig+0xd0a>
 8004206:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800420a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800420e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004212:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004214:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004218:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	fa93 f2a3 	rbit	r2, r3
 8004222:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004226:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800422a:	601a      	str	r2, [r3, #0]
 800422c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004230:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8004234:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004238:	601a      	str	r2, [r3, #0]
 800423a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800423e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	fa93 f2a3 	rbit	r2, r3
 8004248:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800424c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004250:	601a      	str	r2, [r3, #0]
 8004252:	4b9c      	ldr	r3, [pc, #624]	@ (80044c4 <HAL_RCC_OscConfig+0xf78>)
 8004254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004256:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800425a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800425e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004262:	6011      	str	r1, [r2, #0]
 8004264:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004268:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800426c:	6812      	ldr	r2, [r2, #0]
 800426e:	fa92 f1a2 	rbit	r1, r2
 8004272:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004276:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800427a:	6011      	str	r1, [r2, #0]
  return result;
 800427c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004280:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004284:	6812      	ldr	r2, [r2, #0]
 8004286:	fab2 f282 	clz	r2, r2
 800428a:	b2d2      	uxtb	r2, r2
 800428c:	f042 0220 	orr.w	r2, r2, #32
 8004290:	b2d2      	uxtb	r2, r2
 8004292:	f002 021f 	and.w	r2, r2, #31
 8004296:	2101      	movs	r1, #1
 8004298:	fa01 f202 	lsl.w	r2, r1, r2
 800429c:	4013      	ands	r3, r2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d182      	bne.n	80041a8 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042a2:	4b88      	ldr	r3, [pc, #544]	@ (80044c4 <HAL_RCC_OscConfig+0xf78>)
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80042aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80042b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ba:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	6a1b      	ldr	r3, [r3, #32]
 80042c2:	430b      	orrs	r3, r1
 80042c4:	497f      	ldr	r1, [pc, #508]	@ (80044c4 <HAL_RCC_OscConfig+0xf78>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	604b      	str	r3, [r1, #4]
 80042ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ce:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80042d2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80042d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042dc:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	fa93 f2a3 	rbit	r2, r3
 80042e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ea:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80042ee:	601a      	str	r2, [r3, #0]
  return result;
 80042f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042f4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80042f8:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042fa:	fab3 f383 	clz	r3, r3
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004304:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	461a      	mov	r2, r3
 800430c:	2301      	movs	r3, #1
 800430e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004310:	f7fe f8f8 	bl	8002504 <HAL_GetTick>
 8004314:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004318:	e009      	b.n	800432e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800431a:	f7fe f8f3 	bl	8002504 <HAL_GetTick>
 800431e:	4602      	mov	r2, r0
 8004320:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	2b02      	cmp	r3, #2
 8004328:	d901      	bls.n	800432e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800432a:	2303      	movs	r3, #3
 800432c:	e144      	b.n	80045b8 <HAL_RCC_OscConfig+0x106c>
 800432e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004332:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004336:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800433a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800433c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004340:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	fa93 f2a3 	rbit	r2, r3
 800434a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800434e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004352:	601a      	str	r2, [r3, #0]
  return result;
 8004354:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004358:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800435c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800435e:	fab3 f383 	clz	r3, r3
 8004362:	b2db      	uxtb	r3, r3
 8004364:	095b      	lsrs	r3, r3, #5
 8004366:	b2db      	uxtb	r3, r3
 8004368:	f043 0301 	orr.w	r3, r3, #1
 800436c:	b2db      	uxtb	r3, r3
 800436e:	2b01      	cmp	r3, #1
 8004370:	d102      	bne.n	8004378 <HAL_RCC_OscConfig+0xe2c>
 8004372:	4b54      	ldr	r3, [pc, #336]	@ (80044c4 <HAL_RCC_OscConfig+0xf78>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	e027      	b.n	80043c8 <HAL_RCC_OscConfig+0xe7c>
 8004378:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800437c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004380:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004384:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004386:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800438a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	fa93 f2a3 	rbit	r2, r3
 8004394:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004398:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800439c:	601a      	str	r2, [r3, #0]
 800439e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043a2:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80043a6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80043aa:	601a      	str	r2, [r3, #0]
 80043ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043b0:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	fa93 f2a3 	rbit	r2, r3
 80043ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043be:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80043c2:	601a      	str	r2, [r3, #0]
 80043c4:	4b3f      	ldr	r3, [pc, #252]	@ (80044c4 <HAL_RCC_OscConfig+0xf78>)
 80043c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043cc:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80043d0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80043d4:	6011      	str	r1, [r2, #0]
 80043d6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043da:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80043de:	6812      	ldr	r2, [r2, #0]
 80043e0:	fa92 f1a2 	rbit	r1, r2
 80043e4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043e8:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80043ec:	6011      	str	r1, [r2, #0]
  return result;
 80043ee:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043f2:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80043f6:	6812      	ldr	r2, [r2, #0]
 80043f8:	fab2 f282 	clz	r2, r2
 80043fc:	b2d2      	uxtb	r2, r2
 80043fe:	f042 0220 	orr.w	r2, r2, #32
 8004402:	b2d2      	uxtb	r2, r2
 8004404:	f002 021f 	and.w	r2, r2, #31
 8004408:	2101      	movs	r1, #1
 800440a:	fa01 f202 	lsl.w	r2, r1, r2
 800440e:	4013      	ands	r3, r2
 8004410:	2b00      	cmp	r3, #0
 8004412:	d082      	beq.n	800431a <HAL_RCC_OscConfig+0xdce>
 8004414:	e0cf      	b.n	80045b6 <HAL_RCC_OscConfig+0x106a>
 8004416:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800441a:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800441e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004422:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004424:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004428:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	fa93 f2a3 	rbit	r2, r3
 8004432:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004436:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800443a:	601a      	str	r2, [r3, #0]
  return result;
 800443c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004440:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004444:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004446:	fab3 f383 	clz	r3, r3
 800444a:	b2db      	uxtb	r3, r3
 800444c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004450:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	461a      	mov	r2, r3
 8004458:	2300      	movs	r3, #0
 800445a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800445c:	f7fe f852 	bl	8002504 <HAL_GetTick>
 8004460:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004464:	e009      	b.n	800447a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004466:	f7fe f84d 	bl	8002504 <HAL_GetTick>
 800446a:	4602      	mov	r2, r0
 800446c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b02      	cmp	r3, #2
 8004474:	d901      	bls.n	800447a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e09e      	b.n	80045b8 <HAL_RCC_OscConfig+0x106c>
 800447a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800447e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004482:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004486:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004488:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800448c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	fa93 f2a3 	rbit	r2, r3
 8004496:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800449a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800449e:	601a      	str	r2, [r3, #0]
  return result;
 80044a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044a4:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80044a8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044aa:	fab3 f383 	clz	r3, r3
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	095b      	lsrs	r3, r3, #5
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	f043 0301 	orr.w	r3, r3, #1
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d104      	bne.n	80044c8 <HAL_RCC_OscConfig+0xf7c>
 80044be:	4b01      	ldr	r3, [pc, #4]	@ (80044c4 <HAL_RCC_OscConfig+0xf78>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	e029      	b.n	8004518 <HAL_RCC_OscConfig+0xfcc>
 80044c4:	40021000 	.word	0x40021000
 80044c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044cc:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80044d0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80044d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044da:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	fa93 f2a3 	rbit	r2, r3
 80044e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044e8:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80044ec:	601a      	str	r2, [r3, #0]
 80044ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044f2:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80044f6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80044fa:	601a      	str	r2, [r3, #0]
 80044fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004500:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	fa93 f2a3 	rbit	r2, r3
 800450a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800450e:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004512:	601a      	str	r2, [r3, #0]
 8004514:	4b2b      	ldr	r3, [pc, #172]	@ (80045c4 <HAL_RCC_OscConfig+0x1078>)
 8004516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004518:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800451c:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8004520:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004524:	6011      	str	r1, [r2, #0]
 8004526:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800452a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800452e:	6812      	ldr	r2, [r2, #0]
 8004530:	fa92 f1a2 	rbit	r1, r2
 8004534:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004538:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800453c:	6011      	str	r1, [r2, #0]
  return result;
 800453e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004542:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004546:	6812      	ldr	r2, [r2, #0]
 8004548:	fab2 f282 	clz	r2, r2
 800454c:	b2d2      	uxtb	r2, r2
 800454e:	f042 0220 	orr.w	r2, r2, #32
 8004552:	b2d2      	uxtb	r2, r2
 8004554:	f002 021f 	and.w	r2, r2, #31
 8004558:	2101      	movs	r1, #1
 800455a:	fa01 f202 	lsl.w	r2, r1, r2
 800455e:	4013      	ands	r3, r2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d180      	bne.n	8004466 <HAL_RCC_OscConfig+0xf1a>
 8004564:	e027      	b.n	80045b6 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004566:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800456a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	69db      	ldr	r3, [r3, #28]
 8004572:	2b01      	cmp	r3, #1
 8004574:	d101      	bne.n	800457a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e01e      	b.n	80045b8 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800457a:	4b12      	ldr	r3, [pc, #72]	@ (80045c4 <HAL_RCC_OscConfig+0x1078>)
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004582:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004586:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800458a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800458e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	6a1b      	ldr	r3, [r3, #32]
 8004596:	429a      	cmp	r2, r3
 8004598:	d10b      	bne.n	80045b2 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800459a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800459e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80045a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045a6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d001      	beq.n	80045b6 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e000      	b.n	80045b8 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80045b6:	2300      	movs	r3, #0
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	40021000 	.word	0x40021000

080045c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b09e      	sub	sp, #120	@ 0x78
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80045d2:	2300      	movs	r3, #0
 80045d4:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d101      	bne.n	80045e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e162      	b.n	80048a6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045e0:	4b90      	ldr	r3, [pc, #576]	@ (8004824 <HAL_RCC_ClockConfig+0x25c>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0307 	and.w	r3, r3, #7
 80045e8:	683a      	ldr	r2, [r7, #0]
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d910      	bls.n	8004610 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045ee:	4b8d      	ldr	r3, [pc, #564]	@ (8004824 <HAL_RCC_ClockConfig+0x25c>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f023 0207 	bic.w	r2, r3, #7
 80045f6:	498b      	ldr	r1, [pc, #556]	@ (8004824 <HAL_RCC_ClockConfig+0x25c>)
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045fe:	4b89      	ldr	r3, [pc, #548]	@ (8004824 <HAL_RCC_ClockConfig+0x25c>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0307 	and.w	r3, r3, #7
 8004606:	683a      	ldr	r2, [r7, #0]
 8004608:	429a      	cmp	r2, r3
 800460a:	d001      	beq.n	8004610 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e14a      	b.n	80048a6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 0302 	and.w	r3, r3, #2
 8004618:	2b00      	cmp	r3, #0
 800461a:	d008      	beq.n	800462e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800461c:	4b82      	ldr	r3, [pc, #520]	@ (8004828 <HAL_RCC_ClockConfig+0x260>)
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	497f      	ldr	r1, [pc, #508]	@ (8004828 <HAL_RCC_ClockConfig+0x260>)
 800462a:	4313      	orrs	r3, r2
 800462c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	2b00      	cmp	r3, #0
 8004638:	f000 80dc 	beq.w	80047f4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	2b01      	cmp	r3, #1
 8004642:	d13c      	bne.n	80046be <HAL_RCC_ClockConfig+0xf6>
 8004644:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004648:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800464a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800464c:	fa93 f3a3 	rbit	r3, r3
 8004650:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004652:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004654:	fab3 f383 	clz	r3, r3
 8004658:	b2db      	uxtb	r3, r3
 800465a:	095b      	lsrs	r3, r3, #5
 800465c:	b2db      	uxtb	r3, r3
 800465e:	f043 0301 	orr.w	r3, r3, #1
 8004662:	b2db      	uxtb	r3, r3
 8004664:	2b01      	cmp	r3, #1
 8004666:	d102      	bne.n	800466e <HAL_RCC_ClockConfig+0xa6>
 8004668:	4b6f      	ldr	r3, [pc, #444]	@ (8004828 <HAL_RCC_ClockConfig+0x260>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	e00f      	b.n	800468e <HAL_RCC_ClockConfig+0xc6>
 800466e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004672:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004674:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004676:	fa93 f3a3 	rbit	r3, r3
 800467a:	667b      	str	r3, [r7, #100]	@ 0x64
 800467c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004680:	663b      	str	r3, [r7, #96]	@ 0x60
 8004682:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004684:	fa93 f3a3 	rbit	r3, r3
 8004688:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800468a:	4b67      	ldr	r3, [pc, #412]	@ (8004828 <HAL_RCC_ClockConfig+0x260>)
 800468c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004692:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004694:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004696:	fa92 f2a2 	rbit	r2, r2
 800469a:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800469c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800469e:	fab2 f282 	clz	r2, r2
 80046a2:	b2d2      	uxtb	r2, r2
 80046a4:	f042 0220 	orr.w	r2, r2, #32
 80046a8:	b2d2      	uxtb	r2, r2
 80046aa:	f002 021f 	and.w	r2, r2, #31
 80046ae:	2101      	movs	r1, #1
 80046b0:	fa01 f202 	lsl.w	r2, r1, r2
 80046b4:	4013      	ands	r3, r2
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d17b      	bne.n	80047b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e0f3      	b.n	80048a6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d13c      	bne.n	8004740 <HAL_RCC_ClockConfig+0x178>
 80046c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80046ca:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046ce:	fa93 f3a3 	rbit	r3, r3
 80046d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80046d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046d6:	fab3 f383 	clz	r3, r3
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	095b      	lsrs	r3, r3, #5
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	f043 0301 	orr.w	r3, r3, #1
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d102      	bne.n	80046f0 <HAL_RCC_ClockConfig+0x128>
 80046ea:	4b4f      	ldr	r3, [pc, #316]	@ (8004828 <HAL_RCC_ClockConfig+0x260>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	e00f      	b.n	8004710 <HAL_RCC_ClockConfig+0x148>
 80046f0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80046f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046f8:	fa93 f3a3 	rbit	r3, r3
 80046fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80046fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004702:	643b      	str	r3, [r7, #64]	@ 0x40
 8004704:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004706:	fa93 f3a3 	rbit	r3, r3
 800470a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800470c:	4b46      	ldr	r3, [pc, #280]	@ (8004828 <HAL_RCC_ClockConfig+0x260>)
 800470e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004710:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004714:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004716:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004718:	fa92 f2a2 	rbit	r2, r2
 800471c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800471e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004720:	fab2 f282 	clz	r2, r2
 8004724:	b2d2      	uxtb	r2, r2
 8004726:	f042 0220 	orr.w	r2, r2, #32
 800472a:	b2d2      	uxtb	r2, r2
 800472c:	f002 021f 	and.w	r2, r2, #31
 8004730:	2101      	movs	r1, #1
 8004732:	fa01 f202 	lsl.w	r2, r1, r2
 8004736:	4013      	ands	r3, r2
 8004738:	2b00      	cmp	r3, #0
 800473a:	d13a      	bne.n	80047b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e0b2      	b.n	80048a6 <HAL_RCC_ClockConfig+0x2de>
 8004740:	2302      	movs	r3, #2
 8004742:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004746:	fa93 f3a3 	rbit	r3, r3
 800474a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800474c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800474e:	fab3 f383 	clz	r3, r3
 8004752:	b2db      	uxtb	r3, r3
 8004754:	095b      	lsrs	r3, r3, #5
 8004756:	b2db      	uxtb	r3, r3
 8004758:	f043 0301 	orr.w	r3, r3, #1
 800475c:	b2db      	uxtb	r3, r3
 800475e:	2b01      	cmp	r3, #1
 8004760:	d102      	bne.n	8004768 <HAL_RCC_ClockConfig+0x1a0>
 8004762:	4b31      	ldr	r3, [pc, #196]	@ (8004828 <HAL_RCC_ClockConfig+0x260>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	e00d      	b.n	8004784 <HAL_RCC_ClockConfig+0x1bc>
 8004768:	2302      	movs	r3, #2
 800476a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800476c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800476e:	fa93 f3a3 	rbit	r3, r3
 8004772:	627b      	str	r3, [r7, #36]	@ 0x24
 8004774:	2302      	movs	r3, #2
 8004776:	623b      	str	r3, [r7, #32]
 8004778:	6a3b      	ldr	r3, [r7, #32]
 800477a:	fa93 f3a3 	rbit	r3, r3
 800477e:	61fb      	str	r3, [r7, #28]
 8004780:	4b29      	ldr	r3, [pc, #164]	@ (8004828 <HAL_RCC_ClockConfig+0x260>)
 8004782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004784:	2202      	movs	r2, #2
 8004786:	61ba      	str	r2, [r7, #24]
 8004788:	69ba      	ldr	r2, [r7, #24]
 800478a:	fa92 f2a2 	rbit	r2, r2
 800478e:	617a      	str	r2, [r7, #20]
  return result;
 8004790:	697a      	ldr	r2, [r7, #20]
 8004792:	fab2 f282 	clz	r2, r2
 8004796:	b2d2      	uxtb	r2, r2
 8004798:	f042 0220 	orr.w	r2, r2, #32
 800479c:	b2d2      	uxtb	r2, r2
 800479e:	f002 021f 	and.w	r2, r2, #31
 80047a2:	2101      	movs	r1, #1
 80047a4:	fa01 f202 	lsl.w	r2, r1, r2
 80047a8:	4013      	ands	r3, r2
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e079      	b.n	80048a6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047b2:	4b1d      	ldr	r3, [pc, #116]	@ (8004828 <HAL_RCC_ClockConfig+0x260>)
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f023 0203 	bic.w	r2, r3, #3
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	491a      	ldr	r1, [pc, #104]	@ (8004828 <HAL_RCC_ClockConfig+0x260>)
 80047c0:	4313      	orrs	r3, r2
 80047c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047c4:	f7fd fe9e 	bl	8002504 <HAL_GetTick>
 80047c8:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ca:	e00a      	b.n	80047e2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047cc:	f7fd fe9a 	bl	8002504 <HAL_GetTick>
 80047d0:	4602      	mov	r2, r0
 80047d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047da:	4293      	cmp	r3, r2
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e061      	b.n	80048a6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047e2:	4b11      	ldr	r3, [pc, #68]	@ (8004828 <HAL_RCC_ClockConfig+0x260>)
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	f003 020c 	and.w	r2, r3, #12
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	009b      	lsls	r3, r3, #2
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d1eb      	bne.n	80047cc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80047f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004824 <HAL_RCC_ClockConfig+0x25c>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0307 	and.w	r3, r3, #7
 80047fc:	683a      	ldr	r2, [r7, #0]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d214      	bcs.n	800482c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004802:	4b08      	ldr	r3, [pc, #32]	@ (8004824 <HAL_RCC_ClockConfig+0x25c>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f023 0207 	bic.w	r2, r3, #7
 800480a:	4906      	ldr	r1, [pc, #24]	@ (8004824 <HAL_RCC_ClockConfig+0x25c>)
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	4313      	orrs	r3, r2
 8004810:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004812:	4b04      	ldr	r3, [pc, #16]	@ (8004824 <HAL_RCC_ClockConfig+0x25c>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0307 	and.w	r3, r3, #7
 800481a:	683a      	ldr	r2, [r7, #0]
 800481c:	429a      	cmp	r2, r3
 800481e:	d005      	beq.n	800482c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e040      	b.n	80048a6 <HAL_RCC_ClockConfig+0x2de>
 8004824:	40022000 	.word	0x40022000
 8004828:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 0304 	and.w	r3, r3, #4
 8004834:	2b00      	cmp	r3, #0
 8004836:	d008      	beq.n	800484a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004838:	4b1d      	ldr	r3, [pc, #116]	@ (80048b0 <HAL_RCC_ClockConfig+0x2e8>)
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	491a      	ldr	r1, [pc, #104]	@ (80048b0 <HAL_RCC_ClockConfig+0x2e8>)
 8004846:	4313      	orrs	r3, r2
 8004848:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 0308 	and.w	r3, r3, #8
 8004852:	2b00      	cmp	r3, #0
 8004854:	d009      	beq.n	800486a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004856:	4b16      	ldr	r3, [pc, #88]	@ (80048b0 <HAL_RCC_ClockConfig+0x2e8>)
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	691b      	ldr	r3, [r3, #16]
 8004862:	00db      	lsls	r3, r3, #3
 8004864:	4912      	ldr	r1, [pc, #72]	@ (80048b0 <HAL_RCC_ClockConfig+0x2e8>)
 8004866:	4313      	orrs	r3, r2
 8004868:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800486a:	f000 f829 	bl	80048c0 <HAL_RCC_GetSysClockFreq>
 800486e:	4601      	mov	r1, r0
 8004870:	4b0f      	ldr	r3, [pc, #60]	@ (80048b0 <HAL_RCC_ClockConfig+0x2e8>)
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004878:	22f0      	movs	r2, #240	@ 0xf0
 800487a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800487c:	693a      	ldr	r2, [r7, #16]
 800487e:	fa92 f2a2 	rbit	r2, r2
 8004882:	60fa      	str	r2, [r7, #12]
  return result;
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	fab2 f282 	clz	r2, r2
 800488a:	b2d2      	uxtb	r2, r2
 800488c:	40d3      	lsrs	r3, r2
 800488e:	4a09      	ldr	r2, [pc, #36]	@ (80048b4 <HAL_RCC_ClockConfig+0x2ec>)
 8004890:	5cd3      	ldrb	r3, [r2, r3]
 8004892:	fa21 f303 	lsr.w	r3, r1, r3
 8004896:	4a08      	ldr	r2, [pc, #32]	@ (80048b8 <HAL_RCC_ClockConfig+0x2f0>)
 8004898:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800489a:	4b08      	ldr	r3, [pc, #32]	@ (80048bc <HAL_RCC_ClockConfig+0x2f4>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4618      	mov	r0, r3
 80048a0:	f7fd fdec 	bl	800247c <HAL_InitTick>
  
  return HAL_OK;
 80048a4:	2300      	movs	r3, #0
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3778      	adds	r7, #120	@ 0x78
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	40021000 	.word	0x40021000
 80048b4:	080063bc 	.word	0x080063bc
 80048b8:	2000005c 	.word	0x2000005c
 80048bc:	20000114 	.word	0x20000114

080048c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b087      	sub	sp, #28
 80048c4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80048c6:	2300      	movs	r3, #0
 80048c8:	60fb      	str	r3, [r7, #12]
 80048ca:	2300      	movs	r3, #0
 80048cc:	60bb      	str	r3, [r7, #8]
 80048ce:	2300      	movs	r3, #0
 80048d0:	617b      	str	r3, [r7, #20]
 80048d2:	2300      	movs	r3, #0
 80048d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80048d6:	2300      	movs	r3, #0
 80048d8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80048da:	4b1e      	ldr	r3, [pc, #120]	@ (8004954 <HAL_RCC_GetSysClockFreq+0x94>)
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f003 030c 	and.w	r3, r3, #12
 80048e6:	2b04      	cmp	r3, #4
 80048e8:	d002      	beq.n	80048f0 <HAL_RCC_GetSysClockFreq+0x30>
 80048ea:	2b08      	cmp	r3, #8
 80048ec:	d003      	beq.n	80048f6 <HAL_RCC_GetSysClockFreq+0x36>
 80048ee:	e026      	b.n	800493e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80048f0:	4b19      	ldr	r3, [pc, #100]	@ (8004958 <HAL_RCC_GetSysClockFreq+0x98>)
 80048f2:	613b      	str	r3, [r7, #16]
      break;
 80048f4:	e026      	b.n	8004944 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	0c9b      	lsrs	r3, r3, #18
 80048fa:	f003 030f 	and.w	r3, r3, #15
 80048fe:	4a17      	ldr	r2, [pc, #92]	@ (800495c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004900:	5cd3      	ldrb	r3, [r2, r3]
 8004902:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004904:	4b13      	ldr	r3, [pc, #76]	@ (8004954 <HAL_RCC_GetSysClockFreq+0x94>)
 8004906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004908:	f003 030f 	and.w	r3, r3, #15
 800490c:	4a14      	ldr	r2, [pc, #80]	@ (8004960 <HAL_RCC_GetSysClockFreq+0xa0>)
 800490e:	5cd3      	ldrb	r3, [r2, r3]
 8004910:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d008      	beq.n	800492e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800491c:	4a0e      	ldr	r2, [pc, #56]	@ (8004958 <HAL_RCC_GetSysClockFreq+0x98>)
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	fbb2 f2f3 	udiv	r2, r2, r3
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	fb02 f303 	mul.w	r3, r2, r3
 800492a:	617b      	str	r3, [r7, #20]
 800492c:	e004      	b.n	8004938 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a0c      	ldr	r2, [pc, #48]	@ (8004964 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004932:	fb02 f303 	mul.w	r3, r2, r3
 8004936:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	613b      	str	r3, [r7, #16]
      break;
 800493c:	e002      	b.n	8004944 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800493e:	4b06      	ldr	r3, [pc, #24]	@ (8004958 <HAL_RCC_GetSysClockFreq+0x98>)
 8004940:	613b      	str	r3, [r7, #16]
      break;
 8004942:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004944:	693b      	ldr	r3, [r7, #16]
}
 8004946:	4618      	mov	r0, r3
 8004948:	371c      	adds	r7, #28
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	40021000 	.word	0x40021000
 8004958:	007a1200 	.word	0x007a1200
 800495c:	08006454 	.word	0x08006454
 8004960:	08006464 	.word	0x08006464
 8004964:	003d0900 	.word	0x003d0900

08004968 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b092      	sub	sp, #72	@ 0x48
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004970:	2300      	movs	r3, #0
 8004972:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004974:	2300      	movs	r3, #0
 8004976:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004978:	2300      	movs	r3, #0
 800497a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004986:	2b00      	cmp	r3, #0
 8004988:	f000 80d4 	beq.w	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800498c:	4b4e      	ldr	r3, [pc, #312]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800498e:	69db      	ldr	r3, [r3, #28]
 8004990:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004994:	2b00      	cmp	r3, #0
 8004996:	d10e      	bne.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004998:	4b4b      	ldr	r3, [pc, #300]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800499a:	69db      	ldr	r3, [r3, #28]
 800499c:	4a4a      	ldr	r2, [pc, #296]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800499e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049a2:	61d3      	str	r3, [r2, #28]
 80049a4:	4b48      	ldr	r3, [pc, #288]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049a6:	69db      	ldr	r3, [r3, #28]
 80049a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049ac:	60bb      	str	r3, [r7, #8]
 80049ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049b0:	2301      	movs	r3, #1
 80049b2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049b6:	4b45      	ldr	r3, [pc, #276]	@ (8004acc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d118      	bne.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049c2:	4b42      	ldr	r3, [pc, #264]	@ (8004acc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a41      	ldr	r2, [pc, #260]	@ (8004acc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80049c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049cc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049ce:	f7fd fd99 	bl	8002504 <HAL_GetTick>
 80049d2:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049d4:	e008      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049d6:	f7fd fd95 	bl	8002504 <HAL_GetTick>
 80049da:	4602      	mov	r2, r0
 80049dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80049de:	1ad3      	subs	r3, r2, r3
 80049e0:	2b64      	cmp	r3, #100	@ 0x64
 80049e2:	d901      	bls.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80049e4:	2303      	movs	r3, #3
 80049e6:	e169      	b.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049e8:	4b38      	ldr	r3, [pc, #224]	@ (8004acc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d0f0      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80049f4:	4b34      	ldr	r3, [pc, #208]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049f6:	6a1b      	ldr	r3, [r3, #32]
 80049f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80049fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	f000 8084 	beq.w	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a0e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d07c      	beq.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a14:	4b2c      	ldr	r3, [pc, #176]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a16:	6a1b      	ldr	r3, [r3, #32]
 8004a18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a1e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004a22:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a26:	fa93 f3a3 	rbit	r3, r3
 8004a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004a2e:	fab3 f383 	clz	r3, r3
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	461a      	mov	r2, r3
 8004a36:	4b26      	ldr	r3, [pc, #152]	@ (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004a38:	4413      	add	r3, r2
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	2301      	movs	r3, #1
 8004a40:	6013      	str	r3, [r2, #0]
 8004a42:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004a46:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a4a:	fa93 f3a3 	rbit	r3, r3
 8004a4e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004a50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004a52:	fab3 f383 	clz	r3, r3
 8004a56:	b2db      	uxtb	r3, r3
 8004a58:	461a      	mov	r2, r3
 8004a5a:	4b1d      	ldr	r3, [pc, #116]	@ (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004a5c:	4413      	add	r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	461a      	mov	r2, r3
 8004a62:	2300      	movs	r3, #0
 8004a64:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004a66:	4a18      	ldr	r2, [pc, #96]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a6a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004a6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a6e:	f003 0301 	and.w	r3, r3, #1
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d04b      	beq.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a76:	f7fd fd45 	bl	8002504 <HAL_GetTick>
 8004a7a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a7c:	e00a      	b.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a7e:	f7fd fd41 	bl	8002504 <HAL_GetTick>
 8004a82:	4602      	mov	r2, r0
 8004a84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a86:	1ad3      	subs	r3, r2, r3
 8004a88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d901      	bls.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004a90:	2303      	movs	r3, #3
 8004a92:	e113      	b.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x354>
 8004a94:	2302      	movs	r3, #2
 8004a96:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a9a:	fa93 f3a3 	rbit	r3, r3
 8004a9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004aa0:	2302      	movs	r3, #2
 8004aa2:	623b      	str	r3, [r7, #32]
 8004aa4:	6a3b      	ldr	r3, [r7, #32]
 8004aa6:	fa93 f3a3 	rbit	r3, r3
 8004aaa:	61fb      	str	r3, [r7, #28]
  return result;
 8004aac:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aae:	fab3 f383 	clz	r3, r3
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	095b      	lsrs	r3, r3, #5
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	f043 0302 	orr.w	r3, r3, #2
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b02      	cmp	r3, #2
 8004ac0:	d108      	bne.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004ac2:	4b01      	ldr	r3, [pc, #4]	@ (8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ac4:	6a1b      	ldr	r3, [r3, #32]
 8004ac6:	e00d      	b.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004ac8:	40021000 	.word	0x40021000
 8004acc:	40007000 	.word	0x40007000
 8004ad0:	10908100 	.word	0x10908100
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	fa93 f3a3 	rbit	r3, r3
 8004ade:	617b      	str	r3, [r7, #20]
 8004ae0:	4b78      	ldr	r3, [pc, #480]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae4:	2202      	movs	r2, #2
 8004ae6:	613a      	str	r2, [r7, #16]
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	fa92 f2a2 	rbit	r2, r2
 8004aee:	60fa      	str	r2, [r7, #12]
  return result;
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	fab2 f282 	clz	r2, r2
 8004af6:	b2d2      	uxtb	r2, r2
 8004af8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004afc:	b2d2      	uxtb	r2, r2
 8004afe:	f002 021f 	and.w	r2, r2, #31
 8004b02:	2101      	movs	r1, #1
 8004b04:	fa01 f202 	lsl.w	r2, r1, r2
 8004b08:	4013      	ands	r3, r2
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d0b7      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004b0e:	4b6d      	ldr	r3, [pc, #436]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b10:	6a1b      	ldr	r3, [r3, #32]
 8004b12:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	496a      	ldr	r1, [pc, #424]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004b20:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d105      	bne.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b28:	4b66      	ldr	r3, [pc, #408]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b2a:	69db      	ldr	r3, [r3, #28]
 8004b2c:	4a65      	ldr	r2, [pc, #404]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b32:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 0301 	and.w	r3, r3, #1
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d008      	beq.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b40:	4b60      	ldr	r3, [pc, #384]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b44:	f023 0203 	bic.w	r2, r3, #3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	495d      	ldr	r1, [pc, #372]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 0302 	and.w	r3, r3, #2
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d008      	beq.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b5e:	4b59      	ldr	r3, [pc, #356]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b62:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	4956      	ldr	r1, [pc, #344]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0304 	and.w	r3, r3, #4
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d008      	beq.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b7c:	4b51      	ldr	r3, [pc, #324]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b80:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	691b      	ldr	r3, [r3, #16]
 8004b88:	494e      	ldr	r1, [pc, #312]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0320 	and.w	r3, r3, #32
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d008      	beq.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b9a:	4b4a      	ldr	r3, [pc, #296]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b9e:	f023 0210 	bic.w	r2, r3, #16
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	69db      	ldr	r3, [r3, #28]
 8004ba6:	4947      	ldr	r1, [pc, #284]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d008      	beq.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004bb8:	4b42      	ldr	r3, [pc, #264]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bc4:	493f      	ldr	r1, [pc, #252]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d008      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004bd6:	4b3b      	ldr	r3, [pc, #236]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bda:	f023 0220 	bic.w	r2, r3, #32
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6a1b      	ldr	r3, [r3, #32]
 8004be2:	4938      	ldr	r1, [pc, #224]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004be4:	4313      	orrs	r3, r2
 8004be6:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0308 	and.w	r3, r3, #8
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d008      	beq.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004bf4:	4b33      	ldr	r3, [pc, #204]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	695b      	ldr	r3, [r3, #20]
 8004c00:	4930      	ldr	r1, [pc, #192]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004c02:	4313      	orrs	r3, r2
 8004c04:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0310 	and.w	r3, r3, #16
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d008      	beq.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004c12:	4b2c      	ldr	r3, [pc, #176]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c16:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	699b      	ldr	r3, [r3, #24]
 8004c1e:	4929      	ldr	r1, [pc, #164]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d008      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004c30:	4b24      	ldr	r3, [pc, #144]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c3c:	4921      	ldr	r1, [pc, #132]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d008      	beq.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004c4e:	4b1d      	ldr	r3, [pc, #116]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c52:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5a:	491a      	ldr	r1, [pc, #104]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d008      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004c6c:	4b15      	ldr	r3, [pc, #84]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c70:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c78:	4912      	ldr	r1, [pc, #72]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d008      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c8e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c96:	490b      	ldr	r1, [pc, #44]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d008      	beq.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004ca8:	4b06      	ldr	r3, [pc, #24]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cac:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cb4:	4903      	ldr	r1, [pc, #12]	@ (8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004cba:	2300      	movs	r3, #0
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3748      	adds	r7, #72	@ 0x48
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}
 8004cc4:	40021000 	.word	0x40021000

08004cc8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b084      	sub	sp, #16
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d101      	bne.n	8004cda <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e09d      	b.n	8004e16 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d108      	bne.n	8004cf4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cea:	d009      	beq.n	8004d00 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	61da      	str	r2, [r3, #28]
 8004cf2:	e005      	b.n	8004d00 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d106      	bne.n	8004d20 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f7fb ffa4 	bl	8000c68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2202      	movs	r2, #2
 8004d24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d36:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d40:	d902      	bls.n	8004d48 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004d42:	2300      	movs	r3, #0
 8004d44:	60fb      	str	r3, [r7, #12]
 8004d46:	e002      	b.n	8004d4e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004d48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d4c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004d56:	d007      	beq.n	8004d68 <HAL_SPI_Init+0xa0>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d60:	d002      	beq.n	8004d68 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004d78:	431a      	orrs	r2, r3
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	f003 0302 	and.w	r3, r3, #2
 8004d82:	431a      	orrs	r2, r3
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	695b      	ldr	r3, [r3, #20]
 8004d88:	f003 0301 	and.w	r3, r3, #1
 8004d8c:	431a      	orrs	r2, r3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	699b      	ldr	r3, [r3, #24]
 8004d92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d96:	431a      	orrs	r2, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	69db      	ldr	r3, [r3, #28]
 8004d9c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004da0:	431a      	orrs	r2, r3
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a1b      	ldr	r3, [r3, #32]
 8004da6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004daa:	ea42 0103 	orr.w	r1, r2, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	699b      	ldr	r3, [r3, #24]
 8004dc2:	0c1b      	lsrs	r3, r3, #16
 8004dc4:	f003 0204 	and.w	r2, r3, #4
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dcc:	f003 0310 	and.w	r3, r3, #16
 8004dd0:	431a      	orrs	r2, r3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dd6:	f003 0308 	and.w	r3, r3, #8
 8004dda:	431a      	orrs	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	68db      	ldr	r3, [r3, #12]
 8004de0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004de4:	ea42 0103 	orr.w	r1, r2, r3
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	430a      	orrs	r2, r1
 8004df4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	69da      	ldr	r2, [r3, #28]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e04:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3710      	adds	r7, #16
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}

08004e1e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	b082      	sub	sp, #8
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d101      	bne.n	8004e30 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e049      	b.n	8004ec4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d106      	bne.n	8004e4a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	f7fb ff51 	bl	8000cec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2202      	movs	r2, #2
 8004e4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	3304      	adds	r3, #4
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	4610      	mov	r0, r2
 8004e5e:	f000 f949 	bl	80050f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2201      	movs	r2, #1
 8004e66:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2201      	movs	r2, #1
 8004e76:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2201      	movs	r2, #1
 8004e86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2201      	movs	r2, #1
 8004e96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2201      	movs	r2, #1
 8004eae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ec2:	2300      	movs	r3, #0
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3708      	adds	r7, #8
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b086      	sub	sp, #24
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d101      	bne.n	8004eea <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004ee6:	2302      	movs	r3, #2
 8004ee8:	e0ff      	b.n	80050ea <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2201      	movs	r2, #1
 8004eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2b14      	cmp	r3, #20
 8004ef6:	f200 80f0 	bhi.w	80050da <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004efa:	a201      	add	r2, pc, #4	@ (adr r2, 8004f00 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f00:	08004f55 	.word	0x08004f55
 8004f04:	080050db 	.word	0x080050db
 8004f08:	080050db 	.word	0x080050db
 8004f0c:	080050db 	.word	0x080050db
 8004f10:	08004f95 	.word	0x08004f95
 8004f14:	080050db 	.word	0x080050db
 8004f18:	080050db 	.word	0x080050db
 8004f1c:	080050db 	.word	0x080050db
 8004f20:	08004fd7 	.word	0x08004fd7
 8004f24:	080050db 	.word	0x080050db
 8004f28:	080050db 	.word	0x080050db
 8004f2c:	080050db 	.word	0x080050db
 8004f30:	08005017 	.word	0x08005017
 8004f34:	080050db 	.word	0x080050db
 8004f38:	080050db 	.word	0x080050db
 8004f3c:	080050db 	.word	0x080050db
 8004f40:	08005059 	.word	0x08005059
 8004f44:	080050db 	.word	0x080050db
 8004f48:	080050db 	.word	0x080050db
 8004f4c:	080050db 	.word	0x080050db
 8004f50:	08005099 	.word	0x08005099
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68b9      	ldr	r1, [r7, #8]
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f000 f966 	bl	800522c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	699a      	ldr	r2, [r3, #24]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f042 0208 	orr.w	r2, r2, #8
 8004f6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	699a      	ldr	r2, [r3, #24]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f022 0204 	bic.w	r2, r2, #4
 8004f7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	6999      	ldr	r1, [r3, #24]
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	691a      	ldr	r2, [r3, #16]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	619a      	str	r2, [r3, #24]
      break;
 8004f92:	e0a5      	b.n	80050e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	68b9      	ldr	r1, [r7, #8]
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f000 f9d6 	bl	800534c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	699a      	ldr	r2, [r3, #24]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	699a      	ldr	r2, [r3, #24]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	6999      	ldr	r1, [r3, #24]
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	691b      	ldr	r3, [r3, #16]
 8004fca:	021a      	lsls	r2, r3, #8
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	430a      	orrs	r2, r1
 8004fd2:	619a      	str	r2, [r3, #24]
      break;
 8004fd4:	e084      	b.n	80050e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	68b9      	ldr	r1, [r7, #8]
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f000 fa3f 	bl	8005460 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	69da      	ldr	r2, [r3, #28]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f042 0208 	orr.w	r2, r2, #8
 8004ff0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	69da      	ldr	r2, [r3, #28]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f022 0204 	bic.w	r2, r2, #4
 8005000:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	69d9      	ldr	r1, [r3, #28]
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	691a      	ldr	r2, [r3, #16]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	430a      	orrs	r2, r1
 8005012:	61da      	str	r2, [r3, #28]
      break;
 8005014:	e064      	b.n	80050e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	68b9      	ldr	r1, [r7, #8]
 800501c:	4618      	mov	r0, r3
 800501e:	f000 faa7 	bl	8005570 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	69da      	ldr	r2, [r3, #28]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005030:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	69da      	ldr	r2, [r3, #28]
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005040:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	69d9      	ldr	r1, [r3, #28]
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	691b      	ldr	r3, [r3, #16]
 800504c:	021a      	lsls	r2, r3, #8
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	430a      	orrs	r2, r1
 8005054:	61da      	str	r2, [r3, #28]
      break;
 8005056:	e043      	b.n	80050e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	68b9      	ldr	r1, [r7, #8]
 800505e:	4618      	mov	r0, r3
 8005060:	f000 faf0 	bl	8005644 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f042 0208 	orr.w	r2, r2, #8
 8005072:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f022 0204 	bic.w	r2, r2, #4
 8005082:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	691a      	ldr	r2, [r3, #16]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	430a      	orrs	r2, r1
 8005094:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005096:	e023      	b.n	80050e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68b9      	ldr	r1, [r7, #8]
 800509e:	4618      	mov	r0, r3
 80050a0:	f000 fb34 	bl	800570c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050b2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050c2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	691b      	ldr	r3, [r3, #16]
 80050ce:	021a      	lsls	r2, r3, #8
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	430a      	orrs	r2, r1
 80050d6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80050d8:	e002      	b.n	80050e0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	75fb      	strb	r3, [r7, #23]
      break;
 80050de:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80050e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3718      	adds	r7, #24
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	bf00      	nop

080050f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b085      	sub	sp, #20
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	4a42      	ldr	r2, [pc, #264]	@ (8005210 <TIM_Base_SetConfig+0x11c>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d00f      	beq.n	800512c <TIM_Base_SetConfig+0x38>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005112:	d00b      	beq.n	800512c <TIM_Base_SetConfig+0x38>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4a3f      	ldr	r2, [pc, #252]	@ (8005214 <TIM_Base_SetConfig+0x120>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d007      	beq.n	800512c <TIM_Base_SetConfig+0x38>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a3e      	ldr	r2, [pc, #248]	@ (8005218 <TIM_Base_SetConfig+0x124>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d003      	beq.n	800512c <TIM_Base_SetConfig+0x38>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a3d      	ldr	r2, [pc, #244]	@ (800521c <TIM_Base_SetConfig+0x128>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d108      	bne.n	800513e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005132:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	68fa      	ldr	r2, [r7, #12]
 800513a:	4313      	orrs	r3, r2
 800513c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a33      	ldr	r2, [pc, #204]	@ (8005210 <TIM_Base_SetConfig+0x11c>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d01b      	beq.n	800517e <TIM_Base_SetConfig+0x8a>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800514c:	d017      	beq.n	800517e <TIM_Base_SetConfig+0x8a>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a30      	ldr	r2, [pc, #192]	@ (8005214 <TIM_Base_SetConfig+0x120>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d013      	beq.n	800517e <TIM_Base_SetConfig+0x8a>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	4a2f      	ldr	r2, [pc, #188]	@ (8005218 <TIM_Base_SetConfig+0x124>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d00f      	beq.n	800517e <TIM_Base_SetConfig+0x8a>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	4a2e      	ldr	r2, [pc, #184]	@ (800521c <TIM_Base_SetConfig+0x128>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d00b      	beq.n	800517e <TIM_Base_SetConfig+0x8a>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	4a2d      	ldr	r2, [pc, #180]	@ (8005220 <TIM_Base_SetConfig+0x12c>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d007      	beq.n	800517e <TIM_Base_SetConfig+0x8a>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4a2c      	ldr	r2, [pc, #176]	@ (8005224 <TIM_Base_SetConfig+0x130>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d003      	beq.n	800517e <TIM_Base_SetConfig+0x8a>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4a2b      	ldr	r2, [pc, #172]	@ (8005228 <TIM_Base_SetConfig+0x134>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d108      	bne.n	8005190 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005184:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	68fa      	ldr	r2, [r7, #12]
 800518c:	4313      	orrs	r3, r2
 800518e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	695b      	ldr	r3, [r3, #20]
 800519a:	4313      	orrs	r3, r2
 800519c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	689a      	ldr	r2, [r3, #8]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a16      	ldr	r2, [pc, #88]	@ (8005210 <TIM_Base_SetConfig+0x11c>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d00f      	beq.n	80051dc <TIM_Base_SetConfig+0xe8>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a17      	ldr	r2, [pc, #92]	@ (800521c <TIM_Base_SetConfig+0x128>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d00b      	beq.n	80051dc <TIM_Base_SetConfig+0xe8>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a16      	ldr	r2, [pc, #88]	@ (8005220 <TIM_Base_SetConfig+0x12c>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d007      	beq.n	80051dc <TIM_Base_SetConfig+0xe8>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a15      	ldr	r2, [pc, #84]	@ (8005224 <TIM_Base_SetConfig+0x130>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d003      	beq.n	80051dc <TIM_Base_SetConfig+0xe8>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4a14      	ldr	r2, [pc, #80]	@ (8005228 <TIM_Base_SetConfig+0x134>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d103      	bne.n	80051e4 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	691a      	ldr	r2, [r3, #16]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	f003 0301 	and.w	r3, r3, #1
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d105      	bne.n	8005202 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	691b      	ldr	r3, [r3, #16]
 80051fa:	f023 0201 	bic.w	r2, r3, #1
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	611a      	str	r2, [r3, #16]
  }
}
 8005202:	bf00      	nop
 8005204:	3714      	adds	r7, #20
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr
 800520e:	bf00      	nop
 8005210:	40012c00 	.word	0x40012c00
 8005214:	40000400 	.word	0x40000400
 8005218:	40000800 	.word	0x40000800
 800521c:	40013400 	.word	0x40013400
 8005220:	40014000 	.word	0x40014000
 8005224:	40014400 	.word	0x40014400
 8005228:	40014800 	.word	0x40014800

0800522c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800522c:	b480      	push	{r7}
 800522e:	b087      	sub	sp, #28
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
 8005234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a1b      	ldr	r3, [r3, #32]
 800523a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6a1b      	ldr	r3, [r3, #32]
 8005240:	f023 0201 	bic.w	r2, r3, #1
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800525a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800525e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f023 0303 	bic.w	r3, r3, #3
 8005266:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68fa      	ldr	r2, [r7, #12]
 800526e:	4313      	orrs	r3, r2
 8005270:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	f023 0302 	bic.w	r3, r3, #2
 8005278:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	697a      	ldr	r2, [r7, #20]
 8005280:	4313      	orrs	r3, r2
 8005282:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a2c      	ldr	r2, [pc, #176]	@ (8005338 <TIM_OC1_SetConfig+0x10c>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d00f      	beq.n	80052ac <TIM_OC1_SetConfig+0x80>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a2b      	ldr	r2, [pc, #172]	@ (800533c <TIM_OC1_SetConfig+0x110>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d00b      	beq.n	80052ac <TIM_OC1_SetConfig+0x80>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a2a      	ldr	r2, [pc, #168]	@ (8005340 <TIM_OC1_SetConfig+0x114>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d007      	beq.n	80052ac <TIM_OC1_SetConfig+0x80>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a29      	ldr	r2, [pc, #164]	@ (8005344 <TIM_OC1_SetConfig+0x118>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d003      	beq.n	80052ac <TIM_OC1_SetConfig+0x80>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	4a28      	ldr	r2, [pc, #160]	@ (8005348 <TIM_OC1_SetConfig+0x11c>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d10c      	bne.n	80052c6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	f023 0308 	bic.w	r3, r3, #8
 80052b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	697a      	ldr	r2, [r7, #20]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	f023 0304 	bic.w	r3, r3, #4
 80052c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	4a1b      	ldr	r2, [pc, #108]	@ (8005338 <TIM_OC1_SetConfig+0x10c>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d00f      	beq.n	80052ee <TIM_OC1_SetConfig+0xc2>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	4a1a      	ldr	r2, [pc, #104]	@ (800533c <TIM_OC1_SetConfig+0x110>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d00b      	beq.n	80052ee <TIM_OC1_SetConfig+0xc2>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a19      	ldr	r2, [pc, #100]	@ (8005340 <TIM_OC1_SetConfig+0x114>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d007      	beq.n	80052ee <TIM_OC1_SetConfig+0xc2>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	4a18      	ldr	r2, [pc, #96]	@ (8005344 <TIM_OC1_SetConfig+0x118>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d003      	beq.n	80052ee <TIM_OC1_SetConfig+0xc2>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a17      	ldr	r2, [pc, #92]	@ (8005348 <TIM_OC1_SetConfig+0x11c>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d111      	bne.n	8005312 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80052fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	695b      	ldr	r3, [r3, #20]
 8005302:	693a      	ldr	r2, [r7, #16]
 8005304:	4313      	orrs	r3, r2
 8005306:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	699b      	ldr	r3, [r3, #24]
 800530c:	693a      	ldr	r2, [r7, #16]
 800530e:	4313      	orrs	r3, r2
 8005310:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	693a      	ldr	r2, [r7, #16]
 8005316:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	685a      	ldr	r2, [r3, #4]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	697a      	ldr	r2, [r7, #20]
 800532a:	621a      	str	r2, [r3, #32]
}
 800532c:	bf00      	nop
 800532e:	371c      	adds	r7, #28
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr
 8005338:	40012c00 	.word	0x40012c00
 800533c:	40013400 	.word	0x40013400
 8005340:	40014000 	.word	0x40014000
 8005344:	40014400 	.word	0x40014400
 8005348:	40014800 	.word	0x40014800

0800534c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800534c:	b480      	push	{r7}
 800534e:	b087      	sub	sp, #28
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6a1b      	ldr	r3, [r3, #32]
 800535a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6a1b      	ldr	r3, [r3, #32]
 8005360:	f023 0210 	bic.w	r2, r3, #16
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	699b      	ldr	r3, [r3, #24]
 8005372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800537a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800537e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005386:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	021b      	lsls	r3, r3, #8
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	4313      	orrs	r3, r2
 8005392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	f023 0320 	bic.w	r3, r3, #32
 800539a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	011b      	lsls	r3, r3, #4
 80053a2:	697a      	ldr	r2, [r7, #20]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	4a28      	ldr	r2, [pc, #160]	@ (800544c <TIM_OC2_SetConfig+0x100>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d003      	beq.n	80053b8 <TIM_OC2_SetConfig+0x6c>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	4a27      	ldr	r2, [pc, #156]	@ (8005450 <TIM_OC2_SetConfig+0x104>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d10d      	bne.n	80053d4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	011b      	lsls	r3, r3, #4
 80053c6:	697a      	ldr	r2, [r7, #20]
 80053c8:	4313      	orrs	r3, r2
 80053ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4a1d      	ldr	r2, [pc, #116]	@ (800544c <TIM_OC2_SetConfig+0x100>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d00f      	beq.n	80053fc <TIM_OC2_SetConfig+0xb0>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a1c      	ldr	r2, [pc, #112]	@ (8005450 <TIM_OC2_SetConfig+0x104>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d00b      	beq.n	80053fc <TIM_OC2_SetConfig+0xb0>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4a1b      	ldr	r2, [pc, #108]	@ (8005454 <TIM_OC2_SetConfig+0x108>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d007      	beq.n	80053fc <TIM_OC2_SetConfig+0xb0>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a1a      	ldr	r2, [pc, #104]	@ (8005458 <TIM_OC2_SetConfig+0x10c>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d003      	beq.n	80053fc <TIM_OC2_SetConfig+0xb0>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a19      	ldr	r2, [pc, #100]	@ (800545c <TIM_OC2_SetConfig+0x110>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d113      	bne.n	8005424 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005402:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800540a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	695b      	ldr	r3, [r3, #20]
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	693a      	ldr	r2, [r7, #16]
 8005414:	4313      	orrs	r3, r2
 8005416:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	699b      	ldr	r3, [r3, #24]
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	693a      	ldr	r2, [r7, #16]
 8005420:	4313      	orrs	r3, r2
 8005422:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	693a      	ldr	r2, [r7, #16]
 8005428:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	68fa      	ldr	r2, [r7, #12]
 800542e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	685a      	ldr	r2, [r3, #4]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	697a      	ldr	r2, [r7, #20]
 800543c:	621a      	str	r2, [r3, #32]
}
 800543e:	bf00      	nop
 8005440:	371c      	adds	r7, #28
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr
 800544a:	bf00      	nop
 800544c:	40012c00 	.word	0x40012c00
 8005450:	40013400 	.word	0x40013400
 8005454:	40014000 	.word	0x40014000
 8005458:	40014400 	.word	0x40014400
 800545c:	40014800 	.word	0x40014800

08005460 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005460:	b480      	push	{r7}
 8005462:	b087      	sub	sp, #28
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a1b      	ldr	r3, [r3, #32]
 800546e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a1b      	ldr	r3, [r3, #32]
 8005474:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	69db      	ldr	r3, [r3, #28]
 8005486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800548e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005492:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f023 0303 	bic.w	r3, r3, #3
 800549a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68fa      	ldr	r2, [r7, #12]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80054ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	021b      	lsls	r3, r3, #8
 80054b4:	697a      	ldr	r2, [r7, #20]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a27      	ldr	r2, [pc, #156]	@ (800555c <TIM_OC3_SetConfig+0xfc>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d003      	beq.n	80054ca <TIM_OC3_SetConfig+0x6a>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	4a26      	ldr	r2, [pc, #152]	@ (8005560 <TIM_OC3_SetConfig+0x100>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d10d      	bne.n	80054e6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80054d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	68db      	ldr	r3, [r3, #12]
 80054d6:	021b      	lsls	r3, r3, #8
 80054d8:	697a      	ldr	r2, [r7, #20]
 80054da:	4313      	orrs	r3, r2
 80054dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80054e4:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a1c      	ldr	r2, [pc, #112]	@ (800555c <TIM_OC3_SetConfig+0xfc>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d00f      	beq.n	800550e <TIM_OC3_SetConfig+0xae>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a1b      	ldr	r2, [pc, #108]	@ (8005560 <TIM_OC3_SetConfig+0x100>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d00b      	beq.n	800550e <TIM_OC3_SetConfig+0xae>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a1a      	ldr	r2, [pc, #104]	@ (8005564 <TIM_OC3_SetConfig+0x104>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d007      	beq.n	800550e <TIM_OC3_SetConfig+0xae>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a19      	ldr	r2, [pc, #100]	@ (8005568 <TIM_OC3_SetConfig+0x108>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d003      	beq.n	800550e <TIM_OC3_SetConfig+0xae>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a18      	ldr	r2, [pc, #96]	@ (800556c <TIM_OC3_SetConfig+0x10c>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d113      	bne.n	8005536 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005514:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800551c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	695b      	ldr	r3, [r3, #20]
 8005522:	011b      	lsls	r3, r3, #4
 8005524:	693a      	ldr	r2, [r7, #16]
 8005526:	4313      	orrs	r3, r2
 8005528:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	699b      	ldr	r3, [r3, #24]
 800552e:	011b      	lsls	r3, r3, #4
 8005530:	693a      	ldr	r2, [r7, #16]
 8005532:	4313      	orrs	r3, r2
 8005534:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	693a      	ldr	r2, [r7, #16]
 800553a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	68fa      	ldr	r2, [r7, #12]
 8005540:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	685a      	ldr	r2, [r3, #4]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	697a      	ldr	r2, [r7, #20]
 800554e:	621a      	str	r2, [r3, #32]
}
 8005550:	bf00      	nop
 8005552:	371c      	adds	r7, #28
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr
 800555c:	40012c00 	.word	0x40012c00
 8005560:	40013400 	.word	0x40013400
 8005564:	40014000 	.word	0x40014000
 8005568:	40014400 	.word	0x40014400
 800556c:	40014800 	.word	0x40014800

08005570 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005570:	b480      	push	{r7}
 8005572:	b087      	sub	sp, #28
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
 8005578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a1b      	ldr	r3, [r3, #32]
 800557e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6a1b      	ldr	r3, [r3, #32]
 8005584:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	69db      	ldr	r3, [r3, #28]
 8005596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800559e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	021b      	lsls	r3, r3, #8
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80055be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	031b      	lsls	r3, r3, #12
 80055c6:	693a      	ldr	r2, [r7, #16]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	4a18      	ldr	r2, [pc, #96]	@ (8005630 <TIM_OC4_SetConfig+0xc0>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d00f      	beq.n	80055f4 <TIM_OC4_SetConfig+0x84>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a17      	ldr	r2, [pc, #92]	@ (8005634 <TIM_OC4_SetConfig+0xc4>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d00b      	beq.n	80055f4 <TIM_OC4_SetConfig+0x84>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a16      	ldr	r2, [pc, #88]	@ (8005638 <TIM_OC4_SetConfig+0xc8>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d007      	beq.n	80055f4 <TIM_OC4_SetConfig+0x84>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a15      	ldr	r2, [pc, #84]	@ (800563c <TIM_OC4_SetConfig+0xcc>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d003      	beq.n	80055f4 <TIM_OC4_SetConfig+0x84>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a14      	ldr	r2, [pc, #80]	@ (8005640 <TIM_OC4_SetConfig+0xd0>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d109      	bne.n	8005608 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80055fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	695b      	ldr	r3, [r3, #20]
 8005600:	019b      	lsls	r3, r3, #6
 8005602:	697a      	ldr	r2, [r7, #20]
 8005604:	4313      	orrs	r3, r2
 8005606:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	697a      	ldr	r2, [r7, #20]
 800560c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	68fa      	ldr	r2, [r7, #12]
 8005612:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	685a      	ldr	r2, [r3, #4]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	693a      	ldr	r2, [r7, #16]
 8005620:	621a      	str	r2, [r3, #32]
}
 8005622:	bf00      	nop
 8005624:	371c      	adds	r7, #28
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr
 800562e:	bf00      	nop
 8005630:	40012c00 	.word	0x40012c00
 8005634:	40013400 	.word	0x40013400
 8005638:	40014000 	.word	0x40014000
 800563c:	40014400 	.word	0x40014400
 8005640:	40014800 	.word	0x40014800

08005644 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005644:	b480      	push	{r7}
 8005646:	b087      	sub	sp, #28
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
 800564c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6a1b      	ldr	r3, [r3, #32]
 8005652:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6a1b      	ldr	r3, [r3, #32]
 8005658:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800566a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005672:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005676:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	4313      	orrs	r3, r2
 8005680:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005688:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	041b      	lsls	r3, r3, #16
 8005690:	693a      	ldr	r2, [r7, #16]
 8005692:	4313      	orrs	r3, r2
 8005694:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a17      	ldr	r2, [pc, #92]	@ (80056f8 <TIM_OC5_SetConfig+0xb4>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d00f      	beq.n	80056be <TIM_OC5_SetConfig+0x7a>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a16      	ldr	r2, [pc, #88]	@ (80056fc <TIM_OC5_SetConfig+0xb8>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d00b      	beq.n	80056be <TIM_OC5_SetConfig+0x7a>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a15      	ldr	r2, [pc, #84]	@ (8005700 <TIM_OC5_SetConfig+0xbc>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d007      	beq.n	80056be <TIM_OC5_SetConfig+0x7a>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a14      	ldr	r2, [pc, #80]	@ (8005704 <TIM_OC5_SetConfig+0xc0>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d003      	beq.n	80056be <TIM_OC5_SetConfig+0x7a>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a13      	ldr	r2, [pc, #76]	@ (8005708 <TIM_OC5_SetConfig+0xc4>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d109      	bne.n	80056d2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056c4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	695b      	ldr	r3, [r3, #20]
 80056ca:	021b      	lsls	r3, r3, #8
 80056cc:	697a      	ldr	r2, [r7, #20]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	697a      	ldr	r2, [r7, #20]
 80056d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	68fa      	ldr	r2, [r7, #12]
 80056dc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	685a      	ldr	r2, [r3, #4]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	693a      	ldr	r2, [r7, #16]
 80056ea:	621a      	str	r2, [r3, #32]
}
 80056ec:	bf00      	nop
 80056ee:	371c      	adds	r7, #28
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr
 80056f8:	40012c00 	.word	0x40012c00
 80056fc:	40013400 	.word	0x40013400
 8005700:	40014000 	.word	0x40014000
 8005704:	40014400 	.word	0x40014400
 8005708:	40014800 	.word	0x40014800

0800570c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800570c:	b480      	push	{r7}
 800570e:	b087      	sub	sp, #28
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a1b      	ldr	r3, [r3, #32]
 800571a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6a1b      	ldr	r3, [r3, #32]
 8005720:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800573a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800573e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	021b      	lsls	r3, r3, #8
 8005746:	68fa      	ldr	r2, [r7, #12]
 8005748:	4313      	orrs	r3, r2
 800574a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005752:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	051b      	lsls	r3, r3, #20
 800575a:	693a      	ldr	r2, [r7, #16]
 800575c:	4313      	orrs	r3, r2
 800575e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a18      	ldr	r2, [pc, #96]	@ (80057c4 <TIM_OC6_SetConfig+0xb8>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d00f      	beq.n	8005788 <TIM_OC6_SetConfig+0x7c>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	4a17      	ldr	r2, [pc, #92]	@ (80057c8 <TIM_OC6_SetConfig+0xbc>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d00b      	beq.n	8005788 <TIM_OC6_SetConfig+0x7c>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	4a16      	ldr	r2, [pc, #88]	@ (80057cc <TIM_OC6_SetConfig+0xc0>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d007      	beq.n	8005788 <TIM_OC6_SetConfig+0x7c>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	4a15      	ldr	r2, [pc, #84]	@ (80057d0 <TIM_OC6_SetConfig+0xc4>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d003      	beq.n	8005788 <TIM_OC6_SetConfig+0x7c>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4a14      	ldr	r2, [pc, #80]	@ (80057d4 <TIM_OC6_SetConfig+0xc8>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d109      	bne.n	800579c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800578e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	695b      	ldr	r3, [r3, #20]
 8005794:	029b      	lsls	r3, r3, #10
 8005796:	697a      	ldr	r2, [r7, #20]
 8005798:	4313      	orrs	r3, r2
 800579a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	697a      	ldr	r2, [r7, #20]
 80057a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	68fa      	ldr	r2, [r7, #12]
 80057a6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	685a      	ldr	r2, [r3, #4]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	693a      	ldr	r2, [r7, #16]
 80057b4:	621a      	str	r2, [r3, #32]
}
 80057b6:	bf00      	nop
 80057b8:	371c      	adds	r7, #28
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	40012c00 	.word	0x40012c00
 80057c8:	40013400 	.word	0x40013400
 80057cc:	40014000 	.word	0x40014000
 80057d0:	40014400 	.word	0x40014400
 80057d4:	40014800 	.word	0x40014800

080057d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057d8:	b480      	push	{r7}
 80057da:	b085      	sub	sp, #20
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d101      	bne.n	80057f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057ec:	2302      	movs	r3, #2
 80057ee:	e063      	b.n	80058b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2202      	movs	r2, #2
 80057fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a2b      	ldr	r2, [pc, #172]	@ (80058c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d004      	beq.n	8005824 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a2a      	ldr	r2, [pc, #168]	@ (80058c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d108      	bne.n	8005836 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800582a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	68fa      	ldr	r2, [r7, #12]
 8005832:	4313      	orrs	r3, r2
 8005834:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800583c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68fa      	ldr	r2, [r7, #12]
 8005844:	4313      	orrs	r3, r2
 8005846:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	68fa      	ldr	r2, [r7, #12]
 800584e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a1b      	ldr	r2, [pc, #108]	@ (80058c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d018      	beq.n	800588c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005862:	d013      	beq.n	800588c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a18      	ldr	r2, [pc, #96]	@ (80058cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d00e      	beq.n	800588c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a17      	ldr	r2, [pc, #92]	@ (80058d0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d009      	beq.n	800588c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a12      	ldr	r2, [pc, #72]	@ (80058c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d004      	beq.n	800588c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a13      	ldr	r2, [pc, #76]	@ (80058d4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d10c      	bne.n	80058a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005892:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	68ba      	ldr	r2, [r7, #8]
 800589a:	4313      	orrs	r3, r2
 800589c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	68ba      	ldr	r2, [r7, #8]
 80058a4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2201      	movs	r2, #1
 80058aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2200      	movs	r2, #0
 80058b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80058b6:	2300      	movs	r3, #0
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3714      	adds	r7, #20
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr
 80058c4:	40012c00 	.word	0x40012c00
 80058c8:	40013400 	.word	0x40013400
 80058cc:	40000400 	.word	0x40000400
 80058d0:	40000800 	.word	0x40000800
 80058d4:	40014000 	.word	0x40014000

080058d8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80058d8:	b480      	push	{r7}
 80058da:	b085      	sub	sp, #20
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80058e0:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80058e4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80058ec:	b29a      	uxth	r2, r3
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	43db      	mvns	r3, r3
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	4013      	ands	r3, r2
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	3714      	adds	r7, #20
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr

0800590e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800590e:	b480      	push	{r7}
 8005910:	b085      	sub	sp, #20
 8005912:	af00      	add	r7, sp, #0
 8005914:	60f8      	str	r0, [r7, #12]
 8005916:	1d3b      	adds	r3, r7, #4
 8005918:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2201      	movs	r2, #1
 8005920:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2200      	movs	r2, #0
 8005928:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2200      	movs	r2, #0
 8005930:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2200      	movs	r2, #0
 8005938:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800593c:	2300      	movs	r3, #0
}
 800593e:	4618      	mov	r0, r3
 8005940:	3714      	adds	r7, #20
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr
	...

0800594c <malloc>:
 800594c:	4b02      	ldr	r3, [pc, #8]	@ (8005958 <malloc+0xc>)
 800594e:	4601      	mov	r1, r0
 8005950:	6818      	ldr	r0, [r3, #0]
 8005952:	f000 b825 	b.w	80059a0 <_malloc_r>
 8005956:	bf00      	nop
 8005958:	2000011c 	.word	0x2000011c

0800595c <sbrk_aligned>:
 800595c:	b570      	push	{r4, r5, r6, lr}
 800595e:	4e0f      	ldr	r6, [pc, #60]	@ (800599c <sbrk_aligned+0x40>)
 8005960:	460c      	mov	r4, r1
 8005962:	6831      	ldr	r1, [r6, #0]
 8005964:	4605      	mov	r5, r0
 8005966:	b911      	cbnz	r1, 800596e <sbrk_aligned+0x12>
 8005968:	f000 f8ce 	bl	8005b08 <_sbrk_r>
 800596c:	6030      	str	r0, [r6, #0]
 800596e:	4621      	mov	r1, r4
 8005970:	4628      	mov	r0, r5
 8005972:	f000 f8c9 	bl	8005b08 <_sbrk_r>
 8005976:	1c43      	adds	r3, r0, #1
 8005978:	d103      	bne.n	8005982 <sbrk_aligned+0x26>
 800597a:	f04f 34ff 	mov.w	r4, #4294967295
 800597e:	4620      	mov	r0, r4
 8005980:	bd70      	pop	{r4, r5, r6, pc}
 8005982:	1cc4      	adds	r4, r0, #3
 8005984:	f024 0403 	bic.w	r4, r4, #3
 8005988:	42a0      	cmp	r0, r4
 800598a:	d0f8      	beq.n	800597e <sbrk_aligned+0x22>
 800598c:	1a21      	subs	r1, r4, r0
 800598e:	4628      	mov	r0, r5
 8005990:	f000 f8ba 	bl	8005b08 <_sbrk_r>
 8005994:	3001      	adds	r0, #1
 8005996:	d1f2      	bne.n	800597e <sbrk_aligned+0x22>
 8005998:	e7ef      	b.n	800597a <sbrk_aligned+0x1e>
 800599a:	bf00      	nop
 800599c:	2000063c 	.word	0x2000063c

080059a0 <_malloc_r>:
 80059a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059a4:	1ccd      	adds	r5, r1, #3
 80059a6:	f025 0503 	bic.w	r5, r5, #3
 80059aa:	3508      	adds	r5, #8
 80059ac:	2d0c      	cmp	r5, #12
 80059ae:	bf38      	it	cc
 80059b0:	250c      	movcc	r5, #12
 80059b2:	2d00      	cmp	r5, #0
 80059b4:	4606      	mov	r6, r0
 80059b6:	db01      	blt.n	80059bc <_malloc_r+0x1c>
 80059b8:	42a9      	cmp	r1, r5
 80059ba:	d904      	bls.n	80059c6 <_malloc_r+0x26>
 80059bc:	230c      	movs	r3, #12
 80059be:	6033      	str	r3, [r6, #0]
 80059c0:	2000      	movs	r0, #0
 80059c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005a9c <_malloc_r+0xfc>
 80059ca:	f000 f869 	bl	8005aa0 <__malloc_lock>
 80059ce:	f8d8 3000 	ldr.w	r3, [r8]
 80059d2:	461c      	mov	r4, r3
 80059d4:	bb44      	cbnz	r4, 8005a28 <_malloc_r+0x88>
 80059d6:	4629      	mov	r1, r5
 80059d8:	4630      	mov	r0, r6
 80059da:	f7ff ffbf 	bl	800595c <sbrk_aligned>
 80059de:	1c43      	adds	r3, r0, #1
 80059e0:	4604      	mov	r4, r0
 80059e2:	d158      	bne.n	8005a96 <_malloc_r+0xf6>
 80059e4:	f8d8 4000 	ldr.w	r4, [r8]
 80059e8:	4627      	mov	r7, r4
 80059ea:	2f00      	cmp	r7, #0
 80059ec:	d143      	bne.n	8005a76 <_malloc_r+0xd6>
 80059ee:	2c00      	cmp	r4, #0
 80059f0:	d04b      	beq.n	8005a8a <_malloc_r+0xea>
 80059f2:	6823      	ldr	r3, [r4, #0]
 80059f4:	4639      	mov	r1, r7
 80059f6:	4630      	mov	r0, r6
 80059f8:	eb04 0903 	add.w	r9, r4, r3
 80059fc:	f000 f884 	bl	8005b08 <_sbrk_r>
 8005a00:	4581      	cmp	r9, r0
 8005a02:	d142      	bne.n	8005a8a <_malloc_r+0xea>
 8005a04:	6821      	ldr	r1, [r4, #0]
 8005a06:	1a6d      	subs	r5, r5, r1
 8005a08:	4629      	mov	r1, r5
 8005a0a:	4630      	mov	r0, r6
 8005a0c:	f7ff ffa6 	bl	800595c <sbrk_aligned>
 8005a10:	3001      	adds	r0, #1
 8005a12:	d03a      	beq.n	8005a8a <_malloc_r+0xea>
 8005a14:	6823      	ldr	r3, [r4, #0]
 8005a16:	442b      	add	r3, r5
 8005a18:	6023      	str	r3, [r4, #0]
 8005a1a:	f8d8 3000 	ldr.w	r3, [r8]
 8005a1e:	685a      	ldr	r2, [r3, #4]
 8005a20:	bb62      	cbnz	r2, 8005a7c <_malloc_r+0xdc>
 8005a22:	f8c8 7000 	str.w	r7, [r8]
 8005a26:	e00f      	b.n	8005a48 <_malloc_r+0xa8>
 8005a28:	6822      	ldr	r2, [r4, #0]
 8005a2a:	1b52      	subs	r2, r2, r5
 8005a2c:	d420      	bmi.n	8005a70 <_malloc_r+0xd0>
 8005a2e:	2a0b      	cmp	r2, #11
 8005a30:	d917      	bls.n	8005a62 <_malloc_r+0xc2>
 8005a32:	1961      	adds	r1, r4, r5
 8005a34:	42a3      	cmp	r3, r4
 8005a36:	6025      	str	r5, [r4, #0]
 8005a38:	bf18      	it	ne
 8005a3a:	6059      	strne	r1, [r3, #4]
 8005a3c:	6863      	ldr	r3, [r4, #4]
 8005a3e:	bf08      	it	eq
 8005a40:	f8c8 1000 	streq.w	r1, [r8]
 8005a44:	5162      	str	r2, [r4, r5]
 8005a46:	604b      	str	r3, [r1, #4]
 8005a48:	4630      	mov	r0, r6
 8005a4a:	f000 f82f 	bl	8005aac <__malloc_unlock>
 8005a4e:	f104 000b 	add.w	r0, r4, #11
 8005a52:	1d23      	adds	r3, r4, #4
 8005a54:	f020 0007 	bic.w	r0, r0, #7
 8005a58:	1ac2      	subs	r2, r0, r3
 8005a5a:	bf1c      	itt	ne
 8005a5c:	1a1b      	subne	r3, r3, r0
 8005a5e:	50a3      	strne	r3, [r4, r2]
 8005a60:	e7af      	b.n	80059c2 <_malloc_r+0x22>
 8005a62:	6862      	ldr	r2, [r4, #4]
 8005a64:	42a3      	cmp	r3, r4
 8005a66:	bf0c      	ite	eq
 8005a68:	f8c8 2000 	streq.w	r2, [r8]
 8005a6c:	605a      	strne	r2, [r3, #4]
 8005a6e:	e7eb      	b.n	8005a48 <_malloc_r+0xa8>
 8005a70:	4623      	mov	r3, r4
 8005a72:	6864      	ldr	r4, [r4, #4]
 8005a74:	e7ae      	b.n	80059d4 <_malloc_r+0x34>
 8005a76:	463c      	mov	r4, r7
 8005a78:	687f      	ldr	r7, [r7, #4]
 8005a7a:	e7b6      	b.n	80059ea <_malloc_r+0x4a>
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	42a3      	cmp	r3, r4
 8005a82:	d1fb      	bne.n	8005a7c <_malloc_r+0xdc>
 8005a84:	2300      	movs	r3, #0
 8005a86:	6053      	str	r3, [r2, #4]
 8005a88:	e7de      	b.n	8005a48 <_malloc_r+0xa8>
 8005a8a:	230c      	movs	r3, #12
 8005a8c:	6033      	str	r3, [r6, #0]
 8005a8e:	4630      	mov	r0, r6
 8005a90:	f000 f80c 	bl	8005aac <__malloc_unlock>
 8005a94:	e794      	b.n	80059c0 <_malloc_r+0x20>
 8005a96:	6005      	str	r5, [r0, #0]
 8005a98:	e7d6      	b.n	8005a48 <_malloc_r+0xa8>
 8005a9a:	bf00      	nop
 8005a9c:	20000640 	.word	0x20000640

08005aa0 <__malloc_lock>:
 8005aa0:	4801      	ldr	r0, [pc, #4]	@ (8005aa8 <__malloc_lock+0x8>)
 8005aa2:	f000 b86b 	b.w	8005b7c <__retarget_lock_acquire_recursive>
 8005aa6:	bf00      	nop
 8005aa8:	20000780 	.word	0x20000780

08005aac <__malloc_unlock>:
 8005aac:	4801      	ldr	r0, [pc, #4]	@ (8005ab4 <__malloc_unlock+0x8>)
 8005aae:	f000 b866 	b.w	8005b7e <__retarget_lock_release_recursive>
 8005ab2:	bf00      	nop
 8005ab4:	20000780 	.word	0x20000780

08005ab8 <siprintf>:
 8005ab8:	b40e      	push	{r1, r2, r3}
 8005aba:	b500      	push	{lr}
 8005abc:	b09c      	sub	sp, #112	@ 0x70
 8005abe:	ab1d      	add	r3, sp, #116	@ 0x74
 8005ac0:	9002      	str	r0, [sp, #8]
 8005ac2:	9006      	str	r0, [sp, #24]
 8005ac4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005ac8:	4809      	ldr	r0, [pc, #36]	@ (8005af0 <siprintf+0x38>)
 8005aca:	9107      	str	r1, [sp, #28]
 8005acc:	9104      	str	r1, [sp, #16]
 8005ace:	4909      	ldr	r1, [pc, #36]	@ (8005af4 <siprintf+0x3c>)
 8005ad0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ad4:	9105      	str	r1, [sp, #20]
 8005ad6:	6800      	ldr	r0, [r0, #0]
 8005ad8:	9301      	str	r3, [sp, #4]
 8005ada:	a902      	add	r1, sp, #8
 8005adc:	f000 f8f6 	bl	8005ccc <_svfiprintf_r>
 8005ae0:	9b02      	ldr	r3, [sp, #8]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	701a      	strb	r2, [r3, #0]
 8005ae6:	b01c      	add	sp, #112	@ 0x70
 8005ae8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005aec:	b003      	add	sp, #12
 8005aee:	4770      	bx	lr
 8005af0:	2000011c 	.word	0x2000011c
 8005af4:	ffff0208 	.word	0xffff0208

08005af8 <memset>:
 8005af8:	4402      	add	r2, r0
 8005afa:	4603      	mov	r3, r0
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d100      	bne.n	8005b02 <memset+0xa>
 8005b00:	4770      	bx	lr
 8005b02:	f803 1b01 	strb.w	r1, [r3], #1
 8005b06:	e7f9      	b.n	8005afc <memset+0x4>

08005b08 <_sbrk_r>:
 8005b08:	b538      	push	{r3, r4, r5, lr}
 8005b0a:	4d06      	ldr	r5, [pc, #24]	@ (8005b24 <_sbrk_r+0x1c>)
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	4604      	mov	r4, r0
 8005b10:	4608      	mov	r0, r1
 8005b12:	602b      	str	r3, [r5, #0]
 8005b14:	f7fb f9b2 	bl	8000e7c <_sbrk>
 8005b18:	1c43      	adds	r3, r0, #1
 8005b1a:	d102      	bne.n	8005b22 <_sbrk_r+0x1a>
 8005b1c:	682b      	ldr	r3, [r5, #0]
 8005b1e:	b103      	cbz	r3, 8005b22 <_sbrk_r+0x1a>
 8005b20:	6023      	str	r3, [r4, #0]
 8005b22:	bd38      	pop	{r3, r4, r5, pc}
 8005b24:	2000077c 	.word	0x2000077c

08005b28 <__errno>:
 8005b28:	4b01      	ldr	r3, [pc, #4]	@ (8005b30 <__errno+0x8>)
 8005b2a:	6818      	ldr	r0, [r3, #0]
 8005b2c:	4770      	bx	lr
 8005b2e:	bf00      	nop
 8005b30:	2000011c 	.word	0x2000011c

08005b34 <__libc_init_array>:
 8005b34:	b570      	push	{r4, r5, r6, lr}
 8005b36:	4d0d      	ldr	r5, [pc, #52]	@ (8005b6c <__libc_init_array+0x38>)
 8005b38:	4c0d      	ldr	r4, [pc, #52]	@ (8005b70 <__libc_init_array+0x3c>)
 8005b3a:	1b64      	subs	r4, r4, r5
 8005b3c:	10a4      	asrs	r4, r4, #2
 8005b3e:	2600      	movs	r6, #0
 8005b40:	42a6      	cmp	r6, r4
 8005b42:	d109      	bne.n	8005b58 <__libc_init_array+0x24>
 8005b44:	4d0b      	ldr	r5, [pc, #44]	@ (8005b74 <__libc_init_array+0x40>)
 8005b46:	4c0c      	ldr	r4, [pc, #48]	@ (8005b78 <__libc_init_array+0x44>)
 8005b48:	f000 fba8 	bl	800629c <_init>
 8005b4c:	1b64      	subs	r4, r4, r5
 8005b4e:	10a4      	asrs	r4, r4, #2
 8005b50:	2600      	movs	r6, #0
 8005b52:	42a6      	cmp	r6, r4
 8005b54:	d105      	bne.n	8005b62 <__libc_init_array+0x2e>
 8005b56:	bd70      	pop	{r4, r5, r6, pc}
 8005b58:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b5c:	4798      	blx	r3
 8005b5e:	3601      	adds	r6, #1
 8005b60:	e7ee      	b.n	8005b40 <__libc_init_array+0xc>
 8005b62:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b66:	4798      	blx	r3
 8005b68:	3601      	adds	r6, #1
 8005b6a:	e7f2      	b.n	8005b52 <__libc_init_array+0x1e>
 8005b6c:	080064b0 	.word	0x080064b0
 8005b70:	080064b0 	.word	0x080064b0
 8005b74:	080064b0 	.word	0x080064b0
 8005b78:	080064b4 	.word	0x080064b4

08005b7c <__retarget_lock_acquire_recursive>:
 8005b7c:	4770      	bx	lr

08005b7e <__retarget_lock_release_recursive>:
 8005b7e:	4770      	bx	lr

08005b80 <_free_r>:
 8005b80:	b538      	push	{r3, r4, r5, lr}
 8005b82:	4605      	mov	r5, r0
 8005b84:	2900      	cmp	r1, #0
 8005b86:	d041      	beq.n	8005c0c <_free_r+0x8c>
 8005b88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b8c:	1f0c      	subs	r4, r1, #4
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	bfb8      	it	lt
 8005b92:	18e4      	addlt	r4, r4, r3
 8005b94:	f7ff ff84 	bl	8005aa0 <__malloc_lock>
 8005b98:	4a1d      	ldr	r2, [pc, #116]	@ (8005c10 <_free_r+0x90>)
 8005b9a:	6813      	ldr	r3, [r2, #0]
 8005b9c:	b933      	cbnz	r3, 8005bac <_free_r+0x2c>
 8005b9e:	6063      	str	r3, [r4, #4]
 8005ba0:	6014      	str	r4, [r2, #0]
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ba8:	f7ff bf80 	b.w	8005aac <__malloc_unlock>
 8005bac:	42a3      	cmp	r3, r4
 8005bae:	d908      	bls.n	8005bc2 <_free_r+0x42>
 8005bb0:	6820      	ldr	r0, [r4, #0]
 8005bb2:	1821      	adds	r1, r4, r0
 8005bb4:	428b      	cmp	r3, r1
 8005bb6:	bf01      	itttt	eq
 8005bb8:	6819      	ldreq	r1, [r3, #0]
 8005bba:	685b      	ldreq	r3, [r3, #4]
 8005bbc:	1809      	addeq	r1, r1, r0
 8005bbe:	6021      	streq	r1, [r4, #0]
 8005bc0:	e7ed      	b.n	8005b9e <_free_r+0x1e>
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	b10b      	cbz	r3, 8005bcc <_free_r+0x4c>
 8005bc8:	42a3      	cmp	r3, r4
 8005bca:	d9fa      	bls.n	8005bc2 <_free_r+0x42>
 8005bcc:	6811      	ldr	r1, [r2, #0]
 8005bce:	1850      	adds	r0, r2, r1
 8005bd0:	42a0      	cmp	r0, r4
 8005bd2:	d10b      	bne.n	8005bec <_free_r+0x6c>
 8005bd4:	6820      	ldr	r0, [r4, #0]
 8005bd6:	4401      	add	r1, r0
 8005bd8:	1850      	adds	r0, r2, r1
 8005bda:	4283      	cmp	r3, r0
 8005bdc:	6011      	str	r1, [r2, #0]
 8005bde:	d1e0      	bne.n	8005ba2 <_free_r+0x22>
 8005be0:	6818      	ldr	r0, [r3, #0]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	6053      	str	r3, [r2, #4]
 8005be6:	4408      	add	r0, r1
 8005be8:	6010      	str	r0, [r2, #0]
 8005bea:	e7da      	b.n	8005ba2 <_free_r+0x22>
 8005bec:	d902      	bls.n	8005bf4 <_free_r+0x74>
 8005bee:	230c      	movs	r3, #12
 8005bf0:	602b      	str	r3, [r5, #0]
 8005bf2:	e7d6      	b.n	8005ba2 <_free_r+0x22>
 8005bf4:	6820      	ldr	r0, [r4, #0]
 8005bf6:	1821      	adds	r1, r4, r0
 8005bf8:	428b      	cmp	r3, r1
 8005bfa:	bf04      	itt	eq
 8005bfc:	6819      	ldreq	r1, [r3, #0]
 8005bfe:	685b      	ldreq	r3, [r3, #4]
 8005c00:	6063      	str	r3, [r4, #4]
 8005c02:	bf04      	itt	eq
 8005c04:	1809      	addeq	r1, r1, r0
 8005c06:	6021      	streq	r1, [r4, #0]
 8005c08:	6054      	str	r4, [r2, #4]
 8005c0a:	e7ca      	b.n	8005ba2 <_free_r+0x22>
 8005c0c:	bd38      	pop	{r3, r4, r5, pc}
 8005c0e:	bf00      	nop
 8005c10:	20000640 	.word	0x20000640

08005c14 <__ssputs_r>:
 8005c14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c18:	688e      	ldr	r6, [r1, #8]
 8005c1a:	461f      	mov	r7, r3
 8005c1c:	42be      	cmp	r6, r7
 8005c1e:	680b      	ldr	r3, [r1, #0]
 8005c20:	4682      	mov	sl, r0
 8005c22:	460c      	mov	r4, r1
 8005c24:	4690      	mov	r8, r2
 8005c26:	d82d      	bhi.n	8005c84 <__ssputs_r+0x70>
 8005c28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005c2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005c30:	d026      	beq.n	8005c80 <__ssputs_r+0x6c>
 8005c32:	6965      	ldr	r5, [r4, #20]
 8005c34:	6909      	ldr	r1, [r1, #16]
 8005c36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005c3a:	eba3 0901 	sub.w	r9, r3, r1
 8005c3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005c42:	1c7b      	adds	r3, r7, #1
 8005c44:	444b      	add	r3, r9
 8005c46:	106d      	asrs	r5, r5, #1
 8005c48:	429d      	cmp	r5, r3
 8005c4a:	bf38      	it	cc
 8005c4c:	461d      	movcc	r5, r3
 8005c4e:	0553      	lsls	r3, r2, #21
 8005c50:	d527      	bpl.n	8005ca2 <__ssputs_r+0x8e>
 8005c52:	4629      	mov	r1, r5
 8005c54:	f7ff fea4 	bl	80059a0 <_malloc_r>
 8005c58:	4606      	mov	r6, r0
 8005c5a:	b360      	cbz	r0, 8005cb6 <__ssputs_r+0xa2>
 8005c5c:	6921      	ldr	r1, [r4, #16]
 8005c5e:	464a      	mov	r2, r9
 8005c60:	f000 fad8 	bl	8006214 <memcpy>
 8005c64:	89a3      	ldrh	r3, [r4, #12]
 8005c66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005c6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c6e:	81a3      	strh	r3, [r4, #12]
 8005c70:	6126      	str	r6, [r4, #16]
 8005c72:	6165      	str	r5, [r4, #20]
 8005c74:	444e      	add	r6, r9
 8005c76:	eba5 0509 	sub.w	r5, r5, r9
 8005c7a:	6026      	str	r6, [r4, #0]
 8005c7c:	60a5      	str	r5, [r4, #8]
 8005c7e:	463e      	mov	r6, r7
 8005c80:	42be      	cmp	r6, r7
 8005c82:	d900      	bls.n	8005c86 <__ssputs_r+0x72>
 8005c84:	463e      	mov	r6, r7
 8005c86:	6820      	ldr	r0, [r4, #0]
 8005c88:	4632      	mov	r2, r6
 8005c8a:	4641      	mov	r1, r8
 8005c8c:	f000 faa8 	bl	80061e0 <memmove>
 8005c90:	68a3      	ldr	r3, [r4, #8]
 8005c92:	1b9b      	subs	r3, r3, r6
 8005c94:	60a3      	str	r3, [r4, #8]
 8005c96:	6823      	ldr	r3, [r4, #0]
 8005c98:	4433      	add	r3, r6
 8005c9a:	6023      	str	r3, [r4, #0]
 8005c9c:	2000      	movs	r0, #0
 8005c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ca2:	462a      	mov	r2, r5
 8005ca4:	f000 fac4 	bl	8006230 <_realloc_r>
 8005ca8:	4606      	mov	r6, r0
 8005caa:	2800      	cmp	r0, #0
 8005cac:	d1e0      	bne.n	8005c70 <__ssputs_r+0x5c>
 8005cae:	6921      	ldr	r1, [r4, #16]
 8005cb0:	4650      	mov	r0, sl
 8005cb2:	f7ff ff65 	bl	8005b80 <_free_r>
 8005cb6:	230c      	movs	r3, #12
 8005cb8:	f8ca 3000 	str.w	r3, [sl]
 8005cbc:	89a3      	ldrh	r3, [r4, #12]
 8005cbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005cc2:	81a3      	strh	r3, [r4, #12]
 8005cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8005cc8:	e7e9      	b.n	8005c9e <__ssputs_r+0x8a>
	...

08005ccc <_svfiprintf_r>:
 8005ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cd0:	4698      	mov	r8, r3
 8005cd2:	898b      	ldrh	r3, [r1, #12]
 8005cd4:	061b      	lsls	r3, r3, #24
 8005cd6:	b09d      	sub	sp, #116	@ 0x74
 8005cd8:	4607      	mov	r7, r0
 8005cda:	460d      	mov	r5, r1
 8005cdc:	4614      	mov	r4, r2
 8005cde:	d510      	bpl.n	8005d02 <_svfiprintf_r+0x36>
 8005ce0:	690b      	ldr	r3, [r1, #16]
 8005ce2:	b973      	cbnz	r3, 8005d02 <_svfiprintf_r+0x36>
 8005ce4:	2140      	movs	r1, #64	@ 0x40
 8005ce6:	f7ff fe5b 	bl	80059a0 <_malloc_r>
 8005cea:	6028      	str	r0, [r5, #0]
 8005cec:	6128      	str	r0, [r5, #16]
 8005cee:	b930      	cbnz	r0, 8005cfe <_svfiprintf_r+0x32>
 8005cf0:	230c      	movs	r3, #12
 8005cf2:	603b      	str	r3, [r7, #0]
 8005cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8005cf8:	b01d      	add	sp, #116	@ 0x74
 8005cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cfe:	2340      	movs	r3, #64	@ 0x40
 8005d00:	616b      	str	r3, [r5, #20]
 8005d02:	2300      	movs	r3, #0
 8005d04:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d06:	2320      	movs	r3, #32
 8005d08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005d0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d10:	2330      	movs	r3, #48	@ 0x30
 8005d12:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005eb0 <_svfiprintf_r+0x1e4>
 8005d16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005d1a:	f04f 0901 	mov.w	r9, #1
 8005d1e:	4623      	mov	r3, r4
 8005d20:	469a      	mov	sl, r3
 8005d22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d26:	b10a      	cbz	r2, 8005d2c <_svfiprintf_r+0x60>
 8005d28:	2a25      	cmp	r2, #37	@ 0x25
 8005d2a:	d1f9      	bne.n	8005d20 <_svfiprintf_r+0x54>
 8005d2c:	ebba 0b04 	subs.w	fp, sl, r4
 8005d30:	d00b      	beq.n	8005d4a <_svfiprintf_r+0x7e>
 8005d32:	465b      	mov	r3, fp
 8005d34:	4622      	mov	r2, r4
 8005d36:	4629      	mov	r1, r5
 8005d38:	4638      	mov	r0, r7
 8005d3a:	f7ff ff6b 	bl	8005c14 <__ssputs_r>
 8005d3e:	3001      	adds	r0, #1
 8005d40:	f000 80a7 	beq.w	8005e92 <_svfiprintf_r+0x1c6>
 8005d44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d46:	445a      	add	r2, fp
 8005d48:	9209      	str	r2, [sp, #36]	@ 0x24
 8005d4a:	f89a 3000 	ldrb.w	r3, [sl]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	f000 809f 	beq.w	8005e92 <_svfiprintf_r+0x1c6>
 8005d54:	2300      	movs	r3, #0
 8005d56:	f04f 32ff 	mov.w	r2, #4294967295
 8005d5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d5e:	f10a 0a01 	add.w	sl, sl, #1
 8005d62:	9304      	str	r3, [sp, #16]
 8005d64:	9307      	str	r3, [sp, #28]
 8005d66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005d6a:	931a      	str	r3, [sp, #104]	@ 0x68
 8005d6c:	4654      	mov	r4, sl
 8005d6e:	2205      	movs	r2, #5
 8005d70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d74:	484e      	ldr	r0, [pc, #312]	@ (8005eb0 <_svfiprintf_r+0x1e4>)
 8005d76:	f7fa fa3b 	bl	80001f0 <memchr>
 8005d7a:	9a04      	ldr	r2, [sp, #16]
 8005d7c:	b9d8      	cbnz	r0, 8005db6 <_svfiprintf_r+0xea>
 8005d7e:	06d0      	lsls	r0, r2, #27
 8005d80:	bf44      	itt	mi
 8005d82:	2320      	movmi	r3, #32
 8005d84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d88:	0711      	lsls	r1, r2, #28
 8005d8a:	bf44      	itt	mi
 8005d8c:	232b      	movmi	r3, #43	@ 0x2b
 8005d8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d92:	f89a 3000 	ldrb.w	r3, [sl]
 8005d96:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d98:	d015      	beq.n	8005dc6 <_svfiprintf_r+0xfa>
 8005d9a:	9a07      	ldr	r2, [sp, #28]
 8005d9c:	4654      	mov	r4, sl
 8005d9e:	2000      	movs	r0, #0
 8005da0:	f04f 0c0a 	mov.w	ip, #10
 8005da4:	4621      	mov	r1, r4
 8005da6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005daa:	3b30      	subs	r3, #48	@ 0x30
 8005dac:	2b09      	cmp	r3, #9
 8005dae:	d94b      	bls.n	8005e48 <_svfiprintf_r+0x17c>
 8005db0:	b1b0      	cbz	r0, 8005de0 <_svfiprintf_r+0x114>
 8005db2:	9207      	str	r2, [sp, #28]
 8005db4:	e014      	b.n	8005de0 <_svfiprintf_r+0x114>
 8005db6:	eba0 0308 	sub.w	r3, r0, r8
 8005dba:	fa09 f303 	lsl.w	r3, r9, r3
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	9304      	str	r3, [sp, #16]
 8005dc2:	46a2      	mov	sl, r4
 8005dc4:	e7d2      	b.n	8005d6c <_svfiprintf_r+0xa0>
 8005dc6:	9b03      	ldr	r3, [sp, #12]
 8005dc8:	1d19      	adds	r1, r3, #4
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	9103      	str	r1, [sp, #12]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	bfbb      	ittet	lt
 8005dd2:	425b      	neglt	r3, r3
 8005dd4:	f042 0202 	orrlt.w	r2, r2, #2
 8005dd8:	9307      	strge	r3, [sp, #28]
 8005dda:	9307      	strlt	r3, [sp, #28]
 8005ddc:	bfb8      	it	lt
 8005dde:	9204      	strlt	r2, [sp, #16]
 8005de0:	7823      	ldrb	r3, [r4, #0]
 8005de2:	2b2e      	cmp	r3, #46	@ 0x2e
 8005de4:	d10a      	bne.n	8005dfc <_svfiprintf_r+0x130>
 8005de6:	7863      	ldrb	r3, [r4, #1]
 8005de8:	2b2a      	cmp	r3, #42	@ 0x2a
 8005dea:	d132      	bne.n	8005e52 <_svfiprintf_r+0x186>
 8005dec:	9b03      	ldr	r3, [sp, #12]
 8005dee:	1d1a      	adds	r2, r3, #4
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	9203      	str	r2, [sp, #12]
 8005df4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005df8:	3402      	adds	r4, #2
 8005dfa:	9305      	str	r3, [sp, #20]
 8005dfc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005ec0 <_svfiprintf_r+0x1f4>
 8005e00:	7821      	ldrb	r1, [r4, #0]
 8005e02:	2203      	movs	r2, #3
 8005e04:	4650      	mov	r0, sl
 8005e06:	f7fa f9f3 	bl	80001f0 <memchr>
 8005e0a:	b138      	cbz	r0, 8005e1c <_svfiprintf_r+0x150>
 8005e0c:	9b04      	ldr	r3, [sp, #16]
 8005e0e:	eba0 000a 	sub.w	r0, r0, sl
 8005e12:	2240      	movs	r2, #64	@ 0x40
 8005e14:	4082      	lsls	r2, r0
 8005e16:	4313      	orrs	r3, r2
 8005e18:	3401      	adds	r4, #1
 8005e1a:	9304      	str	r3, [sp, #16]
 8005e1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e20:	4824      	ldr	r0, [pc, #144]	@ (8005eb4 <_svfiprintf_r+0x1e8>)
 8005e22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005e26:	2206      	movs	r2, #6
 8005e28:	f7fa f9e2 	bl	80001f0 <memchr>
 8005e2c:	2800      	cmp	r0, #0
 8005e2e:	d036      	beq.n	8005e9e <_svfiprintf_r+0x1d2>
 8005e30:	4b21      	ldr	r3, [pc, #132]	@ (8005eb8 <_svfiprintf_r+0x1ec>)
 8005e32:	bb1b      	cbnz	r3, 8005e7c <_svfiprintf_r+0x1b0>
 8005e34:	9b03      	ldr	r3, [sp, #12]
 8005e36:	3307      	adds	r3, #7
 8005e38:	f023 0307 	bic.w	r3, r3, #7
 8005e3c:	3308      	adds	r3, #8
 8005e3e:	9303      	str	r3, [sp, #12]
 8005e40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e42:	4433      	add	r3, r6
 8005e44:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e46:	e76a      	b.n	8005d1e <_svfiprintf_r+0x52>
 8005e48:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e4c:	460c      	mov	r4, r1
 8005e4e:	2001      	movs	r0, #1
 8005e50:	e7a8      	b.n	8005da4 <_svfiprintf_r+0xd8>
 8005e52:	2300      	movs	r3, #0
 8005e54:	3401      	adds	r4, #1
 8005e56:	9305      	str	r3, [sp, #20]
 8005e58:	4619      	mov	r1, r3
 8005e5a:	f04f 0c0a 	mov.w	ip, #10
 8005e5e:	4620      	mov	r0, r4
 8005e60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e64:	3a30      	subs	r2, #48	@ 0x30
 8005e66:	2a09      	cmp	r2, #9
 8005e68:	d903      	bls.n	8005e72 <_svfiprintf_r+0x1a6>
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d0c6      	beq.n	8005dfc <_svfiprintf_r+0x130>
 8005e6e:	9105      	str	r1, [sp, #20]
 8005e70:	e7c4      	b.n	8005dfc <_svfiprintf_r+0x130>
 8005e72:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e76:	4604      	mov	r4, r0
 8005e78:	2301      	movs	r3, #1
 8005e7a:	e7f0      	b.n	8005e5e <_svfiprintf_r+0x192>
 8005e7c:	ab03      	add	r3, sp, #12
 8005e7e:	9300      	str	r3, [sp, #0]
 8005e80:	462a      	mov	r2, r5
 8005e82:	4b0e      	ldr	r3, [pc, #56]	@ (8005ebc <_svfiprintf_r+0x1f0>)
 8005e84:	a904      	add	r1, sp, #16
 8005e86:	4638      	mov	r0, r7
 8005e88:	f3af 8000 	nop.w
 8005e8c:	1c42      	adds	r2, r0, #1
 8005e8e:	4606      	mov	r6, r0
 8005e90:	d1d6      	bne.n	8005e40 <_svfiprintf_r+0x174>
 8005e92:	89ab      	ldrh	r3, [r5, #12]
 8005e94:	065b      	lsls	r3, r3, #25
 8005e96:	f53f af2d 	bmi.w	8005cf4 <_svfiprintf_r+0x28>
 8005e9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e9c:	e72c      	b.n	8005cf8 <_svfiprintf_r+0x2c>
 8005e9e:	ab03      	add	r3, sp, #12
 8005ea0:	9300      	str	r3, [sp, #0]
 8005ea2:	462a      	mov	r2, r5
 8005ea4:	4b05      	ldr	r3, [pc, #20]	@ (8005ebc <_svfiprintf_r+0x1f0>)
 8005ea6:	a904      	add	r1, sp, #16
 8005ea8:	4638      	mov	r0, r7
 8005eaa:	f000 f879 	bl	8005fa0 <_printf_i>
 8005eae:	e7ed      	b.n	8005e8c <_svfiprintf_r+0x1c0>
 8005eb0:	08006474 	.word	0x08006474
 8005eb4:	0800647e 	.word	0x0800647e
 8005eb8:	00000000 	.word	0x00000000
 8005ebc:	08005c15 	.word	0x08005c15
 8005ec0:	0800647a 	.word	0x0800647a

08005ec4 <_printf_common>:
 8005ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ec8:	4616      	mov	r6, r2
 8005eca:	4698      	mov	r8, r3
 8005ecc:	688a      	ldr	r2, [r1, #8]
 8005ece:	690b      	ldr	r3, [r1, #16]
 8005ed0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	bfb8      	it	lt
 8005ed8:	4613      	movlt	r3, r2
 8005eda:	6033      	str	r3, [r6, #0]
 8005edc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005ee0:	4607      	mov	r7, r0
 8005ee2:	460c      	mov	r4, r1
 8005ee4:	b10a      	cbz	r2, 8005eea <_printf_common+0x26>
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	6033      	str	r3, [r6, #0]
 8005eea:	6823      	ldr	r3, [r4, #0]
 8005eec:	0699      	lsls	r1, r3, #26
 8005eee:	bf42      	ittt	mi
 8005ef0:	6833      	ldrmi	r3, [r6, #0]
 8005ef2:	3302      	addmi	r3, #2
 8005ef4:	6033      	strmi	r3, [r6, #0]
 8005ef6:	6825      	ldr	r5, [r4, #0]
 8005ef8:	f015 0506 	ands.w	r5, r5, #6
 8005efc:	d106      	bne.n	8005f0c <_printf_common+0x48>
 8005efe:	f104 0a19 	add.w	sl, r4, #25
 8005f02:	68e3      	ldr	r3, [r4, #12]
 8005f04:	6832      	ldr	r2, [r6, #0]
 8005f06:	1a9b      	subs	r3, r3, r2
 8005f08:	42ab      	cmp	r3, r5
 8005f0a:	dc26      	bgt.n	8005f5a <_printf_common+0x96>
 8005f0c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005f10:	6822      	ldr	r2, [r4, #0]
 8005f12:	3b00      	subs	r3, #0
 8005f14:	bf18      	it	ne
 8005f16:	2301      	movne	r3, #1
 8005f18:	0692      	lsls	r2, r2, #26
 8005f1a:	d42b      	bmi.n	8005f74 <_printf_common+0xb0>
 8005f1c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f20:	4641      	mov	r1, r8
 8005f22:	4638      	mov	r0, r7
 8005f24:	47c8      	blx	r9
 8005f26:	3001      	adds	r0, #1
 8005f28:	d01e      	beq.n	8005f68 <_printf_common+0xa4>
 8005f2a:	6823      	ldr	r3, [r4, #0]
 8005f2c:	6922      	ldr	r2, [r4, #16]
 8005f2e:	f003 0306 	and.w	r3, r3, #6
 8005f32:	2b04      	cmp	r3, #4
 8005f34:	bf02      	ittt	eq
 8005f36:	68e5      	ldreq	r5, [r4, #12]
 8005f38:	6833      	ldreq	r3, [r6, #0]
 8005f3a:	1aed      	subeq	r5, r5, r3
 8005f3c:	68a3      	ldr	r3, [r4, #8]
 8005f3e:	bf0c      	ite	eq
 8005f40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f44:	2500      	movne	r5, #0
 8005f46:	4293      	cmp	r3, r2
 8005f48:	bfc4      	itt	gt
 8005f4a:	1a9b      	subgt	r3, r3, r2
 8005f4c:	18ed      	addgt	r5, r5, r3
 8005f4e:	2600      	movs	r6, #0
 8005f50:	341a      	adds	r4, #26
 8005f52:	42b5      	cmp	r5, r6
 8005f54:	d11a      	bne.n	8005f8c <_printf_common+0xc8>
 8005f56:	2000      	movs	r0, #0
 8005f58:	e008      	b.n	8005f6c <_printf_common+0xa8>
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	4652      	mov	r2, sl
 8005f5e:	4641      	mov	r1, r8
 8005f60:	4638      	mov	r0, r7
 8005f62:	47c8      	blx	r9
 8005f64:	3001      	adds	r0, #1
 8005f66:	d103      	bne.n	8005f70 <_printf_common+0xac>
 8005f68:	f04f 30ff 	mov.w	r0, #4294967295
 8005f6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f70:	3501      	adds	r5, #1
 8005f72:	e7c6      	b.n	8005f02 <_printf_common+0x3e>
 8005f74:	18e1      	adds	r1, r4, r3
 8005f76:	1c5a      	adds	r2, r3, #1
 8005f78:	2030      	movs	r0, #48	@ 0x30
 8005f7a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005f7e:	4422      	add	r2, r4
 8005f80:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005f84:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005f88:	3302      	adds	r3, #2
 8005f8a:	e7c7      	b.n	8005f1c <_printf_common+0x58>
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	4622      	mov	r2, r4
 8005f90:	4641      	mov	r1, r8
 8005f92:	4638      	mov	r0, r7
 8005f94:	47c8      	blx	r9
 8005f96:	3001      	adds	r0, #1
 8005f98:	d0e6      	beq.n	8005f68 <_printf_common+0xa4>
 8005f9a:	3601      	adds	r6, #1
 8005f9c:	e7d9      	b.n	8005f52 <_printf_common+0x8e>
	...

08005fa0 <_printf_i>:
 8005fa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fa4:	7e0f      	ldrb	r7, [r1, #24]
 8005fa6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005fa8:	2f78      	cmp	r7, #120	@ 0x78
 8005faa:	4691      	mov	r9, r2
 8005fac:	4680      	mov	r8, r0
 8005fae:	460c      	mov	r4, r1
 8005fb0:	469a      	mov	sl, r3
 8005fb2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005fb6:	d807      	bhi.n	8005fc8 <_printf_i+0x28>
 8005fb8:	2f62      	cmp	r7, #98	@ 0x62
 8005fba:	d80a      	bhi.n	8005fd2 <_printf_i+0x32>
 8005fbc:	2f00      	cmp	r7, #0
 8005fbe:	f000 80d2 	beq.w	8006166 <_printf_i+0x1c6>
 8005fc2:	2f58      	cmp	r7, #88	@ 0x58
 8005fc4:	f000 80b9 	beq.w	800613a <_printf_i+0x19a>
 8005fc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005fcc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005fd0:	e03a      	b.n	8006048 <_printf_i+0xa8>
 8005fd2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005fd6:	2b15      	cmp	r3, #21
 8005fd8:	d8f6      	bhi.n	8005fc8 <_printf_i+0x28>
 8005fda:	a101      	add	r1, pc, #4	@ (adr r1, 8005fe0 <_printf_i+0x40>)
 8005fdc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005fe0:	08006039 	.word	0x08006039
 8005fe4:	0800604d 	.word	0x0800604d
 8005fe8:	08005fc9 	.word	0x08005fc9
 8005fec:	08005fc9 	.word	0x08005fc9
 8005ff0:	08005fc9 	.word	0x08005fc9
 8005ff4:	08005fc9 	.word	0x08005fc9
 8005ff8:	0800604d 	.word	0x0800604d
 8005ffc:	08005fc9 	.word	0x08005fc9
 8006000:	08005fc9 	.word	0x08005fc9
 8006004:	08005fc9 	.word	0x08005fc9
 8006008:	08005fc9 	.word	0x08005fc9
 800600c:	0800614d 	.word	0x0800614d
 8006010:	08006077 	.word	0x08006077
 8006014:	08006107 	.word	0x08006107
 8006018:	08005fc9 	.word	0x08005fc9
 800601c:	08005fc9 	.word	0x08005fc9
 8006020:	0800616f 	.word	0x0800616f
 8006024:	08005fc9 	.word	0x08005fc9
 8006028:	08006077 	.word	0x08006077
 800602c:	08005fc9 	.word	0x08005fc9
 8006030:	08005fc9 	.word	0x08005fc9
 8006034:	0800610f 	.word	0x0800610f
 8006038:	6833      	ldr	r3, [r6, #0]
 800603a:	1d1a      	adds	r2, r3, #4
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	6032      	str	r2, [r6, #0]
 8006040:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006044:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006048:	2301      	movs	r3, #1
 800604a:	e09d      	b.n	8006188 <_printf_i+0x1e8>
 800604c:	6833      	ldr	r3, [r6, #0]
 800604e:	6820      	ldr	r0, [r4, #0]
 8006050:	1d19      	adds	r1, r3, #4
 8006052:	6031      	str	r1, [r6, #0]
 8006054:	0606      	lsls	r6, r0, #24
 8006056:	d501      	bpl.n	800605c <_printf_i+0xbc>
 8006058:	681d      	ldr	r5, [r3, #0]
 800605a:	e003      	b.n	8006064 <_printf_i+0xc4>
 800605c:	0645      	lsls	r5, r0, #25
 800605e:	d5fb      	bpl.n	8006058 <_printf_i+0xb8>
 8006060:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006064:	2d00      	cmp	r5, #0
 8006066:	da03      	bge.n	8006070 <_printf_i+0xd0>
 8006068:	232d      	movs	r3, #45	@ 0x2d
 800606a:	426d      	negs	r5, r5
 800606c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006070:	4859      	ldr	r0, [pc, #356]	@ (80061d8 <_printf_i+0x238>)
 8006072:	230a      	movs	r3, #10
 8006074:	e011      	b.n	800609a <_printf_i+0xfa>
 8006076:	6821      	ldr	r1, [r4, #0]
 8006078:	6833      	ldr	r3, [r6, #0]
 800607a:	0608      	lsls	r0, r1, #24
 800607c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006080:	d402      	bmi.n	8006088 <_printf_i+0xe8>
 8006082:	0649      	lsls	r1, r1, #25
 8006084:	bf48      	it	mi
 8006086:	b2ad      	uxthmi	r5, r5
 8006088:	2f6f      	cmp	r7, #111	@ 0x6f
 800608a:	4853      	ldr	r0, [pc, #332]	@ (80061d8 <_printf_i+0x238>)
 800608c:	6033      	str	r3, [r6, #0]
 800608e:	bf14      	ite	ne
 8006090:	230a      	movne	r3, #10
 8006092:	2308      	moveq	r3, #8
 8006094:	2100      	movs	r1, #0
 8006096:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800609a:	6866      	ldr	r6, [r4, #4]
 800609c:	60a6      	str	r6, [r4, #8]
 800609e:	2e00      	cmp	r6, #0
 80060a0:	bfa2      	ittt	ge
 80060a2:	6821      	ldrge	r1, [r4, #0]
 80060a4:	f021 0104 	bicge.w	r1, r1, #4
 80060a8:	6021      	strge	r1, [r4, #0]
 80060aa:	b90d      	cbnz	r5, 80060b0 <_printf_i+0x110>
 80060ac:	2e00      	cmp	r6, #0
 80060ae:	d04b      	beq.n	8006148 <_printf_i+0x1a8>
 80060b0:	4616      	mov	r6, r2
 80060b2:	fbb5 f1f3 	udiv	r1, r5, r3
 80060b6:	fb03 5711 	mls	r7, r3, r1, r5
 80060ba:	5dc7      	ldrb	r7, [r0, r7]
 80060bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80060c0:	462f      	mov	r7, r5
 80060c2:	42bb      	cmp	r3, r7
 80060c4:	460d      	mov	r5, r1
 80060c6:	d9f4      	bls.n	80060b2 <_printf_i+0x112>
 80060c8:	2b08      	cmp	r3, #8
 80060ca:	d10b      	bne.n	80060e4 <_printf_i+0x144>
 80060cc:	6823      	ldr	r3, [r4, #0]
 80060ce:	07df      	lsls	r7, r3, #31
 80060d0:	d508      	bpl.n	80060e4 <_printf_i+0x144>
 80060d2:	6923      	ldr	r3, [r4, #16]
 80060d4:	6861      	ldr	r1, [r4, #4]
 80060d6:	4299      	cmp	r1, r3
 80060d8:	bfde      	ittt	le
 80060da:	2330      	movle	r3, #48	@ 0x30
 80060dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80060e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80060e4:	1b92      	subs	r2, r2, r6
 80060e6:	6122      	str	r2, [r4, #16]
 80060e8:	f8cd a000 	str.w	sl, [sp]
 80060ec:	464b      	mov	r3, r9
 80060ee:	aa03      	add	r2, sp, #12
 80060f0:	4621      	mov	r1, r4
 80060f2:	4640      	mov	r0, r8
 80060f4:	f7ff fee6 	bl	8005ec4 <_printf_common>
 80060f8:	3001      	adds	r0, #1
 80060fa:	d14a      	bne.n	8006192 <_printf_i+0x1f2>
 80060fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006100:	b004      	add	sp, #16
 8006102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006106:	6823      	ldr	r3, [r4, #0]
 8006108:	f043 0320 	orr.w	r3, r3, #32
 800610c:	6023      	str	r3, [r4, #0]
 800610e:	4833      	ldr	r0, [pc, #204]	@ (80061dc <_printf_i+0x23c>)
 8006110:	2778      	movs	r7, #120	@ 0x78
 8006112:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006116:	6823      	ldr	r3, [r4, #0]
 8006118:	6831      	ldr	r1, [r6, #0]
 800611a:	061f      	lsls	r7, r3, #24
 800611c:	f851 5b04 	ldr.w	r5, [r1], #4
 8006120:	d402      	bmi.n	8006128 <_printf_i+0x188>
 8006122:	065f      	lsls	r7, r3, #25
 8006124:	bf48      	it	mi
 8006126:	b2ad      	uxthmi	r5, r5
 8006128:	6031      	str	r1, [r6, #0]
 800612a:	07d9      	lsls	r1, r3, #31
 800612c:	bf44      	itt	mi
 800612e:	f043 0320 	orrmi.w	r3, r3, #32
 8006132:	6023      	strmi	r3, [r4, #0]
 8006134:	b11d      	cbz	r5, 800613e <_printf_i+0x19e>
 8006136:	2310      	movs	r3, #16
 8006138:	e7ac      	b.n	8006094 <_printf_i+0xf4>
 800613a:	4827      	ldr	r0, [pc, #156]	@ (80061d8 <_printf_i+0x238>)
 800613c:	e7e9      	b.n	8006112 <_printf_i+0x172>
 800613e:	6823      	ldr	r3, [r4, #0]
 8006140:	f023 0320 	bic.w	r3, r3, #32
 8006144:	6023      	str	r3, [r4, #0]
 8006146:	e7f6      	b.n	8006136 <_printf_i+0x196>
 8006148:	4616      	mov	r6, r2
 800614a:	e7bd      	b.n	80060c8 <_printf_i+0x128>
 800614c:	6833      	ldr	r3, [r6, #0]
 800614e:	6825      	ldr	r5, [r4, #0]
 8006150:	6961      	ldr	r1, [r4, #20]
 8006152:	1d18      	adds	r0, r3, #4
 8006154:	6030      	str	r0, [r6, #0]
 8006156:	062e      	lsls	r6, r5, #24
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	d501      	bpl.n	8006160 <_printf_i+0x1c0>
 800615c:	6019      	str	r1, [r3, #0]
 800615e:	e002      	b.n	8006166 <_printf_i+0x1c6>
 8006160:	0668      	lsls	r0, r5, #25
 8006162:	d5fb      	bpl.n	800615c <_printf_i+0x1bc>
 8006164:	8019      	strh	r1, [r3, #0]
 8006166:	2300      	movs	r3, #0
 8006168:	6123      	str	r3, [r4, #16]
 800616a:	4616      	mov	r6, r2
 800616c:	e7bc      	b.n	80060e8 <_printf_i+0x148>
 800616e:	6833      	ldr	r3, [r6, #0]
 8006170:	1d1a      	adds	r2, r3, #4
 8006172:	6032      	str	r2, [r6, #0]
 8006174:	681e      	ldr	r6, [r3, #0]
 8006176:	6862      	ldr	r2, [r4, #4]
 8006178:	2100      	movs	r1, #0
 800617a:	4630      	mov	r0, r6
 800617c:	f7fa f838 	bl	80001f0 <memchr>
 8006180:	b108      	cbz	r0, 8006186 <_printf_i+0x1e6>
 8006182:	1b80      	subs	r0, r0, r6
 8006184:	6060      	str	r0, [r4, #4]
 8006186:	6863      	ldr	r3, [r4, #4]
 8006188:	6123      	str	r3, [r4, #16]
 800618a:	2300      	movs	r3, #0
 800618c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006190:	e7aa      	b.n	80060e8 <_printf_i+0x148>
 8006192:	6923      	ldr	r3, [r4, #16]
 8006194:	4632      	mov	r2, r6
 8006196:	4649      	mov	r1, r9
 8006198:	4640      	mov	r0, r8
 800619a:	47d0      	blx	sl
 800619c:	3001      	adds	r0, #1
 800619e:	d0ad      	beq.n	80060fc <_printf_i+0x15c>
 80061a0:	6823      	ldr	r3, [r4, #0]
 80061a2:	079b      	lsls	r3, r3, #30
 80061a4:	d413      	bmi.n	80061ce <_printf_i+0x22e>
 80061a6:	68e0      	ldr	r0, [r4, #12]
 80061a8:	9b03      	ldr	r3, [sp, #12]
 80061aa:	4298      	cmp	r0, r3
 80061ac:	bfb8      	it	lt
 80061ae:	4618      	movlt	r0, r3
 80061b0:	e7a6      	b.n	8006100 <_printf_i+0x160>
 80061b2:	2301      	movs	r3, #1
 80061b4:	4632      	mov	r2, r6
 80061b6:	4649      	mov	r1, r9
 80061b8:	4640      	mov	r0, r8
 80061ba:	47d0      	blx	sl
 80061bc:	3001      	adds	r0, #1
 80061be:	d09d      	beq.n	80060fc <_printf_i+0x15c>
 80061c0:	3501      	adds	r5, #1
 80061c2:	68e3      	ldr	r3, [r4, #12]
 80061c4:	9903      	ldr	r1, [sp, #12]
 80061c6:	1a5b      	subs	r3, r3, r1
 80061c8:	42ab      	cmp	r3, r5
 80061ca:	dcf2      	bgt.n	80061b2 <_printf_i+0x212>
 80061cc:	e7eb      	b.n	80061a6 <_printf_i+0x206>
 80061ce:	2500      	movs	r5, #0
 80061d0:	f104 0619 	add.w	r6, r4, #25
 80061d4:	e7f5      	b.n	80061c2 <_printf_i+0x222>
 80061d6:	bf00      	nop
 80061d8:	08006485 	.word	0x08006485
 80061dc:	08006496 	.word	0x08006496

080061e0 <memmove>:
 80061e0:	4288      	cmp	r0, r1
 80061e2:	b510      	push	{r4, lr}
 80061e4:	eb01 0402 	add.w	r4, r1, r2
 80061e8:	d902      	bls.n	80061f0 <memmove+0x10>
 80061ea:	4284      	cmp	r4, r0
 80061ec:	4623      	mov	r3, r4
 80061ee:	d807      	bhi.n	8006200 <memmove+0x20>
 80061f0:	1e43      	subs	r3, r0, #1
 80061f2:	42a1      	cmp	r1, r4
 80061f4:	d008      	beq.n	8006208 <memmove+0x28>
 80061f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80061fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80061fe:	e7f8      	b.n	80061f2 <memmove+0x12>
 8006200:	4402      	add	r2, r0
 8006202:	4601      	mov	r1, r0
 8006204:	428a      	cmp	r2, r1
 8006206:	d100      	bne.n	800620a <memmove+0x2a>
 8006208:	bd10      	pop	{r4, pc}
 800620a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800620e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006212:	e7f7      	b.n	8006204 <memmove+0x24>

08006214 <memcpy>:
 8006214:	440a      	add	r2, r1
 8006216:	4291      	cmp	r1, r2
 8006218:	f100 33ff 	add.w	r3, r0, #4294967295
 800621c:	d100      	bne.n	8006220 <memcpy+0xc>
 800621e:	4770      	bx	lr
 8006220:	b510      	push	{r4, lr}
 8006222:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006226:	f803 4f01 	strb.w	r4, [r3, #1]!
 800622a:	4291      	cmp	r1, r2
 800622c:	d1f9      	bne.n	8006222 <memcpy+0xe>
 800622e:	bd10      	pop	{r4, pc}

08006230 <_realloc_r>:
 8006230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006234:	4680      	mov	r8, r0
 8006236:	4615      	mov	r5, r2
 8006238:	460c      	mov	r4, r1
 800623a:	b921      	cbnz	r1, 8006246 <_realloc_r+0x16>
 800623c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006240:	4611      	mov	r1, r2
 8006242:	f7ff bbad 	b.w	80059a0 <_malloc_r>
 8006246:	b92a      	cbnz	r2, 8006254 <_realloc_r+0x24>
 8006248:	f7ff fc9a 	bl	8005b80 <_free_r>
 800624c:	2400      	movs	r4, #0
 800624e:	4620      	mov	r0, r4
 8006250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006254:	f000 f81a 	bl	800628c <_malloc_usable_size_r>
 8006258:	4285      	cmp	r5, r0
 800625a:	4606      	mov	r6, r0
 800625c:	d802      	bhi.n	8006264 <_realloc_r+0x34>
 800625e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006262:	d8f4      	bhi.n	800624e <_realloc_r+0x1e>
 8006264:	4629      	mov	r1, r5
 8006266:	4640      	mov	r0, r8
 8006268:	f7ff fb9a 	bl	80059a0 <_malloc_r>
 800626c:	4607      	mov	r7, r0
 800626e:	2800      	cmp	r0, #0
 8006270:	d0ec      	beq.n	800624c <_realloc_r+0x1c>
 8006272:	42b5      	cmp	r5, r6
 8006274:	462a      	mov	r2, r5
 8006276:	4621      	mov	r1, r4
 8006278:	bf28      	it	cs
 800627a:	4632      	movcs	r2, r6
 800627c:	f7ff ffca 	bl	8006214 <memcpy>
 8006280:	4621      	mov	r1, r4
 8006282:	4640      	mov	r0, r8
 8006284:	f7ff fc7c 	bl	8005b80 <_free_r>
 8006288:	463c      	mov	r4, r7
 800628a:	e7e0      	b.n	800624e <_realloc_r+0x1e>

0800628c <_malloc_usable_size_r>:
 800628c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006290:	1f18      	subs	r0, r3, #4
 8006292:	2b00      	cmp	r3, #0
 8006294:	bfbc      	itt	lt
 8006296:	580b      	ldrlt	r3, [r1, r0]
 8006298:	18c0      	addlt	r0, r0, r3
 800629a:	4770      	bx	lr

0800629c <_init>:
 800629c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800629e:	bf00      	nop
 80062a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062a2:	bc08      	pop	{r3}
 80062a4:	469e      	mov	lr, r3
 80062a6:	4770      	bx	lr

080062a8 <_fini>:
 80062a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062aa:	bf00      	nop
 80062ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062ae:	bc08      	pop	{r3}
 80062b0:	469e      	mov	lr, r3
 80062b2:	4770      	bx	lr
