0.6
2017.1
Apr 14 2017
19:10:27
D:/My Projects/VerilogProj_2013631/project_82/project_8.sim/sim_1/behav/glbl.v,1492045073,verilog,,,,glbl,,,,,,,,
D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sim_1/new/tb.v,1652515989,verilog,,,,tb,,,,,,,,
D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/ip/data_ram/sim/data_ram.v,1652515918,verilog,,,,data_ram,,,,,,,,
D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,1652535928,verilog,,,,inst_rom,,,,,,,,
D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/adder.v,1652450601,verilog,,,,adder,,,,,,,,
D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/alu.v,1652516056,verilog,,,,alu,,,,,,,,
D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/decode.v,1652450630,verilog,,,,decode,,,,,,,,
D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/exe.v,1652516070,verilog,,,,exe,,,,,,,,
D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/fetch.v,1652516081,verilog,,,,fetch,,,,,,,,
D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/mem.v,1652516103,verilog,,,,mem,,,,,,,,
D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/multiply.v,1652450681,verilog,,,,multiply,,,,,,,,
D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/pipeline_cpu.v,1652516119,verilog,,,,pipeline_cpu,,,,,,,,
D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/regfile.v,1652517436,verilog,,,,regfile,,,,,,,,
D:/My Projects/VerilogProj_2013631/project_82/project_8.srcs/sources_1/new/wb.v,1652516167,verilog,,,,wb,,,,,,,,
