
---------- Begin Simulation Statistics ----------
final_tick                                 1121663200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 147072                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406848                       # Number of bytes of host memory used
host_op_rate                                   258261                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.69                       # Real time elapsed on the host
host_tick_rate                               76366944                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2160149                       # Number of instructions simulated
sim_ops                                       3793282                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001122                       # Number of seconds simulated
sim_ticks                                  1121663200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               448044                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24237                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            478460                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             244849                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          448044                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           203195                       # Number of indirect misses.
system.cpu.branchPred.lookups                  507745                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12856                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12158                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2478952                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1989315                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24353                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     363042                       # Number of branches committed
system.cpu.commit.bw_lim_events                632647                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          891322                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2160149                       # Number of instructions committed
system.cpu.commit.committedOps                3793282                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2396507                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.582838                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.729978                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1158580     48.34%     48.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       186164      7.77%     56.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       180818      7.55%     63.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       238298      9.94%     73.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       632647     26.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2396507                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      87327                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11003                       # Number of function calls committed.
system.cpu.commit.int_insts                   3727513                       # Number of committed integer instructions.
system.cpu.commit.loads                        517433                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21545      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2971850     78.35%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1861      0.05%     78.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37658      0.99%     79.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3405      0.09%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6270      0.17%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           13412      0.35%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           14302      0.38%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          11267      0.30%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1316      0.03%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          496515     13.09%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         178936      4.72%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20918      0.55%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12779      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3793282                       # Class of committed instruction
system.cpu.commit.refs                         709148                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2160149                       # Number of Instructions Simulated
system.cpu.committedOps                       3793282                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.298132                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.298132                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8028                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33768                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48771                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4513                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1021071                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4901173                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   309417                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1195741                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24421                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88983                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      601128                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2039                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      211118                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           154                       # TLB misses on write requests
system.cpu.fetch.Branches                      507745                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    253494                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2269593                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4642                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2930883                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           781                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48842                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.181069                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             344689                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             257705                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.045191                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2639633                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.961928                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930319                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1236202     46.83%     46.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    76811      2.91%     49.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    62455      2.37%     52.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    79611      3.02%     55.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1184554     44.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2639633                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    145435                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    79540                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    226914000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    226914000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    226914000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    226914000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    226913600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    226913600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8668800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8668800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       637600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       637600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       637200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       637200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5523200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5607200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5427200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5546000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     82683600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     82655200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     82704400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     82698400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1734215600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          164526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28751                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   393460                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.543787                       # Inst execution rate
system.cpu.iew.exec_refs                       813872                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     211105                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  690916                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                633311                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                957                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               584                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               221389                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4684566                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                602767                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34523                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4329025                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3333                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8359                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24421                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14670                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            42797                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          228                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115876                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29673                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             83                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20732                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8019                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6025743                       # num instructions consuming a value
system.cpu.iew.wb_count                       4306921                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568246                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3424104                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.535905                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4313902                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6691726                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3698485                       # number of integer regfile writes
system.cpu.ipc                               0.770338                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.770338                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             28009      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3403710     78.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1900      0.04%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41444      0.95%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5062      0.12%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1312      0.03%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7041      0.16%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                17448      0.40%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                16333      0.37%     80.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               11973      0.27%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2464      0.06%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               585667     13.42%     94.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              199511      4.57%     99.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27518      0.63%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14160      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4363552                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  105924                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              213302                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       102200                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             151483                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4229619                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11171915                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4204721                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5424438                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4683421                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4363552                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1145                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          891273                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18484                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            385                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1325521                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2639633                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.653090                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.671708                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1168092     44.25%     44.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              179261      6.79%     51.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              314072     11.90%     62.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              356685     13.51%     76.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              621523     23.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2639633                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.556100                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      253631                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           387                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12110                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5381                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               633311                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              221389                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1637707                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2804159                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  835688                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5138587                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              168                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47389                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   359813                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16463                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4237                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12595062                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4826370                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6539070                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1225896                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72814                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24421                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                173738                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1400457                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            184083                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7636756                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20077                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                897                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    207726                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            950                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6448464                       # The number of ROB reads
system.cpu.rob.rob_writes                     9613236                       # The number of ROB writes
system.cpu.timesIdled                            1653                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          439                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38416                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              440                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          713                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            713                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              131                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9469                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23056                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1121663200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12237                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1346                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8123                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1350                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1350                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12237                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       955712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       955712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  955712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13587                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13587    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13587                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11403784                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29489016                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1121663200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17738                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4130                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23992                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1000                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2110                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2110                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17738                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8525                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49736                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58261                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       187200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1261056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1448256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10557                       # Total snoops (count)
system.l2bus.snoopTraffic                       86336                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30402                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014933                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121559                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29949     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      452      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30402                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20305197                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19000321                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3514797                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1121663200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1121663200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       249861                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           249861                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       249861                       # number of overall hits
system.cpu.icache.overall_hits::total          249861                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3632                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3632                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3632                       # number of overall misses
system.cpu.icache.overall_misses::total          3632                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    180330800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    180330800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    180330800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    180330800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       253493                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       253493                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       253493                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       253493                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014328                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014328                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014328                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014328                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49650.550661                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49650.550661                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49650.550661                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49650.550661                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          704                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          704                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          704                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          704                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2928                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2928                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2928                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2928                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145958000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145958000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145958000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145958000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011551                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011551                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011551                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011551                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49849.043716                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49849.043716                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49849.043716                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49849.043716                       # average overall mshr miss latency
system.cpu.icache.replacements                   2672                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       249861                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          249861                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3632                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3632                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    180330800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    180330800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       253493                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       253493                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014328                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49650.550661                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49650.550661                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          704                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          704                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2928                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2928                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145958000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145958000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011551                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011551                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49849.043716                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49849.043716                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1121663200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1121663200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.533817                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              240019                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2672                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.827470                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.533817                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990366                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990366                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            509914                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           509914                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1121663200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1121663200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1121663200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       714146                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           714146                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       714146                       # number of overall hits
system.cpu.dcache.overall_hits::total          714146                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34762                       # number of overall misses
system.cpu.dcache.overall_misses::total         34762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1680349199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1680349199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1680349199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1680349199                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       748908                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       748908                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       748908                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       748908                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046417                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046417                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046417                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046417                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48338.680139                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48338.680139                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48338.680139                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48338.680139                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29566                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               789                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.472750                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1739                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2784                       # number of writebacks
system.cpu.dcache.writebacks::total              2784                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22145                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22145                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22145                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12617                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4303                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16920                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576186799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576186799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576186799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248394989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824581788                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016847                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016847                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016847                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022593                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45667.496156                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45667.496156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45667.496156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57726.002556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48734.148227                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15896                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       524569                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          524569                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32617                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32617                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1574960400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1574960400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       557186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       557186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48286.488641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48286.488641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22108                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22108                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10509                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    473895600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    473895600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45094.262061                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45094.262061                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       189577                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         189577                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105388799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105388799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       191722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       191722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011188                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011188                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49132.307226                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49132.307226                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2108                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2108                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102291199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102291199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010995                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010995                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48525.236717                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48525.236717                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4303                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4303                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248394989                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248394989                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57726.002556                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57726.002556                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1121663200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1121663200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.916449                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              634079                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15896                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.889217                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   745.937889                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   231.978560                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.728455                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.226542                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          220                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          804                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          394                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.214844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1514736                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1514736                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1121663200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             948                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4996                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          880                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6824                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            948                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4996                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          880                       # number of overall hits
system.l2cache.overall_hits::total               6824                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1977                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7621                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3423                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13021                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1977                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7621                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3423                       # number of overall misses
system.l2cache.overall_misses::total            13021                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    134446400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    518797600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238649208                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    891893208                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    134446400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    518797600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238649208                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    891893208                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2925                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12617                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4303                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19845                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2925                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12617                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4303                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19845                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.675897                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604026                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.795492                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656135                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.675897                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604026                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.795492                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656135                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68005.260496                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68074.740848                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69719.312883                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68496.521619                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68005.260496                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68074.740848                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69719.312883                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68496.521619                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1346                       # number of writebacks
system.l2cache.writebacks::total                 1346                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             28                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            28                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1977                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7610                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3406                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12993                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1977                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7610                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3406                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          594                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13587                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    118630400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    457608000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210724432                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    786962832                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    118630400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    457608000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210724432                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34881822                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    821844654                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.675897                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603154                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.791541                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654724                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.675897                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603154                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.791541                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.684656                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60005.260496                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60132.457293                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61868.594245                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60568.216116                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60005.260496                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60132.457293                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61868.594245                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58723.606061                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60487.572974                       # average overall mshr miss latency
system.l2cache.replacements                      9554                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2784                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2784                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2784                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2784                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          355                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          355                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          594                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          594                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34881822                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34881822                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58723.606061                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58723.606061                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          757                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              757                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1353                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1353                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93481600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93481600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2110                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2110                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.641232                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.641232                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69092.091648                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69092.091648                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1350                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1350                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82610800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82610800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.639810                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.639810                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61193.185185                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61193.185185                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          948                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4239                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          880                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6067                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1977                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6268                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3423                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11668                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    134446400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425316000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238649208                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    798411608                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2925                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10507                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4303                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17735                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.675897                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596555                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.795492                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657908                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68005.260496                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67855.137205                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69719.312883                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68427.460405                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1977                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6260                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3406                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11643                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118630400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374997200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210724432                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704352032                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.675897                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595793                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.791541                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656498                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60005.260496                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59903.706070                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61868.594245                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60495.751267                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1121663200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1121663200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3719.998518                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26084                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9554                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.730165                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.251137                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   308.339767                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2345.552955                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   902.647479                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   149.207181                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003479                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.075278                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.572645                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220373                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036428                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.908203                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1147                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2949                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          113                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          707                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2101                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280029                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719971                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320874                       # Number of tag accesses
system.l2cache.tags.data_accesses              320874                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1121663200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          487040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       217984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        38016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              869568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126528                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126528                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86144                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86144                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1977                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7610                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3406                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          594                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13587                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1346                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1346                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          112803915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          434212338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    194339977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     33892527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              775248756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     112803915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         112803915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        76800237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              76800237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        76800237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         112803915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         434212338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    194339977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     33892527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             852048993                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1128569200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               30503675                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406848                       # Number of bytes of host memory used
host_op_rate                                 53483917                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.07                       # Real time elapsed on the host
host_tick_rate                               96904604                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2171715                       # Number of instructions simulated
sim_ops                                       3810798                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000007                       # Number of seconds simulated
sim_ticks                                     6906000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1002                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                97                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               971                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                483                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1002                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              519                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1056                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      37                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           76                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     21969                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    11993                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                97                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        659                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1467                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2385                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                11566                       # Number of instructions committed
system.cpu.commit.committedOps                  17516                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        14800                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.183514                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.163898                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         4039     27.29%     27.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         7415     50.10%     77.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1404      9.49%     86.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          475      3.21%     90.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1467      9.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        14800                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        452                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                     17242                       # Number of committed integer instructions.
system.cpu.commit.loads                          1190                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           88      0.50%      0.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            15115     86.29%     86.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             255      1.46%     88.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.28%     88.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             21      0.12%     88.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.18%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.16%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.27%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              56      0.32%     89.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             28      0.16%     89.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            36      0.21%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     89.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1062      6.06%     96.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            499      2.85%     98.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          128      0.73%     99.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.41%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             17516                       # Class of committed instruction
system.cpu.commit.refs                           1761                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       11566                       # Number of Instructions Simulated
system.cpu.committedOps                         17516                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.492737                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.492737                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           11                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           30                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           52                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  8143                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  20693                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1967                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      2603                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                     97                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2662                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1399                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         610                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        1056                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1281                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         13493                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    29                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          13585                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     194                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.061164                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1882                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                520                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.786852                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              15472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.397104                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.831083                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     9496     61.38%     61.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      233      1.51%     62.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      537      3.47%     66.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      515      3.33%     69.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4691     30.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                15472                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       878                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      533                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      1072000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      1072000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      1072000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      1072000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      1072000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      1072000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        61600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        60800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        32800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        34800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        34400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       205200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       206800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       206400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       204400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        7545600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  115                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      746                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.094411                       # Inst execution rate
system.cpu.iew.exec_refs                         2006                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        610                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1795                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1512                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  636                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               19902                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1396                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               127                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 18895                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                     97                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    16                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               36                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          322                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           66                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             24                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     38800                       # num instructions consuming a value
system.cpu.iew.wb_count                         18829                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.408814                       # average fanout of values written-back
system.cpu.iew.wb_producers                     15862                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.090588                       # insts written-back per cycle
system.cpu.iew.wb_sent                          18850                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    37027                       # number of integer regfile reads
system.cpu.int_regfile_writes                   17212                       # number of integer regfile writes
system.cpu.ipc                               0.669910                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.669910                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               158      0.83%      0.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 16081     84.54%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  255      1.34%     86.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    51      0.27%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  51      0.27%     87.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.17%     87.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     87.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     87.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   42      0.22%     87.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   88      0.46%     88.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   93      0.49%     88.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  37      0.19%     88.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 78      0.41%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     89.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1231      6.47%     95.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 548      2.88%     98.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             203      1.07%     99.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             73      0.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  19021                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     701                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1410                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          669                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1236                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  18162                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              52182                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        18160                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             21051                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      19881                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     19021                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                77                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3371                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         15472                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.229382                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.098560                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                4225     27.31%     27.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                6257     40.44%     67.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3165     20.46%     88.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 866      5.60%     93.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 959      6.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           15472                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.101709                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1281                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                16                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                9                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1512                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 636                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    3478                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            17265                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2659                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 28277                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   4674                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     2813                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    12                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 67954                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  20429                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               31808                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      4401                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    100                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                     97                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5118                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3532                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1316                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            39477                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            384                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      6459                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        33234                       # The number of ROB reads
system.cpu.rob.rob_writes                       40479                       # The number of ROB writes
system.cpu.timesIdled                              19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           65                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            130                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                8                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           28                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            62                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      6906000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               27                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            34                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                34                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      34    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  34                       # Request fanout histogram
system.membus.reqLayer2.occupancy               26400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy              73900                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      6906000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  65                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            12                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                88                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             65                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     195                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                35                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                100                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.080000                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.272660                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       92     92.00%     92.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        8      8.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  100                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               39600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                61994                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               38400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         6906000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      6906000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1235                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1235                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1235                       # number of overall hits
system.cpu.icache.overall_hits::total            1235                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           46                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             46                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           46                       # number of overall misses
system.cpu.icache.overall_misses::total            46                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1954000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1954000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1954000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1954000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1281                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1281                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1281                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1281                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.035909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035909                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.035909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035909                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42478.260870                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42478.260870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42478.260870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42478.260870                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           33                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1498000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1498000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1498000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1498000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025761                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025761                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025761                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025761                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45393.939394                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45393.939394                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45393.939394                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45393.939394                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1235                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1235                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           46                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            46                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1954000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1954000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1281                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1281                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.035909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42478.260870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42478.260870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1498000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1498000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025761                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025761                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45393.939394                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45393.939394                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      6906000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      6906000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 451                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                32                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.093750                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2594                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2594                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      6906000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      6906000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      6906000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1863                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1863                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1863                       # number of overall hits
system.cpu.dcache.overall_hits::total            1863                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           69                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             69                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           69                       # number of overall misses
system.cpu.dcache.overall_misses::total            69                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2490000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2490000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2490000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2490000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1932                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1932                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1932                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1932                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035714                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035714                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36086.956522                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36086.956522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36086.956522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36086.956522                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           39                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           39                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           30                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           30                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1023600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1023600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1023600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        28794                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1052394                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015528                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015528                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015528                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017081                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        34120                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        34120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        34120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31890.727273                       # average overall mshr miss latency
system.cpu.dcache.replacements                     33                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1292                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1292                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           69                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            69                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2490000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2490000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.050698                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.050698                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36086.956522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36086.956522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1023600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1023600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        34120                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        34120                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          571                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            571                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          571                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          571                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        28794                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        28794                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      6906000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      6906000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4959                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                33                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            150.272727                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   809.052187                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   214.947813                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.790090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.209910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          214                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          810                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          389                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          368                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.208984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              3897                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             3897                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      6906000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              17                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  31                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             17                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 31                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            21                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            13                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                34                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           21                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           13                       # number of overall misses
system.l2cache.overall_misses::total               34                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1367200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       843600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2210800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1367200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       843600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2210800                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           32                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              65                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           32                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             65                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.656250                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.433333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.523077                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.656250                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.433333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.523077                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65104.761905                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64892.307692                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65023.529412                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65104.761905                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64892.307692                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65023.529412                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           21                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           21                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1199200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       739600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1938800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1199200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       739600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1938800                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.656250                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.433333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.523077                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.656250                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.433333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.523077                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57104.761905                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56892.307692                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57023.529412                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57104.761905                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56892.307692                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57023.529412                       # average overall mshr miss latency
system.l2cache.replacements                        35                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           31                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           21                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1367200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       843600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2210800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           65                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.656250                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.433333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.523077                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65104.761905                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64892.307692                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65023.529412                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           21                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1199200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       739600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1938800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.656250                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.433333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.523077                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57104.761905                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56892.307692                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57023.529412                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      6906000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      6906000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    109                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   35                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.114286                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.338488                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1064.638518                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1856.794613                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1004.156617                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   133.071764                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009116                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.259922                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453319                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.245155                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032488                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1136                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2960                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          102                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1032                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          688                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2155                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.277344                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1075                       # Number of tag accesses
system.l2cache.tags.data_accesses                1075                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      6906000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               21                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          194613380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          120474949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              315088329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     194613380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         194613380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         9267304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               9267304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         9267304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         194613380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         120474949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             324355633                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1156626800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                8012649                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412992                       # Number of bytes of host memory used
host_op_rate                                 14078041                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.27                       # Real time elapsed on the host
host_tick_rate                              102484885                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2193000                       # Number of instructions simulated
sim_ops                                       3853895                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    28057600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7655                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1004                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7238                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2412                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7655                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5243                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8234                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     373                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          832                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     28523                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    18823                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1026                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4410                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6733                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           20351                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                21285                       # Number of instructions committed
system.cpu.commit.committedOps                  43097                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        41763                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.031942                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.542708                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26410     63.24%     63.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3516      8.42%     71.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2663      6.38%     78.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2441      5.84%     83.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6733     16.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        41763                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2804                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  227                       # Number of function calls committed.
system.cpu.commit.int_insts                     41898                       # Number of committed integer instructions.
system.cpu.commit.loads                          6247                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          302      0.70%      0.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            31752     73.68%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              14      0.03%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.53%     74.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.33%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.52%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.25%     76.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             210      0.49%     76.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.71%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.60%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            99      0.23%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5397     12.52%     90.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2643      6.13%     96.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.97%     98.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             43097                       # Class of committed instruction
system.cpu.commit.refs                           9452                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       21285                       # Number of Instructions Simulated
system.cpu.committedOps                         43097                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.295466                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.295466                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           57                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          138                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          248                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            16                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16886                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  71022                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11191                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     17254                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1033                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1335                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8183                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            85                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4084                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                        8234                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4380                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         33628                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   387                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          38528                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           143                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2066                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.117387                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12864                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2785                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.549270                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              47699                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.634646                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.907742                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26589     55.74%     55.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1062      2.23%     57.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1101      2.31%     60.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1081      2.27%     62.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    17866     37.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                47699                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4119                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2477                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2798400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2798400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2798000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2798000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2798400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2798400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        57200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        58000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       139600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       140400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       142000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       140400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1278400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1274800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1272000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1269200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       22739200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1242                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5304                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.798315                       # Inst execution rate
system.cpu.iew.exec_refs                        12241                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4076                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9655                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9153                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                201                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                35                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4624                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               63437                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8165                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1507                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 55997                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     20                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1033                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    49                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              423                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2908                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1419                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1080                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            162                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     64434                       # num instructions consuming a value
system.cpu.iew.wb_count                         55292                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609368                       # average fanout of values written-back
system.cpu.iew.wb_producers                     39264                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.788264                       # insts written-back per cycle
system.cpu.iew.wb_sent                          55587                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    80439                       # number of integer regfile reads
system.cpu.int_regfile_writes                   43645                       # number of integer regfile writes
system.cpu.ipc                               0.303447                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.303447                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               656      1.14%      1.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 41971     72.99%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.03%     74.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   273      0.47%     74.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 208      0.36%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.41%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  147      0.26%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  362      0.63%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  429      0.75%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 300      0.52%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                168      0.29%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7354     12.79%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3609      6.28%     96.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1138      1.98%     98.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            635      1.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  57501                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3687                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7413                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3533                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5560                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  53158                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             155625                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        51759                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             78235                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      63130                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     57501                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 307                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           20351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               334                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            179                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        25113                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         47699                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.205497                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.593125                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27585     57.83%     57.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3586      7.52%     65.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3861      8.09%     73.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4475      9.38%     82.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8192     17.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           47699                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.819757                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4405                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               193                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              227                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9153                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4624                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   23971                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            70144                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11862                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 51774                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    450                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12124                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    252                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    53                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                172962                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  68409                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               80046                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     17569                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1535                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1033                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2524                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    28297                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5519                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           100390                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2587                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                145                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2489                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            158                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        98478                       # The number of ROB reads
system.cpu.rob.rob_writes                      132872                       # The number of ROB writes
system.cpu.timesIdled                             259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           45                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1481                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               45                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           735                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     28057600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                375                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           22                       # Transaction distribution
system.membus.trans_dist::CleanEvict              332                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           375                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        25792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        25792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   25792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               381                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     381    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 381                       # Request fanout histogram
system.membus.reqLayer2.occupancy              329628                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             821372                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     28057600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 730                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            97                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1033                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 10                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                10                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            731                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1417                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          804                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2221                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        30208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        21952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    52160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               393                       # Total snoops (count)
system.l2bus.snoopTraffic                        1408                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1134                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.042328                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.201425                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1086     95.77%     95.77% # Request fanout histogram
system.l2bus.snoop_fanout::1                       48      4.23%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1134                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              321600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               665561                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              566400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        28057600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     28057600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3796                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3796                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3796                       # number of overall hits
system.cpu.icache.overall_hits::total            3796                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          584                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            584                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          584                       # number of overall misses
system.cpu.icache.overall_misses::total           584                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23556000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23556000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23556000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23556000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4380                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4380                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4380                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4380                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.133333                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.133333                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40335.616438                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40335.616438                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40335.616438                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40335.616438                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          129                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          112                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          472                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18420800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18420800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18420800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18420800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.107763                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.107763                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.107763                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.107763                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39027.118644                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39027.118644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39027.118644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39027.118644                       # average overall mshr miss latency
system.cpu.icache.replacements                    472                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3796                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3796                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          584                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           584                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23556000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23556000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4380                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40335.616438                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40335.616438                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18420800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18420800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.107763                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.107763                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39027.118644                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39027.118644                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28057600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     28057600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17854                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               728                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.524725                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9232                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9232                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     28057600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     28057600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     28057600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10503                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10503                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10503                       # number of overall hits
system.cpu.dcache.overall_hits::total           10503                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          438                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            438                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          438                       # number of overall misses
system.cpu.dcache.overall_misses::total           438                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     18029600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18029600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     18029600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18029600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10941                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10941                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10941                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040033                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040033                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040033                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040033                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41163.470320                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41163.470320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41163.470320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41163.470320                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          100                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                25                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           75                       # number of writebacks
system.cpu.dcache.writebacks::total                75                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          210                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          210                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          210                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          210                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          228                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           40                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          268                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9091600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9091600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9091600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2190360                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11281960                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020839                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020839                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024495                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39875.438596                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39875.438596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39875.438596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        54759                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42096.865672                       # average overall mshr miss latency
system.cpu.dcache.replacements                    268                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          428                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           428                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17598800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17598800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.055369                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055369                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41118.691589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41118.691589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          218                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          218                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8668800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8668800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39765.137615                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39765.137615                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       430800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       430800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003114                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003114                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        43080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        43080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       422800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       422800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        42280                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        42280                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           40                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           40                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2190360                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2190360                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        54759                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        54759                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28057600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     28057600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              104695                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1292                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.033282                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   830.248846                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   193.751154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.810790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.189210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          176                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          848                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          429                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.171875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             22150                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            22150                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     28057600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             237                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             114                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           10                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 361                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            237                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            114                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           10                       # number of overall hits
system.l2cache.overall_hits::total                361                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           236                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           114                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           30                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               380                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          236                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          114                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           30                       # number of overall misses
system.l2cache.overall_misses::total              380                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15860000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7848400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2080771                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     25789171                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15860000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7848400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2080771                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     25789171                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          473                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          228                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             741                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          473                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          228                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           40                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            741                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.498943                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.750000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.512821                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.498943                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.750000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.512821                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67203.389831                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68845.614035                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69359.033333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67866.239474                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67203.389831                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68845.614035                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69359.033333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67866.239474                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             22                       # number of writebacks
system.l2cache.writebacks::total                   22                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          236                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          114                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           30                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          380                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          236                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          114                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           30                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          382                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13980000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6936400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1840771                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     22757171                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13980000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6936400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1840771                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       123197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     22880368                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.498943                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.512821                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.498943                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.515520                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59237.288136                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60845.614035                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61359.033333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59887.292105                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59237.288136                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60845.614035                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61359.033333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61598.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59896.251309                       # average overall mshr miss latency
system.l2cache.replacements                       390                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           75                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           75                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           75                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           75                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       123197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       123197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61598.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61598.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       377200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       377200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.600000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.600000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 62866.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 62866.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       329200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       329200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.600000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 54866.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 54866.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          237                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          110                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          357                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          236                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          108                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          374                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15860000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7471200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2080771                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25411971                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          473                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          218                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          731                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.498943                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.495413                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.511628                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67203.389831                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69177.777778                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69359.033333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67946.446524                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          236                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          108                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          374                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13980000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6607200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1840771                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22427971                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.498943                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.495413                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.511628                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59237.288136                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61177.777778                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61359.033333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59967.836898                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28057600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     28057600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14022                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4486                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.125724                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.298001                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1142.822640                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1816.524448                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   970.376723                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   126.978188                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009594                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.279009                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.443487                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.236908                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031001                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1038                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3058                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           81                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          944                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          624                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2219                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.253418                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.746582                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12230                       # Number of tag accesses
system.l2cache.tags.data_accesses               12230                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     28057600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15040                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15040                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1408                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1408                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              235                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              114                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           30                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  381                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            22                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  22                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          536040146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          260036496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     68430657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4562044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              869069343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     536040146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         536040146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        50182482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              50182482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        50182482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         536040146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         260036496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     68430657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4562044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             919251825                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
