

Implementation tool: Xilinx Vivado v.2024.1
Project:             calculate
Solution:            hls
Device target:       xc7z020-clg400-2
Report date:         Mon Nov 25 20:43:54 +0800 2024

#=== Post-Implementation Resource usage ===
SLICE:          398
LUT:           1074
FF:            1490
DSP:             12
BRAM:             0
URAM:             0
LATCH:            0
SRL:             51
CLB:              0

#=== Final timing ===
CP required:                     2.500
CP achieved post-synthesis:      2.376
CP achieved post-implementation: 2.432
Timing met
