#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Mar  7 22:03:29 2025
# Process ID: 17308
# Current directory: D:/Github/tt10-multiplier_UART_SPI/vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14684 D:\Github\tt10-multiplier_UART_SPI\vivado\project_1\project_1.xpr
# Log file: D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/vivado.log
# Journal file: D:/Github/tt10-multiplier_UART_SPI/vivado/project_1\vivado.jou
# Running On        :GHOST
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-10300H CPU @ 2.50GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :17041 MB
# Swap memory       :1073 MB
# Total Virtual     :18114 MB
# Available Virtual :11512 MB
#-----------------------------------------------------------
start_guiopen_project D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.xpr
WWARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not availableIINFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.gen/sources_1'.Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 1500.277 ; gain = 436.844
uupdate_compile_order -fileset sources_1set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/Github/tt10-multiplier_UART_SPI/src/tb_spi_master_slave.sv
update_compile_order -fileset sim_1
add_files -norecurse D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave_ver2.sv
update_compile_order -fileset sources_1
set_property top tb_spi_master_slave [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_master_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_master_slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_spi_master_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/tb_spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_master_slave
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1567.082 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spi_master_slave_behav xil_defaultlib.tb_spi_master_slave xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spi_master_slave_behav xil_defaultlib.tb_spi_master_slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <spi_master_slave> not found while processing module instance <uut> [D:/Github/tt10-multiplier_UART_SPI/src/tb_spi_master_slave.sv:24]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1567.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1567.082 ; gain = 22.469
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave_ver2.sv] -no_script -reset -force -quiet
remove_files  D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave_ver2.sv
add_files -norecurse D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_master_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_master_slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_spi_master_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
ERROR: [VRFC 10-2951] 'CLK_DIV' is not a constant [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:36]
ERROR: [VRFC 10-2951] 'CLK_DIV_BITS' is not a constant [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:83]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:83]
ERROR: [VRFC 10-8530] module 'spi_master_slave' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_master_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_master_slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_spi_master_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
ERROR: [VRFC 10-3505] localparam 'CLK_DIV' cannot be declared without a default value [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:40]
ERROR: [VRFC 10-3505] localparam 'CLK_DIV_BITS' cannot be declared without a default value [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:41]
WARNING: [VRFC 10-3380] identifier 'CLK_DIV' is used before its declaration [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:36]
ERROR: [VRFC 10-3184] cannot have packed dimensions of type 'integer' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:40]
ERROR: [VRFC 10-3184] cannot have packed dimensions of type 'integer' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:41]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'CLK_DIV' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:45]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK_DIV is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:45]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'CLK_DIV_BITS' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK_DIV_BITS is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:46]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'CLK_DIV' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK_DIV is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:49]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'CLK_DIV_BITS' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:50]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK_DIV_BITS is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:50]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'CLK_DIV' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:53]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK_DIV is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:53]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'CLK_DIV_BITS' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:54]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK_DIV_BITS is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:54]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'CLK_DIV' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK_DIV is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:57]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'CLK_DIV_BITS' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:58]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_master_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_master_slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_spi_master_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
WARNING: [VRFC 10-3380] identifier 'CLK_DIV' is used before its declaration [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:36]
ERROR: [VRFC 10-3184] cannot have packed dimensions of type 'integer' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:40]
ERROR: [VRFC 10-3184] cannot have packed dimensions of type 'integer' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:41]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'CLK_DIV' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:45]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK_DIV is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:45]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'CLK_DIV_BITS' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK_DIV_BITS is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:46]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'CLK_DIV' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK_DIV is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:49]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'CLK_DIV_BITS' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:50]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK_DIV_BITS is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:50]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'CLK_DIV' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:53]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK_DIV is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:53]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'CLK_DIV_BITS' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:54]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK_DIV_BITS is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:54]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'CLK_DIV' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK_DIV is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:57]
ERROR: [VRFC 10-3163] cannot assign to non-variable 'CLK_DIV_BITS' [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:58]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK_DIV_BITS is not permitted, left-hand side should be reg/integer/time/genvar [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:58]
ERROR: [VRFC 10-8530] module 'spi_master_slave' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_master_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_master_slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_spi_master_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
ERROR: [VRFC 10-2951] 'CLK_DIV' is not a constant [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:36]
ERROR: [VRFC 10-8530] module 'spi_master_slave' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_master_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_master_slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_spi_master_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
ERROR: [VRFC 10-2951] 'CLK_DIV' is not a constant [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:57]
ERROR: [VRFC 10-8530] module 'spi_master_slave' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_master_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_master_slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_spi_master_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
ERROR: [VRFC 10-2951] 'WAIT_BITS' is not a constant [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:85]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:85]
ERROR: [VRFC 10-8530] module 'spi_master_slave' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_master_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_master_slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_spi_master_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
ERROR: [VRFC 10-5010] illegal character '3' in binary number 3'b3 [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:47]
ERROR: [VRFC 10-5010] illegal character '2' in binary number 4'b2 [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:50]
ERROR: [VRFC 10-5010] illegal character '4' in binary number 3'b4 [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:51]
ERROR: [VRFC 10-5010] illegal character '5' in binary number 4'b5 [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:54]
ERROR: [VRFC 10-5010] illegal character '5' in binary number 3'b5 [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:55]
ERROR: [VRFC 10-5010] illegal character '6' in binary number 3'b6 [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:59]
ERROR: [VRFC 10-5010] illegal character '6' in binary number 3'b6 [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:60]
ERROR: [VRFC 10-2951] 'WAIT_BITS' is not a constant [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:86]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:86]
ERROR: [VRFC 10-8530] module 'spi_master_slave' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_master_slave'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_master_slave' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_spi_master_slave_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
ERROR: [VRFC 10-2951] 'WAIT_BITS' is not a constant [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:85]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:85]
ERROR: [VRFC 10-8530] module 'spi_master_slave' is ignored due to previous errors [D:/Github/tt10-multiplier_UART_SPI/src/spi_master_slave.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-multiplier_UART_SPI/vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 23:01:29 2025...
