Information: Updating design information... (UID-85)
Warning: Design 'MyDesign' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: K-2015.06-SP1
Date   : Tue Nov 20 12:59:33 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: m/counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m/counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  m/counter_reg[0]/CK (DFFR_X1)          0.0000 #   0.0000 r
  m/counter_reg[0]/Q (DFFR_X1)           0.0751     0.0751 r
  m/U682/ZN (NOR2_X2)                    0.0169     0.0920 f
  m/counter_reg[0]/D (DFFR_X1)           0.0000     0.0920 f
  data arrival time                                 0.0920

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  m/counter_reg[0]/CK (DFFR_X1)          0.0000     0.0500 r
  library hold time                      0.0022     0.0522
  data required time                                0.0522
  -----------------------------------------------------------
  data required time                                0.0522
  data arrival time                                -0.0920
  -----------------------------------------------------------
  slack (MET)                                       0.0398


1
