
*** Running vivado
    with args -log bd_22c0_clkwiz_hbm_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_22c0_clkwiz_hbm_0.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_22c0_clkwiz_hbm_0.tcl -notrace
INFO: Dispatch client connection id - 46050
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
Command: synth_design -top bd_22c0_clkwiz_hbm_0 -part xcu280-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2610
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3814.285 ; gain = 336.637 ; free physical = 10957 ; free virtual = 175233
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_clkwiz_hbm_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.v:68]
INFO: [Synth 8-638] synthesizing module 'bd_22c0_clkwiz_hbm_0_axi_clk_config' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_axi_clk_config.vhd:179]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bd_22c0_clkwiz_hbm_0_axi_lite_ipif' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/axi_lite_ipif_v1_01_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000011111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'bd_22c0_clkwiz_hbm_0_slave_attachment' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/axi_lite_ipif_v1_01_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_slave_attachment.vhd:236]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'bd_22c0_clkwiz_hbm_0_address_decoder' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/axi_lite_ipif_v1_01_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_address_decoder.vhd:186]
	Parameter C_BUS_AWIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000100000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 6 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b00000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized3' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized3' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized4' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized4' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized5' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized5' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized6' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized6' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized7' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized7' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized8' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
	Parameter C_AB bound to: 0 - type: integer 
	Parameter C_AW bound to: 11 - type: integer 
	Parameter C_BAR bound to: 11'b01000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'bd_22c0_clkwiz_hbm_0_pselect_f__parameterized8' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'bd_22c0_clkwiz_hbm_0_address_decoder' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/axi_lite_ipif_v1_01_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_address_decoder.vhd:186]
INFO: [Synth 8-226] default block is never used [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/axi_lite_ipif_v1_01_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_slave_attachment.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'bd_22c0_clkwiz_hbm_0_slave_attachment' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/axi_lite_ipif_v1_01_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'bd_22c0_clkwiz_hbm_0_axi_lite_ipif' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/axi_lite_ipif_v1_01_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_axi_lite_ipif.vhd:245]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'bd_22c0_clkwiz_hbm_0_clk_wiz_drp' declared at '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_clk_wiz_drp.vhd:115' bound to instance 'CLK_CORE_DRP_I' of component 'bd_22c0_clkwiz_hbm_0_clk_wiz_drp' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_axi_clk_config.vhd:444]
INFO: [Synth 8-638] synthesizing module 'bd_22c0_clkwiz_hbm_0_clk_wiz_drp' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_clk_wiz_drp.vhd:155]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'bd_22c0_clkwiz_hbm_0_clk_wiz' declared at '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_clk_wiz.v:68' bound to instance 'clk_inst' of component 'bd_22c0_clkwiz_hbm_0_clk_wiz' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_clk_wiz_drp.vhd:557]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_clkwiz_hbm_0_clk_wiz' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [/opt/xilinx/2022.1/Vivado/2022.1/scripts/rt/data/unisim_comp.v:65152]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 23.625000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.625000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (0#1) [/opt/xilinx/2022.1/Vivado/2022.1/scripts/rt/data/unisim_comp.v:65152]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/opt/xilinx/2022.1/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1092]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (0#1) [/opt/xilinx/2022.1/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1092]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_clkwiz_hbm_0_clk_wiz' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_clk_wiz.v:68]
	Parameter S1_CLKFBOUT_MULT bound to: 23 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC bound to: 1649 - type: integer 
	Parameter S1_CLKFBOUT_FRAC_EN bound to: 1 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT0_FRAC bound to: 1649 - type: integer 
	Parameter S1_CLKOUT0_FRAC_EN bound to: 1 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT6_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT6_DUTY bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'bd_22c0_clkwiz_hbm_0_mmcm_drp' declared at '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:47' bound to instance 'mmcm_drp_inst' of component 'bd_22c0_clkwiz_hbm_0_mmcm_drp' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_clk_wiz_drp.vhd:577]
INFO: [Synth 8-6157] synthesizing module 'bd_22c0_clkwiz_hbm_0_mmcm_drp' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:47]
	Parameter S1_CLKFBOUT_MULT bound to: 23 - type: integer 
	Parameter S1_CLKFBOUT_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKFBOUT_FRAC bound to: 1649 - type: integer 
	Parameter S1_CLKFBOUT_FRAC_EN bound to: 1 - type: integer 
	Parameter S1_BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter S1_DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter S1_CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter S1_CLKOUT0_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT0_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT0_FRAC bound to: 1649 - type: integer 
	Parameter S1_CLKOUT0_FRAC_EN bound to: 1 - type: integer 
	Parameter S1_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT1_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT1_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT2_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT2_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT3_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT3_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT4_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT4_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT5_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT5_DUTY bound to: 50000 - type: integer 
	Parameter S1_CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter S1_CLKOUT6_PHASE bound to: 0 - type: integer 
	Parameter S1_CLKOUT6_DUTY bound to: 50000 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[63]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[62]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[61]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[60]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[59]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[58]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[57]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[56]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[55]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[54]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[53]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[52]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[51]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[50]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[49]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[48]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[47]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[46]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[45]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[44]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[43]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[42]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[41]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[40]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[39]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[38]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[37]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[36]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[35]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[34]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[33]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[32]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[31]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[30]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[29]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[28]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[27]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[26]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[25]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[24]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[23]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[22]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[21]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[20]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[19]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[18]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[17]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[16]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[15]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[14]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[13]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[12]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[11]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[10]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[9]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[8]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[7]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[6]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[5]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[4]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[3]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[2]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[1]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'ram[0]' is not inferred as ram due to incorrect usage [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:223]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_clkwiz_hbm_0_mmcm_drp' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_mmcm_pll_drp.v:47]
INFO: [Synth 8-256] done synthesizing module 'bd_22c0_clkwiz_hbm_0_clk_wiz_drp' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_clk_wiz_drp.vhd:155]
INFO: [Synth 8-638] synthesizing module 'bd_22c0_clkwiz_hbm_0_soft_reset' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:273]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'bd_22c0_clkwiz_hbm_0_soft_reset' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/proc_common_v3_00_a/hdl/src/vhdl/bd_22c0_clkwiz_hbm_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'bd_22c0_clkwiz_hbm_0_axi_clk_config' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_axi_clk_config.vhd:179]
INFO: [Synth 8-6155] done synthesizing module 'bd_22c0_clkwiz_hbm_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.v:68]
WARNING: [Synth 8-6014] Unused sequential element clk_mon_error_reg_sig_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_clk_wiz_drp.vhd:515]
WARNING: [Synth 8-7129] Port Bus2IP_Data[0] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[1] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[2] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[3] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[4] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[5] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[6] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[7] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[8] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[9] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[10] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[11] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[12] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[13] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[14] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[15] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[16] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[17] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[18] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[19] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[20] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[21] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[22] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[23] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[24] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[25] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[26] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[27] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[0] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[1] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_BE[2] in module bd_22c0_clkwiz_hbm_0_soft_reset is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[5] in module bd_22c0_clkwiz_hbm_0_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[6] in module bd_22c0_clkwiz_hbm_0_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_RdCE[7] in module bd_22c0_clkwiz_hbm_0_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[0] in module bd_22c0_clkwiz_hbm_0_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[5] in module bd_22c0_clkwiz_hbm_0_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[6] in module bd_22c0_clkwiz_hbm_0_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_WrCE[7] in module bd_22c0_clkwiz_hbm_0_clk_wiz_drp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module bd_22c0_clkwiz_hbm_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module bd_22c0_clkwiz_hbm_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module bd_22c0_clkwiz_hbm_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module bd_22c0_clkwiz_hbm_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module bd_22c0_clkwiz_hbm_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module bd_22c0_clkwiz_hbm_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module bd_22c0_clkwiz_hbm_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module bd_22c0_clkwiz_hbm_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module bd_22c0_clkwiz_hbm_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module bd_22c0_clkwiz_hbm_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module bd_22c0_clkwiz_hbm_0_pselect_f__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module bd_22c0_clkwiz_hbm_0_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module bd_22c0_clkwiz_hbm_0_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module bd_22c0_clkwiz_hbm_0_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module bd_22c0_clkwiz_hbm_0_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module bd_22c0_clkwiz_hbm_0_pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module bd_22c0_clkwiz_hbm_0_address_decoder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3903.230 ; gain = 425.582 ; free physical = 17769 ; free virtual = 182047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3921.039 ; gain = 443.391 ; free physical = 17723 ; free virtual = 182001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3921.039 ; gain = 443.391 ; free physical = 17723 ; free virtual = 182000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3926.977 ; gain = 0.000 ; free physical = 17528 ; free virtual = 181806
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4040.602 ; gain = 0.000 ; free physical = 14800 ; free virtual = 179083
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_board.xdc] for cell 'inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0.xdc] for cell 'inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/dont_touch.xdc]
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_late.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4040.602 ; gain = 0.000 ; free physical = 14773 ; free virtual = 179056
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4040.605 ; gain = 0.004 ; free physical = 14754 ; free virtual = 179037
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4040.605 ; gain = 562.957 ; free physical = 9533 ; free virtual = 173816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4040.605 ; gain = 562.957 ; free physical = 9531 ; free virtual = 173815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4040.605 ; gain = 562.957 ; free physical = 9481 ; free virtual = 173765
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bd_22c0_clkwiz_hbm_0_slave_attachment'
WARNING: [Synth 8-3936] Found unconnected internal register 'clkout0_reg_reg' and it is trimmed from '32' to '18' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_clk_wiz_drp.vhd:423]
WARNING: [Synth 8-3936] Found unconnected internal register 'clkfbout_reg_reg' and it is trimmed from '32' to '26' bits. [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_ucs_0/bd_0/ip/ip_46/bd_22c0_clkwiz_hbm_0_clk_wiz_drp.vhd:420]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'bd_22c0_clkwiz_hbm_0_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 4040.605 ; gain = 562.957 ; free physical = 7915 ; free virtual = 172212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   4 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 13    
	   2 Input    6 Bit       Adders := 10    
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 26    
	               32 Bit    Registers := 34    
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 42    
+---Multipliers : 
	               4x32  Multipliers := 1     
	               6x32  Multipliers := 1     
+---Muxes : 
	   3 Input   39 Bit        Muxes := 4     
	   2 Input   39 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 4     
	   7 Input   32 Bit        Muxes := 1     
	   3 Input   27 Bit        Muxes := 2     
	  10 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 9     
	  10 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 27    
	  10 Input    6 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 123   
	   5 Input    1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 4040.605 ; gain = 562.957 ; free physical = 17907 ; free virtual = 182207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:01:55 . Memory (MB): peak = 4291.980 ; gain = 814.332 ; free physical = 13023 ; free virtual = 177330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:15 . Memory (MB): peak = 4383.184 ; gain = 905.535 ; free physical = 6989 ; free virtual = 171308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:17 . Memory (MB): peak = 4399.199 ; gain = 921.551 ; free physical = 7170 ; free virtual = 171509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 4399.203 ; gain = 921.555 ; free physical = 7065 ; free virtual = 171391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 4399.203 ; gain = 921.555 ; free physical = 7070 ; free virtual = 171396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:02:23 . Memory (MB): peak = 4399.203 ; gain = 921.555 ; free physical = 7098 ; free virtual = 171425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:02:23 . Memory (MB): peak = 4399.203 ; gain = 921.555 ; free physical = 7094 ; free virtual = 171421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:23 . Memory (MB): peak = 4399.203 ; gain = 921.555 ; free physical = 7064 ; free virtual = 171391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:02:23 . Memory (MB): peak = 4399.203 ; gain = 921.555 ; free physical = 7067 ; free virtual = 171394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFGCE     |     1|
|2     |CARRY8     |    10|
|3     |LUT1       |     3|
|4     |LUT2       |   129|
|5     |LUT3       |   114|
|6     |LUT4       |   133|
|7     |LUT5       |   139|
|8     |LUT6       |   829|
|9     |MMCME4_ADV |     1|
|10    |MUXF7      |   152|
|11    |MUXF8      |     2|
|12    |FDRE       |  1422|
|13    |FDSE       |    74|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:23 . Memory (MB): peak = 4399.203 ; gain = 921.555 ; free physical = 7064 ; free virtual = 171391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 4399.203 ; gain = 801.988 ; free physical = 7062 ; free virtual = 171390
Synthesis Optimization Complete : Time (s): cpu = 00:02:14 ; elapsed = 00:02:23 . Memory (MB): peak = 4399.207 ; gain = 921.555 ; free physical = 7068 ; free virtual = 171395
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4399.207 ; gain = 0.000 ; free physical = 7143 ; free virtual = 171470
INFO: [Netlist 29-17] Analyzing 165 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4424.988 ; gain = 0.000 ; free physical = 6797 ; free virtual = 171124
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 15c38992
INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:33 ; elapsed = 00:02:38 . Memory (MB): peak = 4424.988 ; gain = 1391.887 ; free physical = 6923 ; free virtual = 171255
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_22c0_clkwiz_hbm_0, cache-ID = 2532e50be6f4206d
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_22c0_clkwiz_hbm_0_utilization_synth.rpt -pb bd_22c0_clkwiz_hbm_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 17:55:42 2023...
