Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: MCE_CJG.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MCE_CJG.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MCE_CJG"
Output Format                      : NGC
Target Device                      : XC9500 CPLDs

---- Source Options
Top Module Name                    : MCE_CJG
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/chandler/Homeschool/Semester6/Microcomputer/Xilinx/MCD_CJG/MCE_CJG.vhd" in Library work.
Entity <mce_cjg> compiled.
Entity <mce_cjg> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MCE_CJG> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MCE_CJG> in library <work> (Architecture <behavioral>).
Entity <MCE_CJG> analyzed. Unit <MCE_CJG> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MCE_CJG>.
    Related source file is "/home/chandler/Homeschool/Semester6/Microcomputer/Xilinx/MCD_CJG/MCE_CJG.vhd".
WARNING:Xst:647 - Input <DUART_OP4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DUART_OP5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DUART_OP6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DUART_OP7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CPU_BG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <CPU_BR> is never assigned.
WARNING:Xst:647 - Input <DUART_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CPU_BGACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <CPU_DTACK>.
    Found 8-bit tristate buffer for signal <D>.
    Found 1-bit tristate buffer for signal <GPIO_IACK>.
    Found 1-bit tristate buffer for signal <GPIO_AS>.
    Found 8-bit register for signal <CPLD_mask>.
    Found 1-bit register for signal <CPU_CLK_pre>.
    Found 8-bit register for signal <data_out>.
    Found 8-bit register for signal <GPIO_Buf1>.
    Found 1-bit register for signal <IRQ7>.
    Found 1-bit register for signal <power_on>.
    Found 2-bit register for signal <prescaler_cpu>.
    Found 2-bit adder for signal <prescaler_cpu$add0000> created at line 190.
    Found 17-bit up counter for signal <prescaler_irq>.
    Found 1-bit register for signal <speaker_pre>.
    Summary:
	inferred   1 Counter(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 Tristate(s).
Unit <MCE_CJG> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 24
 1-bit register                                        : 23
 8-bit register                                        : 1
# Tristates                                            : 3
 1-bit tristate buffer                                 : 2
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MCE_CJG> ...
  implementation constraint: INIT=r	 : CPLD_mask_2
  implementation constraint: INIT=r	 : CPLD_mask_3
  implementation constraint: INIT=r	 : CPLD_mask_4
  implementation constraint: INIT=r	 : CPLD_mask_5
  implementation constraint: INIT=r	 : CPLD_mask_6
  implementation constraint: INIT=r	 : power_on
  implementation constraint: INIT=r	 : CPLD_mask_7
  implementation constraint: INIT=r	 : prescaler_cpu_1
  implementation constraint: INIT=r	 : prescaler_irq_16
  implementation constraint: INIT=r	 : prescaler_irq_0
  implementation constraint: INIT=r	 : prescaler_irq_1
  implementation constraint: INIT=r	 : prescaler_irq_2
  implementation constraint: INIT=r	 : prescaler_irq_3
  implementation constraint: INIT=r	 : prescaler_irq_4
  implementation constraint: INIT=r	 : prescaler_irq_5
  implementation constraint: INIT=r	 : prescaler_irq_6
  implementation constraint: INIT=r	 : prescaler_irq_7
  implementation constraint: INIT=r	 : prescaler_irq_8
  implementation constraint: INIT=r	 : prescaler_irq_9
  implementation constraint: INIT=r	 : prescaler_irq_10
  implementation constraint: INIT=r	 : prescaler_irq_11
  implementation constraint: INIT=r	 : prescaler_irq_12
  implementation constraint: INIT=r	 : prescaler_irq_13
  implementation constraint: INIT=r	 : prescaler_irq_14
  implementation constraint: INIT=r	 : prescaler_irq_15
  implementation constraint: INIT=r	 : prescaler_cpu_0
  implementation constraint: INIT=r	 : GPIO_Buf1_0
  implementation constraint: INIT=r	 : GPIO_Buf1_1
  implementation constraint: INIT=r	 : GPIO_Buf1_2
  implementation constraint: INIT=s	 : IRQ7
  implementation constraint: INIT=r	 : GPIO_Buf1_3
  implementation constraint: INIT=r	 : CPLD_mask_0
  implementation constraint: INIT=r	 : GPIO_Buf1_4
  implementation constraint: INIT=r	 : GPIO_Buf1_5
  implementation constraint: INIT=r	 : CPLD_mask_1
  implementation constraint: INIT=r	 : GPIO_Buf1_6
  implementation constraint: INIT=r	 : GPIO_Buf1_7

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MCE_CJG.ngr
Top Level Output File Name         : MCE_CJG
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 69

Cell Usage :
# BELS                             : 308
#      AND2                        : 121
#      AND3                        : 14
#      AND4                        : 1
#      AND5                        : 3
#      AND8                        : 1
#      INV                         : 107
#      OR2                         : 42
#      VCC                         : 1
#      XOR2                        : 18
# FlipFlops/Latches                : 48
#      FD                          : 48
# IO Buffers                       : 61
#      IBUF                        : 21
#      IOBUFE                      : 10
#      OBUF                        : 30
=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.68 secs
 
--> 


Total memory usage is 513980 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

