{
  "design": {
    "design_info": {
      "boundary_crc": "0x9D0F65205DB519EB",
      "device": "xc7z010clg400-1",
      "name": "reset_sys",
      "synth_flow_mode": "None",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "proc_sys_reset_0": ""
    },
    "ports": {
      "aux_reset_in_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "bus_struct_reset_0": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "dcm_locked_0": {
        "direction": "I"
      },
      "ext_reset_in_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "interconnect_aresetn_0": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "mb_debug_sys_rst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "mb_reset_0": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "peripheral_aresetn_0": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "peripheral_reset_0": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "slowest_sync_clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "reset_sys_slowest_sync_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "reset_sys_proc_sys_reset_0_0"
      }
    },
    "nets": {
      "aux_reset_in_0_1": {
        "ports": [
          "aux_reset_in_0",
          "proc_sys_reset_0/aux_reset_in"
        ]
      },
      "proc_sys_reset_0_bus_struct_reset": {
        "ports": [
          "proc_sys_reset_0/bus_struct_reset",
          "bus_struct_reset_0"
        ]
      },
      "dcm_locked_0_1": {
        "ports": [
          "dcm_locked_0",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "ext_reset_in_0_1": {
        "ports": [
          "ext_reset_in_0",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "interconnect_aresetn_0"
        ]
      },
      "mb_debug_sys_rst_0_1": {
        "ports": [
          "mb_debug_sys_rst_0",
          "proc_sys_reset_0/mb_debug_sys_rst"
        ]
      },
      "proc_sys_reset_0_mb_reset": {
        "ports": [
          "proc_sys_reset_0/mb_reset",
          "mb_reset_0"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "peripheral_aresetn_0"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "peripheral_reset_0"
        ]
      },
      "slowest_sync_clk_0_1": {
        "ports": [
          "slowest_sync_clk_0",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      }
    }
  }
}