{
  "name": "Standard AXI4 (4M x 4S)",
  "description": "Standard 4x4 AXI4 bus matrix with balanced configuration",
  "bus_type": "AXI4",
  "data_width": 64,
  "addr_width": 32,
  "arbitration": "QOS",
  "masters": [
    {
      "name": "CPU_Master",
      "x": 50,
      "y": 50,
      "id_width": 4,
      "user_width": 1,
      "priority": 3,
      "qos_support": true,
      "exclusive_support": true,
      "default_prot": 2,
      "default_cache": 3,
      "default_region": 0
    },
    {
      "name": "DMA_Master",
      "x": 200,
      "y": 50,
      "id_width": 4,
      "user_width": 1,
      "priority": 2,
      "qos_support": true,
      "exclusive_support": false,
      "default_prot": 0,
      "default_cache": 3,
      "default_region": 0
    },
    {
      "name": "GPU_Master",
      "x": 350,
      "y": 50,
      "id_width": 4,
      "user_width": 2,
      "priority": 1,
      "qos_support": true,
      "exclusive_support": false,
      "default_prot": 0,
      "default_cache": 15,
      "default_region": 1
    },
    {
      "name": "Debug_Master",
      "x": 500,
      "y": 50,
      "id_width": 4,
      "user_width": 0,
      "priority": 0,
      "qos_support": false,
      "exclusive_support": false,
      "default_prot": 6,
      "default_cache": 0,
      "default_region": 0
    }
  ],
  "slaves": [
    {
      "name": "DDR_Memory",
      "base_address": 2147483648,
      "size": 1048576,
      "x": 50,
      "y": 300,
      "memory_type": "Memory",
      "read_latency": 10,
      "write_latency": 8,
      "priority": 3,
      "num_regions": 1,
      "secure_only": false,
      "privileged_only": false,
      "allowed_masters": []
    },
    {
      "name": "SRAM_Cache",
      "base_address": 268435456,
      "size": 4096,
      "x": 200,
      "y": 300,
      "memory_type": "Memory",
      "read_latency": 2,
      "write_latency": 2,
      "priority": 2,
      "num_regions": 1,
      "secure_only": false,
      "privileged_only": false,
      "allowed_masters": []
    },
    {
      "name": "Peripheral_Bus",
      "base_address": 1073741824,
      "size": 65536,
      "x": 350,
      "y": 300,
      "memory_type": "Peripheral",
      "read_latency": 5,
      "write_latency": 5,
      "priority": 1,
      "num_regions": 4,
      "secure_only": false,
      "privileged_only": false,
      "allowed_masters": []
    },
    {
      "name": "Config_Registers",
      "base_address": 4096,
      "size": 4,
      "x": 500,
      "y": 300,
      "memory_type": "Register",
      "read_latency": 1,
      "write_latency": 1,
      "priority": 0,
      "num_regions": 1,
      "secure_only": true,
      "privileged_only": true,
      "allowed_masters": [0, 3]
    }
  ]
}