0100 0000 0000 0000; Starts at x4000
0010 0000 0001 0100; LD load value x5A00 at x4015 to R0
0110 0010 0000 0000; LDR load content at memory address in R0 to R1
0010 0100 0001 0011; LD load value 100 at x4016 to R2
0101 0110 1110 0000; AND R3 = 0
0101 1001 0010 0000; AND R4 = 0
0001 1110 0110 0001; R1 + 1 store result in R7
0000 1110 0000 0001; Unconditional Branch to x4008
0110 0010 0000 0000; LDR load content at memory address in R0 to R1
0001 0100 1010 0000; R2 + 0 store result in R2, to update condition code
0000 0100 0000 1010; Branch to Halt if R2 = 0
1001 1000 0111 1111; Not R1 store in R4
0001 1001 0010 0001; Add 1 to R4 to change sign
0001 0111 1100 0100; R7 - R4 store result in R3
0001 0000 0010 0001; R0 + 1 store result in R0
0001 0100 1011 1111; R2 - 1 store result in R2
0001 0110 1110 0000; R3 + 0 store result in R3, to update condition code
0000 0101 1111 0110; Branch to x4007 if R3 = 0
0000 1101 1111 0101; Branch to x4007 if R3 <= 0
0001 1110 0110 0000; R1 + 0 store result in R7
0000 1111 1111 0011; Unconditional Branch to x4007
1111 0000 0010 0101; TRAP Halt
0101 1010 0000 0000; x5A00
0000 0000 0110 0100; x0064 100