/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [7:0] _05_;
  wire [23:0] _06_;
  wire [5:0] _07_;
  wire [5:0] _08_;
  reg [2:0] _09_;
  wire [24:0] _10_;
  wire [2:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [22:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [20:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [12:0] celloutsig_0_33z;
  wire [12:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [8:0] celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire [20:0] celloutsig_0_44z;
  wire [18:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [7:0] celloutsig_0_48z;
  wire [2:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire [5:0] celloutsig_0_54z;
  wire [16:0] celloutsig_0_58z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire [5:0] celloutsig_0_66z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [22:0] celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_85z;
  wire celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = ~(in_data[71] | celloutsig_0_4z);
  assign celloutsig_0_60z = ~celloutsig_0_46z;
  assign celloutsig_0_68z = ~celloutsig_0_66z[4];
  assign celloutsig_0_25z = ~_01_;
  assign celloutsig_0_7z = ~((celloutsig_0_0z[2] | celloutsig_0_6z) & in_data[46]);
  assign celloutsig_0_87z = ~((celloutsig_0_69z | celloutsig_0_85z[2]) & celloutsig_0_54z[0]);
  assign celloutsig_1_0z = ~((in_data[169] | in_data[120]) & in_data[145]);
  assign celloutsig_0_46z = celloutsig_0_41z[0] ^ celloutsig_0_31z;
  assign celloutsig_0_50z = celloutsig_0_7z ^ celloutsig_0_30z;
  assign celloutsig_1_6z = _02_ ^ celloutsig_1_5z[10];
  assign celloutsig_1_11z = in_data[124] ^ celloutsig_1_2z[1];
  assign celloutsig_0_52z = ~(celloutsig_0_41z[1] ^ celloutsig_0_38z);
  assign celloutsig_0_93z = ~(_03_ ^ _04_);
  assign celloutsig_1_18z = ~(celloutsig_1_17z[5] ^ celloutsig_1_7z[3]);
  assign celloutsig_0_31z = ~(in_data[0] ^ celloutsig_0_20z);
  assign celloutsig_0_32z = ~(celloutsig_0_25z ^ celloutsig_0_18z);
  reg [7:0] _27_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _27_ <= 8'h00;
    else _27_ <= { celloutsig_0_3z[4:1], celloutsig_0_2z };
  assign { _05_[7:5], _04_, _01_, _05_[2:0] } = _27_;
  reg [5:0] _28_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _28_ <= 6'h00;
    else _28_ <= { celloutsig_0_3z[5:1], celloutsig_0_3z[3] };
  assign { _08_[5:1], _00_ } = _28_;
  reg [5:0] _29_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _29_ <= 6'h00;
    else _29_ <= in_data[162:157];
  assign { _07_[5:3], _02_, _07_[1:0] } = _29_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 3'h0;
    else _09_ <= celloutsig_0_0z;
  reg [24:0] _31_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _31_ <= 25'h0000000;
    else _31_ <= { celloutsig_0_11z[2], celloutsig_0_15z, _05_[7:5], _04_, _01_, _05_[2:0], _09_, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_2z, _09_ };
  assign { _10_[24:11], _03_, _10_[9:6], _06_[23:19], _10_[0] } = _31_;
  assign celloutsig_0_36z = { celloutsig_0_13z, celloutsig_0_1z } & { celloutsig_0_21z[2:1], _09_ };
  assign celloutsig_0_39z = { _05_[6:5], _04_, _01_, celloutsig_0_24z } & { _05_[5], _04_, _01_, _05_[2:0], celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_25z };
  assign celloutsig_0_58z = { celloutsig_0_34z[8:6], celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_12z } & { _08_[3:1], celloutsig_0_33z, celloutsig_0_4z };
  assign celloutsig_0_85z = { celloutsig_0_12z[1:0], celloutsig_0_7z, celloutsig_0_20z } / { 1'h1, celloutsig_0_34z[10:8] };
  assign celloutsig_0_69z = { celloutsig_0_16z[22:16], celloutsig_0_32z, celloutsig_0_25z } > { celloutsig_0_48z[7:1], celloutsig_0_50z, celloutsig_0_35z };
  assign celloutsig_0_4z = { celloutsig_0_3z[6], celloutsig_0_3z[8:1], celloutsig_0_3z[3] } <= { celloutsig_0_1z, celloutsig_0_3z[8:1], celloutsig_0_3z[3] };
  assign celloutsig_0_14z = celloutsig_0_13z <= { celloutsig_0_2z[3:1], celloutsig_0_8z };
  assign celloutsig_0_8z = celloutsig_0_2z[2] & ~(_05_[5]);
  assign celloutsig_0_1z = in_data[8] & ~(in_data[65]);
  assign celloutsig_0_41z = { in_data[12:11], celloutsig_0_31z } % { 1'h1, celloutsig_0_39z[5], celloutsig_0_29z };
  assign celloutsig_1_17z = { _07_[1:0], celloutsig_1_9z[6:1], 1'h1 } % { 1'h1, in_data[110:103] };
  assign celloutsig_0_54z = celloutsig_0_15z[0] ? celloutsig_0_33z[10:5] : { _08_[5:1], _00_ };
  assign celloutsig_0_66z = celloutsig_0_62z ? { celloutsig_0_58z[6:5], celloutsig_0_2z } : { celloutsig_0_58z[8:4], celloutsig_0_26z };
  assign celloutsig_1_7z[4:1] = celloutsig_1_3z[4] ? { _07_[5:3], _02_ } : { 1'h0, celloutsig_1_2z[3:1] };
  assign celloutsig_0_0z = - in_data[49:47];
  assign celloutsig_1_19z = - { celloutsig_1_7z[3:2], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_18z };
  assign celloutsig_0_16z = - { celloutsig_0_11z[3:1], celloutsig_0_11z, celloutsig_0_14z, _09_, _08_[5:1], _00_, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_21z = - { celloutsig_0_13z[1:0], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_49z = ~ celloutsig_0_44z[19:17];
  assign celloutsig_0_19z = ~ { _05_[5], _04_, _01_, _05_[2] };
  assign celloutsig_0_24z = ~ in_data[26:22];
  assign celloutsig_0_33z = celloutsig_0_27z[17:5] | celloutsig_0_27z[19:7];
  assign celloutsig_0_34z = { _08_[4:3], celloutsig_0_23z, celloutsig_0_8z } | { celloutsig_0_24z, _05_[7:5], _04_, _01_, _05_[2:0] };
  assign celloutsig_0_45z = { celloutsig_0_24z[2:1], celloutsig_0_21z, celloutsig_0_40z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_2z } | { _10_[20:11], _03_, _10_[9:6], celloutsig_0_13z };
  assign celloutsig_0_11z = { _08_[4], celloutsig_0_0z, celloutsig_0_1z } | { celloutsig_0_3z[6:4], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_3z[1], celloutsig_0_3z[3], celloutsig_0_0z } | { _08_[3:1], _00_, celloutsig_0_6z };
  assign celloutsig_0_13z = in_data[75:72] | { celloutsig_0_0z[1], celloutsig_0_0z };
  assign celloutsig_0_40z = & { celloutsig_0_38z, celloutsig_0_23z[2:0] };
  assign celloutsig_0_20z = & { _04_, _01_, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_7z, _05_[7:5], _05_[2:0] };
  assign celloutsig_0_35z = | { celloutsig_0_2z[1], celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_6z };
  assign celloutsig_0_62z = | { celloutsig_0_21z, celloutsig_0_60z };
  assign celloutsig_0_6z = | celloutsig_0_3z[7:2];
  assign celloutsig_0_18z = | in_data[11:6];
  assign celloutsig_0_26z = | { celloutsig_0_16z[19], celloutsig_0_6z, celloutsig_0_25z, _08_[5:1], _00_, _09_ };
  assign celloutsig_0_29z = | { celloutsig_0_27z[2:0], celloutsig_0_8z };
  assign celloutsig_0_75z = { celloutsig_0_45z[11:7], celloutsig_0_50z, celloutsig_0_62z, celloutsig_0_49z, celloutsig_0_62z, celloutsig_0_50z, celloutsig_0_19z, celloutsig_0_52z, _08_[5:1], _00_ } >> { in_data[94:88], celloutsig_0_52z, celloutsig_0_34z, celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[124:112], celloutsig_1_0z, celloutsig_1_0z } >> in_data[142:128];
  assign celloutsig_1_5z = in_data[161:151] >> { in_data[156:152], _07_[5:3], _02_, _07_[1:0] };
  assign celloutsig_0_15z = { _08_[4], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z } >> { celloutsig_0_13z[3:2], celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_27z = { celloutsig_0_15z[3], _08_[5:1], _00_, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_3z[8:1], celloutsig_0_3z[3] } >> { in_data[56:45], celloutsig_0_3z[8:1], celloutsig_0_3z[3] };
  assign celloutsig_0_28z = { celloutsig_0_13z[3:2], celloutsig_0_4z, celloutsig_0_25z } <<< _10_[14:11];
  assign celloutsig_0_48z = celloutsig_0_23z[9:2] - { celloutsig_0_20z, celloutsig_0_36z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_2z[3:1] = { in_data[131:130], 1'h0 } - { 1'h0, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z } - in_data[40:37];
  assign celloutsig_0_44z = { in_data[62:44], celloutsig_0_14z, celloutsig_0_18z } ^ in_data[72:52];
  assign celloutsig_0_23z = { celloutsig_0_2z, _08_[5:1], _00_ } ^ { celloutsig_0_16z[10:6], celloutsig_0_14z, celloutsig_0_21z };
  assign celloutsig_0_92z = ~((celloutsig_0_68z & celloutsig_0_87z) | (celloutsig_0_27z[15] & celloutsig_0_75z[21]));
  assign celloutsig_0_30z = ~((celloutsig_0_7z & celloutsig_0_2z[2]) | (celloutsig_0_28z[3] & celloutsig_0_0z[1]));
  assign { celloutsig_0_3z[2], celloutsig_0_3z[8], celloutsig_0_3z[5], celloutsig_0_3z[1], celloutsig_0_3z[7], celloutsig_0_3z[4:3], celloutsig_0_3z[6] } = { celloutsig_0_0z[2], celloutsig_0_0z[2], celloutsig_0_0z[2:1], celloutsig_0_0z[1], celloutsig_0_0z[1:0], celloutsig_0_0z[0] } ^ { celloutsig_0_1z, in_data[9], in_data[6], celloutsig_0_1z, in_data[8], in_data[5], celloutsig_0_1z, in_data[7] };
  assign { celloutsig_1_9z[1], celloutsig_1_9z[6:2] } = ~ { celloutsig_1_6z, _07_[5:3], _02_, _07_[1] };
  assign _05_[4:3] = { _04_, _01_ };
  assign { _06_[17:15], _06_[10:7], _06_[0] } = { celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_26z };
  assign _07_[2] = _02_;
  assign _08_[0] = _00_;
  assign { _10_[10], _10_[5:1] } = { _03_, _06_[23:19] };
  assign celloutsig_0_3z[0] = celloutsig_0_3z[3];
  assign celloutsig_1_2z[0] = 1'h0;
  assign celloutsig_1_7z[0] = 1'h0;
  assign celloutsig_1_9z[0] = 1'h1;
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
