// Seed: 1431373960
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(~id_5 or negedge id_4)
    if (id_5) id_1 <= id_5;
    else id_2 <= 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri id_4 = 0;
  module_0();
endmodule
