module four_bit_RCA(A, B, sum, cin, cout);
	
	parameter SIZE = 4;
	
	input [SIZE:1] A, B;
	output [SIZE:1] sum;
	input cin, cout;
	wire [1:SIZE-1] temp;
	
	full_adder full_adder1(A[1], B[1], cin, sum[1], temp[1]);
	full_adder full_adder2(A[2], B[2], temp[1], sum[2], temp[2]);
	
	full_adder full_adder3(A[3], B[3], temp[2], sum[3], temp[3]);
	full_adder full_adder4(A[4], B[4], temp[3], sum[4], cout);
	

endmodule