Analysis & Synthesis report for top
Sun Apr 23 11:24:28 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|uart_top:uart_top_m0|state
 11. State Machine - |top|uart_top:uart_top_m0|uart_tx:uart_tx_m0|state
 12. State Machine - |top|thres_scan:thres_scan_m0|scan_state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for pic:pic_m0|altsyncram:altsyncram_component|altsyncram_1fa1:auto_generated
 17. Parameter Settings for User Entity Instance: sys_pll:sys_pll_m0|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: rgb_timing:rgb_timing_m0
 19. Parameter Settings for User Entity Instance: pic:pic_m0|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: uart_top:uart_top_m0
 21. Parameter Settings for User Entity Instance: uart_top:uart_top_m0|uart_tx:uart_tx_m0
 22. Parameter Settings for Inferred Entity Instance: thres_scan:thres_scan_m0|lpm_divide:Div0
 23. altpll Parameter Settings by Entity Instance
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "pic:pic_m0"
 26. Port Connectivity Checks: "rgb_timing:rgb_timing_m0"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 23 11:24:28 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,685                                       ;
;     Total combinational functions  ; 1,612                                       ;
;     Dedicated logic registers      ; 345                                         ;
; Total registers                    ; 345                                         ;
; Total pins                         ; 30                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 130,560                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-10        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; src/uart_tx.sv                   ; yes             ; User SystemVerilog HDL File            ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/uart_tx.sv             ;         ;
; src/uart_top.sv                  ; yes             ; User SystemVerilog HDL File            ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/uart_top.sv            ;         ;
; src/thres_scan.sv                ; yes             ; User SystemVerilog HDL File            ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/thres_scan.sv          ;         ;
; src/top.sv                       ; yes             ; User SystemVerilog HDL File            ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/top.sv                 ;         ;
; src/rgb_timing.v                 ; yes             ; User Verilog HDL File                  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/rgb_timing.v           ;         ;
; src/display.v                    ; yes             ; User Verilog HDL File                  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/display.v              ;         ;
; src/ip_core/sys_pll.v            ; yes             ; User Wizard-Generated File             ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/ip_core/sys_pll.v      ;         ;
; src/ip_core/pic.v                ; yes             ; User Wizard-Generated File             ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/ip_core/pic.v          ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc           ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc         ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc         ;         ;
; db/sys_pll_altpll.v              ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/sys_pll_altpll.v        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_1fa1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/altsyncram_1fa1.tdf     ;         ;
; ./src/pic/a1.mif                 ; yes             ; Auto-Found Memory Initialization File  ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/pic/a1.mif             ;         ;
; db/decode_4aa.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/decode_4aa.tdf          ;         ;
; db/mux_kob.tdf                   ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/mux_kob.tdf             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf            ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc           ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc       ;         ;
; db/lpm_divide_3jm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/lpm_divide_3jm.tdf      ;         ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/sign_div_unsign_rlh.tdf ;         ;
; db/alt_u_div_a7f.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/alt_u_div_a7f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/add_sub_8pc.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,685                                                                                     ;
;                                             ;                                                                                           ;
; Total combinational functions               ; 1612                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                           ;
;     -- 4 input functions                    ; 877                                                                                       ;
;     -- 3 input functions                    ; 355                                                                                       ;
;     -- <=2 input functions                  ; 380                                                                                       ;
;                                             ;                                                                                           ;
; Logic elements by mode                      ;                                                                                           ;
;     -- normal mode                          ; 1239                                                                                      ;
;     -- arithmetic mode                      ; 373                                                                                       ;
;                                             ;                                                                                           ;
; Total registers                             ; 345                                                                                       ;
;     -- Dedicated logic registers            ; 345                                                                                       ;
;     -- I/O registers                        ; 0                                                                                         ;
;                                             ;                                                                                           ;
; I/O pins                                    ; 30                                                                                        ;
; Total memory bits                           ; 130560                                                                                    ;
;                                             ;                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                         ;
;                                             ;                                                                                           ;
; Total PLLs                                  ; 1                                                                                         ;
;     -- PLLs                                 ; 1                                                                                         ;
;                                             ;                                                                                           ;
; Maximum fan-out node                        ; sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 276                                                                                       ;
; Total fan-out                               ; 6694                                                                                      ;
; Average fan-out                             ; 3.29                                                                                      ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                           ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top                                      ; 1612 (33)           ; 345 (0)                   ; 130560      ; 0            ; 0       ; 0         ; 30   ; 0            ; |top                                                                                                                          ; top                 ; work         ;
;    |display:display_m0|                   ; 14 (14)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|display:display_m0                                                                                                       ; display             ; work         ;
;    |pic:pic_m0|                           ; 28 (0)              ; 4 (0)                     ; 130560      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pic:pic_m0                                                                                                               ; pic                 ; work         ;
;       |altsyncram:altsyncram_component|   ; 28 (0)              ; 4 (0)                     ; 130560      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pic:pic_m0|altsyncram:altsyncram_component                                                                               ; altsyncram          ; work         ;
;          |altsyncram_1fa1:auto_generated| ; 28 (0)              ; 4 (4)                     ; 130560      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pic:pic_m0|altsyncram:altsyncram_component|altsyncram_1fa1:auto_generated                                                ; altsyncram_1fa1     ; work         ;
;             |decode_4aa:rden_decode|      ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pic:pic_m0|altsyncram:altsyncram_component|altsyncram_1fa1:auto_generated|decode_4aa:rden_decode                         ; decode_4aa          ; work         ;
;             |mux_kob:mux2|                ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pic:pic_m0|altsyncram:altsyncram_component|altsyncram_1fa1:auto_generated|mux_kob:mux2                                   ; mux_kob             ; work         ;
;    |rgb_timing:rgb_timing_m0|             ; 79 (79)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|rgb_timing:rgb_timing_m0                                                                                                 ; rgb_timing          ; work         ;
;    |sys_pll:sys_pll_m0|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll:sys_pll_m0                                                                                                       ; sys_pll             ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component                                                                               ; altpll              ; work         ;
;          |sys_pll_altpll:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated                                                 ; sys_pll_altpll      ; work         ;
;    |thres_scan:thres_scan_m0|             ; 1286 (1114)         ; 179 (179)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|thres_scan:thres_scan_m0                                                                                                 ; thres_scan          ; work         ;
;       |lpm_divide:Div0|                   ; 172 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|thres_scan:thres_scan_m0|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3jm:auto_generated|  ; 172 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|thres_scan:thres_scan_m0|lpm_divide:Div0|lpm_divide_3jm:auto_generated                                                   ; lpm_divide_3jm      ; work         ;
;             |sign_div_unsign_rlh:divider| ; 172 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|thres_scan:thres_scan_m0|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                       ; sign_div_unsign_rlh ; work         ;
;                |alt_u_div_a7f:divider|    ; 172 (172)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|thres_scan:thres_scan_m0|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider ; alt_u_div_a7f       ; work         ;
;    |uart_top:uart_top_m0|                 ; 172 (123)           ; 87 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_top:uart_top_m0                                                                                                     ; uart_top            ; work         ;
;       |uart_tx:uart_tx_m0|                ; 49 (49)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_top:uart_top_m0|uart_tx:uart_tx_m0                                                                                  ; uart_tx             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------+
; Name                                                                                 ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF              ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------+
; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_1fa1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 130560       ; 1            ; --           ; --           ; 130560 ; ./src/pic/a1.mif ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|pic:pic_m0         ; src/ip_core/pic.v     ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |top|sys_pll:sys_pll_m0 ; src/ip_core/sys_pll.v ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |top|uart_top:uart_top_m0|state ;
+------------+------------------------------------+
; Name       ; state.WAIT                         ;
+------------+------------------------------------+
; state.SEND ; 0                                  ;
; state.WAIT ; 1                                  ;
+------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |top|uart_top:uart_top_m0|uart_tx:uart_tx_m0|state ;
+-------------+------------+------------+-------------+--------------+
; Name        ; state.STOP ; state.SEND ; state.START ; state.WAIT   ;
+-------------+------------+------------+-------------+--------------+
; state.WAIT  ; 0          ; 0          ; 0           ; 0            ;
; state.START ; 0          ; 0          ; 1           ; 1            ;
; state.SEND  ; 0          ; 1          ; 0           ; 1            ;
; state.STOP  ; 1          ; 0          ; 0           ; 1            ;
+-------------+------------+------------+-------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |top|thres_scan:thres_scan_m0|scan_state      ;
+---------------+---------------+---------------+---------------+
; Name          ; scan_state.00 ; scan_state.10 ; scan_state.01 ;
+---------------+---------------+---------------+---------------+
; scan_state.00 ; 0             ; 0             ; 0             ;
; scan_state.01 ; 1             ; 0             ; 1             ;
; scan_state.10 ; 1             ; 1             ; 0             ;
+---------------+---------------+---------------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+-------------------------------------------------+------------------------------------------------------+
; Register name                                   ; Reason for Removal                                   ;
+-------------------------------------------------+------------------------------------------------------+
; thres_scan:thres_scan_m0|scan_data[0][2]        ; Stuck at GND due to stuck port data_in               ;
; thres_scan:thres_scan_m0|scan_data[0][1]        ; Stuck at GND due to stuck port data_in               ;
; thres_scan:thres_scan_m0|scan_data[0][0]        ; Merged with thres_scan:thres_scan_m0|scan_data[0][3] ;
; uart_top:uart_top_m0|state~5                    ; Lost fanout                                          ;
; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state~5 ; Lost fanout                                          ;
; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state~6 ; Lost fanout                                          ;
; thres_scan:thres_scan_m0|bar_step[9]            ; Stuck at GND due to stuck port data_in               ;
; thres_scan:thres_scan_m0|scan_data[0][3]        ; Stuck at VCC due to stuck port data_in               ;
; Total Number of Removed Registers = 8           ;                                                      ;
+-------------------------------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 345   ;
; Number of registers using Synchronous Clear  ; 131   ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 287   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart_top:uart_top_m0|send_cnt[0]                    ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |top|uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[7]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|thres_scan:thres_scan_m0|bar_left[8]                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|thres_scan:thres_scan_m0|bar_right[0]               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |top|uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[12][0]           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[11][3]           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[10][3]           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[9][0]            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[8][0]            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[7][3]            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[6][0]            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[5][3]            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[4][3]            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[3][1]            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[2][3]            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[1][0]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|thres_scan:thres_scan_m0|scan_data[0][3]            ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |top|thres_scan:thres_scan_m0|bar_bit_witdh[5]           ;
; 13:1               ; 6 bits    ; 48 LEs        ; 18 LEs               ; 30 LEs                 ; Yes        ; |top|thres_scan:thres_scan_m0|bar_data_cnt[7]            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |top|uart_top:uart_top_m0|Mux7                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|thres_scan:thres_scan_m0|scan_state                 ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top|thres_scan:thres_scan_m0|Selector155                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for pic:pic_m0|altsyncram:altsyncram_component|altsyncram_1fa1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_pll:sys_pll_m0|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------+
; Parameter Name                ; Value                     ; Type                        ;
+-------------------------------+---------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                     ;
; PLL_TYPE                      ; AUTO                      ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sys_pll ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                     ;
; LOCK_HIGH                     ; 1                         ; Untyped                     ;
; LOCK_LOW                      ; 1                         ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                     ;
; SKIP_VCO                      ; OFF                       ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                     ;
; BANDWIDTH                     ; 0                         ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                     ;
; DOWN_SPREAD                   ; 0                         ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK0_MULTIPLY_BY              ; 9                         ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK0_DIVIDE_BY                ; 50                        ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                     ;
; DPA_DIVIDER                   ; 0                         ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                     ;
; VCO_MIN                       ; 0                         ; Untyped                     ;
; VCO_MAX                       ; 0                         ; Untyped                     ;
; VCO_CENTER                    ; 0                         ; Untyped                     ;
; PFD_MIN                       ; 0                         ; Untyped                     ;
; PFD_MAX                       ; 0                         ; Untyped                     ;
; M_INITIAL                     ; 0                         ; Untyped                     ;
; M                             ; 0                         ; Untyped                     ;
; N                             ; 1                         ; Untyped                     ;
; M2                            ; 1                         ; Untyped                     ;
; N2                            ; 1                         ; Untyped                     ;
; SS                            ; 1                         ; Untyped                     ;
; C0_HIGH                       ; 0                         ; Untyped                     ;
; C1_HIGH                       ; 0                         ; Untyped                     ;
; C2_HIGH                       ; 0                         ; Untyped                     ;
; C3_HIGH                       ; 0                         ; Untyped                     ;
; C4_HIGH                       ; 0                         ; Untyped                     ;
; C5_HIGH                       ; 0                         ; Untyped                     ;
; C6_HIGH                       ; 0                         ; Untyped                     ;
; C7_HIGH                       ; 0                         ; Untyped                     ;
; C8_HIGH                       ; 0                         ; Untyped                     ;
; C9_HIGH                       ; 0                         ; Untyped                     ;
; C0_LOW                        ; 0                         ; Untyped                     ;
; C1_LOW                        ; 0                         ; Untyped                     ;
; C2_LOW                        ; 0                         ; Untyped                     ;
; C3_LOW                        ; 0                         ; Untyped                     ;
; C4_LOW                        ; 0                         ; Untyped                     ;
; C5_LOW                        ; 0                         ; Untyped                     ;
; C6_LOW                        ; 0                         ; Untyped                     ;
; C7_LOW                        ; 0                         ; Untyped                     ;
; C8_LOW                        ; 0                         ; Untyped                     ;
; C9_LOW                        ; 0                         ; Untyped                     ;
; C0_INITIAL                    ; 0                         ; Untyped                     ;
; C1_INITIAL                    ; 0                         ; Untyped                     ;
; C2_INITIAL                    ; 0                         ; Untyped                     ;
; C3_INITIAL                    ; 0                         ; Untyped                     ;
; C4_INITIAL                    ; 0                         ; Untyped                     ;
; C5_INITIAL                    ; 0                         ; Untyped                     ;
; C6_INITIAL                    ; 0                         ; Untyped                     ;
; C7_INITIAL                    ; 0                         ; Untyped                     ;
; C8_INITIAL                    ; 0                         ; Untyped                     ;
; C9_INITIAL                    ; 0                         ; Untyped                     ;
; C0_MODE                       ; BYPASS                    ; Untyped                     ;
; C1_MODE                       ; BYPASS                    ; Untyped                     ;
; C2_MODE                       ; BYPASS                    ; Untyped                     ;
; C3_MODE                       ; BYPASS                    ; Untyped                     ;
; C4_MODE                       ; BYPASS                    ; Untyped                     ;
; C5_MODE                       ; BYPASS                    ; Untyped                     ;
; C6_MODE                       ; BYPASS                    ; Untyped                     ;
; C7_MODE                       ; BYPASS                    ; Untyped                     ;
; C8_MODE                       ; BYPASS                    ; Untyped                     ;
; C9_MODE                       ; BYPASS                    ; Untyped                     ;
; C0_PH                         ; 0                         ; Untyped                     ;
; C1_PH                         ; 0                         ; Untyped                     ;
; C2_PH                         ; 0                         ; Untyped                     ;
; C3_PH                         ; 0                         ; Untyped                     ;
; C4_PH                         ; 0                         ; Untyped                     ;
; C5_PH                         ; 0                         ; Untyped                     ;
; C6_PH                         ; 0                         ; Untyped                     ;
; C7_PH                         ; 0                         ; Untyped                     ;
; C8_PH                         ; 0                         ; Untyped                     ;
; C9_PH                         ; 0                         ; Untyped                     ;
; L0_HIGH                       ; 1                         ; Untyped                     ;
; L1_HIGH                       ; 1                         ; Untyped                     ;
; G0_HIGH                       ; 1                         ; Untyped                     ;
; G1_HIGH                       ; 1                         ; Untyped                     ;
; G2_HIGH                       ; 1                         ; Untyped                     ;
; G3_HIGH                       ; 1                         ; Untyped                     ;
; E0_HIGH                       ; 1                         ; Untyped                     ;
; E1_HIGH                       ; 1                         ; Untyped                     ;
; E2_HIGH                       ; 1                         ; Untyped                     ;
; E3_HIGH                       ; 1                         ; Untyped                     ;
; L0_LOW                        ; 1                         ; Untyped                     ;
; L1_LOW                        ; 1                         ; Untyped                     ;
; G0_LOW                        ; 1                         ; Untyped                     ;
; G1_LOW                        ; 1                         ; Untyped                     ;
; G2_LOW                        ; 1                         ; Untyped                     ;
; G3_LOW                        ; 1                         ; Untyped                     ;
; E0_LOW                        ; 1                         ; Untyped                     ;
; E1_LOW                        ; 1                         ; Untyped                     ;
; E2_LOW                        ; 1                         ; Untyped                     ;
; E3_LOW                        ; 1                         ; Untyped                     ;
; L0_INITIAL                    ; 1                         ; Untyped                     ;
; L1_INITIAL                    ; 1                         ; Untyped                     ;
; G0_INITIAL                    ; 1                         ; Untyped                     ;
; G1_INITIAL                    ; 1                         ; Untyped                     ;
; G2_INITIAL                    ; 1                         ; Untyped                     ;
; G3_INITIAL                    ; 1                         ; Untyped                     ;
; E0_INITIAL                    ; 1                         ; Untyped                     ;
; E1_INITIAL                    ; 1                         ; Untyped                     ;
; E2_INITIAL                    ; 1                         ; Untyped                     ;
; E3_INITIAL                    ; 1                         ; Untyped                     ;
; L0_MODE                       ; BYPASS                    ; Untyped                     ;
; L1_MODE                       ; BYPASS                    ; Untyped                     ;
; G0_MODE                       ; BYPASS                    ; Untyped                     ;
; G1_MODE                       ; BYPASS                    ; Untyped                     ;
; G2_MODE                       ; BYPASS                    ; Untyped                     ;
; G3_MODE                       ; BYPASS                    ; Untyped                     ;
; E0_MODE                       ; BYPASS                    ; Untyped                     ;
; E1_MODE                       ; BYPASS                    ; Untyped                     ;
; E2_MODE                       ; BYPASS                    ; Untyped                     ;
; E3_MODE                       ; BYPASS                    ; Untyped                     ;
; L0_PH                         ; 0                         ; Untyped                     ;
; L1_PH                         ; 0                         ; Untyped                     ;
; G0_PH                         ; 0                         ; Untyped                     ;
; G1_PH                         ; 0                         ; Untyped                     ;
; G2_PH                         ; 0                         ; Untyped                     ;
; G3_PH                         ; 0                         ; Untyped                     ;
; E0_PH                         ; 0                         ; Untyped                     ;
; E1_PH                         ; 0                         ; Untyped                     ;
; E2_PH                         ; 0                         ; Untyped                     ;
; E3_PH                         ; 0                         ; Untyped                     ;
; M_PH                          ; 0                         ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; CLK0_COUNTER                  ; G0                        ; Untyped                     ;
; CLK1_COUNTER                  ; G0                        ; Untyped                     ;
; CLK2_COUNTER                  ; G0                        ; Untyped                     ;
; CLK3_COUNTER                  ; G0                        ; Untyped                     ;
; CLK4_COUNTER                  ; G0                        ; Untyped                     ;
; CLK5_COUNTER                  ; G0                        ; Untyped                     ;
; CLK6_COUNTER                  ; E0                        ; Untyped                     ;
; CLK7_COUNTER                  ; E1                        ; Untyped                     ;
; CLK8_COUNTER                  ; E2                        ; Untyped                     ;
; CLK9_COUNTER                  ; E3                        ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                     ;
; M_TIME_DELAY                  ; 0                         ; Untyped                     ;
; N_TIME_DELAY                  ; 0                         ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                     ;
; VCO_POST_SCALE                ; 0                         ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                     ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                     ;
; CBXI_PARAMETER                ; sys_pll_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE              ;
+-------------------------------+---------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rgb_timing:rgb_timing_m0 ;
+----------------+----------------------------------+-------------------+
; Parameter Name ; Value                            ; Type              ;
+----------------+----------------------------------+-------------------+
; H_ACTIVE       ; 0000000111100000                 ; Unsigned Binary   ;
; H_FP           ; 0000000000000010                 ; Unsigned Binary   ;
; H_SYNC         ; 0000000000101001                 ; Unsigned Binary   ;
; H_BP           ; 0000000000000010                 ; Unsigned Binary   ;
; V_ACTIVE       ; 0000000100010000                 ; Unsigned Binary   ;
; V_FP           ; 0000000000000010                 ; Unsigned Binary   ;
; V_SYNC         ; 0000000000001010                 ; Unsigned Binary   ;
; V_BP           ; 0000000000000010                 ; Unsigned Binary   ;
; HS_POL         ; 00000000000000000000000000000000 ; Unsigned Binary   ;
; VS_POL         ; 00000000000000000000000000000000 ; Unsigned Binary   ;
; H_TOTAL        ; 0000001000001101                 ; Unsigned Binary   ;
; V_TOTAL        ; 0000000100011110                 ; Unsigned Binary   ;
+----------------+----------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pic:pic_m0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 1                    ; Signed Integer              ;
; WIDTHAD_A                          ; 17                   ; Signed Integer              ;
; NUMWORDS_A                         ; 130560               ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; ./src/pic/a1.mif     ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_1fa1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart_top_m0 ;
+----------------+--------+-----------------------------------------+
; Parameter Name ; Value  ; Type                                    ;
+----------------+--------+-----------------------------------------+
; CLK_FRE        ; 50     ; Signed Integer                          ;
; UART_RATE      ; 115200 ; Signed Integer                          ;
+----------------+--------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart_top_m0|uart_tx:uart_tx_m0 ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; CLK_FRE        ; 50     ; Signed Integer                                             ;
; UART_RATE      ; 115200 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: thres_scan:thres_scan_m0|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; sys_pll:sys_pll_m0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; pic:pic_m0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 1                                          ;
;     -- NUMWORDS_A                         ; 130560                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pic:pic_m0"                                                                                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (17 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "rgb_timing:rgb_timing_m0" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; rgb_rst_n ; Input ; Info     ; Stuck at VCC          ;
+-----------+-------+----------+-----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 30                          ;
; cycloneiii_ff         ; 345                         ;
;     ENA               ; 148                         ;
;     ENA SCLR          ; 131                         ;
;     ENA SLD           ; 8                           ;
;     SLD               ; 1                           ;
;     plain             ; 57                          ;
; cycloneiii_lcell_comb ; 1612                        ;
;     arith             ; 373                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 179                         ;
;         3 data inputs ; 189                         ;
;     normal            ; 1239                        ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 153                         ;
;         3 data inputs ; 166                         ;
;         4 data inputs ; 877                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 25.20                       ;
; Average LUT depth     ; 8.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Apr 23 11:24:18 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_tx.sv
    Info (12023): Found entity 1: uart_tx File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/uart_tx.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_top.sv
    Info (12023): Found entity 1: uart_top File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/uart_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/thres_scan.sv
    Info (12023): Found entity 1: thres_scan File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/thres_scan.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/top.sv
    Info (12023): Found entity 1: top File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/rgb_timing.v
    Info (12023): Found entity 1: rgb_timing File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/rgb_timing.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/display.v
    Info (12023): Found entity 1: display File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/sys_pll.v
    Info (12023): Found entity 1: sys_pll File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/ip_core/sys_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/pic.v
    Info (12023): Found entity 1: pic File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/ip_core/pic.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at uart_top.sv(72): created implicit net for "send_busy" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/uart_top.sv Line: 72
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.sv(14): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/uart_tx.sv Line: 14
Warning (10222): Verilog HDL Parameter Declaration warning at uart_top.sv(22): Parameter Declaration in module "uart_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/uart_top.sv Line: 22
Warning (10222): Verilog HDL Parameter Declaration warning at uart_top.sv(23): Parameter Declaration in module "uart_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/uart_top.sv Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at uart_top.sv(24): Parameter Declaration in module "uart_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/uart_top.sv Line: 24
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "sys_pll" for hierarchy "sys_pll:sys_pll_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/top.sv Line: 19
Info (12128): Elaborating entity "altpll" for hierarchy "sys_pll:sys_pll_m0|altpll:altpll_component" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/ip_core/sys_pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "sys_pll:sys_pll_m0|altpll:altpll_component" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/ip_core/sys_pll.v Line: 91
Info (12133): Instantiated megafunction "sys_pll:sys_pll_m0|altpll:altpll_component" with the following parameter: File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/ip_core/sys_pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "9"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sys_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v
    Info (12023): Found entity 1: sys_pll_altpll File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/sys_pll_altpll.v Line: 30
Info (12128): Elaborating entity "sys_pll_altpll" for hierarchy "sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "rgb_timing" for hierarchy "rgb_timing:rgb_timing_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/top.sv Line: 32
Warning (10230): Verilog HDL assignment warning at rgb_timing.v(37): truncated value with size 12 to match size of target (10) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/rgb_timing.v Line: 37
Warning (10230): Verilog HDL assignment warning at rgb_timing.v(41): truncated value with size 12 to match size of target (10) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/rgb_timing.v Line: 41
Warning (10230): Verilog HDL assignment warning at rgb_timing.v(68): truncated value with size 32 to match size of target (1) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/rgb_timing.v Line: 68
Warning (10230): Verilog HDL assignment warning at rgb_timing.v(86): truncated value with size 32 to match size of target (1) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/rgb_timing.v Line: 86
Info (12128): Elaborating entity "pic" for hierarchy "pic:pic_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/top.sv Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "pic:pic_m0|altsyncram:altsyncram_component" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/ip_core/pic.v Line: 82
Info (12130): Elaborated megafunction instantiation "pic:pic_m0|altsyncram:altsyncram_component" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/ip_core/pic.v Line: 82
Info (12133): Instantiated megafunction "pic:pic_m0|altsyncram:altsyncram_component" with the following parameter: File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/ip_core/pic.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./src/pic/a1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "130560"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1fa1.tdf
    Info (12023): Found entity 1: altsyncram_1fa1 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/altsyncram_1fa1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_1fa1" for hierarchy "pic:pic_m0|altsyncram:altsyncram_component|altsyncram_1fa1:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4aa.tdf
    Info (12023): Found entity 1: decode_4aa File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/decode_4aa.tdf Line: 23
Info (12128): Elaborating entity "decode_4aa" for hierarchy "pic:pic_m0|altsyncram:altsyncram_component|altsyncram_1fa1:auto_generated|decode_4aa:rden_decode" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/altsyncram_1fa1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kob.tdf
    Info (12023): Found entity 1: mux_kob File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/mux_kob.tdf Line: 23
Info (12128): Elaborating entity "mux_kob" for hierarchy "pic:pic_m0|altsyncram:altsyncram_component|altsyncram_1fa1:auto_generated|mux_kob:mux2" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/altsyncram_1fa1.tdf Line: 41
Info (12128): Elaborating entity "thres_scan" for hierarchy "thres_scan:thres_scan_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/top.sv Line: 70
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(46): truncated value with size 32 to match size of target (10) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/thres_scan.sv Line: 46
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(52): truncated value with size 32 to match size of target (7) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/thres_scan.sv Line: 52
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(59): truncated value with size 32 to match size of target (7) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/thres_scan.sv Line: 59
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(67): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/thres_scan.sv Line: 67
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(74): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/thres_scan.sv Line: 74
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(80): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/thres_scan.sv Line: 80
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(85): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/thres_scan.sv Line: 85
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(95): truncated value with size 32 to match size of target (7) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/thres_scan.sv Line: 95
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(103): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/thres_scan.sv Line: 103
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(110): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/thres_scan.sv Line: 110
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(116): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/thres_scan.sv Line: 116
Warning (10230): Verilog HDL assignment warning at thres_scan.sv(121): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/thres_scan.sv Line: 121
Info (12128): Elaborating entity "display" for hierarchy "display:display_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/top.sv Line: 90
Info (12128): Elaborating entity "uart_top" for hierarchy "uart_top:uart_top_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/top.sv Line: 103
Warning (10230): Verilog HDL assignment warning at uart_top.sv(50): truncated value with size 32 to match size of target (8) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/uart_top.sv Line: 50
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_top:uart_top_m0|uart_tx:uart_tx_m0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/uart_top.sv Line: 76
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(43): truncated value with size 32 to match size of target (21) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/uart_tx.sv Line: 43
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(51): truncated value with size 32 to match size of target (3) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/uart_tx.sv Line: 51
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(55): truncated value with size 32 to match size of target (21) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/uart_tx.sv Line: 55
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(66): truncated value with size 32 to match size of target (21) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/uart_tx.sv Line: 66
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "thres_scan:thres_scan_m0|Div0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/thres_scan.sv Line: 46
Info (12130): Elaborated megafunction instantiation "thres_scan:thres_scan_m0|lpm_divide:Div0" File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/thres_scan.sv Line: 46
Info (12133): Instantiated megafunction "thres_scan:thres_scan_m0|lpm_divide:Div0" with the following parameter: File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/src/thres_scan.sv Line: 46
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/lpm_divide_3jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/sign_div_unsign_rlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/alt_u_div_a7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/db/add_sub_8pc.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1747 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 1700 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Sun Apr 23 11:24:28 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/FPGA_work/Cyclone/Code_LCD/barcode_rom_uart_lcd480/output_files/top.map.smsg.


