include $(TEST_DIR)/../Makefile.in
TOP_FILE := \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_constants_top_pkg_0/rtl/top_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_headers_0.1/rtl/tlul_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_alert_0/rtl/prim_alert_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic_reg_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_subreg_0/rtl/prim_subreg_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_flop_0/rtl/prim_generic_flop.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_xilinx_flop_0/rtl/prim_xilinx_flop.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_flop_0/prim_flop.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_flop_2sync_0/rtl/prim_generic_flop_2sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_flop_2sync_0/prim_flop_2sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_buf_0/prim_buf.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_diff_decode_0/rtl/prim_diff_decode.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_alert_0/rtl/prim_alert_sender.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_common_0.1/rtl/tlul_err.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_subreg_0/rtl/prim_subreg_arb.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_subreg_0/rtl/prim_subreg_ext.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_subreg_0/rtl/prim_subreg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_rv_plic_component_0.1/rtl/rv_plic_gateway.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_rv_plic_component_0.1/rtl/rv_plic_target.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_enc.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_enc.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_dec.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_dec.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_gen.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic_reg_top.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_data_integ_enc.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_data_integ_dec.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_cmd_intg_chk.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic.sv

INCLUDE := -I$(OPENTITAN_BUILD)/src/lowrisc_prim_assert_0.1/rtl/

TOP_MODULE := rv_plic

VERILATOR_FLAGS := $(TEST_DIR)/rv_plic.vlt
