`verilator_config
lint_off -rule CASEINCOMPLETE -file "ips/verilog-axi-aignacio/rtl/axi_ram_wo_reset.v"
lint_off -rule PINMISSING     -file "ips/verilog-axi-aignacio/rtl/axi_ram_wo_reset.v"
lint_off -rule IMPLICIT       -file "rtl/axi_interconnect_wrapper.sv"
lint_off -rule WIDTH          -file "rtl/axi_mem_wrapper_2.sv"
lint_off -rule WIDTH          -file "rtl/axi_interconnect_wrapper.sv"
lint_off -rule WIDTH          -file "ips/verilog-axi-aignacio/rtl/axi_ram_wo_reset.v"
lint_off -rule WIDTH          -file "ips/verilog-axi-aignacio/rtl/axi_interconnect.v"
lint_off -rule WIDTH          -file "ips/verilog-axi-aignacio/rtl/priority_encoder.v"
lint_off -rule WIDTH          -file "ips/verilog-axi-aignacio/rtl/arbiter.v"
lint_off -rule WIDTH          -file "ips/verilog-axi-aignacio/rtl/axi_crossbar_addr.v"
lint_off -rule WIDTH          -file "ips/verilog-axi-aignacio/rtl/axi_crossbar_wr.v"
lint_off -rule WIDTH          -file "ips/verilog-axi-aignacio/rtl/axi_crossbar_rd.v"
lint_off -rule CASEINCOMPLETE -file "ips/verilog-axi-aignacio/rtl/axi_crossbar_addr.v"
lint_off -rule INITIALDLY     -file "ips/verilog-axi-aignacio/rtl/axi_crossbar_addr.v"
lint_off -rule CASEINCOMPLETE -file "ips/axi_spi_master/spi_master_axi_if.sv"
lint_off -rule CASEINCOMPLETE -file "ips/axi_spi_master/spi_master_controller.sv"
lint_off -rule WIDTH          -file "ips/axi_spi_master/spi_master_axi_if.sv"
lint_off -rule WIDTH          -file "ips/axi_spi_master/axi_spi_master.sv"
lint_off -rule WIDTH          -file "ips/axi_spi_master/spi_master_controller.sv"
lint_off -rule WIDTH          -file "ips/axi_spi_master/spi_master_fifo.sv"
lint_off -rule WIDTH          -file "rtl/axi_spi_master.sv"
lint_off -rule WIDTH          -file "**/rggen_register_common.v"
lint_off -rule WIDTH          -file "**/rggen_adapter_common.v"
lint_off -rule UNSIGNED       -file "**/rggen_address_decoder.v"
lint_off -rule WIDTH          -file "**/csr_dma.v"
//hier_block -module "slave_tile"

