info x 33 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 257 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 shift_register
term mark 37 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 0 0 226 10 0 257 100 50 50 10 10 0 0 0 0 CLKInstd_logicRISING_EDGECLK
var add 2 0 0 226 10 0 257 100 50 50 10 10 0 0 0 0 DINInstd_logicRISING_EDGECLK
var add 3 0 0 226 10 0 257 100 50 50 10 10 0 0 0 0 RESETInstd_logicRISING_EDGECLK
var add 4 0 0 226 11 0 257 100 50 50 10 10 0 0 0 0 Q0Outstd_logicRISING_EDGECLK
var add 5 0 0 226 11 0 257 100 50 50 10 10 0 0 0 0 Q1Outstd_logicRISING_EDGECLK
var add 6 0 0 226 11 0 257 100 50 50 10 10 0 0 0 0 Q2Outstd_logicRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 82 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
time info 1 1 10 10 50 50 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 1516267520 29679130 0 0 0 0 0 0 0 0 0 0 0 0 0 shift_register.vhd
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 1 0 169 8 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = shift_register.vhd
Thu Dec 09 18:14:45 2004
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1.00000000000000
