*******************************************************

Circuit Description:

	Inputs:
		G1gat
		G2gat
		G3gat
		G6gat
		G7gat
	Outputs:
		G22gat
		G23gat
	Gates:
		(G11gat) = nand(G3gat_0, G6gat)
		(G10gat) = nand(G1gat, G3gat_1)
		(G19gat) = nand(G11gat_0, G7gat)
		(G16gat) = nand(G2gat, G11gat_1)
		(G23gat) = nand(G16gat_0, G19gat)
		(G22gat) = nand(G10gat, G16gat_1)
		(G11gat_0, G11gat_1) = fanout(G11gat)
		(G3gat_0, G3gat_1) = fanout(G3gat)
		(G16gat_0, G16gat_1) = fanout(G16gat)
*******************************************************

Testability:

Line Name      CC0   CC1   CO
-----------------------------
G11gat         3     2     5
G16gat_0       4     2     3
G11gat_0       3     2     5
G11gat_1       3     2     5
G3gat_0        1     1     7
G3gat_1        1     1     5
G16gat_1       4     2     3
G3gat          1     1     5
G16gat         4     2     3
G6gat          1     1     7
G1gat          1     1     5
G23gat         5     5     0
G2gat          1     1     6
G22gat         5     4     0
G7gat          1     1     6
G10gat         3     2     3
G19gat         4     2     3
*******************************************************

Top 10% Hardest Lines to Test:

S0: G3gat_0, G6gat
S1: G11gat, G11gat_0
