library IEEE;
use ieee.std_logic_1164.all; 
use ieee.numeric_std.all;

entity karim_elgammal_sequence_detector is 
	Port( seq : in std_logic;
			enable: in std_logic;
			reset: in std_logic;
			clk: in std_logic; 
			cnt_1: out std_logic_vector(2 downto 0); --for 1011
			cnt_2: out std_logic_vector(2 downto 0)); --for 0010
end karim_elgammal_sequence_detector;
			