
UVP6_V3.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e310  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000968  0800e500  0800e500  0001e500  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ee68  0800ee68  00020420  2**0
                  CONTENTS
  4 .ARM          00000008  0800ee68  0800ee68  0001ee68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ee70  0800ee70  00020420  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ee70  0800ee70  0001ee70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ee74  0800ee74  0001ee74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000420  20000000  0800ee78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009fc0  20000420  0800f298  00020420  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000a3e0  0800f298  0002a3e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020420  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019c7e  00000000  00000000  00020449  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f6a  00000000  00000000  0003a0c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015b0  00000000  00000000  0003e038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001418  00000000  00000000  0003f5e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023ffc  00000000  00000000  00040a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018919  00000000  00000000  000649fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c6a4d  00000000  00000000  0007d315  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00143d62  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007050  00000000  00000000  00143db4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000420 	.word	0x20000420
 800020c:	00000000 	.word	0x00000000
 8000210:	0800e4e8 	.word	0x0800e4e8

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000424 	.word	0x20000424
 800022c:	0800e4e8 	.word	0x0800e4e8

08000230 <strcmp>:
 8000230:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000234:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000238:	2a01      	cmp	r2, #1
 800023a:	bf28      	it	cs
 800023c:	429a      	cmpcs	r2, r3
 800023e:	d0f7      	beq.n	8000230 <strcmp>
 8000240:	1ad0      	subs	r0, r2, r3
 8000242:	4770      	bx	lr

08000244 <strlen>:
 8000244:	4603      	mov	r3, r0
 8000246:	f813 2b01 	ldrb.w	r2, [r3], #1
 800024a:	2a00      	cmp	r2, #0
 800024c:	d1fb      	bne.n	8000246 <strlen+0x2>
 800024e:	1a18      	subs	r0, r3, r0
 8000250:	3801      	subs	r0, #1
 8000252:	4770      	bx	lr

08000254 <__aeabi_drsub>:
 8000254:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000258:	e002      	b.n	8000260 <__adddf3>
 800025a:	bf00      	nop

0800025c <__aeabi_dsub>:
 800025c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000260 <__adddf3>:
 8000260:	b530      	push	{r4, r5, lr}
 8000262:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000266:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800026a:	ea94 0f05 	teq	r4, r5
 800026e:	bf08      	it	eq
 8000270:	ea90 0f02 	teqeq	r0, r2
 8000274:	bf1f      	itttt	ne
 8000276:	ea54 0c00 	orrsne.w	ip, r4, r0
 800027a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800027e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000282:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000286:	f000 80e2 	beq.w	800044e <__adddf3+0x1ee>
 800028a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800028e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000292:	bfb8      	it	lt
 8000294:	426d      	neglt	r5, r5
 8000296:	dd0c      	ble.n	80002b2 <__adddf3+0x52>
 8000298:	442c      	add	r4, r5
 800029a:	ea80 0202 	eor.w	r2, r0, r2
 800029e:	ea81 0303 	eor.w	r3, r1, r3
 80002a2:	ea82 0000 	eor.w	r0, r2, r0
 80002a6:	ea83 0101 	eor.w	r1, r3, r1
 80002aa:	ea80 0202 	eor.w	r2, r0, r2
 80002ae:	ea81 0303 	eor.w	r3, r1, r3
 80002b2:	2d36      	cmp	r5, #54	; 0x36
 80002b4:	bf88      	it	hi
 80002b6:	bd30      	pophi	{r4, r5, pc}
 80002b8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002c0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002c4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x70>
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002dc:	d002      	beq.n	80002e4 <__adddf3+0x84>
 80002de:	4252      	negs	r2, r2
 80002e0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e4:	ea94 0f05 	teq	r4, r5
 80002e8:	f000 80a7 	beq.w	800043a <__adddf3+0x1da>
 80002ec:	f1a4 0401 	sub.w	r4, r4, #1
 80002f0:	f1d5 0e20 	rsbs	lr, r5, #32
 80002f4:	db0d      	blt.n	8000312 <__adddf3+0xb2>
 80002f6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002fa:	fa22 f205 	lsr.w	r2, r2, r5
 80002fe:	1880      	adds	r0, r0, r2
 8000300:	f141 0100 	adc.w	r1, r1, #0
 8000304:	fa03 f20e 	lsl.w	r2, r3, lr
 8000308:	1880      	adds	r0, r0, r2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	4159      	adcs	r1, r3
 8000310:	e00e      	b.n	8000330 <__adddf3+0xd0>
 8000312:	f1a5 0520 	sub.w	r5, r5, #32
 8000316:	f10e 0e20 	add.w	lr, lr, #32
 800031a:	2a01      	cmp	r2, #1
 800031c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000320:	bf28      	it	cs
 8000322:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	18c0      	adds	r0, r0, r3
 800032c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000330:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000334:	d507      	bpl.n	8000346 <__adddf3+0xe6>
 8000336:	f04f 0e00 	mov.w	lr, #0
 800033a:	f1dc 0c00 	rsbs	ip, ip, #0
 800033e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000342:	eb6e 0101 	sbc.w	r1, lr, r1
 8000346:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800034a:	d31b      	bcc.n	8000384 <__adddf3+0x124>
 800034c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000350:	d30c      	bcc.n	800036c <__adddf3+0x10c>
 8000352:	0849      	lsrs	r1, r1, #1
 8000354:	ea5f 0030 	movs.w	r0, r0, rrx
 8000358:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800035c:	f104 0401 	add.w	r4, r4, #1
 8000360:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000364:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000368:	f080 809a 	bcs.w	80004a0 <__adddf3+0x240>
 800036c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000370:	bf08      	it	eq
 8000372:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000376:	f150 0000 	adcs.w	r0, r0, #0
 800037a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800037e:	ea41 0105 	orr.w	r1, r1, r5
 8000382:	bd30      	pop	{r4, r5, pc}
 8000384:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000388:	4140      	adcs	r0, r0
 800038a:	eb41 0101 	adc.w	r1, r1, r1
 800038e:	3c01      	subs	r4, #1
 8000390:	bf28      	it	cs
 8000392:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000396:	d2e9      	bcs.n	800036c <__adddf3+0x10c>
 8000398:	f091 0f00 	teq	r1, #0
 800039c:	bf04      	itt	eq
 800039e:	4601      	moveq	r1, r0
 80003a0:	2000      	moveq	r0, #0
 80003a2:	fab1 f381 	clz	r3, r1
 80003a6:	bf08      	it	eq
 80003a8:	3320      	addeq	r3, #32
 80003aa:	f1a3 030b 	sub.w	r3, r3, #11
 80003ae:	f1b3 0220 	subs.w	r2, r3, #32
 80003b2:	da0c      	bge.n	80003ce <__adddf3+0x16e>
 80003b4:	320c      	adds	r2, #12
 80003b6:	dd08      	ble.n	80003ca <__adddf3+0x16a>
 80003b8:	f102 0c14 	add.w	ip, r2, #20
 80003bc:	f1c2 020c 	rsb	r2, r2, #12
 80003c0:	fa01 f00c 	lsl.w	r0, r1, ip
 80003c4:	fa21 f102 	lsr.w	r1, r1, r2
 80003c8:	e00c      	b.n	80003e4 <__adddf3+0x184>
 80003ca:	f102 0214 	add.w	r2, r2, #20
 80003ce:	bfd8      	it	le
 80003d0:	f1c2 0c20 	rsble	ip, r2, #32
 80003d4:	fa01 f102 	lsl.w	r1, r1, r2
 80003d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003dc:	bfdc      	itt	le
 80003de:	ea41 010c 	orrle.w	r1, r1, ip
 80003e2:	4090      	lslle	r0, r2
 80003e4:	1ae4      	subs	r4, r4, r3
 80003e6:	bfa2      	ittt	ge
 80003e8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003ec:	4329      	orrge	r1, r5
 80003ee:	bd30      	popge	{r4, r5, pc}
 80003f0:	ea6f 0404 	mvn.w	r4, r4
 80003f4:	3c1f      	subs	r4, #31
 80003f6:	da1c      	bge.n	8000432 <__adddf3+0x1d2>
 80003f8:	340c      	adds	r4, #12
 80003fa:	dc0e      	bgt.n	800041a <__adddf3+0x1ba>
 80003fc:	f104 0414 	add.w	r4, r4, #20
 8000400:	f1c4 0220 	rsb	r2, r4, #32
 8000404:	fa20 f004 	lsr.w	r0, r0, r4
 8000408:	fa01 f302 	lsl.w	r3, r1, r2
 800040c:	ea40 0003 	orr.w	r0, r0, r3
 8000410:	fa21 f304 	lsr.w	r3, r1, r4
 8000414:	ea45 0103 	orr.w	r1, r5, r3
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	f1c4 040c 	rsb	r4, r4, #12
 800041e:	f1c4 0220 	rsb	r2, r4, #32
 8000422:	fa20 f002 	lsr.w	r0, r0, r2
 8000426:	fa01 f304 	lsl.w	r3, r1, r4
 800042a:	ea40 0003 	orr.w	r0, r0, r3
 800042e:	4629      	mov	r1, r5
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	fa21 f004 	lsr.w	r0, r1, r4
 8000436:	4629      	mov	r1, r5
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	f094 0f00 	teq	r4, #0
 800043e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000442:	bf06      	itte	eq
 8000444:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000448:	3401      	addeq	r4, #1
 800044a:	3d01      	subne	r5, #1
 800044c:	e74e      	b.n	80002ec <__adddf3+0x8c>
 800044e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000452:	bf18      	it	ne
 8000454:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000458:	d029      	beq.n	80004ae <__adddf3+0x24e>
 800045a:	ea94 0f05 	teq	r4, r5
 800045e:	bf08      	it	eq
 8000460:	ea90 0f02 	teqeq	r0, r2
 8000464:	d005      	beq.n	8000472 <__adddf3+0x212>
 8000466:	ea54 0c00 	orrs.w	ip, r4, r0
 800046a:	bf04      	itt	eq
 800046c:	4619      	moveq	r1, r3
 800046e:	4610      	moveq	r0, r2
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea91 0f03 	teq	r1, r3
 8000476:	bf1e      	ittt	ne
 8000478:	2100      	movne	r1, #0
 800047a:	2000      	movne	r0, #0
 800047c:	bd30      	popne	{r4, r5, pc}
 800047e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000482:	d105      	bne.n	8000490 <__adddf3+0x230>
 8000484:	0040      	lsls	r0, r0, #1
 8000486:	4149      	adcs	r1, r1
 8000488:	bf28      	it	cs
 800048a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000494:	bf3c      	itt	cc
 8000496:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800049a:	bd30      	popcc	{r4, r5, pc}
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004a0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004a4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004a8:	f04f 0000 	mov.w	r0, #0
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b2:	bf1a      	itte	ne
 80004b4:	4619      	movne	r1, r3
 80004b6:	4610      	movne	r0, r2
 80004b8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004bc:	bf1c      	itt	ne
 80004be:	460b      	movne	r3, r1
 80004c0:	4602      	movne	r2, r0
 80004c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004c6:	bf06      	itte	eq
 80004c8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004cc:	ea91 0f03 	teqeq	r1, r3
 80004d0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	bf00      	nop

080004d8 <__aeabi_ui2d>:
 80004d8:	f090 0f00 	teq	r0, #0
 80004dc:	bf04      	itt	eq
 80004de:	2100      	moveq	r1, #0
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ec:	f04f 0500 	mov.w	r5, #0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e750      	b.n	8000398 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_i2d>:
 80004f8:	f090 0f00 	teq	r0, #0
 80004fc:	bf04      	itt	eq
 80004fe:	2100      	moveq	r1, #0
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000508:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000510:	bf48      	it	mi
 8000512:	4240      	negmi	r0, r0
 8000514:	f04f 0100 	mov.w	r1, #0
 8000518:	e73e      	b.n	8000398 <__adddf3+0x138>
 800051a:	bf00      	nop

0800051c <__aeabi_f2d>:
 800051c:	0042      	lsls	r2, r0, #1
 800051e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000522:	ea4f 0131 	mov.w	r1, r1, rrx
 8000526:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800052a:	bf1f      	itttt	ne
 800052c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000530:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000534:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000538:	4770      	bxne	lr
 800053a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800053e:	bf08      	it	eq
 8000540:	4770      	bxeq	lr
 8000542:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000546:	bf04      	itt	eq
 8000548:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000554:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000558:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800055c:	e71c      	b.n	8000398 <__adddf3+0x138>
 800055e:	bf00      	nop

08000560 <__aeabi_ul2d>:
 8000560:	ea50 0201 	orrs.w	r2, r0, r1
 8000564:	bf08      	it	eq
 8000566:	4770      	bxeq	lr
 8000568:	b530      	push	{r4, r5, lr}
 800056a:	f04f 0500 	mov.w	r5, #0
 800056e:	e00a      	b.n	8000586 <__aeabi_l2d+0x16>

08000570 <__aeabi_l2d>:
 8000570:	ea50 0201 	orrs.w	r2, r0, r1
 8000574:	bf08      	it	eq
 8000576:	4770      	bxeq	lr
 8000578:	b530      	push	{r4, r5, lr}
 800057a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800057e:	d502      	bpl.n	8000586 <__aeabi_l2d+0x16>
 8000580:	4240      	negs	r0, r0
 8000582:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000586:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800058a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800058e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000592:	f43f aed8 	beq.w	8000346 <__adddf3+0xe6>
 8000596:	f04f 0203 	mov.w	r2, #3
 800059a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059e:	bf18      	it	ne
 80005a0:	3203      	addne	r2, #3
 80005a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005a6:	bf18      	it	ne
 80005a8:	3203      	addne	r2, #3
 80005aa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ae:	f1c2 0320 	rsb	r3, r2, #32
 80005b2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005b6:	fa20 f002 	lsr.w	r0, r0, r2
 80005ba:	fa01 fe03 	lsl.w	lr, r1, r3
 80005be:	ea40 000e 	orr.w	r0, r0, lr
 80005c2:	fa21 f102 	lsr.w	r1, r1, r2
 80005c6:	4414      	add	r4, r2
 80005c8:	e6bd      	b.n	8000346 <__adddf3+0xe6>
 80005ca:	bf00      	nop

080005cc <__aeabi_dmul>:
 80005cc:	b570      	push	{r4, r5, r6, lr}
 80005ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005da:	bf1d      	ittte	ne
 80005dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005e0:	ea94 0f0c 	teqne	r4, ip
 80005e4:	ea95 0f0c 	teqne	r5, ip
 80005e8:	f000 f8de 	bleq	80007a8 <__aeabi_dmul+0x1dc>
 80005ec:	442c      	add	r4, r5
 80005ee:	ea81 0603 	eor.w	r6, r1, r3
 80005f2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005f6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005fa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005fe:	bf18      	it	ne
 8000600:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000604:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000608:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800060c:	d038      	beq.n	8000680 <__aeabi_dmul+0xb4>
 800060e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000612:	f04f 0500 	mov.w	r5, #0
 8000616:	fbe1 e502 	umlal	lr, r5, r1, r2
 800061a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800061e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000622:	f04f 0600 	mov.w	r6, #0
 8000626:	fbe1 5603 	umlal	r5, r6, r1, r3
 800062a:	f09c 0f00 	teq	ip, #0
 800062e:	bf18      	it	ne
 8000630:	f04e 0e01 	orrne.w	lr, lr, #1
 8000634:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000638:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800063c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000640:	d204      	bcs.n	800064c <__aeabi_dmul+0x80>
 8000642:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000646:	416d      	adcs	r5, r5
 8000648:	eb46 0606 	adc.w	r6, r6, r6
 800064c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000650:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000654:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000658:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800065c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000660:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000664:	bf88      	it	hi
 8000666:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800066a:	d81e      	bhi.n	80006aa <__aeabi_dmul+0xde>
 800066c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000670:	bf08      	it	eq
 8000672:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000676:	f150 0000 	adcs.w	r0, r0, #0
 800067a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000684:	ea46 0101 	orr.w	r1, r6, r1
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	ea81 0103 	eor.w	r1, r1, r3
 8000690:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000694:	bfc2      	ittt	gt
 8000696:	ebd4 050c 	rsbsgt	r5, r4, ip
 800069a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800069e:	bd70      	popgt	{r4, r5, r6, pc}
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f04f 0e00 	mov.w	lr, #0
 80006a8:	3c01      	subs	r4, #1
 80006aa:	f300 80ab 	bgt.w	8000804 <__aeabi_dmul+0x238>
 80006ae:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006b2:	bfde      	ittt	le
 80006b4:	2000      	movle	r0, #0
 80006b6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ba:	bd70      	pople	{r4, r5, r6, pc}
 80006bc:	f1c4 0400 	rsb	r4, r4, #0
 80006c0:	3c20      	subs	r4, #32
 80006c2:	da35      	bge.n	8000730 <__aeabi_dmul+0x164>
 80006c4:	340c      	adds	r4, #12
 80006c6:	dc1b      	bgt.n	8000700 <__aeabi_dmul+0x134>
 80006c8:	f104 0414 	add.w	r4, r4, #20
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f305 	lsl.w	r3, r0, r5
 80006d4:	fa20 f004 	lsr.w	r0, r0, r4
 80006d8:	fa01 f205 	lsl.w	r2, r1, r5
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	fa21 f604 	lsr.w	r6, r1, r4
 80006f0:	eb42 0106 	adc.w	r1, r2, r6
 80006f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f8:	bf08      	it	eq
 80006fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
 8000700:	f1c4 040c 	rsb	r4, r4, #12
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f304 	lsl.w	r3, r0, r4
 800070c:	fa20 f005 	lsr.w	r0, r0, r5
 8000710:	fa01 f204 	lsl.w	r2, r1, r4
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	f141 0100 	adc.w	r1, r1, #0
 8000724:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000728:	bf08      	it	eq
 800072a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072e:	bd70      	pop	{r4, r5, r6, pc}
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f205 	lsl.w	r2, r0, r5
 8000738:	ea4e 0e02 	orr.w	lr, lr, r2
 800073c:	fa20 f304 	lsr.w	r3, r0, r4
 8000740:	fa01 f205 	lsl.w	r2, r1, r5
 8000744:	ea43 0302 	orr.w	r3, r3, r2
 8000748:	fa21 f004 	lsr.w	r0, r1, r4
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	fa21 f204 	lsr.w	r2, r1, r4
 8000754:	ea20 0002 	bic.w	r0, r0, r2
 8000758:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800075c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000760:	bf08      	it	eq
 8000762:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000766:	bd70      	pop	{r4, r5, r6, pc}
 8000768:	f094 0f00 	teq	r4, #0
 800076c:	d10f      	bne.n	800078e <__aeabi_dmul+0x1c2>
 800076e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000772:	0040      	lsls	r0, r0, #1
 8000774:	eb41 0101 	adc.w	r1, r1, r1
 8000778:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800077c:	bf08      	it	eq
 800077e:	3c01      	subeq	r4, #1
 8000780:	d0f7      	beq.n	8000772 <__aeabi_dmul+0x1a6>
 8000782:	ea41 0106 	orr.w	r1, r1, r6
 8000786:	f095 0f00 	teq	r5, #0
 800078a:	bf18      	it	ne
 800078c:	4770      	bxne	lr
 800078e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000792:	0052      	lsls	r2, r2, #1
 8000794:	eb43 0303 	adc.w	r3, r3, r3
 8000798:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800079c:	bf08      	it	eq
 800079e:	3d01      	subeq	r5, #1
 80007a0:	d0f7      	beq.n	8000792 <__aeabi_dmul+0x1c6>
 80007a2:	ea43 0306 	orr.w	r3, r3, r6
 80007a6:	4770      	bx	lr
 80007a8:	ea94 0f0c 	teq	r4, ip
 80007ac:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007b0:	bf18      	it	ne
 80007b2:	ea95 0f0c 	teqne	r5, ip
 80007b6:	d00c      	beq.n	80007d2 <__aeabi_dmul+0x206>
 80007b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007bc:	bf18      	it	ne
 80007be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c2:	d1d1      	bne.n	8000768 <__aeabi_dmul+0x19c>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f04f 0000 	mov.w	r0, #0
 80007d0:	bd70      	pop	{r4, r5, r6, pc}
 80007d2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d6:	bf06      	itte	eq
 80007d8:	4610      	moveq	r0, r2
 80007da:	4619      	moveq	r1, r3
 80007dc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e0:	d019      	beq.n	8000816 <__aeabi_dmul+0x24a>
 80007e2:	ea94 0f0c 	teq	r4, ip
 80007e6:	d102      	bne.n	80007ee <__aeabi_dmul+0x222>
 80007e8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007ec:	d113      	bne.n	8000816 <__aeabi_dmul+0x24a>
 80007ee:	ea95 0f0c 	teq	r5, ip
 80007f2:	d105      	bne.n	8000800 <__aeabi_dmul+0x234>
 80007f4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f8:	bf1c      	itt	ne
 80007fa:	4610      	movne	r0, r2
 80007fc:	4619      	movne	r1, r3
 80007fe:	d10a      	bne.n	8000816 <__aeabi_dmul+0x24a>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800080c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800081a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800081e:	bd70      	pop	{r4, r5, r6, pc}

08000820 <__aeabi_ddiv>:
 8000820:	b570      	push	{r4, r5, r6, lr}
 8000822:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000826:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800082a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800082e:	bf1d      	ittte	ne
 8000830:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000834:	ea94 0f0c 	teqne	r4, ip
 8000838:	ea95 0f0c 	teqne	r5, ip
 800083c:	f000 f8a7 	bleq	800098e <__aeabi_ddiv+0x16e>
 8000840:	eba4 0405 	sub.w	r4, r4, r5
 8000844:	ea81 0e03 	eor.w	lr, r1, r3
 8000848:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800084c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000850:	f000 8088 	beq.w	8000964 <__aeabi_ddiv+0x144>
 8000854:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000858:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800085c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000860:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000864:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000868:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800086c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000870:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000874:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000878:	429d      	cmp	r5, r3
 800087a:	bf08      	it	eq
 800087c:	4296      	cmpeq	r6, r2
 800087e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000882:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000886:	d202      	bcs.n	800088e <__aeabi_ddiv+0x6e>
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	1ab6      	subs	r6, r6, r2
 8000890:	eb65 0503 	sbc.w	r5, r5, r3
 8000894:	085b      	lsrs	r3, r3, #1
 8000896:	ea4f 0232 	mov.w	r2, r2, rrx
 800089a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800089e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008a2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008aa:	bf22      	ittt	cs
 80008ac:	1ab6      	subcs	r6, r6, r2
 80008ae:	4675      	movcs	r5, lr
 80008b0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	ebb6 0e02 	subs.w	lr, r6, r2
 80008be:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c2:	bf22      	ittt	cs
 80008c4:	1ab6      	subcs	r6, r6, r2
 80008c6:	4675      	movcs	r5, lr
 80008c8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008da:	bf22      	ittt	cs
 80008dc:	1ab6      	subcs	r6, r6, r2
 80008de:	4675      	movcs	r5, lr
 80008e0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ee:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f2:	bf22      	ittt	cs
 80008f4:	1ab6      	subcs	r6, r6, r2
 80008f6:	4675      	movcs	r5, lr
 80008f8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008fc:	ea55 0e06 	orrs.w	lr, r5, r6
 8000900:	d018      	beq.n	8000934 <__aeabi_ddiv+0x114>
 8000902:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000906:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800090a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800090e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000912:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000916:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800091a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800091e:	d1c0      	bne.n	80008a2 <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	d10b      	bne.n	800093e <__aeabi_ddiv+0x11e>
 8000926:	ea41 0100 	orr.w	r1, r1, r0
 800092a:	f04f 0000 	mov.w	r0, #0
 800092e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000932:	e7b6      	b.n	80008a2 <__aeabi_ddiv+0x82>
 8000934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000938:	bf04      	itt	eq
 800093a:	4301      	orreq	r1, r0
 800093c:	2000      	moveq	r0, #0
 800093e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000942:	bf88      	it	hi
 8000944:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000948:	f63f aeaf 	bhi.w	80006aa <__aeabi_dmul+0xde>
 800094c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000950:	bf04      	itt	eq
 8000952:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000956:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800095a:	f150 0000 	adcs.w	r0, r0, #0
 800095e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000962:	bd70      	pop	{r4, r5, r6, pc}
 8000964:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000968:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800096c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000970:	bfc2      	ittt	gt
 8000972:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000976:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800097a:	bd70      	popgt	{r4, r5, r6, pc}
 800097c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000980:	f04f 0e00 	mov.w	lr, #0
 8000984:	3c01      	subs	r4, #1
 8000986:	e690      	b.n	80006aa <__aeabi_dmul+0xde>
 8000988:	ea45 0e06 	orr.w	lr, r5, r6
 800098c:	e68d      	b.n	80006aa <__aeabi_dmul+0xde>
 800098e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000992:	ea94 0f0c 	teq	r4, ip
 8000996:	bf08      	it	eq
 8000998:	ea95 0f0c 	teqeq	r5, ip
 800099c:	f43f af3b 	beq.w	8000816 <__aeabi_dmul+0x24a>
 80009a0:	ea94 0f0c 	teq	r4, ip
 80009a4:	d10a      	bne.n	80009bc <__aeabi_ddiv+0x19c>
 80009a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009aa:	f47f af34 	bne.w	8000816 <__aeabi_dmul+0x24a>
 80009ae:	ea95 0f0c 	teq	r5, ip
 80009b2:	f47f af25 	bne.w	8000800 <__aeabi_dmul+0x234>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e72c      	b.n	8000816 <__aeabi_dmul+0x24a>
 80009bc:	ea95 0f0c 	teq	r5, ip
 80009c0:	d106      	bne.n	80009d0 <__aeabi_ddiv+0x1b0>
 80009c2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009c6:	f43f aefd 	beq.w	80007c4 <__aeabi_dmul+0x1f8>
 80009ca:	4610      	mov	r0, r2
 80009cc:	4619      	mov	r1, r3
 80009ce:	e722      	b.n	8000816 <__aeabi_dmul+0x24a>
 80009d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d4:	bf18      	it	ne
 80009d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009da:	f47f aec5 	bne.w	8000768 <__aeabi_dmul+0x19c>
 80009de:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009e2:	f47f af0d 	bne.w	8000800 <__aeabi_dmul+0x234>
 80009e6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ea:	f47f aeeb 	bne.w	80007c4 <__aeabi_dmul+0x1f8>
 80009ee:	e712      	b.n	8000816 <__aeabi_dmul+0x24a>

080009f0 <__gedf2>:
 80009f0:	f04f 3cff 	mov.w	ip, #4294967295
 80009f4:	e006      	b.n	8000a04 <__cmpdf2+0x4>
 80009f6:	bf00      	nop

080009f8 <__ledf2>:
 80009f8:	f04f 0c01 	mov.w	ip, #1
 80009fc:	e002      	b.n	8000a04 <__cmpdf2+0x4>
 80009fe:	bf00      	nop

08000a00 <__cmpdf2>:
 8000a00:	f04f 0c01 	mov.w	ip, #1
 8000a04:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	bf18      	it	ne
 8000a16:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a1a:	d01b      	beq.n	8000a54 <__cmpdf2+0x54>
 8000a1c:	b001      	add	sp, #4
 8000a1e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a22:	bf0c      	ite	eq
 8000a24:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a28:	ea91 0f03 	teqne	r1, r3
 8000a2c:	bf02      	ittt	eq
 8000a2e:	ea90 0f02 	teqeq	r0, r2
 8000a32:	2000      	moveq	r0, #0
 8000a34:	4770      	bxeq	lr
 8000a36:	f110 0f00 	cmn.w	r0, #0
 8000a3a:	ea91 0f03 	teq	r1, r3
 8000a3e:	bf58      	it	pl
 8000a40:	4299      	cmppl	r1, r3
 8000a42:	bf08      	it	eq
 8000a44:	4290      	cmpeq	r0, r2
 8000a46:	bf2c      	ite	cs
 8000a48:	17d8      	asrcs	r0, r3, #31
 8000a4a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a4e:	f040 0001 	orr.w	r0, r0, #1
 8000a52:	4770      	bx	lr
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	d102      	bne.n	8000a64 <__cmpdf2+0x64>
 8000a5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a62:	d107      	bne.n	8000a74 <__cmpdf2+0x74>
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	d1d6      	bne.n	8000a1c <__cmpdf2+0x1c>
 8000a6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a72:	d0d3      	beq.n	8000a1c <__cmpdf2+0x1c>
 8000a74:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_cdrcmple>:
 8000a7c:	4684      	mov	ip, r0
 8000a7e:	4610      	mov	r0, r2
 8000a80:	4662      	mov	r2, ip
 8000a82:	468c      	mov	ip, r1
 8000a84:	4619      	mov	r1, r3
 8000a86:	4663      	mov	r3, ip
 8000a88:	e000      	b.n	8000a8c <__aeabi_cdcmpeq>
 8000a8a:	bf00      	nop

08000a8c <__aeabi_cdcmpeq>:
 8000a8c:	b501      	push	{r0, lr}
 8000a8e:	f7ff ffb7 	bl	8000a00 <__cmpdf2>
 8000a92:	2800      	cmp	r0, #0
 8000a94:	bf48      	it	mi
 8000a96:	f110 0f00 	cmnmi.w	r0, #0
 8000a9a:	bd01      	pop	{r0, pc}

08000a9c <__aeabi_dcmpeq>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff fff4 	bl	8000a8c <__aeabi_cdcmpeq>
 8000aa4:	bf0c      	ite	eq
 8000aa6:	2001      	moveq	r0, #1
 8000aa8:	2000      	movne	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmplt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffea 	bl	8000a8c <__aeabi_cdcmpeq>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmple>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffe0 	bl	8000a8c <__aeabi_cdcmpeq>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpge>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffce 	bl	8000a7c <__aeabi_cdrcmple>
 8000ae0:	bf94      	ite	ls
 8000ae2:	2001      	movls	r0, #1
 8000ae4:	2000      	movhi	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpgt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffc4 	bl	8000a7c <__aeabi_cdrcmple>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmpun>:
 8000b00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d102      	bne.n	8000b10 <__aeabi_dcmpun+0x10>
 8000b0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b0e:	d10a      	bne.n	8000b26 <__aeabi_dcmpun+0x26>
 8000b10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b18:	d102      	bne.n	8000b20 <__aeabi_dcmpun+0x20>
 8000b1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b1e:	d102      	bne.n	8000b26 <__aeabi_dcmpun+0x26>
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	f04f 0001 	mov.w	r0, #1
 8000b2a:	4770      	bx	lr

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2uiz>:
 8000b7c:	004a      	lsls	r2, r1, #1
 8000b7e:	d211      	bcs.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b84:	d211      	bcs.n	8000baa <__aeabi_d2uiz+0x2e>
 8000b86:	d50d      	bpl.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b90:	d40e      	bmi.n	8000bb0 <__aeabi_d2uiz+0x34>
 8000b92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bae:	d102      	bne.n	8000bb6 <__aeabi_d2uiz+0x3a>
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb4:	4770      	bx	lr
 8000bb6:	f04f 0000 	mov.w	r0, #0
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_d2f>:
 8000bbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc4:	bf24      	itt	cs
 8000bc6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bce:	d90d      	bls.n	8000bec <__aeabi_d2f+0x30>
 8000bd0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bdc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000be0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be4:	bf08      	it	eq
 8000be6:	f020 0001 	biceq.w	r0, r0, #1
 8000bea:	4770      	bx	lr
 8000bec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bf0:	d121      	bne.n	8000c36 <__aeabi_d2f+0x7a>
 8000bf2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf6:	bfbc      	itt	lt
 8000bf8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bfc:	4770      	bxlt	lr
 8000bfe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c06:	f1c2 0218 	rsb	r2, r2, #24
 8000c0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c12:	fa20 f002 	lsr.w	r0, r0, r2
 8000c16:	bf18      	it	ne
 8000c18:	f040 0001 	orrne.w	r0, r0, #1
 8000c1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c28:	ea40 000c 	orr.w	r0, r0, ip
 8000c2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c34:	e7cc      	b.n	8000bd0 <__aeabi_d2f+0x14>
 8000c36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c3a:	d107      	bne.n	8000c4c <__aeabi_d2f+0x90>
 8000c3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c40:	bf1e      	ittt	ne
 8000c42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c4a:	4770      	bxne	lr
 8000c4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__aeabi_frsub>:
 8000c5c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c60:	e002      	b.n	8000c68 <__addsf3>
 8000c62:	bf00      	nop

08000c64 <__aeabi_fsub>:
 8000c64:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c68 <__addsf3>:
 8000c68:	0042      	lsls	r2, r0, #1
 8000c6a:	bf1f      	itttt	ne
 8000c6c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c70:	ea92 0f03 	teqne	r2, r3
 8000c74:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c78:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c7c:	d06a      	beq.n	8000d54 <__addsf3+0xec>
 8000c7e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c82:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c86:	bfc1      	itttt	gt
 8000c88:	18d2      	addgt	r2, r2, r3
 8000c8a:	4041      	eorgt	r1, r0
 8000c8c:	4048      	eorgt	r0, r1
 8000c8e:	4041      	eorgt	r1, r0
 8000c90:	bfb8      	it	lt
 8000c92:	425b      	neglt	r3, r3
 8000c94:	2b19      	cmp	r3, #25
 8000c96:	bf88      	it	hi
 8000c98:	4770      	bxhi	lr
 8000c9a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ca6:	bf18      	it	ne
 8000ca8:	4240      	negne	r0, r0
 8000caa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000cb2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cb6:	bf18      	it	ne
 8000cb8:	4249      	negne	r1, r1
 8000cba:	ea92 0f03 	teq	r2, r3
 8000cbe:	d03f      	beq.n	8000d40 <__addsf3+0xd8>
 8000cc0:	f1a2 0201 	sub.w	r2, r2, #1
 8000cc4:	fa41 fc03 	asr.w	ip, r1, r3
 8000cc8:	eb10 000c 	adds.w	r0, r0, ip
 8000ccc:	f1c3 0320 	rsb	r3, r3, #32
 8000cd0:	fa01 f103 	lsl.w	r1, r1, r3
 8000cd4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cd8:	d502      	bpl.n	8000ce0 <__addsf3+0x78>
 8000cda:	4249      	negs	r1, r1
 8000cdc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ce0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ce4:	d313      	bcc.n	8000d0e <__addsf3+0xa6>
 8000ce6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cea:	d306      	bcc.n	8000cfa <__addsf3+0x92>
 8000cec:	0840      	lsrs	r0, r0, #1
 8000cee:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cf2:	f102 0201 	add.w	r2, r2, #1
 8000cf6:	2afe      	cmp	r2, #254	; 0xfe
 8000cf8:	d251      	bcs.n	8000d9e <__addsf3+0x136>
 8000cfa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	ea40 0003 	orr.w	r0, r0, r3
 8000d0c:	4770      	bx	lr
 8000d0e:	0049      	lsls	r1, r1, #1
 8000d10:	eb40 0000 	adc.w	r0, r0, r0
 8000d14:	3a01      	subs	r2, #1
 8000d16:	bf28      	it	cs
 8000d18:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d1c:	d2ed      	bcs.n	8000cfa <__addsf3+0x92>
 8000d1e:	fab0 fc80 	clz	ip, r0
 8000d22:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d26:	ebb2 020c 	subs.w	r2, r2, ip
 8000d2a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d2e:	bfaa      	itet	ge
 8000d30:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d34:	4252      	neglt	r2, r2
 8000d36:	4318      	orrge	r0, r3
 8000d38:	bfbc      	itt	lt
 8000d3a:	40d0      	lsrlt	r0, r2
 8000d3c:	4318      	orrlt	r0, r3
 8000d3e:	4770      	bx	lr
 8000d40:	f092 0f00 	teq	r2, #0
 8000d44:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d48:	bf06      	itte	eq
 8000d4a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d4e:	3201      	addeq	r2, #1
 8000d50:	3b01      	subne	r3, #1
 8000d52:	e7b5      	b.n	8000cc0 <__addsf3+0x58>
 8000d54:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d5c:	bf18      	it	ne
 8000d5e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d62:	d021      	beq.n	8000da8 <__addsf3+0x140>
 8000d64:	ea92 0f03 	teq	r2, r3
 8000d68:	d004      	beq.n	8000d74 <__addsf3+0x10c>
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	bf08      	it	eq
 8000d70:	4608      	moveq	r0, r1
 8000d72:	4770      	bx	lr
 8000d74:	ea90 0f01 	teq	r0, r1
 8000d78:	bf1c      	itt	ne
 8000d7a:	2000      	movne	r0, #0
 8000d7c:	4770      	bxne	lr
 8000d7e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d82:	d104      	bne.n	8000d8e <__addsf3+0x126>
 8000d84:	0040      	lsls	r0, r0, #1
 8000d86:	bf28      	it	cs
 8000d88:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d8c:	4770      	bx	lr
 8000d8e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d92:	bf3c      	itt	cc
 8000d94:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d98:	4770      	bxcc	lr
 8000d9a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d9e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000da2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000da6:	4770      	bx	lr
 8000da8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000dac:	bf16      	itet	ne
 8000dae:	4608      	movne	r0, r1
 8000db0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000db4:	4601      	movne	r1, r0
 8000db6:	0242      	lsls	r2, r0, #9
 8000db8:	bf06      	itte	eq
 8000dba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000dbe:	ea90 0f01 	teqeq	r0, r1
 8000dc2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000dc6:	4770      	bx	lr

08000dc8 <__aeabi_ui2f>:
 8000dc8:	f04f 0300 	mov.w	r3, #0
 8000dcc:	e004      	b.n	8000dd8 <__aeabi_i2f+0x8>
 8000dce:	bf00      	nop

08000dd0 <__aeabi_i2f>:
 8000dd0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000dd4:	bf48      	it	mi
 8000dd6:	4240      	negmi	r0, r0
 8000dd8:	ea5f 0c00 	movs.w	ip, r0
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000de4:	4601      	mov	r1, r0
 8000de6:	f04f 0000 	mov.w	r0, #0
 8000dea:	e01c      	b.n	8000e26 <__aeabi_l2f+0x2a>

08000dec <__aeabi_ul2f>:
 8000dec:	ea50 0201 	orrs.w	r2, r0, r1
 8000df0:	bf08      	it	eq
 8000df2:	4770      	bxeq	lr
 8000df4:	f04f 0300 	mov.w	r3, #0
 8000df8:	e00a      	b.n	8000e10 <__aeabi_l2f+0x14>
 8000dfa:	bf00      	nop

08000dfc <__aeabi_l2f>:
 8000dfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000e00:	bf08      	it	eq
 8000e02:	4770      	bxeq	lr
 8000e04:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e08:	d502      	bpl.n	8000e10 <__aeabi_l2f+0x14>
 8000e0a:	4240      	negs	r0, r0
 8000e0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e10:	ea5f 0c01 	movs.w	ip, r1
 8000e14:	bf02      	ittt	eq
 8000e16:	4684      	moveq	ip, r0
 8000e18:	4601      	moveq	r1, r0
 8000e1a:	2000      	moveq	r0, #0
 8000e1c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e20:	bf08      	it	eq
 8000e22:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e26:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e2a:	fabc f28c 	clz	r2, ip
 8000e2e:	3a08      	subs	r2, #8
 8000e30:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e34:	db10      	blt.n	8000e58 <__aeabi_l2f+0x5c>
 8000e36:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e3a:	4463      	add	r3, ip
 8000e3c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e40:	f1c2 0220 	rsb	r2, r2, #32
 8000e44:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	eb43 0002 	adc.w	r0, r3, r2
 8000e50:	bf08      	it	eq
 8000e52:	f020 0001 	biceq.w	r0, r0, #1
 8000e56:	4770      	bx	lr
 8000e58:	f102 0220 	add.w	r2, r2, #32
 8000e5c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e60:	f1c2 0220 	rsb	r2, r2, #32
 8000e64:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e68:	fa21 f202 	lsr.w	r2, r1, r2
 8000e6c:	eb43 0002 	adc.w	r0, r3, r2
 8000e70:	bf08      	it	eq
 8000e72:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e76:	4770      	bx	lr

08000e78 <__aeabi_fmul>:
 8000e78:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e7c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e80:	bf1e      	ittt	ne
 8000e82:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e86:	ea92 0f0c 	teqne	r2, ip
 8000e8a:	ea93 0f0c 	teqne	r3, ip
 8000e8e:	d06f      	beq.n	8000f70 <__aeabi_fmul+0xf8>
 8000e90:	441a      	add	r2, r3
 8000e92:	ea80 0c01 	eor.w	ip, r0, r1
 8000e96:	0240      	lsls	r0, r0, #9
 8000e98:	bf18      	it	ne
 8000e9a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e9e:	d01e      	beq.n	8000ede <__aeabi_fmul+0x66>
 8000ea0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ea4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ea8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000eac:	fba0 3101 	umull	r3, r1, r0, r1
 8000eb0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000eb4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000eb8:	bf3e      	ittt	cc
 8000eba:	0049      	lslcc	r1, r1, #1
 8000ebc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ec0:	005b      	lslcc	r3, r3, #1
 8000ec2:	ea40 0001 	orr.w	r0, r0, r1
 8000ec6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000eca:	2afd      	cmp	r2, #253	; 0xfd
 8000ecc:	d81d      	bhi.n	8000f0a <__aeabi_fmul+0x92>
 8000ece:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000ed2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ed6:	bf08      	it	eq
 8000ed8:	f020 0001 	biceq.w	r0, r0, #1
 8000edc:	4770      	bx	lr
 8000ede:	f090 0f00 	teq	r0, #0
 8000ee2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee6:	bf08      	it	eq
 8000ee8:	0249      	lsleq	r1, r1, #9
 8000eea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ef2:	3a7f      	subs	r2, #127	; 0x7f
 8000ef4:	bfc2      	ittt	gt
 8000ef6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000efa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000efe:	4770      	bxgt	lr
 8000f00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f04:	f04f 0300 	mov.w	r3, #0
 8000f08:	3a01      	subs	r2, #1
 8000f0a:	dc5d      	bgt.n	8000fc8 <__aeabi_fmul+0x150>
 8000f0c:	f112 0f19 	cmn.w	r2, #25
 8000f10:	bfdc      	itt	le
 8000f12:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000f16:	4770      	bxle	lr
 8000f18:	f1c2 0200 	rsb	r2, r2, #0
 8000f1c:	0041      	lsls	r1, r0, #1
 8000f1e:	fa21 f102 	lsr.w	r1, r1, r2
 8000f22:	f1c2 0220 	rsb	r2, r2, #32
 8000f26:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f2a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f2e:	f140 0000 	adc.w	r0, r0, #0
 8000f32:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f36:	bf08      	it	eq
 8000f38:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f3c:	4770      	bx	lr
 8000f3e:	f092 0f00 	teq	r2, #0
 8000f42:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f46:	bf02      	ittt	eq
 8000f48:	0040      	lsleq	r0, r0, #1
 8000f4a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f4e:	3a01      	subeq	r2, #1
 8000f50:	d0f9      	beq.n	8000f46 <__aeabi_fmul+0xce>
 8000f52:	ea40 000c 	orr.w	r0, r0, ip
 8000f56:	f093 0f00 	teq	r3, #0
 8000f5a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f5e:	bf02      	ittt	eq
 8000f60:	0049      	lsleq	r1, r1, #1
 8000f62:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f66:	3b01      	subeq	r3, #1
 8000f68:	d0f9      	beq.n	8000f5e <__aeabi_fmul+0xe6>
 8000f6a:	ea41 010c 	orr.w	r1, r1, ip
 8000f6e:	e78f      	b.n	8000e90 <__aeabi_fmul+0x18>
 8000f70:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f74:	ea92 0f0c 	teq	r2, ip
 8000f78:	bf18      	it	ne
 8000f7a:	ea93 0f0c 	teqne	r3, ip
 8000f7e:	d00a      	beq.n	8000f96 <__aeabi_fmul+0x11e>
 8000f80:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f84:	bf18      	it	ne
 8000f86:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f8a:	d1d8      	bne.n	8000f3e <__aeabi_fmul+0xc6>
 8000f8c:	ea80 0001 	eor.w	r0, r0, r1
 8000f90:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f94:	4770      	bx	lr
 8000f96:	f090 0f00 	teq	r0, #0
 8000f9a:	bf17      	itett	ne
 8000f9c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000fa0:	4608      	moveq	r0, r1
 8000fa2:	f091 0f00 	teqne	r1, #0
 8000fa6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000faa:	d014      	beq.n	8000fd6 <__aeabi_fmul+0x15e>
 8000fac:	ea92 0f0c 	teq	r2, ip
 8000fb0:	d101      	bne.n	8000fb6 <__aeabi_fmul+0x13e>
 8000fb2:	0242      	lsls	r2, r0, #9
 8000fb4:	d10f      	bne.n	8000fd6 <__aeabi_fmul+0x15e>
 8000fb6:	ea93 0f0c 	teq	r3, ip
 8000fba:	d103      	bne.n	8000fc4 <__aeabi_fmul+0x14c>
 8000fbc:	024b      	lsls	r3, r1, #9
 8000fbe:	bf18      	it	ne
 8000fc0:	4608      	movne	r0, r1
 8000fc2:	d108      	bne.n	8000fd6 <__aeabi_fmul+0x15e>
 8000fc4:	ea80 0001 	eor.w	r0, r0, r1
 8000fc8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fcc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fd4:	4770      	bx	lr
 8000fd6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fda:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000fde:	4770      	bx	lr

08000fe0 <__aeabi_fdiv>:
 8000fe0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fe4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fe8:	bf1e      	ittt	ne
 8000fea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fee:	ea92 0f0c 	teqne	r2, ip
 8000ff2:	ea93 0f0c 	teqne	r3, ip
 8000ff6:	d069      	beq.n	80010cc <__aeabi_fdiv+0xec>
 8000ff8:	eba2 0203 	sub.w	r2, r2, r3
 8000ffc:	ea80 0c01 	eor.w	ip, r0, r1
 8001000:	0249      	lsls	r1, r1, #9
 8001002:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8001006:	d037      	beq.n	8001078 <__aeabi_fdiv+0x98>
 8001008:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800100c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8001010:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001014:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8001018:	428b      	cmp	r3, r1
 800101a:	bf38      	it	cc
 800101c:	005b      	lslcc	r3, r3, #1
 800101e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001022:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8001026:	428b      	cmp	r3, r1
 8001028:	bf24      	itt	cs
 800102a:	1a5b      	subcs	r3, r3, r1
 800102c:	ea40 000c 	orrcs.w	r0, r0, ip
 8001030:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001034:	bf24      	itt	cs
 8001036:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800103a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800103e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001042:	bf24      	itt	cs
 8001044:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001048:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800104c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001050:	bf24      	itt	cs
 8001052:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001056:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800105a:	011b      	lsls	r3, r3, #4
 800105c:	bf18      	it	ne
 800105e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001062:	d1e0      	bne.n	8001026 <__aeabi_fdiv+0x46>
 8001064:	2afd      	cmp	r2, #253	; 0xfd
 8001066:	f63f af50 	bhi.w	8000f0a <__aeabi_fmul+0x92>
 800106a:	428b      	cmp	r3, r1
 800106c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001070:	bf08      	it	eq
 8001072:	f020 0001 	biceq.w	r0, r0, #1
 8001076:	4770      	bx	lr
 8001078:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800107c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001080:	327f      	adds	r2, #127	; 0x7f
 8001082:	bfc2      	ittt	gt
 8001084:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8001088:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800108c:	4770      	bxgt	lr
 800108e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001092:	f04f 0300 	mov.w	r3, #0
 8001096:	3a01      	subs	r2, #1
 8001098:	e737      	b.n	8000f0a <__aeabi_fmul+0x92>
 800109a:	f092 0f00 	teq	r2, #0
 800109e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80010a2:	bf02      	ittt	eq
 80010a4:	0040      	lsleq	r0, r0, #1
 80010a6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80010aa:	3a01      	subeq	r2, #1
 80010ac:	d0f9      	beq.n	80010a2 <__aeabi_fdiv+0xc2>
 80010ae:	ea40 000c 	orr.w	r0, r0, ip
 80010b2:	f093 0f00 	teq	r3, #0
 80010b6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80010ba:	bf02      	ittt	eq
 80010bc:	0049      	lsleq	r1, r1, #1
 80010be:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80010c2:	3b01      	subeq	r3, #1
 80010c4:	d0f9      	beq.n	80010ba <__aeabi_fdiv+0xda>
 80010c6:	ea41 010c 	orr.w	r1, r1, ip
 80010ca:	e795      	b.n	8000ff8 <__aeabi_fdiv+0x18>
 80010cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010d0:	ea92 0f0c 	teq	r2, ip
 80010d4:	d108      	bne.n	80010e8 <__aeabi_fdiv+0x108>
 80010d6:	0242      	lsls	r2, r0, #9
 80010d8:	f47f af7d 	bne.w	8000fd6 <__aeabi_fmul+0x15e>
 80010dc:	ea93 0f0c 	teq	r3, ip
 80010e0:	f47f af70 	bne.w	8000fc4 <__aeabi_fmul+0x14c>
 80010e4:	4608      	mov	r0, r1
 80010e6:	e776      	b.n	8000fd6 <__aeabi_fmul+0x15e>
 80010e8:	ea93 0f0c 	teq	r3, ip
 80010ec:	d104      	bne.n	80010f8 <__aeabi_fdiv+0x118>
 80010ee:	024b      	lsls	r3, r1, #9
 80010f0:	f43f af4c 	beq.w	8000f8c <__aeabi_fmul+0x114>
 80010f4:	4608      	mov	r0, r1
 80010f6:	e76e      	b.n	8000fd6 <__aeabi_fmul+0x15e>
 80010f8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010fc:	bf18      	it	ne
 80010fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001102:	d1ca      	bne.n	800109a <__aeabi_fdiv+0xba>
 8001104:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001108:	f47f af5c 	bne.w	8000fc4 <__aeabi_fmul+0x14c>
 800110c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001110:	f47f af3c 	bne.w	8000f8c <__aeabi_fmul+0x114>
 8001114:	e75f      	b.n	8000fd6 <__aeabi_fmul+0x15e>
 8001116:	bf00      	nop

08001118 <__gesf2>:
 8001118:	f04f 3cff 	mov.w	ip, #4294967295
 800111c:	e006      	b.n	800112c <__cmpsf2+0x4>
 800111e:	bf00      	nop

08001120 <__lesf2>:
 8001120:	f04f 0c01 	mov.w	ip, #1
 8001124:	e002      	b.n	800112c <__cmpsf2+0x4>
 8001126:	bf00      	nop

08001128 <__cmpsf2>:
 8001128:	f04f 0c01 	mov.w	ip, #1
 800112c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001130:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001134:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001138:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800113c:	bf18      	it	ne
 800113e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001142:	d011      	beq.n	8001168 <__cmpsf2+0x40>
 8001144:	b001      	add	sp, #4
 8001146:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800114a:	bf18      	it	ne
 800114c:	ea90 0f01 	teqne	r0, r1
 8001150:	bf58      	it	pl
 8001152:	ebb2 0003 	subspl.w	r0, r2, r3
 8001156:	bf88      	it	hi
 8001158:	17c8      	asrhi	r0, r1, #31
 800115a:	bf38      	it	cc
 800115c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001160:	bf18      	it	ne
 8001162:	f040 0001 	orrne.w	r0, r0, #1
 8001166:	4770      	bx	lr
 8001168:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800116c:	d102      	bne.n	8001174 <__cmpsf2+0x4c>
 800116e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001172:	d105      	bne.n	8001180 <__cmpsf2+0x58>
 8001174:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001178:	d1e4      	bne.n	8001144 <__cmpsf2+0x1c>
 800117a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800117e:	d0e1      	beq.n	8001144 <__cmpsf2+0x1c>
 8001180:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop

08001188 <__aeabi_cfrcmple>:
 8001188:	4684      	mov	ip, r0
 800118a:	4608      	mov	r0, r1
 800118c:	4661      	mov	r1, ip
 800118e:	e7ff      	b.n	8001190 <__aeabi_cfcmpeq>

08001190 <__aeabi_cfcmpeq>:
 8001190:	b50f      	push	{r0, r1, r2, r3, lr}
 8001192:	f7ff ffc9 	bl	8001128 <__cmpsf2>
 8001196:	2800      	cmp	r0, #0
 8001198:	bf48      	it	mi
 800119a:	f110 0f00 	cmnmi.w	r0, #0
 800119e:	bd0f      	pop	{r0, r1, r2, r3, pc}

080011a0 <__aeabi_fcmpeq>:
 80011a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011a4:	f7ff fff4 	bl	8001190 <__aeabi_cfcmpeq>
 80011a8:	bf0c      	ite	eq
 80011aa:	2001      	moveq	r0, #1
 80011ac:	2000      	movne	r0, #0
 80011ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80011b2:	bf00      	nop

080011b4 <__aeabi_fcmplt>:
 80011b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b8:	f7ff ffea 	bl	8001190 <__aeabi_cfcmpeq>
 80011bc:	bf34      	ite	cc
 80011be:	2001      	movcc	r0, #1
 80011c0:	2000      	movcs	r0, #0
 80011c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011c6:	bf00      	nop

080011c8 <__aeabi_fcmple>:
 80011c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011cc:	f7ff ffe0 	bl	8001190 <__aeabi_cfcmpeq>
 80011d0:	bf94      	ite	ls
 80011d2:	2001      	movls	r0, #1
 80011d4:	2000      	movhi	r0, #0
 80011d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011da:	bf00      	nop

080011dc <__aeabi_fcmpge>:
 80011dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011e0:	f7ff ffd2 	bl	8001188 <__aeabi_cfrcmple>
 80011e4:	bf94      	ite	ls
 80011e6:	2001      	movls	r0, #1
 80011e8:	2000      	movhi	r0, #0
 80011ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80011ee:	bf00      	nop

080011f0 <__aeabi_fcmpgt>:
 80011f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011f4:	f7ff ffc8 	bl	8001188 <__aeabi_cfrcmple>
 80011f8:	bf34      	ite	cc
 80011fa:	2001      	movcc	r0, #1
 80011fc:	2000      	movcs	r0, #0
 80011fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8001202:	bf00      	nop

08001204 <__aeabi_fcmpun>:
 8001204:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001208:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800120c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001210:	d102      	bne.n	8001218 <__aeabi_fcmpun+0x14>
 8001212:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001216:	d108      	bne.n	800122a <__aeabi_fcmpun+0x26>
 8001218:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800121c:	d102      	bne.n	8001224 <__aeabi_fcmpun+0x20>
 800121e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001222:	d102      	bne.n	800122a <__aeabi_fcmpun+0x26>
 8001224:	f04f 0000 	mov.w	r0, #0
 8001228:	4770      	bx	lr
 800122a:	f04f 0001 	mov.w	r0, #1
 800122e:	4770      	bx	lr

08001230 <__aeabi_uldivmod>:
 8001230:	b953      	cbnz	r3, 8001248 <__aeabi_uldivmod+0x18>
 8001232:	b94a      	cbnz	r2, 8001248 <__aeabi_uldivmod+0x18>
 8001234:	2900      	cmp	r1, #0
 8001236:	bf08      	it	eq
 8001238:	2800      	cmpeq	r0, #0
 800123a:	bf1c      	itt	ne
 800123c:	f04f 31ff 	movne.w	r1, #4294967295
 8001240:	f04f 30ff 	movne.w	r0, #4294967295
 8001244:	f000 b9ae 	b.w	80015a4 <__aeabi_idiv0>
 8001248:	f1ad 0c08 	sub.w	ip, sp, #8
 800124c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001250:	f000 f83e 	bl	80012d0 <__udivmoddi4>
 8001254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800125c:	b004      	add	sp, #16
 800125e:	4770      	bx	lr

08001260 <__aeabi_d2lz>:
 8001260:	b538      	push	{r3, r4, r5, lr}
 8001262:	4605      	mov	r5, r0
 8001264:	460c      	mov	r4, r1
 8001266:	2200      	movs	r2, #0
 8001268:	2300      	movs	r3, #0
 800126a:	4628      	mov	r0, r5
 800126c:	4621      	mov	r1, r4
 800126e:	f7ff fc1f 	bl	8000ab0 <__aeabi_dcmplt>
 8001272:	b928      	cbnz	r0, 8001280 <__aeabi_d2lz+0x20>
 8001274:	4628      	mov	r0, r5
 8001276:	4621      	mov	r1, r4
 8001278:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800127c:	f000 b80a 	b.w	8001294 <__aeabi_d2ulz>
 8001280:	4628      	mov	r0, r5
 8001282:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001286:	f000 f805 	bl	8001294 <__aeabi_d2ulz>
 800128a:	4240      	negs	r0, r0
 800128c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001290:	bd38      	pop	{r3, r4, r5, pc}
 8001292:	bf00      	nop

08001294 <__aeabi_d2ulz>:
 8001294:	b5d0      	push	{r4, r6, r7, lr}
 8001296:	2200      	movs	r2, #0
 8001298:	4b0b      	ldr	r3, [pc, #44]	; (80012c8 <__aeabi_d2ulz+0x34>)
 800129a:	4606      	mov	r6, r0
 800129c:	460f      	mov	r7, r1
 800129e:	f7ff f995 	bl	80005cc <__aeabi_dmul>
 80012a2:	f7ff fc6b 	bl	8000b7c <__aeabi_d2uiz>
 80012a6:	4604      	mov	r4, r0
 80012a8:	f7ff f916 	bl	80004d8 <__aeabi_ui2d>
 80012ac:	2200      	movs	r2, #0
 80012ae:	4b07      	ldr	r3, [pc, #28]	; (80012cc <__aeabi_d2ulz+0x38>)
 80012b0:	f7ff f98c 	bl	80005cc <__aeabi_dmul>
 80012b4:	4602      	mov	r2, r0
 80012b6:	460b      	mov	r3, r1
 80012b8:	4630      	mov	r0, r6
 80012ba:	4639      	mov	r1, r7
 80012bc:	f7fe ffce 	bl	800025c <__aeabi_dsub>
 80012c0:	f7ff fc5c 	bl	8000b7c <__aeabi_d2uiz>
 80012c4:	4621      	mov	r1, r4
 80012c6:	bdd0      	pop	{r4, r6, r7, pc}
 80012c8:	3df00000 	.word	0x3df00000
 80012cc:	41f00000 	.word	0x41f00000

080012d0 <__udivmoddi4>:
 80012d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80012d4:	9e08      	ldr	r6, [sp, #32]
 80012d6:	460d      	mov	r5, r1
 80012d8:	4604      	mov	r4, r0
 80012da:	4688      	mov	r8, r1
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d14d      	bne.n	800137c <__udivmoddi4+0xac>
 80012e0:	428a      	cmp	r2, r1
 80012e2:	4694      	mov	ip, r2
 80012e4:	d968      	bls.n	80013b8 <__udivmoddi4+0xe8>
 80012e6:	fab2 f282 	clz	r2, r2
 80012ea:	b152      	cbz	r2, 8001302 <__udivmoddi4+0x32>
 80012ec:	fa01 f302 	lsl.w	r3, r1, r2
 80012f0:	f1c2 0120 	rsb	r1, r2, #32
 80012f4:	fa20 f101 	lsr.w	r1, r0, r1
 80012f8:	fa0c fc02 	lsl.w	ip, ip, r2
 80012fc:	ea41 0803 	orr.w	r8, r1, r3
 8001300:	4094      	lsls	r4, r2
 8001302:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8001306:	fbb8 f7f1 	udiv	r7, r8, r1
 800130a:	fa1f fe8c 	uxth.w	lr, ip
 800130e:	fb01 8817 	mls	r8, r1, r7, r8
 8001312:	fb07 f00e 	mul.w	r0, r7, lr
 8001316:	0c23      	lsrs	r3, r4, #16
 8001318:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800131c:	4298      	cmp	r0, r3
 800131e:	d90a      	bls.n	8001336 <__udivmoddi4+0x66>
 8001320:	eb1c 0303 	adds.w	r3, ip, r3
 8001324:	f107 35ff 	add.w	r5, r7, #4294967295
 8001328:	f080 811e 	bcs.w	8001568 <__udivmoddi4+0x298>
 800132c:	4298      	cmp	r0, r3
 800132e:	f240 811b 	bls.w	8001568 <__udivmoddi4+0x298>
 8001332:	3f02      	subs	r7, #2
 8001334:	4463      	add	r3, ip
 8001336:	1a1b      	subs	r3, r3, r0
 8001338:	fbb3 f0f1 	udiv	r0, r3, r1
 800133c:	fb01 3310 	mls	r3, r1, r0, r3
 8001340:	fb00 fe0e 	mul.w	lr, r0, lr
 8001344:	b2a4      	uxth	r4, r4
 8001346:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800134a:	45a6      	cmp	lr, r4
 800134c:	d90a      	bls.n	8001364 <__udivmoddi4+0x94>
 800134e:	eb1c 0404 	adds.w	r4, ip, r4
 8001352:	f100 33ff 	add.w	r3, r0, #4294967295
 8001356:	f080 8109 	bcs.w	800156c <__udivmoddi4+0x29c>
 800135a:	45a6      	cmp	lr, r4
 800135c:	f240 8106 	bls.w	800156c <__udivmoddi4+0x29c>
 8001360:	4464      	add	r4, ip
 8001362:	3802      	subs	r0, #2
 8001364:	2100      	movs	r1, #0
 8001366:	eba4 040e 	sub.w	r4, r4, lr
 800136a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800136e:	b11e      	cbz	r6, 8001378 <__udivmoddi4+0xa8>
 8001370:	2300      	movs	r3, #0
 8001372:	40d4      	lsrs	r4, r2
 8001374:	e9c6 4300 	strd	r4, r3, [r6]
 8001378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800137c:	428b      	cmp	r3, r1
 800137e:	d908      	bls.n	8001392 <__udivmoddi4+0xc2>
 8001380:	2e00      	cmp	r6, #0
 8001382:	f000 80ee 	beq.w	8001562 <__udivmoddi4+0x292>
 8001386:	2100      	movs	r1, #0
 8001388:	e9c6 0500 	strd	r0, r5, [r6]
 800138c:	4608      	mov	r0, r1
 800138e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001392:	fab3 f183 	clz	r1, r3
 8001396:	2900      	cmp	r1, #0
 8001398:	d14a      	bne.n	8001430 <__udivmoddi4+0x160>
 800139a:	42ab      	cmp	r3, r5
 800139c:	d302      	bcc.n	80013a4 <__udivmoddi4+0xd4>
 800139e:	4282      	cmp	r2, r0
 80013a0:	f200 80fc 	bhi.w	800159c <__udivmoddi4+0x2cc>
 80013a4:	1a84      	subs	r4, r0, r2
 80013a6:	eb65 0303 	sbc.w	r3, r5, r3
 80013aa:	2001      	movs	r0, #1
 80013ac:	4698      	mov	r8, r3
 80013ae:	2e00      	cmp	r6, #0
 80013b0:	d0e2      	beq.n	8001378 <__udivmoddi4+0xa8>
 80013b2:	e9c6 4800 	strd	r4, r8, [r6]
 80013b6:	e7df      	b.n	8001378 <__udivmoddi4+0xa8>
 80013b8:	b902      	cbnz	r2, 80013bc <__udivmoddi4+0xec>
 80013ba:	deff      	udf	#255	; 0xff
 80013bc:	fab2 f282 	clz	r2, r2
 80013c0:	2a00      	cmp	r2, #0
 80013c2:	f040 8091 	bne.w	80014e8 <__udivmoddi4+0x218>
 80013c6:	eba1 000c 	sub.w	r0, r1, ip
 80013ca:	2101      	movs	r1, #1
 80013cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80013d0:	fa1f fe8c 	uxth.w	lr, ip
 80013d4:	fbb0 f3f7 	udiv	r3, r0, r7
 80013d8:	fb07 0013 	mls	r0, r7, r3, r0
 80013dc:	0c25      	lsrs	r5, r4, #16
 80013de:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80013e2:	fb0e f003 	mul.w	r0, lr, r3
 80013e6:	42a8      	cmp	r0, r5
 80013e8:	d908      	bls.n	80013fc <__udivmoddi4+0x12c>
 80013ea:	eb1c 0505 	adds.w	r5, ip, r5
 80013ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80013f2:	d202      	bcs.n	80013fa <__udivmoddi4+0x12a>
 80013f4:	42a8      	cmp	r0, r5
 80013f6:	f200 80ce 	bhi.w	8001596 <__udivmoddi4+0x2c6>
 80013fa:	4643      	mov	r3, r8
 80013fc:	1a2d      	subs	r5, r5, r0
 80013fe:	fbb5 f0f7 	udiv	r0, r5, r7
 8001402:	fb07 5510 	mls	r5, r7, r0, r5
 8001406:	fb0e fe00 	mul.w	lr, lr, r0
 800140a:	b2a4      	uxth	r4, r4
 800140c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001410:	45a6      	cmp	lr, r4
 8001412:	d908      	bls.n	8001426 <__udivmoddi4+0x156>
 8001414:	eb1c 0404 	adds.w	r4, ip, r4
 8001418:	f100 35ff 	add.w	r5, r0, #4294967295
 800141c:	d202      	bcs.n	8001424 <__udivmoddi4+0x154>
 800141e:	45a6      	cmp	lr, r4
 8001420:	f200 80b6 	bhi.w	8001590 <__udivmoddi4+0x2c0>
 8001424:	4628      	mov	r0, r5
 8001426:	eba4 040e 	sub.w	r4, r4, lr
 800142a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800142e:	e79e      	b.n	800136e <__udivmoddi4+0x9e>
 8001430:	f1c1 0720 	rsb	r7, r1, #32
 8001434:	408b      	lsls	r3, r1
 8001436:	fa22 fc07 	lsr.w	ip, r2, r7
 800143a:	ea4c 0c03 	orr.w	ip, ip, r3
 800143e:	fa25 fa07 	lsr.w	sl, r5, r7
 8001442:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001446:	fbba f8f9 	udiv	r8, sl, r9
 800144a:	fa20 f307 	lsr.w	r3, r0, r7
 800144e:	fb09 aa18 	mls	sl, r9, r8, sl
 8001452:	408d      	lsls	r5, r1
 8001454:	fa1f fe8c 	uxth.w	lr, ip
 8001458:	431d      	orrs	r5, r3
 800145a:	fa00 f301 	lsl.w	r3, r0, r1
 800145e:	fb08 f00e 	mul.w	r0, r8, lr
 8001462:	0c2c      	lsrs	r4, r5, #16
 8001464:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8001468:	42a0      	cmp	r0, r4
 800146a:	fa02 f201 	lsl.w	r2, r2, r1
 800146e:	d90b      	bls.n	8001488 <__udivmoddi4+0x1b8>
 8001470:	eb1c 0404 	adds.w	r4, ip, r4
 8001474:	f108 3aff 	add.w	sl, r8, #4294967295
 8001478:	f080 8088 	bcs.w	800158c <__udivmoddi4+0x2bc>
 800147c:	42a0      	cmp	r0, r4
 800147e:	f240 8085 	bls.w	800158c <__udivmoddi4+0x2bc>
 8001482:	f1a8 0802 	sub.w	r8, r8, #2
 8001486:	4464      	add	r4, ip
 8001488:	1a24      	subs	r4, r4, r0
 800148a:	fbb4 f0f9 	udiv	r0, r4, r9
 800148e:	fb09 4410 	mls	r4, r9, r0, r4
 8001492:	fb00 fe0e 	mul.w	lr, r0, lr
 8001496:	b2ad      	uxth	r5, r5
 8001498:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800149c:	45a6      	cmp	lr, r4
 800149e:	d908      	bls.n	80014b2 <__udivmoddi4+0x1e2>
 80014a0:	eb1c 0404 	adds.w	r4, ip, r4
 80014a4:	f100 35ff 	add.w	r5, r0, #4294967295
 80014a8:	d26c      	bcs.n	8001584 <__udivmoddi4+0x2b4>
 80014aa:	45a6      	cmp	lr, r4
 80014ac:	d96a      	bls.n	8001584 <__udivmoddi4+0x2b4>
 80014ae:	3802      	subs	r0, #2
 80014b0:	4464      	add	r4, ip
 80014b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80014b6:	fba0 9502 	umull	r9, r5, r0, r2
 80014ba:	eba4 040e 	sub.w	r4, r4, lr
 80014be:	42ac      	cmp	r4, r5
 80014c0:	46c8      	mov	r8, r9
 80014c2:	46ae      	mov	lr, r5
 80014c4:	d356      	bcc.n	8001574 <__udivmoddi4+0x2a4>
 80014c6:	d053      	beq.n	8001570 <__udivmoddi4+0x2a0>
 80014c8:	2e00      	cmp	r6, #0
 80014ca:	d069      	beq.n	80015a0 <__udivmoddi4+0x2d0>
 80014cc:	ebb3 0208 	subs.w	r2, r3, r8
 80014d0:	eb64 040e 	sbc.w	r4, r4, lr
 80014d4:	fa22 f301 	lsr.w	r3, r2, r1
 80014d8:	fa04 f707 	lsl.w	r7, r4, r7
 80014dc:	431f      	orrs	r7, r3
 80014de:	40cc      	lsrs	r4, r1
 80014e0:	e9c6 7400 	strd	r7, r4, [r6]
 80014e4:	2100      	movs	r1, #0
 80014e6:	e747      	b.n	8001378 <__udivmoddi4+0xa8>
 80014e8:	fa0c fc02 	lsl.w	ip, ip, r2
 80014ec:	f1c2 0120 	rsb	r1, r2, #32
 80014f0:	fa25 f301 	lsr.w	r3, r5, r1
 80014f4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80014f8:	fa20 f101 	lsr.w	r1, r0, r1
 80014fc:	4095      	lsls	r5, r2
 80014fe:	430d      	orrs	r5, r1
 8001500:	fbb3 f1f7 	udiv	r1, r3, r7
 8001504:	fb07 3311 	mls	r3, r7, r1, r3
 8001508:	fa1f fe8c 	uxth.w	lr, ip
 800150c:	0c28      	lsrs	r0, r5, #16
 800150e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001512:	fb01 f30e 	mul.w	r3, r1, lr
 8001516:	4283      	cmp	r3, r0
 8001518:	fa04 f402 	lsl.w	r4, r4, r2
 800151c:	d908      	bls.n	8001530 <__udivmoddi4+0x260>
 800151e:	eb1c 0000 	adds.w	r0, ip, r0
 8001522:	f101 38ff 	add.w	r8, r1, #4294967295
 8001526:	d22f      	bcs.n	8001588 <__udivmoddi4+0x2b8>
 8001528:	4283      	cmp	r3, r0
 800152a:	d92d      	bls.n	8001588 <__udivmoddi4+0x2b8>
 800152c:	3902      	subs	r1, #2
 800152e:	4460      	add	r0, ip
 8001530:	1ac0      	subs	r0, r0, r3
 8001532:	fbb0 f3f7 	udiv	r3, r0, r7
 8001536:	fb07 0013 	mls	r0, r7, r3, r0
 800153a:	b2ad      	uxth	r5, r5
 800153c:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001540:	fb03 f00e 	mul.w	r0, r3, lr
 8001544:	42a8      	cmp	r0, r5
 8001546:	d908      	bls.n	800155a <__udivmoddi4+0x28a>
 8001548:	eb1c 0505 	adds.w	r5, ip, r5
 800154c:	f103 38ff 	add.w	r8, r3, #4294967295
 8001550:	d216      	bcs.n	8001580 <__udivmoddi4+0x2b0>
 8001552:	42a8      	cmp	r0, r5
 8001554:	d914      	bls.n	8001580 <__udivmoddi4+0x2b0>
 8001556:	3b02      	subs	r3, #2
 8001558:	4465      	add	r5, ip
 800155a:	1a28      	subs	r0, r5, r0
 800155c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001560:	e738      	b.n	80013d4 <__udivmoddi4+0x104>
 8001562:	4631      	mov	r1, r6
 8001564:	4630      	mov	r0, r6
 8001566:	e707      	b.n	8001378 <__udivmoddi4+0xa8>
 8001568:	462f      	mov	r7, r5
 800156a:	e6e4      	b.n	8001336 <__udivmoddi4+0x66>
 800156c:	4618      	mov	r0, r3
 800156e:	e6f9      	b.n	8001364 <__udivmoddi4+0x94>
 8001570:	454b      	cmp	r3, r9
 8001572:	d2a9      	bcs.n	80014c8 <__udivmoddi4+0x1f8>
 8001574:	ebb9 0802 	subs.w	r8, r9, r2
 8001578:	eb65 0e0c 	sbc.w	lr, r5, ip
 800157c:	3801      	subs	r0, #1
 800157e:	e7a3      	b.n	80014c8 <__udivmoddi4+0x1f8>
 8001580:	4643      	mov	r3, r8
 8001582:	e7ea      	b.n	800155a <__udivmoddi4+0x28a>
 8001584:	4628      	mov	r0, r5
 8001586:	e794      	b.n	80014b2 <__udivmoddi4+0x1e2>
 8001588:	4641      	mov	r1, r8
 800158a:	e7d1      	b.n	8001530 <__udivmoddi4+0x260>
 800158c:	46d0      	mov	r8, sl
 800158e:	e77b      	b.n	8001488 <__udivmoddi4+0x1b8>
 8001590:	4464      	add	r4, ip
 8001592:	3802      	subs	r0, #2
 8001594:	e747      	b.n	8001426 <__udivmoddi4+0x156>
 8001596:	3b02      	subs	r3, #2
 8001598:	4465      	add	r5, ip
 800159a:	e72f      	b.n	80013fc <__udivmoddi4+0x12c>
 800159c:	4608      	mov	r0, r1
 800159e:	e706      	b.n	80013ae <__udivmoddi4+0xde>
 80015a0:	4631      	mov	r1, r6
 80015a2:	e6e9      	b.n	8001378 <__udivmoddi4+0xa8>

080015a4 <__aeabi_idiv0>:
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop

080015a8 <uvp6_init>:
int (*uvp6_functions[UVP6_MSG_NUM_OF_FUNCTIONS])(uvp6* uvp6_obj,uint8_t* msg);
char*  uvp6_messages_strings[UVP6_MSG_NUM_OF_FUNCTIONS];
const char* uvp6_commands_strings[]={"$start:ACQ_CSCS_002H","$stop;\n","$stop;\n","$start:ACQ_CSCS_052L"};

void uvp6_init(uvp6* uvp6_obj,osMessageQId events_q_Handle)
{
 80015a8:	b5b0      	push	{r4, r5, r7, lr}
 80015aa:	b092      	sub	sp, #72	; 0x48
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	6039      	str	r1, [r7, #0]
	uvp6_messages_init(uvp6_obj);
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f000 f9ec 	bl	8001990 <uvp6_messages_init>

	uvp6_obj->power_status=UVP6_POWER_IS_UNKNOWN;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2202      	movs	r2, #2
 80015bc:	735a      	strb	r2, [r3, #13]

	//osMessageQDef(uvp6_events_q, 20, uint8_t);
	//uvp6_obj->events_q= osMessageCreate(osMessageQ(uvp6_events_q), NULL);

	uvp6_obj->events_q = events_q_Handle;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	683a      	ldr	r2, [r7, #0]
 80015c2:	609a      	str	r2, [r3, #8]

	osMessageQDef(uvp6_media_rx_q, 20, uint16_t);
 80015c4:	4b18      	ldr	r3, [pc, #96]	; (8001628 <uvp6_init+0x80>)
 80015c6:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80015ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uvp6_obj->media_rx_messages_q= osMessageCreate(osMessageQ(uvp6_media_rx_q), NULL);
 80015d0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80015d4:	2100      	movs	r1, #0
 80015d6:	4618      	mov	r0, r3
 80015d8:	f005 feea 	bl	80073b0 <osMessageCreate>
 80015dc:	4602      	mov	r2, r0
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	601a      	str	r2, [r3, #0]

	osMessageQDef(uvp6_media_tx_q, 400, uint8_t);
 80015e2:	4b12      	ldr	r3, [pc, #72]	; (800162c <uvp6_init+0x84>)
 80015e4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80015e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015ea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uvp6_obj->media_tx_q = osMessageCreate(osMessageQ(uvp6_media_tx_q), NULL);
 80015ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015f2:	2100      	movs	r1, #0
 80015f4:	4618      	mov	r0, r3
 80015f6:	f005 fedb 	bl	80073b0 <osMessageCreate>
 80015fa:	4602      	mov	r2, r0
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	605a      	str	r2, [r3, #4]

	osThreadDef(uvp6_task, uvp6_loop, osPriorityNormal, 0, 512);
 8001600:	4b0b      	ldr	r3, [pc, #44]	; (8001630 <uvp6_init+0x88>)
 8001602:	f107 040c 	add.w	r4, r7, #12
 8001606:	461d      	mov	r5, r3
 8001608:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800160a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800160c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001610:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	osThreadCreate(osThread(uvp6_task), uvp6_obj);
 8001614:	f107 030c 	add.w	r3, r7, #12
 8001618:	6879      	ldr	r1, [r7, #4]
 800161a:	4618      	mov	r0, r3
 800161c:	f005 fdb1 	bl	8007182 <osThreadCreate>
}
 8001620:	bf00      	nop
 8001622:	3748      	adds	r7, #72	; 0x48
 8001624:	46bd      	mov	sp, r7
 8001626:	bdb0      	pop	{r4, r5, r7, pc}
 8001628:	0800e544 	.word	0x0800e544
 800162c:	0800e554 	.word	0x0800e554
 8001630:	0800e564 	.word	0x0800e564

08001634 <uvp6_media_process_byte>:

void uvp6_media_process_byte(uvp6* uvp6_obj,uint8_t rx_byte)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	460b      	mov	r3, r1
 800163e:	70fb      	strb	r3, [r7, #3]
	if(uvp6_obj->media_status==UVP6_MEDIA_READY)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	7b9b      	ldrb	r3, [r3, #14]
 8001644:	2b01      	cmp	r3, #1
 8001646:	d160      	bne.n	800170a <uvp6_media_process_byte+0xd6>
	{
		uvp6_obj->rx_buffer[uvp6_obj->rx_buffer_indx]=rx_byte;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f8b3 38c1 	ldrh.w	r3, [r3, #2241]	; 0x8c1
 800164e:	b29b      	uxth	r3, r3
 8001650:	461a      	mov	r2, r3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4413      	add	r3, r2
 8001656:	78fa      	ldrb	r2, [r7, #3]
 8001658:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
		if(rx_byte=='\n')
 800165c:	78fb      	ldrb	r3, [r7, #3]
 800165e:	2b0a      	cmp	r3, #10
 8001660:	d134      	bne.n	80016cc <uvp6_media_process_byte+0x98>
		{
			uvp6_obj->rx_buffer[uvp6_obj->rx_buffer_indx]=0x00;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	f8b3 38c1 	ldrh.w	r3, [r3, #2241]	; 0x8c1
 8001668:	b29b      	uxth	r3, r3
 800166a:	461a      	mov	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	4413      	add	r3, r2
 8001670:	2200      	movs	r2, #0
 8001672:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
			osMessagePut(uvp6_obj->media_rx_messages_q,uvp6_obj->rx_buffer_new_string_indx,1);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6818      	ldr	r0, [r3, #0]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f8b3 38c3 	ldrh.w	r3, [r3, #2243]	; 0x8c3
 8001680:	b29b      	uxth	r3, r3
 8001682:	2201      	movs	r2, #1
 8001684:	4619      	mov	r1, r3
 8001686:	f005 febb 	bl	8007400 <osMessagePut>
			if(uvp6_obj->rx_buffer_indx>UVP6_RX_BUFFER_THR) uvp6_obj->rx_buffer_indx=0;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	f8b3 38c1 	ldrh.w	r3, [r3, #2241]	; 0x8c1
 8001690:	b29b      	uxth	r3, r3
 8001692:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001696:	4293      	cmp	r3, r2
 8001698:	d907      	bls.n	80016aa <uvp6_media_process_byte+0x76>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	f883 28c1 	strb.w	r2, [r3, #2241]	; 0x8c1
 80016a2:	2200      	movs	r2, #0
 80016a4:	f883 28c2 	strb.w	r2, [r3, #2242]	; 0x8c2
 80016a8:	e008      	b.n	80016bc <uvp6_media_process_byte+0x88>
			else  uvp6_obj->rx_buffer_indx++;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	f8b3 38c1 	ldrh.w	r3, [r3, #2241]	; 0x8c1
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	3301      	adds	r3, #1
 80016b4:	b29a      	uxth	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	f8a3 28c1 	strh.w	r2, [r3, #2241]	; 0x8c1
			uvp6_obj->rx_buffer_new_string_indx=uvp6_obj->rx_buffer_indx;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f8b3 38c1 	ldrh.w	r3, [r3, #2241]	; 0x8c1
 80016c2:	b29a      	uxth	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f8a3 28c3 	strh.w	r2, [r3, #2243]	; 0x8c3
 80016ca:	e008      	b.n	80016de <uvp6_media_process_byte+0xaa>
		}
		else uvp6_obj->rx_buffer_indx++;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f8b3 38c1 	ldrh.w	r3, [r3, #2241]	; 0x8c1
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	3301      	adds	r3, #1
 80016d6:	b29a      	uxth	r2, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f8a3 28c1 	strh.w	r2, [r3, #2241]	; 0x8c1
		if(uvp6_obj->rx_buffer_indx==UVP6_RX_BUFFER_SIZE)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	f8b3 38c1 	ldrh.w	r3, [r3, #2241]	; 0x8c1
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80016ea:	d11c      	bne.n	8001726 <uvp6_media_process_byte+0xf2>
		{
			uvp6_obj->rx_buffer_indx=0;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2200      	movs	r2, #0
 80016f0:	f883 28c1 	strb.w	r2, [r3, #2241]	; 0x8c1
 80016f4:	2200      	movs	r2, #0
 80016f6:	f883 28c2 	strb.w	r2, [r3, #2242]	; 0x8c2
			uvp6_obj->rx_buffer_new_string_indx=uvp6_obj->rx_buffer_indx;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	f8b3 38c1 	ldrh.w	r3, [r3, #2241]	; 0x8c1
 8001700:	b29a      	uxth	r2, r3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	f8a3 28c3 	strh.w	r2, [r3, #2243]	; 0x8c3
	else
	{
		uvp6_obj->rx_buffer_indx=0;
		uvp6_obj->rx_buffer_new_string_indx=uvp6_obj->rx_buffer_indx;
	}
}
 8001708:	e00d      	b.n	8001726 <uvp6_media_process_byte+0xf2>
		uvp6_obj->rx_buffer_indx=0;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2200      	movs	r2, #0
 800170e:	f883 28c1 	strb.w	r2, [r3, #2241]	; 0x8c1
 8001712:	2200      	movs	r2, #0
 8001714:	f883 28c2 	strb.w	r2, [r3, #2242]	; 0x8c2
		uvp6_obj->rx_buffer_new_string_indx=uvp6_obj->rx_buffer_indx;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	f8b3 38c1 	ldrh.w	r3, [r3, #2241]	; 0x8c1
 800171e:	b29a      	uxth	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f8a3 28c3 	strh.w	r2, [r3, #2243]	; 0x8c3
}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <uvp6_loop>:

void uvp6_loop(uvp6* uvp6_obj)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	b084      	sub	sp, #16
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
 uint16_t msg_indx;
 for(;;)
 {
	if(xQueueReceive(uvp6_obj->media_rx_messages_q,&msg_indx,0))
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f107 010a 	add.w	r1, r7, #10
 800173e:	2200      	movs	r2, #0
 8001740:	4618      	mov	r0, r3
 8001742:	f006 fb21 	bl	8007d88 <xQueueReceive>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d008      	beq.n	800175e <uvp6_loop+0x30>
	{
		uint8_t* msg=uvp6_obj->rx_buffer+msg_indx;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	33c1      	adds	r3, #193	; 0xc1
 8001750:	897a      	ldrh	r2, [r7, #10]
 8001752:	4413      	add	r3, r2
 8001754:	60fb      	str	r3, [r7, #12]
		uvp6_parse_message(uvp6_obj,msg);
 8001756:	68f9      	ldr	r1, [r7, #12]
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f000 f8c9 	bl	80018f0 <uvp6_parse_message>
	}
	osDelay(1);
 800175e:	2001      	movs	r0, #1
 8001760:	f005 fd5b 	bl	800721a <osDelay>
	if(xQueueReceive(uvp6_obj->media_rx_messages_q,&msg_indx,0))
 8001764:	e7e7      	b.n	8001736 <uvp6_loop+0x8>

08001766 <uvp6_media_get_byte>:

}


uint8_t uvp6_media_get_byte(uvp6* uvp6_obj,uint8_t* tx_byte)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	b086      	sub	sp, #24
 800176a:	af00      	add	r7, sp, #0
 800176c:	6078      	str	r0, [r7, #4]
 800176e:	6039      	str	r1, [r7, #0]
	osEvent res=osMessageGet(uvp6_obj->media_tx_q,0);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6859      	ldr	r1, [r3, #4]
 8001774:	f107 030c 	add.w	r3, r7, #12
 8001778:	2200      	movs	r2, #0
 800177a:	4618      	mov	r0, r3
 800177c:	f005 fe80 	bl	8007480 <osMessageGet>
	if(res.status==osEventMessage)
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	2b10      	cmp	r3, #16
 8001784:	d105      	bne.n	8001792 <uvp6_media_get_byte+0x2c>
     {
		*tx_byte=res.value.v;
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	b2da      	uxtb	r2, r3
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	701a      	strb	r2, [r3, #0]
		return UVP6_F_OK;
 800178e:	2300      	movs	r3, #0
 8001790:	e000      	b.n	8001794 <uvp6_media_get_byte+0x2e>
     }
   return UVP6_F_ERR;
 8001792:	2301      	movs	r3, #1
}
 8001794:	4618      	mov	r0, r3
 8001796:	3718      	adds	r7, #24
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}

0800179c <uvp6_send_cmd>:


void uvp6_send_cmd(uvp6* uvp6_obj,uint8_t cmd_id,void* arg)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b092      	sub	sp, #72	; 0x48
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	60f8      	str	r0, [r7, #12]
 80017a4:	460b      	mov	r3, r1
 80017a6:	607a      	str	r2, [r7, #4]
 80017a8:	72fb      	strb	r3, [r7, #11]
 char tmp_cmd[40];
 switch(cmd_id)
 80017aa:	7afb      	ldrb	r3, [r7, #11]
 80017ac:	2b03      	cmp	r3, #3
 80017ae:	d041      	beq.n	8001834 <uvp6_send_cmd+0x98>
 80017b0:	2b03      	cmp	r3, #3
 80017b2:	f300 8094 	bgt.w	80018de <uvp6_send_cmd+0x142>
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d002      	beq.n	80017c0 <uvp6_send_cmd+0x24>
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	d074      	beq.n	80018a8 <uvp6_send_cmd+0x10c>
	   }

	 break;
 }

}
 80017be:	e08e      	b.n	80018de <uvp6_send_cmd+0x142>
       tmp_cmd[0]=0x00;
 80017c0:	2300      	movs	r3, #0
 80017c2:	753b      	strb	r3, [r7, #20]
       strcat(tmp_cmd,uvp6_commands_strings[UVP6_CMD_START_H_ACQ]);
 80017c4:	4b48      	ldr	r3, [pc, #288]	; (80018e8 <uvp6_send_cmd+0x14c>)
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	f107 0314 	add.w	r3, r7, #20
 80017cc:	4611      	mov	r1, r2
 80017ce:	4618      	mov	r0, r3
 80017d0:	f009 f9cf 	bl	800ab72 <strcat>
       strcat(tmp_cmd,(char*)arg);
 80017d4:	f107 0314 	add.w	r3, r7, #20
 80017d8:	6879      	ldr	r1, [r7, #4]
 80017da:	4618      	mov	r0, r3
 80017dc:	f009 f9c9 	bl	800ab72 <strcat>
       strcat(tmp_cmd,";\n");
 80017e0:	f107 0314 	add.w	r3, r7, #20
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7fe fd2d 	bl	8000244 <strlen>
 80017ea:	4603      	mov	r3, r0
 80017ec:	461a      	mov	r2, r3
 80017ee:	f107 0314 	add.w	r3, r7, #20
 80017f2:	4413      	add	r3, r2
 80017f4:	4a3d      	ldr	r2, [pc, #244]	; (80018ec <uvp6_send_cmd+0x150>)
 80017f6:	8811      	ldrh	r1, [r2, #0]
 80017f8:	7892      	ldrb	r2, [r2, #2]
 80017fa:	8019      	strh	r1, [r3, #0]
 80017fc:	709a      	strb	r2, [r3, #2]
  	   for(int i=0;i<strlen(tmp_cmd);i++)
 80017fe:	2300      	movs	r3, #0
 8001800:	647b      	str	r3, [r7, #68]	; 0x44
 8001802:	e00d      	b.n	8001820 <uvp6_send_cmd+0x84>
  		   osMessagePut(uvp6_obj->media_tx_q,tmp_cmd[i],0);
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	6858      	ldr	r0, [r3, #4]
 8001808:	f107 0214 	add.w	r2, r7, #20
 800180c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800180e:	4413      	add	r3, r2
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2200      	movs	r2, #0
 8001814:	4619      	mov	r1, r3
 8001816:	f005 fdf3 	bl	8007400 <osMessagePut>
  	   for(int i=0;i<strlen(tmp_cmd);i++)
 800181a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800181c:	3301      	adds	r3, #1
 800181e:	647b      	str	r3, [r7, #68]	; 0x44
 8001820:	f107 0314 	add.w	r3, r7, #20
 8001824:	4618      	mov	r0, r3
 8001826:	f7fe fd0d 	bl	8000244 <strlen>
 800182a:	4602      	mov	r2, r0
 800182c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800182e:	429a      	cmp	r2, r3
 8001830:	d8e8      	bhi.n	8001804 <uvp6_send_cmd+0x68>
	 break;
 8001832:	e054      	b.n	80018de <uvp6_send_cmd+0x142>
       tmp_cmd[0]=0x00;
 8001834:	2300      	movs	r3, #0
 8001836:	753b      	strb	r3, [r7, #20]
       strcat(tmp_cmd,uvp6_commands_strings[UVP6_CMD_START_L_ACQ]);
 8001838:	4b2b      	ldr	r3, [pc, #172]	; (80018e8 <uvp6_send_cmd+0x14c>)
 800183a:	68da      	ldr	r2, [r3, #12]
 800183c:	f107 0314 	add.w	r3, r7, #20
 8001840:	4611      	mov	r1, r2
 8001842:	4618      	mov	r0, r3
 8001844:	f009 f995 	bl	800ab72 <strcat>
       strcat(tmp_cmd,(char*)arg);
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	6879      	ldr	r1, [r7, #4]
 800184e:	4618      	mov	r0, r3
 8001850:	f009 f98f 	bl	800ab72 <strcat>
       strcat(tmp_cmd,";\n");
 8001854:	f107 0314 	add.w	r3, r7, #20
 8001858:	4618      	mov	r0, r3
 800185a:	f7fe fcf3 	bl	8000244 <strlen>
 800185e:	4603      	mov	r3, r0
 8001860:	461a      	mov	r2, r3
 8001862:	f107 0314 	add.w	r3, r7, #20
 8001866:	4413      	add	r3, r2
 8001868:	4a20      	ldr	r2, [pc, #128]	; (80018ec <uvp6_send_cmd+0x150>)
 800186a:	8811      	ldrh	r1, [r2, #0]
 800186c:	7892      	ldrb	r2, [r2, #2]
 800186e:	8019      	strh	r1, [r3, #0]
 8001870:	709a      	strb	r2, [r3, #2]
  	   for(int i=0;i<strlen(tmp_cmd);i++)
 8001872:	2300      	movs	r3, #0
 8001874:	643b      	str	r3, [r7, #64]	; 0x40
 8001876:	e00d      	b.n	8001894 <uvp6_send_cmd+0xf8>
  		   osMessagePut(uvp6_obj->media_tx_q,tmp_cmd[i],0);
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	6858      	ldr	r0, [r3, #4]
 800187c:	f107 0214 	add.w	r2, r7, #20
 8001880:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001882:	4413      	add	r3, r2
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	2200      	movs	r2, #0
 8001888:	4619      	mov	r1, r3
 800188a:	f005 fdb9 	bl	8007400 <osMessagePut>
  	   for(int i=0;i<strlen(tmp_cmd);i++)
 800188e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001890:	3301      	adds	r3, #1
 8001892:	643b      	str	r3, [r7, #64]	; 0x40
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	4618      	mov	r0, r3
 800189a:	f7fe fcd3 	bl	8000244 <strlen>
 800189e:	4602      	mov	r2, r0
 80018a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80018a2:	429a      	cmp	r2, r3
 80018a4:	d8e8      	bhi.n	8001878 <uvp6_send_cmd+0xdc>
	 break;
 80018a6:	e01a      	b.n	80018de <uvp6_send_cmd+0x142>
	   for(int i=0;i<strlen(uvp6_commands_strings[UVP6_CMD_STOP_ACQ]);i++)
 80018a8:	2300      	movs	r3, #0
 80018aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018ac:	e00d      	b.n	80018ca <uvp6_send_cmd+0x12e>
		   osMessagePut(uvp6_obj->media_tx_q,*(uvp6_commands_strings[UVP6_CMD_STOP_ACQ]+i),0);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	6858      	ldr	r0, [r3, #4]
 80018b2:	4b0d      	ldr	r3, [pc, #52]	; (80018e8 <uvp6_send_cmd+0x14c>)
 80018b4:	685a      	ldr	r2, [r3, #4]
 80018b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018b8:	4413      	add	r3, r2
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	2200      	movs	r2, #0
 80018be:	4619      	mov	r1, r3
 80018c0:	f005 fd9e 	bl	8007400 <osMessagePut>
	   for(int i=0;i<strlen(uvp6_commands_strings[UVP6_CMD_STOP_ACQ]);i++)
 80018c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018c6:	3301      	adds	r3, #1
 80018c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018ca:	4b07      	ldr	r3, [pc, #28]	; (80018e8 <uvp6_send_cmd+0x14c>)
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7fe fcb8 	bl	8000244 <strlen>
 80018d4:	4602      	mov	r2, r0
 80018d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018d8:	429a      	cmp	r2, r3
 80018da:	d8e8      	bhi.n	80018ae <uvp6_send_cmd+0x112>
	 break;
 80018dc:	bf00      	nop
}
 80018de:	bf00      	nop
 80018e0:	3748      	adds	r7, #72	; 0x48
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	20000000 	.word	0x20000000
 80018ec:	0800e580 	.word	0x0800e580

080018f0 <uvp6_parse_message>:
}



int uvp6_parse_message(uvp6* uvp6_obj,uint8_t* msg)
{
 80018f0:	b590      	push	{r4, r7, lr}
 80018f2:	b087      	sub	sp, #28
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
	char * pch;
	pch = strtok (msg,":,;");//header
 80018fa:	4922      	ldr	r1, [pc, #136]	; (8001984 <uvp6_parse_message+0x94>)
 80018fc:	6838      	ldr	r0, [r7, #0]
 80018fe:	f009 ffc1 	bl	800b884 <strtok>
 8001902:	6138      	str	r0, [r7, #16]
	uint8_t* tmp_ptr;
	for(int i=0;i<UVP6_MSG_NUM_OF_FUNCTIONS;i++)
 8001904:	2300      	movs	r3, #0
 8001906:	617b      	str	r3, [r7, #20]
 8001908:	e033      	b.n	8001972 <uvp6_parse_message+0x82>
	{
	   if(strlen(pch)==strlen(uvp6_messages_strings[i]))
 800190a:	6938      	ldr	r0, [r7, #16]
 800190c:	f7fe fc9a 	bl	8000244 <strlen>
 8001910:	4604      	mov	r4, r0
 8001912:	4a1d      	ldr	r2, [pc, #116]	; (8001988 <uvp6_parse_message+0x98>)
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800191a:	4618      	mov	r0, r3
 800191c:	f7fe fc92 	bl	8000244 <strlen>
 8001920:	4603      	mov	r3, r0
 8001922:	429c      	cmp	r4, r3
 8001924:	d122      	bne.n	800196c <uvp6_parse_message+0x7c>
	   {
		  tmp_ptr=0;
 8001926:	2300      	movs	r3, #0
 8001928:	60fb      	str	r3, [r7, #12]
		  tmp_ptr=strstr(pch,uvp6_messages_strings[i]);
 800192a:	4a17      	ldr	r2, [pc, #92]	; (8001988 <uvp6_parse_message+0x98>)
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001932:	4619      	mov	r1, r3
 8001934:	6938      	ldr	r0, [r7, #16]
 8001936:	f009 f933 	bl	800aba0 <strstr>
 800193a:	60f8      	str	r0, [r7, #12]
		  if(tmp_ptr)
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d014      	beq.n	800196c <uvp6_parse_message+0x7c>
		   {
			 if(uvp6_functions[i](uvp6_obj,msg+strlen(tmp_ptr)+1)==UVP6_F_OK) return UVP6_F_OK;
 8001942:	4a12      	ldr	r2, [pc, #72]	; (800198c <uvp6_parse_message+0x9c>)
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800194a:	68f8      	ldr	r0, [r7, #12]
 800194c:	f7fe fc7a 	bl	8000244 <strlen>
 8001950:	4603      	mov	r3, r0
 8001952:	3301      	adds	r3, #1
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	4413      	add	r3, r2
 8001958:	4619      	mov	r1, r3
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	47a0      	blx	r4
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d101      	bne.n	8001968 <uvp6_parse_message+0x78>
 8001964:	2300      	movs	r3, #0
 8001966:	e008      	b.n	800197a <uvp6_parse_message+0x8a>
	         else return UVP6_F_ERR;
 8001968:	2301      	movs	r3, #1
 800196a:	e006      	b.n	800197a <uvp6_parse_message+0x8a>
	for(int i=0;i<UVP6_MSG_NUM_OF_FUNCTIONS;i++)
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	3301      	adds	r3, #1
 8001970:	617b      	str	r3, [r7, #20]
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	2b06      	cmp	r3, #6
 8001976:	ddc8      	ble.n	800190a <uvp6_parse_message+0x1a>
		   }
		}
	 }
	 return UVP6_F_ERR;
 8001978:	2301      	movs	r3, #1

}
 800197a:	4618      	mov	r0, r3
 800197c:	371c      	adds	r7, #28
 800197e:	46bd      	mov	sp, r7
 8001980:	bd90      	pop	{r4, r7, pc}
 8001982:	bf00      	nop
 8001984:	0800e584 	.word	0x0800e584
 8001988:	20000458 	.word	0x20000458
 800198c:	2000043c 	.word	0x2000043c

08001990 <uvp6_messages_init>:

void uvp6_messages_init(uvp6* uvp6_obj)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]

	uvp6_functions[UVP6_MSG_HW_CONF] = UVP6_MSG_HW_CONF_f;
 8001998:	4b17      	ldr	r3, [pc, #92]	; (80019f8 <uvp6_messages_init+0x68>)
 800199a:	4a18      	ldr	r2, [pc, #96]	; (80019fc <uvp6_messages_init+0x6c>)
 800199c:	601a      	str	r2, [r3, #0]
	uvp6_functions[UVP6_MSG_BLACK_DATA] = UVP6_MSG_BLACK_DATA_f;
 800199e:	4b16      	ldr	r3, [pc, #88]	; (80019f8 <uvp6_messages_init+0x68>)
 80019a0:	4a17      	ldr	r2, [pc, #92]	; (8001a00 <uvp6_messages_init+0x70>)
 80019a2:	605a      	str	r2, [r3, #4]
	uvp6_functions[UVP6_MSG_LPM_DATA] = UVP6_MSG_LPM_DATA_f;
 80019a4:	4b14      	ldr	r3, [pc, #80]	; (80019f8 <uvp6_messages_init+0x68>)
 80019a6:	4a17      	ldr	r2, [pc, #92]	; (8001a04 <uvp6_messages_init+0x74>)
 80019a8:	609a      	str	r2, [r3, #8]
	uvp6_functions[UVP6_MSG_ACQ_CONF] = UVP6_MSG_ACQ_CONF_f;
 80019aa:	4b13      	ldr	r3, [pc, #76]	; (80019f8 <uvp6_messages_init+0x68>)
 80019ac:	4a16      	ldr	r2, [pc, #88]	; (8001a08 <uvp6_messages_init+0x78>)
 80019ae:	60da      	str	r2, [r3, #12]
	uvp6_functions[UVP6_MSG_START_ACK] = UVP6_MSG_START_ACK_f;
 80019b0:	4b11      	ldr	r3, [pc, #68]	; (80019f8 <uvp6_messages_init+0x68>)
 80019b2:	4a16      	ldr	r2, [pc, #88]	; (8001a0c <uvp6_messages_init+0x7c>)
 80019b4:	611a      	str	r2, [r3, #16]
	uvp6_functions[UVP6_MSG_START_ERR] = UVP6_MSG_START_ERR_f;
 80019b6:	4b10      	ldr	r3, [pc, #64]	; (80019f8 <uvp6_messages_init+0x68>)
 80019b8:	4a15      	ldr	r2, [pc, #84]	; (8001a10 <uvp6_messages_init+0x80>)
 80019ba:	615a      	str	r2, [r3, #20]
	uvp6_functions[UVP6_MSG_STOP_ACK] = UVP6_MSG_STOP_ACK_f;
 80019bc:	4b0e      	ldr	r3, [pc, #56]	; (80019f8 <uvp6_messages_init+0x68>)
 80019be:	4a15      	ldr	r2, [pc, #84]	; (8001a14 <uvp6_messages_init+0x84>)
 80019c0:	619a      	str	r2, [r3, #24]

	uvp6_messages_strings[UVP6_MSG_HW_CONF] = "HW_CONF";
 80019c2:	4b15      	ldr	r3, [pc, #84]	; (8001a18 <uvp6_messages_init+0x88>)
 80019c4:	4a15      	ldr	r2, [pc, #84]	; (8001a1c <uvp6_messages_init+0x8c>)
 80019c6:	601a      	str	r2, [r3, #0]
	uvp6_messages_strings[UVP6_MSG_BLACK_DATA] = "BLACK_DATA";
 80019c8:	4b13      	ldr	r3, [pc, #76]	; (8001a18 <uvp6_messages_init+0x88>)
 80019ca:	4a15      	ldr	r2, [pc, #84]	; (8001a20 <uvp6_messages_init+0x90>)
 80019cc:	605a      	str	r2, [r3, #4]
	uvp6_messages_strings[UVP6_MSG_LPM_DATA] = "LPM_DATA";
 80019ce:	4b12      	ldr	r3, [pc, #72]	; (8001a18 <uvp6_messages_init+0x88>)
 80019d0:	4a14      	ldr	r2, [pc, #80]	; (8001a24 <uvp6_messages_init+0x94>)
 80019d2:	609a      	str	r2, [r3, #8]
	uvp6_messages_strings[UVP6_MSG_ACQ_CONF] = "ACQ_CONF";
 80019d4:	4b10      	ldr	r3, [pc, #64]	; (8001a18 <uvp6_messages_init+0x88>)
 80019d6:	4a14      	ldr	r2, [pc, #80]	; (8001a28 <uvp6_messages_init+0x98>)
 80019d8:	60da      	str	r2, [r3, #12]
	uvp6_messages_strings[UVP6_MSG_START_ACK] = "$startack";
 80019da:	4b0f      	ldr	r3, [pc, #60]	; (8001a18 <uvp6_messages_init+0x88>)
 80019dc:	4a13      	ldr	r2, [pc, #76]	; (8001a2c <uvp6_messages_init+0x9c>)
 80019de:	611a      	str	r2, [r3, #16]
	uvp6_messages_strings[UVP6_MSG_START_ERR] = "$starterr";
 80019e0:	4b0d      	ldr	r3, [pc, #52]	; (8001a18 <uvp6_messages_init+0x88>)
 80019e2:	4a13      	ldr	r2, [pc, #76]	; (8001a30 <uvp6_messages_init+0xa0>)
 80019e4:	615a      	str	r2, [r3, #20]
	uvp6_messages_strings[UVP6_MSG_STOP_ACK] = "$stopack";
 80019e6:	4b0c      	ldr	r3, [pc, #48]	; (8001a18 <uvp6_messages_init+0x88>)
 80019e8:	4a12      	ldr	r2, [pc, #72]	; (8001a34 <uvp6_messages_init+0xa4>)
 80019ea:	619a      	str	r2, [r3, #24]
}
 80019ec:	bf00      	nop
 80019ee:	370c      	adds	r7, #12
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bc80      	pop	{r7}
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	2000043c 	.word	0x2000043c
 80019fc:	08001a39 	.word	0x08001a39
 8001a00:	08001a5b 	.word	0x08001a5b
 8001a04:	08001a71 	.word	0x08001a71
 8001a08:	08001b89 	.word	0x08001b89
 8001a0c:	08001bab 	.word	0x08001bab
 8001a10:	08001bcd 	.word	0x08001bcd
 8001a14:	08001c11 	.word	0x08001c11
 8001a18:	20000458 	.word	0x20000458
 8001a1c:	0800e588 	.word	0x0800e588
 8001a20:	0800e590 	.word	0x0800e590
 8001a24:	0800e59c 	.word	0x0800e59c
 8001a28:	0800e5a8 	.word	0x0800e5a8
 8001a2c:	0800e5b4 	.word	0x0800e5b4
 8001a30:	0800e5c0 	.word	0x0800e5c0
 8001a34:	0800e5cc 	.word	0x0800e5cc

08001a38 <UVP6_MSG_HW_CONF_f>:


int UVP6_MSG_HW_CONF_f(uvp6* uvp6_obj,uint8_t* msg)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	6039      	str	r1, [r7, #0]
   osMessagePut(uvp6_obj->events_q,UVP6_EVNT_BOOTED,1);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	2201      	movs	r2, #1
 8001a48:	2164      	movs	r1, #100	; 0x64
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f005 fcd8 	bl	8007400 <osMessagePut>
   return UVP6_F_OK;
 8001a50:	2300      	movs	r3, #0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <UVP6_MSG_BLACK_DATA_f>:
int UVP6_MSG_BLACK_DATA_f(uvp6* uvp6_obj,uint8_t* msg)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	b083      	sub	sp, #12
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
 8001a62:	6039      	str	r1, [r7, #0]
	return UVP6_F_OK;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	370c      	adds	r7, #12
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr

08001a70 <UVP6_MSG_LPM_DATA_f>:
int UVP6_MSG_LPM_DATA_f(uvp6* uvp6_obj,uint8_t* msg)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b086      	sub	sp, #24
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6039      	str	r1, [r7, #0]
	char * pch;
	pch = strtok (msg,",");//pressure
 8001a7a:	4941      	ldr	r1, [pc, #260]	; (8001b80 <UVP6_MSG_LPM_DATA_f+0x110>)
 8001a7c:	6838      	ldr	r0, [r7, #0]
 8001a7e:	f009 ff01 	bl	800b884 <strtok>
 8001a82:	60f8      	str	r0, [r7, #12]
	uvp6_obj->lpm_data.pressure=strtof(pch,NULL);
 8001a84:	2100      	movs	r1, #0
 8001a86:	68f8      	ldr	r0, [r7, #12]
 8001a88:	f009 feaa 	bl	800b7e0 <strtof>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	f8c3 200f 	str.w	r2, [r3, #15]
	pch = strtok (NULL,",");//date
 8001a94:	493a      	ldr	r1, [pc, #232]	; (8001b80 <UVP6_MSG_LPM_DATA_f+0x110>)
 8001a96:	2000      	movs	r0, #0
 8001a98:	f009 fef4 	bl	800b884 <strtok>
 8001a9c:	60f8      	str	r0, [r7, #12]
	strcpy(uvp6_obj->lpm_data.date,pch);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	3313      	adds	r3, #19
 8001aa2:	68f9      	ldr	r1, [r7, #12]
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f009 f873 	bl	800ab90 <strcpy>
	pch = strtok (NULL,",");//time
 8001aaa:	4935      	ldr	r1, [pc, #212]	; (8001b80 <UVP6_MSG_LPM_DATA_f+0x110>)
 8001aac:	2000      	movs	r0, #0
 8001aae:	f009 fee9 	bl	800b884 <strtok>
 8001ab2:	60f8      	str	r0, [r7, #12]
	strcpy(uvp6_obj->lpm_data.time,pch);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	331d      	adds	r3, #29
 8001ab8:	68f9      	ldr	r1, [r7, #12]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f009 f868 	bl	800ab90 <strcpy>
	pch = strtok (NULL,",");//num_of_images
 8001ac0:	492f      	ldr	r1, [pc, #188]	; (8001b80 <UVP6_MSG_LPM_DATA_f+0x110>)
 8001ac2:	2000      	movs	r0, #0
 8001ac4:	f009 fede 	bl	800b884 <strtok>
 8001ac8:	60f8      	str	r0, [r7, #12]
	uvp6_obj->lpm_data.number_of_images=strtoul(pch,NULL,0);
 8001aca:	2200      	movs	r2, #0
 8001acc:	2100      	movs	r1, #0
 8001ace:	68f8      	ldr	r0, [r7, #12]
 8001ad0:	f00a f82c 	bl	800bb2c <strtoul>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	625a      	str	r2, [r3, #36]	; 0x24
	pch = strtok (NULL,",");//temperature
 8001ada:	4929      	ldr	r1, [pc, #164]	; (8001b80 <UVP6_MSG_LPM_DATA_f+0x110>)
 8001adc:	2000      	movs	r0, #0
 8001ade:	f009 fed1 	bl	800b884 <strtok>
 8001ae2:	60f8      	str	r0, [r7, #12]
	uvp6_obj->lpm_data.temperature=strtof(pch,NULL);
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	68f8      	ldr	r0, [r7, #12]
 8001ae8:	f009 fe7a 	bl	800b7e0 <strtof>
 8001aec:	4602      	mov	r2, r0
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	629a      	str	r2, [r3, #40]	; 0x28
	//data
	for(int i=0;i<UVP6_NUM_OF_CATEGORIES;i++)
 8001af2:	2300      	movs	r3, #0
 8001af4:	617b      	str	r3, [r7, #20]
 8001af6:	e016      	b.n	8001b26 <UVP6_MSG_LPM_DATA_f+0xb6>
	{
		if(pch = strtok (NULL,","))//data i
 8001af8:	4921      	ldr	r1, [pc, #132]	; (8001b80 <UVP6_MSG_LPM_DATA_f+0x110>)
 8001afa:	2000      	movs	r0, #0
 8001afc:	f009 fec2 	bl	800b884 <strtok>
 8001b00:	60f8      	str	r0, [r7, #12]
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d00b      	beq.n	8001b20 <UVP6_MSG_LPM_DATA_f+0xb0>
		{
		 uvp6_obj->lpm_data.data[i]=strtoul(pch,NULL,0);
 8001b08:	2200      	movs	r2, #0
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	68f8      	ldr	r0, [r7, #12]
 8001b0e:	f00a f80d 	bl	800bb2c <strtoul>
 8001b12:	4601      	mov	r1, r0
 8001b14:	687a      	ldr	r2, [r7, #4]
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	3308      	adds	r3, #8
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	4413      	add	r3, r2
 8001b1e:	60d9      	str	r1, [r3, #12]
	for(int i=0;i<UVP6_NUM_OF_CATEGORIES;i++)
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	3301      	adds	r3, #1
 8001b24:	617b      	str	r3, [r7, #20]
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	2b11      	cmp	r3, #17
 8001b2a:	dde5      	ble.n	8001af8 <UVP6_MSG_LPM_DATA_f+0x88>
		}

	}
	//grey levels
	for(int i=0;i<UVP6_NUM_OF_CATEGORIES;i++)
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	613b      	str	r3, [r7, #16]
 8001b30:	e016      	b.n	8001b60 <UVP6_MSG_LPM_DATA_f+0xf0>
	{
		if(pch = strtok (NULL,",;"))//grey level i
 8001b32:	4914      	ldr	r1, [pc, #80]	; (8001b84 <UVP6_MSG_LPM_DATA_f+0x114>)
 8001b34:	2000      	movs	r0, #0
 8001b36:	f009 fea5 	bl	800b884 <strtok>
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d00b      	beq.n	8001b5a <UVP6_MSG_LPM_DATA_f+0xea>
		{
		 uvp6_obj->lpm_data.grey_levels[i]=strtoul(pch,NULL,0);
 8001b42:	2200      	movs	r2, #0
 8001b44:	2100      	movs	r1, #0
 8001b46:	68f8      	ldr	r0, [r7, #12]
 8001b48:	f009 fff0 	bl	800bb2c <strtoul>
 8001b4c:	4601      	mov	r1, r0
 8001b4e:	687a      	ldr	r2, [r7, #4]
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	331a      	adds	r3, #26
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	4413      	add	r3, r2
 8001b58:	60d9      	str	r1, [r3, #12]
	for(int i=0;i<UVP6_NUM_OF_CATEGORIES;i++)
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	613b      	str	r3, [r7, #16]
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	2b11      	cmp	r3, #17
 8001b64:	dde5      	ble.n	8001b32 <UVP6_MSG_LPM_DATA_f+0xc2>
		}
	}

	osMessagePut(uvp6_obj->events_q,UVP6_EVNT_LPM_DATA_RCVD,1);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	2165      	movs	r1, #101	; 0x65
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f005 fc46 	bl	8007400 <osMessagePut>
	return UVP6_F_OK;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3718      	adds	r7, #24
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	0800e5d8 	.word	0x0800e5d8
 8001b84:	0800e5dc 	.word	0x0800e5dc

08001b88 <UVP6_MSG_ACQ_CONF_f>:

int UVP6_MSG_ACQ_CONF_f(uvp6* uvp6_obj,uint8_t* msg)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
	osMessagePut(uvp6_obj->events_q,UVP6_EVNT_ACQ_CONF_RCVD,1);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	2201      	movs	r2, #1
 8001b98:	2167      	movs	r1, #103	; 0x67
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f005 fc30 	bl	8007400 <osMessagePut>
	//uvp6_obj->status=UVP6_IDLE;
	return UVP6_F_OK;
 8001ba0:	2300      	movs	r3, #0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <UVP6_MSG_START_ACK_f>:


int UVP6_MSG_START_ACK_f(uvp6* uvp6_obj,uint8_t* msg)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b082      	sub	sp, #8
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
 8001bb2:	6039      	str	r1, [r7, #0]
	osMessagePut(uvp6_obj->events_q,UVP6_EVNT_START_ACK_RCVD,1);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	2201      	movs	r2, #1
 8001bba:	2168      	movs	r1, #104	; 0x68
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f005 fc1f 	bl	8007400 <osMessagePut>
	return UVP6_F_OK;
 8001bc2:	2300      	movs	r3, #0
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3708      	adds	r7, #8
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <UVP6_MSG_START_ERR_f>:

int UVP6_MSG_START_ERR_f(uvp6* uvp6_obj,uint8_t* msg)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	6039      	str	r1, [r7, #0]
	char * pch;
	pch = strtok (msg,";");//error num
 8001bd6:	490d      	ldr	r1, [pc, #52]	; (8001c0c <UVP6_MSG_START_ERR_f+0x40>)
 8001bd8:	6838      	ldr	r0, [r7, #0]
 8001bda:	f009 fe53 	bl	800b884 <strtok>
 8001bde:	60f8      	str	r0, [r7, #12]
	uvp6_obj->start_error=strtol(pch,NULL,10);
 8001be0:	220a      	movs	r2, #10
 8001be2:	2100      	movs	r1, #0
 8001be4:	68f8      	ldr	r0, [r7, #12]
 8001be6:	f009 ff25 	bl	800ba34 <strtol>
 8001bea:	4603      	mov	r3, r0
 8001bec:	461a      	mov	r2, r3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	osMessagePut(uvp6_obj->events_q,UVP6_EVNT_START_ERR_RCVD,1);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	2169      	movs	r1, #105	; 0x69
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f005 fbff 	bl	8007400 <osMessagePut>
	return UVP6_F_OK;
 8001c02:	2300      	movs	r3, #0
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3710      	adds	r7, #16
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	0800e5e0 	.word	0x0800e5e0

08001c10 <UVP6_MSG_STOP_ACK_f>:

int UVP6_MSG_STOP_ACK_f(uvp6* uvp6_obj,uint8_t* msg)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
	osMessagePut(uvp6_obj->events_q,UVP6_EVNT_STOP_ACK_RCVD,1);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	216a      	movs	r1, #106	; 0x6a
 8001c22:	4618      	mov	r0, r3
 8001c24:	f005 fbec 	bl	8007400 <osMessagePut>
	return UVP6_F_OK;
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
	...

08001c34 <base64encode>:
 */
#include "base64.h"
#include "string.h"

int base64encode(void* data_buf, uint32_t dataLength, char* result, uint32_t resultSize)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b09c      	sub	sp, #112	; 0x70
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	60b9      	str	r1, [r7, #8]
 8001c3e:	607a      	str	r2, [r7, #4]
 8001c40:	603b      	str	r3, [r7, #0]
   const char base64chars[] = "ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789+/";
 8001c42:	4a6c      	ldr	r2, [pc, #432]	; (8001df4 <base64encode+0x1c0>)
 8001c44:	f107 0314 	add.w	r3, r7, #20
 8001c48:	4611      	mov	r1, r2
 8001c4a:	2241      	movs	r2, #65	; 0x41
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f008 f961 	bl	8009f14 <memcpy>
   uint8_t *data = ( uint8_t *)data_buf;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	65fb      	str	r3, [r7, #92]	; 0x5c
   size_t resultIndex = 0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	66fb      	str	r3, [r7, #108]	; 0x6c
   size_t x;
   uint32_t n = 0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	667b      	str	r3, [r7, #100]	; 0x64
   int padCount = dataLength % 3;
 8001c5e:	68b9      	ldr	r1, [r7, #8]
 8001c60:	4b65      	ldr	r3, [pc, #404]	; (8001df8 <base64encode+0x1c4>)
 8001c62:	fba3 2301 	umull	r2, r3, r3, r1
 8001c66:	085a      	lsrs	r2, r3, #1
 8001c68:	4613      	mov	r3, r2
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	4413      	add	r3, r2
 8001c6e:	1aca      	subs	r2, r1, r3
 8001c70:	663a      	str	r2, [r7, #96]	; 0x60
   uint8_t n0, n1, n2, n3;

   for (x = 0; x < dataLength; x += 3)
 8001c72:	2300      	movs	r3, #0
 8001c74:	66bb      	str	r3, [r7, #104]	; 0x68
 8001c76:	e091      	b.n	8001d9c <base64encode+0x168>
   {
      n = ((uint32_t)data[x]) << 16;
 8001c78:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001c7a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c7c:	4413      	add	r3, r2
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	041b      	lsls	r3, r3, #16
 8001c82:	667b      	str	r3, [r7, #100]	; 0x64
      if((x+1) < dataLength)
 8001c84:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c86:	3301      	adds	r3, #1
 8001c88:	68ba      	ldr	r2, [r7, #8]
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d908      	bls.n	8001ca0 <base64encode+0x6c>
         n += ((uint32_t)data[x+1]) << 8;
 8001c8e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c90:	3301      	adds	r3, #1
 8001c92:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001c94:	4413      	add	r3, r2
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	021b      	lsls	r3, r3, #8
 8001c9a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001c9c:	4413      	add	r3, r2
 8001c9e:	667b      	str	r3, [r7, #100]	; 0x64
      if((x+2) < dataLength)
 8001ca0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ca2:	3302      	adds	r3, #2
 8001ca4:	68ba      	ldr	r2, [r7, #8]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d908      	bls.n	8001cbc <base64encode+0x88>
         n += data[x+2];
 8001caa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001cac:	3302      	adds	r3, #2
 8001cae:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001cb0:	4413      	add	r3, r2
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001cb8:	4413      	add	r3, r2
 8001cba:	667b      	str	r3, [r7, #100]	; 0x64

      n0 = (uint8_t)(n >> 18) & 63;
 8001cbc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001cbe:	0c9b      	lsrs	r3, r3, #18
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001cc6:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
      n1 = (uint8_t)(n >> 12) & 63;
 8001cca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ccc:	0b1b      	lsrs	r3, r3, #12
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001cd4:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
      n2 = (uint8_t)(n >> 6) & 63;
 8001cd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001cda:	099b      	lsrs	r3, r3, #6
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ce2:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
      n3 = (uint8_t)n & 63;
 8001ce6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001cee:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

      if(resultIndex >= resultSize) return 1;   /* indicate failure: buffer too small */
 8001cf2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d301      	bcc.n	8001cfe <base64encode+0xca>
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e076      	b.n	8001dec <base64encode+0x1b8>
      result[resultIndex++] = base64chars[n0];
 8001cfe:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
 8001d02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d04:	1c59      	adds	r1, r3, #1
 8001d06:	66f9      	str	r1, [r7, #108]	; 0x6c
 8001d08:	6879      	ldr	r1, [r7, #4]
 8001d0a:	440b      	add	r3, r1
 8001d0c:	3270      	adds	r2, #112	; 0x70
 8001d0e:	443a      	add	r2, r7
 8001d10:	f812 2c5c 	ldrb.w	r2, [r2, #-92]
 8001d14:	701a      	strb	r2, [r3, #0]
      if(resultIndex >= resultSize) return 1;   /* indicate failure: buffer too small */
 8001d16:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d301      	bcc.n	8001d22 <base64encode+0xee>
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e064      	b.n	8001dec <base64encode+0x1b8>
      result[resultIndex++] = base64chars[n1];
 8001d22:	f897 205a 	ldrb.w	r2, [r7, #90]	; 0x5a
 8001d26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d28:	1c59      	adds	r1, r3, #1
 8001d2a:	66f9      	str	r1, [r7, #108]	; 0x6c
 8001d2c:	6879      	ldr	r1, [r7, #4]
 8001d2e:	440b      	add	r3, r1
 8001d30:	3270      	adds	r2, #112	; 0x70
 8001d32:	443a      	add	r2, r7
 8001d34:	f812 2c5c 	ldrb.w	r2, [r2, #-92]
 8001d38:	701a      	strb	r2, [r3, #0]

      if((x+1) < dataLength)
 8001d3a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	68ba      	ldr	r2, [r7, #8]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d911      	bls.n	8001d68 <base64encode+0x134>
      {
         if(resultIndex >= resultSize) return 1;   /* indicate failure: buffer too small */
 8001d44:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d301      	bcc.n	8001d50 <base64encode+0x11c>
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e04d      	b.n	8001dec <base64encode+0x1b8>
         result[resultIndex++] = base64chars[n2];
 8001d50:	f897 2059 	ldrb.w	r2, [r7, #89]	; 0x59
 8001d54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d56:	1c59      	adds	r1, r3, #1
 8001d58:	66f9      	str	r1, [r7, #108]	; 0x6c
 8001d5a:	6879      	ldr	r1, [r7, #4]
 8001d5c:	440b      	add	r3, r1
 8001d5e:	3270      	adds	r2, #112	; 0x70
 8001d60:	443a      	add	r2, r7
 8001d62:	f812 2c5c 	ldrb.w	r2, [r2, #-92]
 8001d66:	701a      	strb	r2, [r3, #0]
      }

      if((x+2) < dataLength)
 8001d68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d6a:	3302      	adds	r3, #2
 8001d6c:	68ba      	ldr	r2, [r7, #8]
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d911      	bls.n	8001d96 <base64encode+0x162>
      {
         if(resultIndex >= resultSize) return 1;   /* indicate failure: buffer too small */
 8001d72:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d301      	bcc.n	8001d7e <base64encode+0x14a>
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e036      	b.n	8001dec <base64encode+0x1b8>
         result[resultIndex++] = base64chars[n3];
 8001d7e:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8001d82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d84:	1c59      	adds	r1, r3, #1
 8001d86:	66f9      	str	r1, [r7, #108]	; 0x6c
 8001d88:	6879      	ldr	r1, [r7, #4]
 8001d8a:	440b      	add	r3, r1
 8001d8c:	3270      	adds	r2, #112	; 0x70
 8001d8e:	443a      	add	r2, r7
 8001d90:	f812 2c5c 	ldrb.w	r2, [r2, #-92]
 8001d94:	701a      	strb	r2, [r3, #0]
   for (x = 0; x < dataLength; x += 3)
 8001d96:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d98:	3303      	adds	r3, #3
 8001d9a:	66bb      	str	r3, [r7, #104]	; 0x68
 8001d9c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	f4ff af69 	bcc.w	8001c78 <base64encode+0x44>
      }
   }

   if (padCount > 0)
 8001da6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	dd13      	ble.n	8001dd4 <base64encode+0x1a0>
   {
      for (; padCount < 3; padCount++)
 8001dac:	e00f      	b.n	8001dce <base64encode+0x19a>
      {
         if(resultIndex >= resultSize) return 1;   /* indicate failure: buffer too small */
 8001dae:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d301      	bcc.n	8001dba <base64encode+0x186>
 8001db6:	2301      	movs	r3, #1
 8001db8:	e018      	b.n	8001dec <base64encode+0x1b8>
         result[resultIndex++] = '=';
 8001dba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001dbc:	1c5a      	adds	r2, r3, #1
 8001dbe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	4413      	add	r3, r2
 8001dc4:	223d      	movs	r2, #61	; 0x3d
 8001dc6:	701a      	strb	r2, [r3, #0]
      for (; padCount < 3; padCount++)
 8001dc8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001dca:	3301      	adds	r3, #1
 8001dcc:	663b      	str	r3, [r7, #96]	; 0x60
 8001dce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001dd0:	2b02      	cmp	r3, #2
 8001dd2:	ddec      	ble.n	8001dae <base64encode+0x17a>
      }
   }
   if(resultIndex >= resultSize) return 1;   /* indicate failure: buffer too small */
 8001dd4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d301      	bcc.n	8001de0 <base64encode+0x1ac>
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e005      	b.n	8001dec <base64encode+0x1b8>
   result[resultIndex] = 0;
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001de4:	4413      	add	r3, r2
 8001de6:	2200      	movs	r2, #0
 8001de8:	701a      	strb	r2, [r3, #0]
   return 0;
 8001dea:	2300      	movs	r3, #0
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3770      	adds	r7, #112	; 0x70
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	0800e5e4 	.word	0x0800e5e4
 8001df8:	aaaaaaab 	.word	0xaaaaaaab

08001dfc <calc_XOR>:

uint8_t calc_XOR(char* buffer,uint32_t size)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b085      	sub	sp, #20
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	6039      	str	r1, [r7, #0]
	uint8_t xor=buffer[0];
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	73fb      	strb	r3, [r7, #15]
	for(int i=1;i<size;i++)
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	60bb      	str	r3, [r7, #8]
 8001e10:	e009      	b.n	8001e26 <calc_XOR+0x2a>
	{
		xor=xor^buffer[i];
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	4413      	add	r3, r2
 8001e18:	781a      	ldrb	r2, [r3, #0]
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	4053      	eors	r3, r2
 8001e1e:	73fb      	strb	r3, [r7, #15]
	for(int i=1;i<size;i++)
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	3301      	adds	r3, #1
 8001e24:	60bb      	str	r3, [r7, #8]
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	683a      	ldr	r2, [r7, #0]
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d8f1      	bhi.n	8001e12 <calc_XOR+0x16>
	}

	return xor;
 8001e2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3714      	adds	r7, #20
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bc80      	pop	{r7}
 8001e38:	4770      	bx	lr

08001e3a <disp_proc_get_event>:

#include "disp_proc.h"


F_RES disp_proc_get_event(proc_dispatcher* self_object,uint32_t* event)
{
 8001e3a:	b580      	push	{r7, lr}
 8001e3c:	b086      	sub	sp, #24
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
 8001e42:	6039      	str	r1, [r7, #0]
	osEvent res=osMessageGet(self_object->events_q_Handle,1);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f8d3 1184 	ldr.w	r1, [r3, #388]	; 0x184
 8001e4a:	f107 030c 	add.w	r3, r7, #12
 8001e4e:	2201      	movs	r2, #1
 8001e50:	4618      	mov	r0, r3
 8001e52:	f005 fb15 	bl	8007480 <osMessageGet>
	if(res.status==osEventMessage){
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2b10      	cmp	r3, #16
 8001e5a:	d104      	bne.n	8001e66 <disp_proc_get_event+0x2c>
		*event=res.value.v;
 8001e5c:	693a      	ldr	r2, [r7, #16]
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	601a      	str	r2, [r3, #0]
		return F_OK;
 8001e62:	2300      	movs	r3, #0
 8001e64:	e004      	b.n	8001e70 <disp_proc_get_event+0x36>
	}
	else  if(res.status==osEventTimeout)return F_TIMEOUT;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2b40      	cmp	r3, #64	; 0x40
 8001e6a:	d101      	bne.n	8001e70 <disp_proc_get_event+0x36>
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	e7ff      	b.n	8001e70 <disp_proc_get_event+0x36>
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3718      	adds	r7, #24
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <disp_proc_send_event>:

F_RES disp_proc_send_event(proc_dispatcher* self_object,osMessageQId out_Q,uint32_t event)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
	if(osMessagePut(out_Q,(uint32_t)event,1))
 8001e84:	2201      	movs	r2, #1
 8001e86:	6879      	ldr	r1, [r7, #4]
 8001e88:	68b8      	ldr	r0, [r7, #8]
 8001e8a:	f005 fab9 	bl	8007400 <osMessagePut>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <disp_proc_send_event+0x20>
	{
     return F_OK;
 8001e94:	2300      	movs	r3, #0
 8001e96:	e000      	b.n	8001e9a <disp_proc_send_event+0x22>
	}
	return F_ERR;
 8001e98:	2301      	movs	r3, #1
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <disp_proc_init>:




void disp_proc_init(proc_dispatcher* self_object,osMessageQId workers_cmd_q_Handle,osMessageQId events_q_Handle)
{
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	b084      	sub	sp, #16
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	60f8      	str	r0, [r7, #12]
 8001eaa:	60b9      	str	r1, [r7, #8]
 8001eac:	607a      	str	r2, [r7, #4]
	self_object->workers_cmd_q_Handle=workers_cmd_q_Handle;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	68ba      	ldr	r2, [r7, #8]
 8001eb2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	self_object->events_q_Handle=events_q_Handle;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	fsm_init();
 8001ebe:	f001 fa93 	bl	80033e8 <fsm_init>
}
 8001ec2:	bf00      	nop
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
	...

08001ecc <disp_proc_init_func>:

void disp_proc_init_func(proc_dispatcher* self_object,uint32_t proc_ID,void* func_ptr,
		osMessageQId inQ, proc_queue_gen_flag in_gen_flag , void* proc_self_object,uint32_t events_num,uint32_t* evnt)
{
 8001ecc:	b590      	push	{r4, r7, lr}
 8001ece:	b089      	sub	sp, #36	; 0x24
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	60b9      	str	r1, [r7, #8]
 8001ed6:	607a      	str	r2, [r7, #4]
 8001ed8:	603b      	str	r3, [r7, #0]

	if(in_gen_flag==PROC_CREATE_NEW_Q){
 8001eda:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d113      	bne.n	8001f0a <disp_proc_init_func+0x3e>
		osMessageQDef(proc_func_in_q, DISP_PROC_Q_LEN, uint32_t);
 8001ee2:	4b25      	ldr	r3, [pc, #148]	; (8001f78 <disp_proc_init_func+0xac>)
 8001ee4:	f107 0410 	add.w	r4, r7, #16
 8001ee8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001eea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		self_object->processes[proc_ID].proc_arg.inQ_handle = osMessageCreate(osMessageQ(proc_func_in_q), NULL);
 8001eee:	f107 0310 	add.w	r3, r7, #16
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f005 fa5b 	bl	80073b0 <osMessageCreate>
 8001efa:	4601      	mov	r1, r0
 8001efc:	68fa      	ldr	r2, [r7, #12]
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	015b      	lsls	r3, r3, #5
 8001f02:	4413      	add	r3, r2
 8001f04:	3308      	adds	r3, #8
 8001f06:	6019      	str	r1, [r3, #0]
 8001f08:	e006      	b.n	8001f18 <disp_proc_init_func+0x4c>
	}
	else{
		self_object->processes[proc_ID].proc_arg.inQ_handle = inQ;
 8001f0a:	68fa      	ldr	r2, [r7, #12]
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	015b      	lsls	r3, r3, #5
 8001f10:	4413      	add	r3, r2
 8001f12:	3308      	adds	r3, #8
 8001f14:	683a      	ldr	r2, [r7, #0]
 8001f16:	601a      	str	r2, [r3, #0]
	}

	self_object->processes[proc_ID].proc_arg.outQ_handle = self_object->events_q_Handle;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f8d3 2184 	ldr.w	r2, [r3, #388]	; 0x184
 8001f1e:	68f9      	ldr	r1, [r7, #12]
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	015b      	lsls	r3, r3, #5
 8001f24:	440b      	add	r3, r1
 8001f26:	330c      	adds	r3, #12
 8001f28:	601a      	str	r2, [r3, #0]

	self_object->processes[proc_ID].proc_arg.func_self_object=proc_self_object;
 8001f2a:	68fa      	ldr	r2, [r7, #12]
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	015b      	lsls	r3, r3, #5
 8001f30:	4413      	add	r3, r2
 8001f32:	3304      	adds	r3, #4
 8001f34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f36:	601a      	str	r2, [r3, #0]
	self_object->processes[proc_ID].proc_func_ptr=func_ptr;
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	68f9      	ldr	r1, [r7, #12]
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	015b      	lsls	r3, r3, #5
 8001f40:	440b      	add	r3, r1
 8001f42:	601a      	str	r2, [r3, #0]
	self_object->processes[proc_ID].events.size=events_num;
 8001f44:	68fa      	ldr	r2, [r7, #12]
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	015b      	lsls	r3, r3, #5
 8001f4a:	4413      	add	r3, r2
 8001f4c:	3318      	adds	r3, #24
 8001f4e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001f50:	601a      	str	r2, [r3, #0]
	self_object->processes[proc_ID].events.evnt=evnt;
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	015b      	lsls	r3, r3, #5
 8001f58:	4413      	add	r3, r2
 8001f5a:	331c      	adds	r3, #28
 8001f5c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f5e:	601a      	str	r2, [r3, #0]
	self_object->processes[proc_ID].state=PROC_STOPPED;
 8001f60:	68fa      	ldr	r2, [r7, #12]
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	015b      	lsls	r3, r3, #5
 8001f66:	4413      	add	r3, r2
 8001f68:	3314      	adds	r3, #20
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	701a      	strb	r2, [r3, #0]
}
 8001f6e:	bf00      	nop
 8001f70:	3724      	adds	r7, #36	; 0x24
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd90      	pop	{r4, r7, pc}
 8001f76:	bf00      	nop
 8001f78:	0800e628 	.word	0x0800e628

08001f7c <disp_proc_start>:

F_RES  disp_proc_start(proc_dispatcher* self_object,uint32_t proc_ID,void* func_args)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
	if(self_object->processes[proc_ID].state!=PROC_STARTED&&self_object->processes[proc_ID].state!=PROC_START_PENDING){
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	015b      	lsls	r3, r3, #5
 8001f8e:	4413      	add	r3, r2
 8001f90:	3314      	adds	r3, #20
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d01f      	beq.n	8001fd8 <disp_proc_start+0x5c>
 8001f98:	68fa      	ldr	r2, [r7, #12]
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	015b      	lsls	r3, r3, #5
 8001f9e:	4413      	add	r3, r2
 8001fa0:	3314      	adds	r3, #20
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d017      	beq.n	8001fd8 <disp_proc_start+0x5c>
	  self_object->processes[proc_ID].proc_arg.func_args=func_args;
 8001fa8:	68fa      	ldr	r2, [r7, #12]
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	015b      	lsls	r3, r3, #5
 8001fae:	4413      	add	r3, r2
 8001fb0:	3310      	adds	r3, #16
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	601a      	str	r2, [r3, #0]
	  self_object->processes[proc_ID].state=PROC_START_PENDING;
 8001fb6:	68fa      	ldr	r2, [r7, #12]
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	015b      	lsls	r3, r3, #5
 8001fbc:	4413      	add	r3, r2
 8001fbe:	3314      	adds	r3, #20
 8001fc0:	2202      	movs	r2, #2
 8001fc2:	701a      	strb	r2, [r3, #0]
	  osMessagePut(self_object->workers_cmd_q_Handle,proc_ID,1);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	f8d3 3180 	ldr.w	r3, [r3, #384]	; 0x180
 8001fca:	2201      	movs	r2, #1
 8001fcc:	68b9      	ldr	r1, [r7, #8]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f005 fa16 	bl	8007400 <osMessagePut>
	  return F_OK;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	e000      	b.n	8001fda <disp_proc_start+0x5e>
	}
	return F_ERR;
 8001fd8:	2301      	movs	r3, #1
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3710      	adds	r7, #16
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}

08001fe2 <disp_proc_execute>:

void disp_proc_execute(proc_dispatcher* self_object,uint32_t proc_ID)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	b082      	sub	sp, #8
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
 8001fea:	6039      	str	r1, [r7, #0]
	self_object->processes[proc_ID].state=PROC_STARTED;
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	015b      	lsls	r3, r3, #5
 8001ff2:	4413      	add	r3, r2
 8001ff4:	3314      	adds	r3, #20
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	701a      	strb	r2, [r3, #0]
	self_object->processes[proc_ID].proc_func_ptr(&self_object->processes[proc_ID].proc_arg);
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	015b      	lsls	r3, r3, #5
 8002000:	4413      	add	r3, r2
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	683a      	ldr	r2, [r7, #0]
 8002006:	0152      	lsls	r2, r2, #5
 8002008:	6879      	ldr	r1, [r7, #4]
 800200a:	440a      	add	r2, r1
 800200c:	3204      	adds	r2, #4
 800200e:	4610      	mov	r0, r2
 8002010:	4798      	blx	r3
    //move dependent event from in to out here
	self_object->processes[proc_ID].state=PROC_STOPPED;
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	015b      	lsls	r3, r3, #5
 8002018:	4413      	add	r3, r2
 800201a:	3314      	adds	r3, #20
 800201c:	2200      	movs	r2, #0
 800201e:	701a      	strb	r2, [r3, #0]
}
 8002020:	bf00      	nop
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <disp_proc_set_EA_table>:

void disp_proc_set_EA_table(proc_dispatcher* self_object,EA_table_t*  EA_table)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	6039      	str	r1, [r7, #0]
	self_object->EA_table=EA_table;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	683a      	ldr	r2, [r7, #0]
 8002036:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
}
 800203a:	bf00      	nop
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	bc80      	pop	{r7}
 8002042:	4770      	bx	lr

08002044 <disp_proc_loop>:

extern UART_HandleTypeDef huart5;
void disp_proc_loop(proc_dispatcher* self_object)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
    uint32_t last_event;
    //char tt[100];

    for(;;)
    {
     if(disp_proc_get_event(self_object,&last_event)==F_OK){
 800204c:	f107 030c 	add.w	r3, r7, #12
 8002050:	4619      	mov	r1, r3
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f7ff fef1 	bl	8001e3a <disp_proc_get_event>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d1f6      	bne.n	800204c <disp_proc_loop+0x8>

      for(int i=0;i<DISP_NUM_OF_PROCESSES;i++)
 800205e:	2300      	movs	r3, #0
 8002060:	617b      	str	r3, [r7, #20]
 8002062:	e021      	b.n	80020a8 <disp_proc_loop+0x64>
      {
        if(self_object->processes[i].state==PROC_STARTED){
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	015b      	lsls	r3, r3, #5
 800206a:	4413      	add	r3, r2
 800206c:	3314      	adds	r3, #20
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d116      	bne.n	80020a2 <disp_proc_loop+0x5e>
        	if(disp_proc_check_event(last_event,&self_object->processes[i].events)==F_OK){
 8002074:	68f8      	ldr	r0, [r7, #12]
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	015b      	lsls	r3, r3, #5
 800207a:	3318      	adds	r3, #24
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	4413      	add	r3, r2
 8002080:	4619      	mov	r1, r3
 8002082:	f000 f836 	bl	80020f2 <disp_proc_check_event>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d10a      	bne.n	80020a2 <disp_proc_loop+0x5e>
        		disp_proc_send_event(self_object,self_object->processes[i].proc_arg.inQ_handle,last_event);
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	015b      	lsls	r3, r3, #5
 8002092:	4413      	add	r3, r2
 8002094:	3308      	adds	r3, #8
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	4619      	mov	r1, r3
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f7ff feeb 	bl	8001e78 <disp_proc_send_event>
      for(int i=0;i<DISP_NUM_OF_PROCESSES;i++)
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	3301      	adds	r3, #1
 80020a6:	617b      	str	r3, [r7, #20]
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	2b0b      	cmp	r3, #11
 80020ac:	ddda      	ble.n	8002064 <disp_proc_loop+0x20>
        }
      }
      //EA table check
     // sprintf(tt,"Num_of_events:%d\n",self_object->EA_table->num_of_events);
      //HAL_UART_Transmit(&huart5,tt,strlen(tt),100);
      for(int y=0;y<(self_object->EA_table->num_of_events);y++)
 80020ae:	2300      	movs	r3, #0
 80020b0:	613b      	str	r3, [r7, #16]
 80020b2:	e016      	b.n	80020e2 <disp_proc_loop+0x9e>
      {
         // sprintf(tt,"Event:%d\n",self_object->EA_table->EAT[y].event);
          //HAL_UART_Transmit(&huart5,tt,strlen(tt),100);
    	  if(last_event==self_object->EA_table->EAT[y].event) {
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80020ba:	685a      	ldr	r2, [r3, #4]
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	00db      	lsls	r3, r3, #3
 80020c0:	4413      	add	r3, r2
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d108      	bne.n	80020dc <disp_proc_loop+0x98>
    		  self_object->EA_table->EAT[y].action();
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80020d0:	685a      	ldr	r2, [r3, #4]
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	00db      	lsls	r3, r3, #3
 80020d6:	4413      	add	r3, r2
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	4798      	blx	r3
      for(int y=0;y<(self_object->EA_table->num_of_events);y++)
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	3301      	adds	r3, #1
 80020e0:	613b      	str	r3, [r7, #16]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d8e1      	bhi.n	80020b4 <disp_proc_loop+0x70>
     if(disp_proc_get_event(self_object,&last_event)==F_OK){
 80020f0:	e7ac      	b.n	800204c <disp_proc_loop+0x8>

080020f2 <disp_proc_check_event>:
     }
    }
}

F_RES disp_proc_check_event(uint32_t event,proc_events_t* events)
{
 80020f2:	b480      	push	{r7}
 80020f4:	b085      	sub	sp, #20
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
 80020fa:	6039      	str	r1, [r7, #0]
	for(int i=0;i<events->size;i++){
 80020fc:	2300      	movs	r3, #0
 80020fe:	60fb      	str	r3, [r7, #12]
 8002100:	e00d      	b.n	800211e <disp_proc_check_event+0x2c>
		if(events->evnt[i]==event) return F_OK;
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	685a      	ldr	r2, [r3, #4]
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	4413      	add	r3, r2
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	429a      	cmp	r2, r3
 8002112:	d101      	bne.n	8002118 <disp_proc_check_event+0x26>
 8002114:	2300      	movs	r3, #0
 8002116:	e008      	b.n	800212a <disp_proc_check_event+0x38>
	for(int i=0;i<events->size;i++){
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	3301      	adds	r3, #1
 800211c:	60fb      	str	r3, [r7, #12]
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	429a      	cmp	r2, r3
 8002126:	d8ec      	bhi.n	8002102 <disp_proc_check_event+0x10>
	}
	return F_ERR;
 8002128:	2301      	movs	r3, #1
}
 800212a:	4618      	mov	r0, r3
 800212c:	3714      	adds	r7, #20
 800212e:	46bd      	mov	sp, r7
 8002130:	bc80      	pop	{r7}
 8002132:	4770      	bx	lr

08002134 <lpm_sum_messages>:
extern float bloc_GPS_lat;
extern float bloc_GPS_lon;


void lpm_sum_messages(uvp6* uvp6_obj,lpm_data_str* lpm_messages_buffer)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
  lpm_messages_buffer->temperature+=uvp6_obj->lpm_data.temperature;
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	f8d3 3019 	ldr.w	r3, [r3, #25]
 8002144:	687a      	ldr	r2, [r7, #4]
 8002146:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002148:	4611      	mov	r1, r2
 800214a:	4618      	mov	r0, r3
 800214c:	f7fe fd8c 	bl	8000c68 <__addsf3>
 8002150:	4603      	mov	r3, r0
 8002152:	461a      	mov	r2, r3
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	f8c3 2019 	str.w	r2, [r3, #25]
  lpm_messages_buffer->pressure+=uvp6_obj->lpm_data.pressure;
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	687a      	ldr	r2, [r7, #4]
 8002160:	f8d2 200f 	ldr.w	r2, [r2, #15]
 8002164:	4611      	mov	r1, r2
 8002166:	4618      	mov	r0, r3
 8002168:	f7fe fd7e 	bl	8000c68 <__addsf3>
 800216c:	4603      	mov	r3, r0
 800216e:	461a      	mov	r2, r3
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	601a      	str	r2, [r3, #0]
  lpm_messages_buffer->number_of_images+=uvp6_obj->lpm_data.number_of_images;
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	f8d3 2015 	ldr.w	r2, [r3, #21]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800217e:	441a      	add	r2, r3
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	f8c3 2015 	str.w	r2, [r3, #21]
  for(int y=0;y<UVP6_NUM_OF_CATEGORIES;y++){
 8002186:	2300      	movs	r3, #0
 8002188:	60fb      	str	r3, [r7, #12]
 800218a:	e034      	b.n	80021f6 <lpm_sum_messages+0xc2>
	lpm_messages_buffer->data[y]+=uvp6_obj->lpm_data.data[y];
 800218c:	683a      	ldr	r2, [r7, #0]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	3306      	adds	r3, #6
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	4413      	add	r3, r2
 8002196:	f8d3 2005 	ldr.w	r2, [r3, #5]
 800219a:	6879      	ldr	r1, [r7, #4]
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	3308      	adds	r3, #8
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	440b      	add	r3, r1
 80021a4:	68db      	ldr	r3, [r3, #12]
 80021a6:	441a      	add	r2, r3
 80021a8:	6839      	ldr	r1, [r7, #0]
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	3306      	adds	r3, #6
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	440b      	add	r3, r1
 80021b2:	f8c3 2005 	str.w	r2, [r3, #5]
	lpm_messages_buffer->grey_levels[y]+=(uvp6_obj->lpm_data.grey_levels[y]*uvp6_obj->lpm_data.data[y]);
 80021b6:	683a      	ldr	r2, [r7, #0]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	3318      	adds	r3, #24
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	4413      	add	r3, r2
 80021c0:	f8d3 2005 	ldr.w	r2, [r3, #5]
 80021c4:	6879      	ldr	r1, [r7, #4]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	331a      	adds	r3, #26
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	440b      	add	r3, r1
 80021ce:	68d9      	ldr	r1, [r3, #12]
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	3308      	adds	r3, #8
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	4403      	add	r3, r0
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	fb01 f303 	mul.w	r3, r1, r3
 80021e0:	441a      	add	r2, r3
 80021e2:	6839      	ldr	r1, [r7, #0]
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	3318      	adds	r3, #24
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	440b      	add	r3, r1
 80021ec:	f8c3 2005 	str.w	r2, [r3, #5]
  for(int y=0;y<UVP6_NUM_OF_CATEGORIES;y++){
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	3301      	adds	r3, #1
 80021f4:	60fb      	str	r3, [r7, #12]
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2b11      	cmp	r3, #17
 80021fa:	ddc7      	ble.n	800218c <lpm_sum_messages+0x58>
  }
}
 80021fc:	bf00      	nop
 80021fe:	bf00      	nop
 8002200:	3710      	adds	r7, #16
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <lpm_aggregate_messages>:

F_RES lpm_aggregate_messages(uvp6* uvp6_obj,lpm_data_str* lpm_messages_buffer,uint32_t* lpm_buffer_num_of_msgs)
{
 8002206:	b590      	push	{r4, r7, lr}
 8002208:	b087      	sub	sp, #28
 800220a:	af00      	add	r7, sp, #0
 800220c:	60f8      	str	r0, [r7, #12]
 800220e:	60b9      	str	r1, [r7, #8]
 8002210:	607a      	str	r2, [r7, #4]
   if(*lpm_buffer_num_of_msgs==0) return F_ERR;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d101      	bne.n	800221e <lpm_aggregate_messages+0x18>
 800221a:	2301      	movs	r3, #1
 800221c:	e052      	b.n	80022c4 <lpm_aggregate_messages+0xbe>
   lpm_messages_buffer->temperature=lpm_messages_buffer->temperature/(float)(*lpm_buffer_num_of_msgs);
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	f8d3 4019 	ldr.w	r4, [r3, #25]
 8002224:	4623      	mov	r3, r4
 8002226:	461c      	mov	r4, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4618      	mov	r0, r3
 800222e:	f7fe fdcb 	bl	8000dc8 <__aeabi_ui2f>
 8002232:	4603      	mov	r3, r0
 8002234:	4619      	mov	r1, r3
 8002236:	4620      	mov	r0, r4
 8002238:	f7fe fed2 	bl	8000fe0 <__aeabi_fdiv>
 800223c:	4603      	mov	r3, r0
 800223e:	461a      	mov	r2, r3
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	f8c3 2019 	str.w	r2, [r3, #25]
   lpm_messages_buffer->pressure=lpm_messages_buffer->pressure/(float)(*lpm_buffer_num_of_msgs);
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	681c      	ldr	r4, [r3, #0]
 800224a:	4623      	mov	r3, r4
 800224c:	461c      	mov	r4, r3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4618      	mov	r0, r3
 8002254:	f7fe fdb8 	bl	8000dc8 <__aeabi_ui2f>
 8002258:	4603      	mov	r3, r0
 800225a:	4619      	mov	r1, r3
 800225c:	4620      	mov	r0, r4
 800225e:	f7fe febf 	bl	8000fe0 <__aeabi_fdiv>
 8002262:	4603      	mov	r3, r0
 8002264:	461a      	mov	r2, r3
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	601a      	str	r2, [r3, #0]
   for(int y=0;y<UVP6_NUM_OF_CATEGORIES;y++){
 800226a:	2300      	movs	r3, #0
 800226c:	617b      	str	r3, [r7, #20]
 800226e:	e022      	b.n	80022b6 <lpm_aggregate_messages+0xb0>
	   if(lpm_messages_buffer->data[y]>0){
 8002270:	68ba      	ldr	r2, [r7, #8]
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	3306      	adds	r3, #6
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	4413      	add	r3, r2
 800227a:	f8d3 3005 	ldr.w	r3, [r3, #5]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d016      	beq.n	80022b0 <lpm_aggregate_messages+0xaa>
		   lpm_messages_buffer->grey_levels[y]=(lpm_messages_buffer->grey_levels[y]/lpm_messages_buffer->data[y]);
 8002282:	68ba      	ldr	r2, [r7, #8]
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	3318      	adds	r3, #24
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	4413      	add	r3, r2
 800228c:	f8d3 2005 	ldr.w	r2, [r3, #5]
 8002290:	68b9      	ldr	r1, [r7, #8]
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	3306      	adds	r3, #6
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	440b      	add	r3, r1
 800229a:	f8d3 3005 	ldr.w	r3, [r3, #5]
 800229e:	fbb2 f2f3 	udiv	r2, r2, r3
 80022a2:	68b9      	ldr	r1, [r7, #8]
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	3318      	adds	r3, #24
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	440b      	add	r3, r1
 80022ac:	f8c3 2005 	str.w	r2, [r3, #5]
   for(int y=0;y<UVP6_NUM_OF_CATEGORIES;y++){
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	3301      	adds	r3, #1
 80022b4:	617b      	str	r3, [r7, #20]
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	2b11      	cmp	r3, #17
 80022ba:	ddd9      	ble.n	8002270 <lpm_aggregate_messages+0x6a>
	   }
   }
   *lpm_buffer_num_of_msgs=0;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2200      	movs	r2, #0
 80022c0:	601a      	str	r2, [r3, #0]
   return F_OK;
 80022c2:	2300      	movs	r3, #0
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	371c      	adds	r7, #28
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd90      	pop	{r4, r7, pc}

080022cc <lpm_aggregate_and_close_bloc>:

F_RES lpm_aggregate_and_close_bloc(uvp6* uvp6_obj,char* res,lpm_data_str* lpm_messages_buffer,uint32_t* lpm_buffer_num_of_msgs)
{
 80022cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022d0:	b0d7      	sub	sp, #348	; 0x15c
 80022d2:	af2e      	add	r7, sp, #184	; 0xb8
 80022d4:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
 80022d8:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 80022dc:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80022e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  	if(lpm_aggregate_messages(uvp6_obj,lpm_messages_buffer,lpm_buffer_num_of_msgs)==F_OK){
 80022e4:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80022e8:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 80022ec:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 80022f0:	f7ff ff89 	bl	8002206 <lpm_aggregate_messages>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	f040 814e 	bne.w	8002598 <lpm_aggregate_and_close_bloc+0x2cc>
	sprintf(res,"LPM_DATA,%s %s,%f,%f,%f,%u,%f,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u;\r\n",
						  lpm_messages_buffer->date,
 80022fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002300:	3304      	adds	r3, #4
 8002302:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
						  lpm_messages_buffer->time,
 8002306:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800230a:	f103 010e 	add.w	r1, r3, #14
 800230e:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
						  lpm_messages_buffer->pressure,
 8002312:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002316:	681b      	ldr	r3, [r3, #0]
	sprintf(res,"LPM_DATA,%s %s,%f,%f,%f,%u,%f,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u;\r\n",
 8002318:	4618      	mov	r0, r3
 800231a:	f7fe f8ff 	bl	800051c <__aeabi_f2d>
 800231e:	4680      	mov	r8, r0
 8002320:	4689      	mov	r9, r1
 8002322:	4ba0      	ldr	r3, [pc, #640]	; (80025a4 <lpm_aggregate_and_close_bloc+0x2d8>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4618      	mov	r0, r3
 8002328:	f7fe f8f8 	bl	800051c <__aeabi_f2d>
 800232c:	4682      	mov	sl, r0
 800232e:	468b      	mov	fp, r1
 8002330:	4b9d      	ldr	r3, [pc, #628]	; (80025a8 <lpm_aggregate_and_close_bloc+0x2dc>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4618      	mov	r0, r3
 8002336:	f7fe f8f1 	bl	800051c <__aeabi_f2d>
 800233a:	e9c7 0120 	strd	r0, r1, [r7, #128]	; 0x80
 800233e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002342:	f8d3 4015 	ldr.w	r4, [r3, #21]
 8002346:	67fc      	str	r4, [r7, #124]	; 0x7c
						  bloc_GPS_lat,
						  bloc_GPS_lon,
						  lpm_messages_buffer->number_of_images,
						  lpm_messages_buffer->temperature,
 8002348:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800234c:	f8d3 3019 	ldr.w	r3, [r3, #25]
	sprintf(res,"LPM_DATA,%s %s,%f,%f,%f,%u,%f,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u,%u;\r\n",
 8002350:	4618      	mov	r0, r3
 8002352:	f7fe f8e3 	bl	800051c <__aeabi_f2d>
 8002356:	e9c7 011c 	strd	r0, r1, [r7, #112]	; 0x70
 800235a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800235e:	f8d3 501d 	ldr.w	r5, [r3, #29]
 8002362:	67bd      	str	r5, [r7, #120]	; 0x78
 8002364:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002368:	f8d3 6021 	ldr.w	r6, [r3, #33]	; 0x21
 800236c:	66fe      	str	r6, [r7, #108]	; 0x6c
 800236e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002372:	f8d3 c025 	ldr.w	ip, [r3, #37]	; 0x25
 8002376:	f8c7 c068 	str.w	ip, [r7, #104]	; 0x68
 800237a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800237e:	f8d3 e029 	ldr.w	lr, [r3, #41]	; 0x29
 8002382:	f8c7 e064 	str.w	lr, [r7, #100]	; 0x64
 8002386:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800238a:	f8d3 202d 	ldr.w	r2, [r3, #45]	; 0x2d
 800238e:	663a      	str	r2, [r7, #96]	; 0x60
 8002390:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002394:	f8d3 4031 	ldr.w	r4, [r3, #49]	; 0x31
 8002398:	65fc      	str	r4, [r7, #92]	; 0x5c
 800239a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800239e:	f8d3 5035 	ldr.w	r5, [r3, #53]	; 0x35
 80023a2:	65bd      	str	r5, [r7, #88]	; 0x58
 80023a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80023a8:	f8d3 6039 	ldr.w	r6, [r3, #57]	; 0x39
 80023ac:	657e      	str	r6, [r7, #84]	; 0x54
 80023ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80023b2:	f8d3 c03d 	ldr.w	ip, [r3, #61]	; 0x3d
 80023b6:	f8c7 c050 	str.w	ip, [r7, #80]	; 0x50
 80023ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80023be:	f8d3 e041 	ldr.w	lr, [r3, #65]	; 0x41
 80023c2:	f8c7 e04c 	str.w	lr, [r7, #76]	; 0x4c
 80023c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80023ca:	f8d3 3045 	ldr.w	r3, [r3, #69]	; 0x45
 80023ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80023d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80023d4:	f8d3 2049 	ldr.w	r2, [r3, #73]	; 0x49
 80023d8:	647a      	str	r2, [r7, #68]	; 0x44
 80023da:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80023de:	f8d3 004d 	ldr.w	r0, [r3, #77]	; 0x4d
 80023e2:	6438      	str	r0, [r7, #64]	; 0x40
 80023e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80023e8:	f8d3 4051 	ldr.w	r4, [r3, #81]	; 0x51
 80023ec:	63fc      	str	r4, [r7, #60]	; 0x3c
 80023ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80023f2:	f8d3 5055 	ldr.w	r5, [r3, #85]	; 0x55
 80023f6:	63bd      	str	r5, [r7, #56]	; 0x38
 80023f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80023fc:	f8d3 6059 	ldr.w	r6, [r3, #89]	; 0x59
 8002400:	637e      	str	r6, [r7, #52]	; 0x34
 8002402:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002406:	f8d3 c05d 	ldr.w	ip, [r3, #93]	; 0x5d
 800240a:	f8c7 c030 	str.w	ip, [r7, #48]	; 0x30
 800240e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002412:	f8d3 e061 	ldr.w	lr, [r3, #97]	; 0x61
 8002416:	f8c7 e02c 	str.w	lr, [r7, #44]	; 0x2c
 800241a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800241e:	f8d3 3065 	ldr.w	r3, [r3, #101]	; 0x65
 8002422:	62bb      	str	r3, [r7, #40]	; 0x28
 8002424:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002428:	f8d3 2069 	ldr.w	r2, [r3, #105]	; 0x69
 800242c:	627a      	str	r2, [r7, #36]	; 0x24
 800242e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002432:	f8d3 106d 	ldr.w	r1, [r3, #109]	; 0x6d
 8002436:	6239      	str	r1, [r7, #32]
 8002438:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800243c:	f8d3 0071 	ldr.w	r0, [r3, #113]	; 0x71
 8002440:	61f8      	str	r0, [r7, #28]
 8002442:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002446:	f8d3 4075 	ldr.w	r4, [r3, #117]	; 0x75
 800244a:	61bc      	str	r4, [r7, #24]
 800244c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002450:	f8d3 5079 	ldr.w	r5, [r3, #121]	; 0x79
 8002454:	617d      	str	r5, [r7, #20]
 8002456:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800245a:	f8d3 607d 	ldr.w	r6, [r3, #125]	; 0x7d
 800245e:	613e      	str	r6, [r7, #16]
 8002460:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002464:	f8d3 c081 	ldr.w	ip, [r3, #129]	; 0x81
 8002468:	f8c7 c00c 	str.w	ip, [r7, #12]
 800246c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002470:	f8d3 e085 	ldr.w	lr, [r3, #133]	; 0x85
 8002474:	f8c7 e008 	str.w	lr, [r7, #8]
 8002478:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800247c:	f8d3 3089 	ldr.w	r3, [r3, #137]	; 0x89
 8002480:	607b      	str	r3, [r7, #4]
 8002482:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002486:	f8d3 208d 	ldr.w	r2, [r3, #141]	; 0x8d
 800248a:	603a      	str	r2, [r7, #0]
 800248c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002490:	f8d3 6091 	ldr.w	r6, [r3, #145]	; 0x91
 8002494:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002498:	f8d3 5095 	ldr.w	r5, [r3, #149]	; 0x95
 800249c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80024a0:	f8d3 4099 	ldr.w	r4, [r3, #153]	; 0x99
 80024a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80024a8:	f8d3 009d 	ldr.w	r0, [r3, #157]	; 0x9d
 80024ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80024b0:	f8d3 10a1 	ldr.w	r1, [r3, #161]	; 0xa1
 80024b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80024b8:	f8d3 20a5 	ldr.w	r2, [r3, #165]	; 0xa5
 80024bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80024c0:	f8d3 30a9 	ldr.w	r3, [r3, #169]	; 0xa9
 80024c4:	932d      	str	r3, [sp, #180]	; 0xb4
 80024c6:	922c      	str	r2, [sp, #176]	; 0xb0
 80024c8:	912b      	str	r1, [sp, #172]	; 0xac
 80024ca:	902a      	str	r0, [sp, #168]	; 0xa8
 80024cc:	9429      	str	r4, [sp, #164]	; 0xa4
 80024ce:	9528      	str	r5, [sp, #160]	; 0xa0
 80024d0:	9627      	str	r6, [sp, #156]	; 0x9c
 80024d2:	683a      	ldr	r2, [r7, #0]
 80024d4:	9226      	str	r2, [sp, #152]	; 0x98
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	9325      	str	r3, [sp, #148]	; 0x94
 80024da:	f8d7 e008 	ldr.w	lr, [r7, #8]
 80024de:	f8cd e090 	str.w	lr, [sp, #144]	; 0x90
 80024e2:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 80024e6:	f8cd c08c 	str.w	ip, [sp, #140]	; 0x8c
 80024ea:	693e      	ldr	r6, [r7, #16]
 80024ec:	9622      	str	r6, [sp, #136]	; 0x88
 80024ee:	697d      	ldr	r5, [r7, #20]
 80024f0:	9521      	str	r5, [sp, #132]	; 0x84
 80024f2:	69bc      	ldr	r4, [r7, #24]
 80024f4:	9420      	str	r4, [sp, #128]	; 0x80
 80024f6:	69f8      	ldr	r0, [r7, #28]
 80024f8:	901f      	str	r0, [sp, #124]	; 0x7c
 80024fa:	6a39      	ldr	r1, [r7, #32]
 80024fc:	911e      	str	r1, [sp, #120]	; 0x78
 80024fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002500:	921d      	str	r2, [sp, #116]	; 0x74
 8002502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002504:	931c      	str	r3, [sp, #112]	; 0x70
 8002506:	f8d7 e02c 	ldr.w	lr, [r7, #44]	; 0x2c
 800250a:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
 800250e:	f8d7 c030 	ldr.w	ip, [r7, #48]	; 0x30
 8002512:	f8cd c068 	str.w	ip, [sp, #104]	; 0x68
 8002516:	6b7e      	ldr	r6, [r7, #52]	; 0x34
 8002518:	9619      	str	r6, [sp, #100]	; 0x64
 800251a:	6bbd      	ldr	r5, [r7, #56]	; 0x38
 800251c:	9518      	str	r5, [sp, #96]	; 0x60
 800251e:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 8002520:	9417      	str	r4, [sp, #92]	; 0x5c
 8002522:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002524:	9016      	str	r0, [sp, #88]	; 0x58
 8002526:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002528:	9215      	str	r2, [sp, #84]	; 0x54
 800252a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800252c:	9314      	str	r3, [sp, #80]	; 0x50
 800252e:	f8d7 e04c 	ldr.w	lr, [r7, #76]	; 0x4c
 8002532:	f8cd e04c 	str.w	lr, [sp, #76]	; 0x4c
 8002536:	f8d7 c050 	ldr.w	ip, [r7, #80]	; 0x50
 800253a:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 800253e:	6d7e      	ldr	r6, [r7, #84]	; 0x54
 8002540:	9611      	str	r6, [sp, #68]	; 0x44
 8002542:	6dbd      	ldr	r5, [r7, #88]	; 0x58
 8002544:	9510      	str	r5, [sp, #64]	; 0x40
 8002546:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
 8002548:	940f      	str	r4, [sp, #60]	; 0x3c
 800254a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800254c:	920e      	str	r2, [sp, #56]	; 0x38
 800254e:	f8d7 e064 	ldr.w	lr, [r7, #100]	; 0x64
 8002552:	f8cd e034 	str.w	lr, [sp, #52]	; 0x34
 8002556:	f8d7 c068 	ldr.w	ip, [r7, #104]	; 0x68
 800255a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
 800255e:	6efe      	ldr	r6, [r7, #108]	; 0x6c
 8002560:	960b      	str	r6, [sp, #44]	; 0x2c
 8002562:	6fbd      	ldr	r5, [r7, #120]	; 0x78
 8002564:	950a      	str	r5, [sp, #40]	; 0x28
 8002566:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800256a:	e9cd 1208 	strd	r1, r2, [sp, #32]
 800256e:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
 8002570:	9406      	str	r4, [sp, #24]
 8002572:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8002576:	e9cd 1204 	strd	r1, r2, [sp, #16]
 800257a:	e9cd ab02 	strd	sl, fp, [sp, #8]
 800257e:	e9cd 8900 	strd	r8, r9, [sp]
 8002582:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002586:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800258a:	4908      	ldr	r1, [pc, #32]	; (80025ac <lpm_aggregate_and_close_bloc+0x2e0>)
 800258c:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8002590:	f008 fa8c 	bl	800aaac <siprintf>
						  lpm_messages_buffer->grey_levels[14],
						  lpm_messages_buffer->grey_levels[15],
						  lpm_messages_buffer->grey_levels[16],
						  lpm_messages_buffer->grey_levels[17]
    );
	return F_OK;
 8002594:	2300      	movs	r3, #0
 8002596:	e000      	b.n	800259a <lpm_aggregate_and_close_bloc+0x2ce>
  }
  return F_ERR;
 8002598:	2301      	movs	r3, #1
}
 800259a:	4618      	mov	r0, r3
 800259c:	37a4      	adds	r7, #164	; 0xa4
 800259e:	46bd      	mov	sp, r7
 80025a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80025a4:	200009d8 	.word	0x200009d8
 80025a8:	200009dc 	.word	0x200009dc
 80025ac:	0800e638 	.word	0x0800e638

080025b0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80025b0:	b480      	push	{r7}
 80025b2:	b085      	sub	sp, #20
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	4a06      	ldr	r2, [pc, #24]	; (80025d8 <vApplicationGetIdleTaskMemory+0x28>)
 80025c0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	4a05      	ldr	r2, [pc, #20]	; (80025dc <vApplicationGetIdleTaskMemory+0x2c>)
 80025c6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2280      	movs	r2, #128	; 0x80
 80025cc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80025ce:	bf00      	nop
 80025d0:	3714      	adds	r7, #20
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bc80      	pop	{r7}
 80025d6:	4770      	bx	lr
 80025d8:	20000474 	.word	0x20000474
 80025dc:	20000528 	.word	0x20000528

080025e0 <uvp6_power_on_proc>:

uint32_t  uvp6_power_on_events[]={0};
#define   uvp6_power_on_events_num                                             0

void uvp6_power_on_proc(proc_arg_t* proc_arg)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 uvp6* uvp6_obj=proc_arg->func_self_object;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	60fb      	str	r3, [r7, #12]
 if(uvp6_obj->power_status!=UVP6_POWER_IS_ON){
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	7b5b      	ldrb	r3, [r3, #13]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d00e      	beq.n	8002614 <uvp6_power_on_proc+0x34>
   HAL_GPIO_WritePin(SENSOR_PWR_CTRL_GPIO_Port, SENSOR_PWR_CTRL_Pin, GPIO_PIN_SET);
 80025f6:	2201      	movs	r2, #1
 80025f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025fc:	4807      	ldr	r0, [pc, #28]	; (800261c <uvp6_power_on_proc+0x3c>)
 80025fe:	f003 f84b 	bl	8005698 <HAL_GPIO_WritePin>
   fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_POWERED_ON);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	2170      	movs	r1, #112	; 0x70
 8002608:	4618      	mov	r0, r3
 800260a:	f000 fff5 	bl	80035f8 <fsm_generate_event>
   uvp6_obj->power_status=UVP6_POWER_IS_ON;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2200      	movs	r2, #0
 8002612:	735a      	strb	r2, [r3, #13]
 }
}
 8002614:	bf00      	nop
 8002616:	3710      	adds	r7, #16
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	40010c00 	.word	0x40010c00

08002620 <uvp6_power_off_proc>:

uint32_t  uvp6_power_off_events[]={0};
#define   uvp6_power_off_events_num                                            0

void uvp6_power_off_proc(proc_arg_t* proc_arg)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 uvp6* uvp6_obj=proc_arg->func_self_object;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	60fb      	str	r3, [r7, #12]
 if(uvp6_obj->power_status!=UVP6_POWER_IS_OFF){
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	7b5b      	ldrb	r3, [r3, #13]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d00e      	beq.n	8002654 <uvp6_power_off_proc+0x34>
  HAL_GPIO_WritePin(SENSOR_PWR_CTRL_GPIO_Port, SENSOR_PWR_CTRL_Pin, GPIO_PIN_RESET);
 8002636:	2200      	movs	r2, #0
 8002638:	f44f 7180 	mov.w	r1, #256	; 0x100
 800263c:	4807      	ldr	r0, [pc, #28]	; (800265c <uvp6_power_off_proc+0x3c>)
 800263e:	f003 f82b 	bl	8005698 <HAL_GPIO_WritePin>
  fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_POWERED_OFF);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	216f      	movs	r1, #111	; 0x6f
 8002648:	4618      	mov	r0, r3
 800264a:	f000 ffd5 	bl	80035f8 <fsm_generate_event>
  uvp6_obj->power_status=UVP6_POWER_IS_OFF;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2201      	movs	r2, #1
 8002652:	735a      	strb	r2, [r3, #13]
 }
}
 8002654:	bf00      	nop
 8002656:	3710      	adds	r7, #16
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40010c00 	.word	0x40010c00

08002660 <uvp6_stop_proc>:
uint32_t  uvp6_stop_events[]={UVP6_EVNT_STOP_ACK_RCVD,
		                      UVP6_EVNT_START_ERR_RCVD};
#define   uvp6_stop_events_num                 2

void uvp6_stop_proc(proc_arg_t* proc_arg)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b086      	sub	sp, #24
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
	uvp6* uvp6_obj=proc_arg->func_self_object;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	613b      	str	r3, [r7, #16]
	uint8_t retry_timeout_num=UVP6_CONNECTION_RETRIES;
 800266e:	230a      	movs	r3, #10
 8002670:	75fb      	strb	r3, [r7, #23]
	uint8_t retry_busy_num=UVP6_CONNECTION_RETRIES;
 8002672:	230a      	movs	r3, #10
 8002674:	75bb      	strb	r3, [r7, #22]
	uint32_t in_event;
	F_RES    res;

	do{
	 uvp6_send_cmd(uvp6_obj,UVP6_CMD_STOP_ACQ,NULL);
 8002676:	2200      	movs	r2, #0
 8002678:	2101      	movs	r1, #1
 800267a:	6938      	ldr	r0, [r7, #16]
 800267c:	f7ff f88e 	bl	800179c <uvp6_send_cmd>
	 res=fsm_take_event(proc_arg->inQ_handle,&in_event,UVP6_RESPONSE_TIMEOUT);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f107 0108 	add.w	r1, r7, #8
 8002688:	f241 3288 	movw	r2, #5000	; 0x1388
 800268c:	4618      	mov	r0, r3
 800268e:	f000 ffc2 	bl	8003616 <fsm_take_event>
 8002692:	4603      	mov	r3, r0
 8002694:	73fb      	strb	r3, [r7, #15]
	 if(res==F_OK){
 8002696:	7bfb      	ldrb	r3, [r7, #15]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d10b      	bne.n	80026b4 <uvp6_stop_proc+0x54>
		  if( in_event==UVP6_EVNT_STOP_ACK_RCVD)break;
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	2b6a      	cmp	r3, #106	; 0x6a
 80026a0:	d015      	beq.n	80026ce <uvp6_stop_proc+0x6e>
		  else if( in_event==UVP6_EVNT_START_ERR_RCVD){
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	2b69      	cmp	r3, #105	; 0x69
 80026a6:	d10b      	bne.n	80026c0 <uvp6_stop_proc+0x60>
			  retry_busy_num--;
 80026a8:	7dbb      	ldrb	r3, [r7, #22]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	75bb      	strb	r3, [r7, #22]
			  retry_timeout_num=UVP6_CONNECTION_RETRIES;
 80026ae:	230a      	movs	r3, #10
 80026b0:	75fb      	strb	r3, [r7, #23]
 80026b2:	e005      	b.n	80026c0 <uvp6_stop_proc+0x60>
		  }
	 }
	 else if(res==F_TIMEOUT) retry_timeout_num--;
 80026b4:	7bfb      	ldrb	r3, [r7, #15]
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	d102      	bne.n	80026c0 <uvp6_stop_proc+0x60>
 80026ba:	7dfb      	ldrb	r3, [r7, #23]
 80026bc:	3b01      	subs	r3, #1
 80026be:	75fb      	strb	r3, [r7, #23]
	}while(retry_timeout_num!=0 && retry_busy_num!=0);
 80026c0:	7dfb      	ldrb	r3, [r7, #23]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d004      	beq.n	80026d0 <uvp6_stop_proc+0x70>
 80026c6:	7dbb      	ldrb	r3, [r7, #22]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d1d4      	bne.n	8002676 <uvp6_stop_proc+0x16>
 80026cc:	e000      	b.n	80026d0 <uvp6_stop_proc+0x70>
		  if( in_event==UVP6_EVNT_STOP_ACK_RCVD)break;
 80026ce:	bf00      	nop

	if(retry_busy_num==0){
 80026d0:	7dbb      	ldrb	r3, [r7, #22]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d10c      	bne.n	80026f0 <uvp6_stop_proc+0x90>
		fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_ERR_BUSY);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	216c      	movs	r1, #108	; 0x6c
 80026dc:	4618      	mov	r0, r3
 80026de:	f000 ff8b 	bl	80035f8 <fsm_generate_event>
		fsm_generate_event(proc_arg->outQ_handle,FSM_EVNT_UVP6_NOT_STOPPED);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f44f 7197 	mov.w	r1, #302	; 0x12e
 80026ea:	4618      	mov	r0, r3
 80026ec:	f000 ff84 	bl	80035f8 <fsm_generate_event>
	}
	if(retry_timeout_num==0){
 80026f0:	7dfb      	ldrb	r3, [r7, #23]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d10d      	bne.n	8002712 <uvp6_stop_proc+0xb2>
		fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_ERR_NO_RESPONSE);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	216b      	movs	r1, #107	; 0x6b
 80026fc:	4618      	mov	r0, r3
 80026fe:	f000 ff7b 	bl	80035f8 <fsm_generate_event>
		fsm_generate_event(proc_arg->outQ_handle,FSM_EVNT_UVP6_NOT_STOPPED);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	f44f 7197 	mov.w	r1, #302	; 0x12e
 800270a:	4618      	mov	r0, r3
 800270c:	f000 ff74 	bl	80035f8 <fsm_generate_event>
	}
	else fsm_generate_event(proc_arg->outQ_handle,FSM_EVNT_UVP6_STOPPED);
}
 8002710:	e006      	b.n	8002720 <uvp6_stop_proc+0xc0>
	else fsm_generate_event(proc_arg->outQ_handle,FSM_EVNT_UVP6_STOPPED);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	f240 112f 	movw	r1, #303	; 0x12f
 800271a:	4618      	mov	r0, r3
 800271c:	f000 ff6c 	bl	80035f8 <fsm_generate_event>
}
 8002720:	bf00      	nop
 8002722:	3718      	adds	r7, #24
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}

08002728 <uvp6_startL_proc>:
uint32_t  uvp6_startL_events[]={UVP6_EVNT_START_ACK_RCVD,
		                        UVP6_EVNT_START_ERR_RCVD};
#define   uvp6_startL_events_num                     2

void uvp6_startL_proc(proc_arg_t* proc_arg)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
	uvp6* uvp6_obj=proc_arg->func_self_object;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	613b      	str	r3, [r7, #16]
	uint8_t retry_timeout_num=UVP6_CONNECTION_RETRIES;
 8002736:	230a      	movs	r3, #10
 8002738:	75fb      	strb	r3, [r7, #23]
	uint8_t retry_busy_num=UVP6_CONNECTION_RETRIES;
 800273a:	230a      	movs	r3, #10
 800273c:	75bb      	strb	r3, [r7, #22]
	uint32_t in_event;
	F_RES    res;

	do{
	 uvp6_send_cmd(uvp6_obj,UVP6_CMD_START_L_ACQ,NULL);
 800273e:	2200      	movs	r2, #0
 8002740:	2103      	movs	r1, #3
 8002742:	6938      	ldr	r0, [r7, #16]
 8002744:	f7ff f82a 	bl	800179c <uvp6_send_cmd>
	 res=fsm_take_event(proc_arg->inQ_handle,&in_event,UVP6_RESPONSE_TIMEOUT);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f107 0108 	add.w	r1, r7, #8
 8002750:	f241 3288 	movw	r2, #5000	; 0x1388
 8002754:	4618      	mov	r0, r3
 8002756:	f000 ff5e 	bl	8003616 <fsm_take_event>
 800275a:	4603      	mov	r3, r0
 800275c:	73fb      	strb	r3, [r7, #15]
	 if(res==F_OK){
 800275e:	7bfb      	ldrb	r3, [r7, #15]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d10b      	bne.n	800277c <uvp6_startL_proc+0x54>
		  if( in_event==UVP6_EVNT_START_ACK_RCVD)break;
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	2b68      	cmp	r3, #104	; 0x68
 8002768:	d015      	beq.n	8002796 <uvp6_startL_proc+0x6e>
		  else if( in_event==UVP6_EVNT_START_ERR_RCVD){
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	2b69      	cmp	r3, #105	; 0x69
 800276e:	d10b      	bne.n	8002788 <uvp6_startL_proc+0x60>
			  retry_busy_num--;
 8002770:	7dbb      	ldrb	r3, [r7, #22]
 8002772:	3b01      	subs	r3, #1
 8002774:	75bb      	strb	r3, [r7, #22]
			  retry_timeout_num=UVP6_CONNECTION_RETRIES;
 8002776:	230a      	movs	r3, #10
 8002778:	75fb      	strb	r3, [r7, #23]
 800277a:	e005      	b.n	8002788 <uvp6_startL_proc+0x60>
			  // here should be more detailed evnt
		  }
	 }
	 else if(res==F_TIMEOUT) retry_timeout_num--;
 800277c:	7bfb      	ldrb	r3, [r7, #15]
 800277e:	2b02      	cmp	r3, #2
 8002780:	d102      	bne.n	8002788 <uvp6_startL_proc+0x60>
 8002782:	7dfb      	ldrb	r3, [r7, #23]
 8002784:	3b01      	subs	r3, #1
 8002786:	75fb      	strb	r3, [r7, #23]
	}while(retry_timeout_num!=0 && retry_busy_num!=0);
 8002788:	7dfb      	ldrb	r3, [r7, #23]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d004      	beq.n	8002798 <uvp6_startL_proc+0x70>
 800278e:	7dbb      	ldrb	r3, [r7, #22]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d1d4      	bne.n	800273e <uvp6_startL_proc+0x16>
 8002794:	e000      	b.n	8002798 <uvp6_startL_proc+0x70>
		  if( in_event==UVP6_EVNT_START_ACK_RCVD)break;
 8002796:	bf00      	nop

	if(retry_busy_num==0){
 8002798:	7dbb      	ldrb	r3, [r7, #22]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d10c      	bne.n	80027b8 <uvp6_startL_proc+0x90>
		fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_ERR_BUSY);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	216c      	movs	r1, #108	; 0x6c
 80027a4:	4618      	mov	r0, r3
 80027a6:	f000 ff27 	bl	80035f8 <fsm_generate_event>
		fsm_generate_event(proc_arg->outQ_handle,FSM_EVNT_UVP6_NOT_STARTED);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	f240 112d 	movw	r1, #301	; 0x12d
 80027b2:	4618      	mov	r0, r3
 80027b4:	f000 ff20 	bl	80035f8 <fsm_generate_event>
	}
	if(retry_timeout_num==0){
 80027b8:	7dfb      	ldrb	r3, [r7, #23]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d10d      	bne.n	80027da <uvp6_startL_proc+0xb2>
		fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_ERR_NO_RESPONSE);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	216b      	movs	r1, #107	; 0x6b
 80027c4:	4618      	mov	r0, r3
 80027c6:	f000 ff17 	bl	80035f8 <fsm_generate_event>
		fsm_generate_event(proc_arg->outQ_handle,FSM_EVNT_UVP6_NOT_STARTED);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f240 112d 	movw	r1, #301	; 0x12d
 80027d2:	4618      	mov	r0, r3
 80027d4:	f000 ff10 	bl	80035f8 <fsm_generate_event>
	}
	else fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_STARTED_LOW_PROFILE);
}
 80027d8:	e005      	b.n	80027e6 <uvp6_startL_proc+0xbe>
	else fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_STARTED_LOW_PROFILE);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	216d      	movs	r1, #109	; 0x6d
 80027e0:	4618      	mov	r0, r3
 80027e2:	f000 ff09 	bl	80035f8 <fsm_generate_event>
}
 80027e6:	bf00      	nop
 80027e8:	3718      	adds	r7, #24
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}

080027ee <uvp6_startH_proc>:
uint32_t  uvp6_startH_events[]={UVP6_EVNT_START_ACK_RCVD,
		                        UVP6_EVNT_START_ERR_RCVD};
#define   uvp6_startH_events_num                      2

void uvp6_startH_proc(proc_arg_t* proc_arg)
{
 80027ee:	b580      	push	{r7, lr}
 80027f0:	b086      	sub	sp, #24
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	6078      	str	r0, [r7, #4]
	uvp6* uvp6_obj=proc_arg->func_self_object;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	613b      	str	r3, [r7, #16]
	uint8_t retry_timeout_num=UVP6_CONNECTION_RETRIES;
 80027fc:	230a      	movs	r3, #10
 80027fe:	75fb      	strb	r3, [r7, #23]
	uint8_t retry_busy_num=UVP6_CONNECTION_RETRIES;
 8002800:	230a      	movs	r3, #10
 8002802:	75bb      	strb	r3, [r7, #22]
	uint32_t in_event;
	F_RES    res;

	do{
	 uvp6_send_cmd(uvp6_obj,UVP6_CMD_START_H_ACQ,NULL);
 8002804:	2200      	movs	r2, #0
 8002806:	2100      	movs	r1, #0
 8002808:	6938      	ldr	r0, [r7, #16]
 800280a:	f7fe ffc7 	bl	800179c <uvp6_send_cmd>
	 res=fsm_take_event(proc_arg->inQ_handle,&in_event,UVP6_RESPONSE_TIMEOUT);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f107 0108 	add.w	r1, r7, #8
 8002816:	f241 3288 	movw	r2, #5000	; 0x1388
 800281a:	4618      	mov	r0, r3
 800281c:	f000 fefb 	bl	8003616 <fsm_take_event>
 8002820:	4603      	mov	r3, r0
 8002822:	73fb      	strb	r3, [r7, #15]
	 if(res==F_OK){
 8002824:	7bfb      	ldrb	r3, [r7, #15]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d10b      	bne.n	8002842 <uvp6_startH_proc+0x54>
		  if( in_event==UVP6_EVNT_START_ACK_RCVD)break;
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	2b68      	cmp	r3, #104	; 0x68
 800282e:	d015      	beq.n	800285c <uvp6_startH_proc+0x6e>
		  else if( in_event==UVP6_EVNT_START_ERR_RCVD){
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	2b69      	cmp	r3, #105	; 0x69
 8002834:	d10b      	bne.n	800284e <uvp6_startH_proc+0x60>
			  retry_busy_num--;
 8002836:	7dbb      	ldrb	r3, [r7, #22]
 8002838:	3b01      	subs	r3, #1
 800283a:	75bb      	strb	r3, [r7, #22]
			  retry_timeout_num=UVP6_CONNECTION_RETRIES;
 800283c:	230a      	movs	r3, #10
 800283e:	75fb      	strb	r3, [r7, #23]
 8002840:	e005      	b.n	800284e <uvp6_startH_proc+0x60>
			  // here should be more detailed evnt
		  }
	 }
	 else if(res==F_TIMEOUT) retry_timeout_num--;
 8002842:	7bfb      	ldrb	r3, [r7, #15]
 8002844:	2b02      	cmp	r3, #2
 8002846:	d102      	bne.n	800284e <uvp6_startH_proc+0x60>
 8002848:	7dfb      	ldrb	r3, [r7, #23]
 800284a:	3b01      	subs	r3, #1
 800284c:	75fb      	strb	r3, [r7, #23]
	}while(retry_timeout_num!=0 && retry_busy_num!=0);
 800284e:	7dfb      	ldrb	r3, [r7, #23]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d004      	beq.n	800285e <uvp6_startH_proc+0x70>
 8002854:	7dbb      	ldrb	r3, [r7, #22]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d1d4      	bne.n	8002804 <uvp6_startH_proc+0x16>
 800285a:	e000      	b.n	800285e <uvp6_startH_proc+0x70>
		  if( in_event==UVP6_EVNT_START_ACK_RCVD)break;
 800285c:	bf00      	nop

	if(retry_busy_num==0){
 800285e:	7dbb      	ldrb	r3, [r7, #22]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d10c      	bne.n	800287e <uvp6_startH_proc+0x90>
		fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_ERR_BUSY);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	216c      	movs	r1, #108	; 0x6c
 800286a:	4618      	mov	r0, r3
 800286c:	f000 fec4 	bl	80035f8 <fsm_generate_event>
		fsm_generate_event(proc_arg->outQ_handle,FSM_EVNT_UVP6_NOT_STARTED);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	f240 112d 	movw	r1, #301	; 0x12d
 8002878:	4618      	mov	r0, r3
 800287a:	f000 febd 	bl	80035f8 <fsm_generate_event>
	}
	if(retry_timeout_num==0){
 800287e:	7dfb      	ldrb	r3, [r7, #23]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d10d      	bne.n	80028a0 <uvp6_startH_proc+0xb2>
		fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_ERR_NO_RESPONSE);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	216b      	movs	r1, #107	; 0x6b
 800288a:	4618      	mov	r0, r3
 800288c:	f000 feb4 	bl	80035f8 <fsm_generate_event>
		fsm_generate_event(proc_arg->outQ_handle,FSM_EVNT_UVP6_NOT_STARTED);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	f240 112d 	movw	r1, #301	; 0x12d
 8002898:	4618      	mov	r0, r3
 800289a:	f000 fead 	bl	80035f8 <fsm_generate_event>
	}
	else fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_STARTED_HIGH_PROFILE);
}
 800289e:	e005      	b.n	80028ac <uvp6_startH_proc+0xbe>
	else fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_STARTED_HIGH_PROFILE);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	216e      	movs	r1, #110	; 0x6e
 80028a6:	4618      	mov	r0, r3
 80028a8:	f000 fea6 	bl	80035f8 <fsm_generate_event>
}
 80028ac:	bf00      	nop
 80028ae:	3718      	adds	r7, #24
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}

080028b4 <uvp6_lpm_data_agg_proc>:
		                              UVP6_EVNT_LPM_DATA_BLOC_END_REACHED,
									  FSM_EVNT_READY_FOR_LPM_DATA};
#define   uvp6_lpm_data_agg_events_num                3

void uvp6_lpm_data_agg_proc(proc_arg_t* proc_arg)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b086      	sub	sp, #24
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
	uvp6* uvp6_obj=proc_arg->func_self_object;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	613b      	str	r3, [r7, #16]
	uint32_t in_event;

	while(1)
	{
	 if(fsm_take_event(proc_arg->inQ_handle,&in_event,osWaitForever)==F_OK){
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f107 010c 	add.w	r1, r7, #12
 80028ca:	f04f 32ff 	mov.w	r2, #4294967295
 80028ce:	4618      	mov	r0, r3
 80028d0:	f000 fea1 	bl	8003616 <fsm_take_event>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1f3      	bne.n	80028c2 <uvp6_lpm_data_agg_proc+0xe>
	   if(in_event==UVP6_EVNT_LPM_DATA_RCVD){
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2b65      	cmp	r3, #101	; 0x65
 80028de:	d15a      	bne.n	8002996 <uvp6_lpm_data_agg_proc+0xe2>
		 lpm_buffer_num_of_msgs++;
 80028e0:	4b43      	ldr	r3, [pc, #268]	; (80029f0 <uvp6_lpm_data_agg_proc+0x13c>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	3301      	adds	r3, #1
 80028e6:	4a42      	ldr	r2, [pc, #264]	; (80029f0 <uvp6_lpm_data_agg_proc+0x13c>)
 80028e8:	6013      	str	r3, [r2, #0]
		 if(lpm_buffer_num_of_msgs==1){
 80028ea:	4b41      	ldr	r3, [pc, #260]	; (80029f0 <uvp6_lpm_data_agg_proc+0x13c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d133      	bne.n	800295a <uvp6_lpm_data_agg_proc+0xa6>
		   bloc_GPS_lat=glider1.gps_lat;
 80028f2:	4b40      	ldr	r3, [pc, #256]	; (80029f4 <uvp6_lpm_data_agg_proc+0x140>)
 80028f4:	f8d3 301e 	ldr.w	r3, [r3, #30]
 80028f8:	4a3f      	ldr	r2, [pc, #252]	; (80029f8 <uvp6_lpm_data_agg_proc+0x144>)
 80028fa:	6013      	str	r3, [r2, #0]
		   bloc_GPS_lon=glider1.gps_lon;
 80028fc:	4b3d      	ldr	r3, [pc, #244]	; (80029f4 <uvp6_lpm_data_agg_proc+0x140>)
 80028fe:	f8d3 301a 	ldr.w	r3, [r3, #26]
 8002902:	4a3e      	ldr	r2, [pc, #248]	; (80029fc <uvp6_lpm_data_agg_proc+0x148>)
 8002904:	6013      	str	r3, [r2, #0]
		   memcpy(&lpm_messages_buffer,&uvp6_obj->lpm_data,sizeof(uvp6_obj->lpm_data));
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	330f      	adds	r3, #15
 800290a:	4a3d      	ldr	r2, [pc, #244]	; (8002a00 <uvp6_lpm_data_agg_proc+0x14c>)
 800290c:	4610      	mov	r0, r2
 800290e:	4619      	mov	r1, r3
 8002910:	23ad      	movs	r3, #173	; 0xad
 8002912:	461a      	mov	r2, r3
 8002914:	f007 fafe 	bl	8009f14 <memcpy>
		   for(int y=0;y<UVP6_NUM_OF_CATEGORIES;y++){
 8002918:	2300      	movs	r3, #0
 800291a:	617b      	str	r3, [r7, #20]
 800291c:	e019      	b.n	8002952 <uvp6_lpm_data_agg_proc+0x9e>
			lpm_messages_buffer.grey_levels[y]=(lpm_messages_buffer.grey_levels[y]*lpm_messages_buffer.data[y]);
 800291e:	4a38      	ldr	r2, [pc, #224]	; (8002a00 <uvp6_lpm_data_agg_proc+0x14c>)
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	3318      	adds	r3, #24
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	4413      	add	r3, r2
 8002928:	f8d3 2005 	ldr.w	r2, [r3, #5]
 800292c:	4934      	ldr	r1, [pc, #208]	; (8002a00 <uvp6_lpm_data_agg_proc+0x14c>)
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	3306      	adds	r3, #6
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	440b      	add	r3, r1
 8002936:	f8d3 3005 	ldr.w	r3, [r3, #5]
 800293a:	fb03 f202 	mul.w	r2, r3, r2
 800293e:	4930      	ldr	r1, [pc, #192]	; (8002a00 <uvp6_lpm_data_agg_proc+0x14c>)
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	3318      	adds	r3, #24
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	440b      	add	r3, r1
 8002948:	f8c3 2005 	str.w	r2, [r3, #5]
		   for(int y=0;y<UVP6_NUM_OF_CATEGORIES;y++){
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	3301      	adds	r3, #1
 8002950:	617b      	str	r3, [r7, #20]
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	2b11      	cmp	r3, #17
 8002956:	dde2      	ble.n	800291e <uvp6_lpm_data_agg_proc+0x6a>
 8002958:	e003      	b.n	8002962 <uvp6_lpm_data_agg_proc+0xae>
		   }
		 }
		 else lpm_sum_messages(uvp6_obj,&lpm_messages_buffer);
 800295a:	4929      	ldr	r1, [pc, #164]	; (8002a00 <uvp6_lpm_data_agg_proc+0x14c>)
 800295c:	6938      	ldr	r0, [r7, #16]
 800295e:	f7ff fbe9 	bl	8002134 <lpm_sum_messages>
		 if(lpm_bloc_depth_size==0.0)
 8002962:	4b28      	ldr	r3, [pc, #160]	; (8002a04 <uvp6_lpm_data_agg_proc+0x150>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f04f 0100 	mov.w	r1, #0
 800296a:	4618      	mov	r0, r3
 800296c:	f7fe fc18 	bl	80011a0 <__aeabi_fcmpeq>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d03b      	beq.n	80029ee <uvp6_lpm_data_agg_proc+0x13a>
		 {
			if(lpm_aggregate_and_close_bloc(uvp6_obj,lmp_data_bloc_msg,&lpm_messages_buffer,&lpm_buffer_num_of_msgs)==F_OK){
 8002976:	4b1e      	ldr	r3, [pc, #120]	; (80029f0 <uvp6_lpm_data_agg_proc+0x13c>)
 8002978:	4a21      	ldr	r2, [pc, #132]	; (8002a00 <uvp6_lpm_data_agg_proc+0x14c>)
 800297a:	4923      	ldr	r1, [pc, #140]	; (8002a08 <uvp6_lpm_data_agg_proc+0x154>)
 800297c:	6938      	ldr	r0, [r7, #16]
 800297e:	f7ff fca5 	bl	80022cc <lpm_aggregate_and_close_bloc>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d19c      	bne.n	80028c2 <uvp6_lpm_data_agg_proc+0xe>
			    fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_LPM_AGG_DATA_READY);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	2172      	movs	r1, #114	; 0x72
 800298e:	4618      	mov	r0, r3
 8002990:	f000 fe32 	bl	80035f8 <fsm_generate_event>
 8002994:	e795      	b.n	80028c2 <uvp6_lpm_data_agg_proc+0xe>
			}
		 }
	   }
	   else if(in_event==UVP6_EVNT_LPM_DATA_BLOC_END_REACHED){
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2b71      	cmp	r3, #113	; 0x71
 800299a:	d11a      	bne.n	80029d2 <uvp6_lpm_data_agg_proc+0x11e>
		    if(lpm_buffer_num_of_msgs>0){
 800299c:	4b14      	ldr	r3, [pc, #80]	; (80029f0 <uvp6_lpm_data_agg_proc+0x13c>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d00f      	beq.n	80029c4 <uvp6_lpm_data_agg_proc+0x110>
			  if(lpm_aggregate_and_close_bloc(uvp6_obj,lmp_data_bloc_msg,&lpm_messages_buffer,&lpm_buffer_num_of_msgs)==F_OK){
 80029a4:	4b12      	ldr	r3, [pc, #72]	; (80029f0 <uvp6_lpm_data_agg_proc+0x13c>)
 80029a6:	4a16      	ldr	r2, [pc, #88]	; (8002a00 <uvp6_lpm_data_agg_proc+0x14c>)
 80029a8:	4917      	ldr	r1, [pc, #92]	; (8002a08 <uvp6_lpm_data_agg_proc+0x154>)
 80029aa:	6938      	ldr	r0, [r7, #16]
 80029ac:	f7ff fc8e 	bl	80022cc <lpm_aggregate_and_close_bloc>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d185      	bne.n	80028c2 <uvp6_lpm_data_agg_proc+0xe>
				fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_LPM_AGG_DATA_READY);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	2172      	movs	r1, #114	; 0x72
 80029bc:	4618      	mov	r0, r3
 80029be:	f000 fe1b 	bl	80035f8 <fsm_generate_event>
 80029c2:	e77e      	b.n	80028c2 <uvp6_lpm_data_agg_proc+0xe>
			  }
		    }
		    else fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_LPM_AGG_NOTHING_TO_SEND);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	2174      	movs	r1, #116	; 0x74
 80029ca:	4618      	mov	r0, r3
 80029cc:	f000 fe14 	bl	80035f8 <fsm_generate_event>
 80029d0:	e777      	b.n	80028c2 <uvp6_lpm_data_agg_proc+0xe>
	   }
	   else if(in_event==FSM_EVNT_READY_FOR_LPM_DATA){
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 80029d8:	f47f af73 	bne.w	80028c2 <uvp6_lpm_data_agg_proc+0xe>
		   lpm_buffer_num_of_msgs=0;
 80029dc:	4b04      	ldr	r3, [pc, #16]	; (80029f0 <uvp6_lpm_data_agg_proc+0x13c>)
 80029de:	2200      	movs	r2, #0
 80029e0:	601a      	str	r2, [r3, #0]
		   fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_LPM_BUFFER_CLEARED);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	2173      	movs	r1, #115	; 0x73
 80029e8:	4618      	mov	r0, r3
 80029ea:	f000 fe05 	bl	80035f8 <fsm_generate_event>
	 if(fsm_take_event(proc_arg->inQ_handle,&in_event,osWaitForever)==F_OK){
 80029ee:	e768      	b.n	80028c2 <uvp6_lpm_data_agg_proc+0xe>
 80029f0:	20000728 	.word	0x20000728
 80029f4:	2000151c 	.word	0x2000151c
 80029f8:	200009d8 	.word	0x200009d8
 80029fc:	200009dc 	.word	0x200009dc
 8002a00:	2000072c 	.word	0x2000072c
 8002a04:	200009d0 	.word	0x200009d0
 8002a08:	200007dc 	.word	0x200007dc

08002a0c <slocum_open_file_proc>:

uint32_t  slocum_open_file_events[]={SLOCUM_EVNT_FILE_CREATE_ERR_RCVD};
#define   slocum_open_file_events_num                                 1

void slocum_open_file_proc(proc_arg_t* proc_arg)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b090      	sub	sp, #64	; 0x40
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
	slocum* slocum_obj=proc_arg->func_self_object;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	63bb      	str	r3, [r7, #56]	; 0x38
	uint8_t retry_num=SLOCUM_CONNECTION_RETRIES;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	memory_region_pointer ptr1;
	char filename[30];
	uint32_t in_event;
	F_RES res;

	sprintf(filename,"%s%u.uv6",slocum_obj->mission_id+2,slocum_obj->dive_climb_counter);
 8002a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a22:	333b      	adds	r3, #59	; 0x3b
 8002a24:	1c9a      	adds	r2, r3, #2
 8002a26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a28:	f8d3 3043 	ldr.w	r3, [r3, #67]	; 0x43
 8002a2c:	f107 000c 	add.w	r0, r7, #12
 8002a30:	4923      	ldr	r1, [pc, #140]	; (8002ac0 <slocum_open_file_proc+0xb4>)
 8002a32:	f008 f83b 	bl	800aaac <siprintf>
    ptr1.start_addr=filename;
 8002a36:	f107 030c 	add.w	r3, r7, #12
 8002a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
	ptr1.size=strlen(filename);
 8002a3c:	f107 030c 	add.w	r3, r7, #12
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7fd fbff 	bl	8000244 <strlen>
 8002a46:	4603      	mov	r3, r0
 8002a48:	633b      	str	r3, [r7, #48]	; 0x30

	do{
	   slocum_send_cmd(slocum_obj,SLOCUM_CMD_OPEN_FILE_W,&ptr1);
 8002a4a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a4e:	461a      	mov	r2, r3
 8002a50:	2102      	movs	r1, #2
 8002a52:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002a54:	f001 fbe4 	bl	8004220 <slocum_send_cmd>

	   res=fsm_take_event(proc_arg->inQ_handle,&in_event,SLOCUM_RESPONSE_TIMEOUT);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f107 0108 	add.w	r1, r7, #8
 8002a60:	2232      	movs	r2, #50	; 0x32
 8002a62:	4618      	mov	r0, r3
 8002a64:	f000 fdd7 	bl	8003616 <fsm_take_event>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	   if(res==F_OK){
 8002a6e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d109      	bne.n	8002a8a <slocum_open_file_proc+0x7e>
	    if( in_event==SLOCUM_EVNT_FILE_CREATE_ERR_RCVD){
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	2b80      	cmp	r3, #128	; 0x80
 8002a7a:	d10f      	bne.n	8002a9c <slocum_open_file_proc+0x90>
	    	fsm_generate_event(proc_arg->outQ_handle,SLOCUM_EVNT_FILE_OPEN_ERR);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	2189      	movs	r1, #137	; 0x89
 8002a82:	4618      	mov	r0, r3
 8002a84:	f000 fdb8 	bl	80035f8 <fsm_generate_event>
 8002a88:	e016      	b.n	8002ab8 <slocum_open_file_proc+0xac>
	    	return;
	    }
	   }
	   else if(res==F_TIMEOUT) retry_num--;
 8002a8a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d104      	bne.n	8002a9c <slocum_open_file_proc+0x90>
 8002a92:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002a96:	3b01      	subs	r3, #1
 8002a98:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	}while(retry_num>0);
 8002a9c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d1d2      	bne.n	8002a4a <slocum_open_file_proc+0x3e>

	if(retry_num==0) fsm_generate_event(proc_arg->outQ_handle,SLOCUM_EVNT_FILE_OPENED);
 8002aa4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d105      	bne.n	8002ab8 <slocum_open_file_proc+0xac>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	2188      	movs	r1, #136	; 0x88
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f000 fda0 	bl	80035f8 <fsm_generate_event>
}
 8002ab8:	3740      	adds	r7, #64	; 0x40
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	0800e6c8 	.word	0x0800e6c8

08002ac4 <slocum_close_file_proc>:

uint32_t  slocum_close_file_events[]={SLOCUM_EVNT_FILE_CREATE_ERR_RCVD};
#define   slocum_close_file_events_num                                 1

void slocum_close_file_proc(proc_arg_t* proc_arg)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b090      	sub	sp, #64	; 0x40
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
	slocum* slocum_obj=proc_arg->func_self_object;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	63bb      	str	r3, [r7, #56]	; 0x38
	uint8_t retry_num=SLOCUM_CONNECTION_RETRIES;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	memory_region_pointer ptr1;
	char filename[30];
	uint32_t in_event;
	F_RES res;

	sprintf(filename,"fcstub.tmp");
 8002ad8:	f107 030c 	add.w	r3, r7, #12
 8002adc:	4923      	ldr	r1, [pc, #140]	; (8002b6c <slocum_close_file_proc+0xa8>)
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f007 ffe4 	bl	800aaac <siprintf>
    ptr1.start_addr=filename;
 8002ae4:	f107 030c 	add.w	r3, r7, #12
 8002ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
	ptr1.size=strlen(filename);
 8002aea:	f107 030c 	add.w	r3, r7, #12
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7fd fba8 	bl	8000244 <strlen>
 8002af4:	4603      	mov	r3, r0
 8002af6:	633b      	str	r3, [r7, #48]	; 0x30

	do{
	   slocum_send_cmd(slocum_obj,SLOCUM_CMD_OPEN_FILE_W,&ptr1);
 8002af8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002afc:	461a      	mov	r2, r3
 8002afe:	2102      	movs	r1, #2
 8002b00:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002b02:	f001 fb8d 	bl	8004220 <slocum_send_cmd>

	   res=fsm_take_event(proc_arg->inQ_handle,&in_event,SLOCUM_RESPONSE_TIMEOUT);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f107 0108 	add.w	r1, r7, #8
 8002b0e:	2232      	movs	r2, #50	; 0x32
 8002b10:	4618      	mov	r0, r3
 8002b12:	f000 fd80 	bl	8003616 <fsm_take_event>
 8002b16:	4603      	mov	r3, r0
 8002b18:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	   if(res==F_OK){
 8002b1c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d109      	bne.n	8002b38 <slocum_close_file_proc+0x74>
	    if( in_event==SLOCUM_EVNT_FILE_CREATE_ERR_RCVD){
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	2b80      	cmp	r3, #128	; 0x80
 8002b28:	d10f      	bne.n	8002b4a <slocum_close_file_proc+0x86>
	    	fsm_generate_event(proc_arg->outQ_handle,SLOCUM_EVNT_FILE_CLOSE_ERR);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	2187      	movs	r1, #135	; 0x87
 8002b30:	4618      	mov	r0, r3
 8002b32:	f000 fd61 	bl	80035f8 <fsm_generate_event>
 8002b36:	e016      	b.n	8002b66 <slocum_close_file_proc+0xa2>
	    	return;
	    }
	   }
	   else if(res==F_TIMEOUT) retry_num--;
 8002b38:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d104      	bne.n	8002b4a <slocum_close_file_proc+0x86>
 8002b40:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002b44:	3b01      	subs	r3, #1
 8002b46:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	}while(retry_num>0);
 8002b4a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1d2      	bne.n	8002af8 <slocum_close_file_proc+0x34>

	if(retry_num==0) fsm_generate_event(proc_arg->outQ_handle,SLOCUM_EVNT_FILE_CLOSED);
 8002b52:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d105      	bne.n	8002b66 <slocum_close_file_proc+0xa2>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	218b      	movs	r1, #139	; 0x8b
 8002b60:	4618      	mov	r0, r3
 8002b62:	f000 fd49 	bl	80035f8 <fsm_generate_event>
}
 8002b66:	3740      	adds	r7, #64	; 0x40
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	0800e6d4 	.word	0x0800e6d4

08002b70 <slocum_write_to_file_proc>:

uint32_t  slocum_write_to_file_events[]={SLOCUM_EVNT_FILE_WRITE_S_ERR_RCVD};
#define   slocum_write_to_file_events_num                                 1
void slocum_write_to_file_proc(proc_arg_t* proc_arg)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b088      	sub	sp, #32
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
	slocum* slocum_obj=proc_arg->func_self_object;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	61fb      	str	r3, [r7, #28]

    uint32_t in_event;
    memory_region_pointer ptr1;
    F_RES res;

    ptr1.start_addr=lmp_data_bloc_msg;
 8002b7e:	4b18      	ldr	r3, [pc, #96]	; (8002be0 <slocum_write_to_file_proc+0x70>)
 8002b80:	60fb      	str	r3, [r7, #12]
	ptr1.size=strlen(lmp_data_bloc_msg);
 8002b82:	4817      	ldr	r0, [pc, #92]	; (8002be0 <slocum_write_to_file_proc+0x70>)
 8002b84:	f7fd fb5e 	bl	8000244 <strlen>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	613b      	str	r3, [r7, #16]
  	slocum_send_cmd(slocum_obj,SLOCUM_CMD_WRITE_FILE_DATA,&ptr1);
 8002b8c:	f107 030c 	add.w	r3, r7, #12
 8002b90:	461a      	mov	r2, r3
 8002b92:	2103      	movs	r1, #3
 8002b94:	69f8      	ldr	r0, [r7, #28]
 8002b96:	f001 fb43 	bl	8004220 <slocum_send_cmd>

  	res=fsm_take_event(proc_arg->inQ_handle,&in_event,SLOCUM_RESPONSE_TIMEOUT);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f107 0114 	add.w	r1, r7, #20
 8002ba2:	2232      	movs	r2, #50	; 0x32
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f000 fd36 	bl	8003616 <fsm_take_event>
 8002baa:	4603      	mov	r3, r0
 8002bac:	76fb      	strb	r3, [r7, #27]
    if(res==F_OK){
 8002bae:	7efb      	ldrb	r3, [r7, #27]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d109      	bne.n	8002bc8 <slocum_write_to_file_proc+0x58>
       if( in_event==SLOCUM_EVNT_FILE_WRITE_S_ERR_RCVD){
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	2b81      	cmp	r3, #129	; 0x81
 8002bb8:	d10f      	bne.n	8002bda <slocum_write_to_file_proc+0x6a>
      	fsm_generate_event(proc_arg->outQ_handle,SLOCUM_EVNT_FILE_WRITE_ERR);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	2186      	movs	r1, #134	; 0x86
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f000 fd19 	bl	80035f8 <fsm_generate_event>
 8002bc6:	e008      	b.n	8002bda <slocum_write_to_file_proc+0x6a>
      	return;
       }
    }
    else if(res==F_TIMEOUT) fsm_generate_event(proc_arg->outQ_handle,SLOCUM_EVNT_FILE_DATA_WRITTEN);
 8002bc8:	7efb      	ldrb	r3, [r7, #27]
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d105      	bne.n	8002bda <slocum_write_to_file_proc+0x6a>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	218a      	movs	r1, #138	; 0x8a
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f000 fd0f 	bl	80035f8 <fsm_generate_event>
}
 8002bda:	3720      	adds	r7, #32
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	200007dc 	.word	0x200007dc

08002be4 <slocum_depth_analyzer_proc>:
		                                 UVP6_EVNT_LPM_AGG_DATA_READY,
										 UVP6_EVNT_LPM_BUFFER_CLEARED};
#define slocum_depth_analyzer_events_num                      3


void slocum_depth_analyzer_proc(proc_arg_t* proc_arg){
 8002be4:	b590      	push	{r4, r7, lr}
 8002be6:	b085      	sub	sp, #20
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]

	slocum* slocum_obj=proc_arg->func_self_object;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	60fb      	str	r3, [r7, #12]
	uint32_t in_event;
	uvp6_sensor1.profile_zone=UVP6_PROFILE_H;
 8002bf2:	4b95      	ldr	r3, [pc, #596]	; (8002e48 <slocum_depth_analyzer_proc+0x264>)
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

	while(1)
	{
	 if(fsm_take_event(proc_arg->inQ_handle,&in_event,osWaitForever)==F_OK){
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	f107 0108 	add.w	r1, r7, #8
 8002c02:	f04f 32ff 	mov.w	r2, #4294967295
 8002c06:	4618      	mov	r0, r3
 8002c08:	f000 fd05 	bl	8003616 <fsm_take_event>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d1f3      	bne.n	8002bfa <slocum_depth_analyzer_proc+0x16>
	   if(in_event==SLOCUM_EVNT_DEPTH_RCVD){
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	2b7d      	cmp	r3, #125	; 0x7d
 8002c16:	f040 812b 	bne.w	8002e70 <slocum_depth_analyzer_proc+0x28c>
		   if(slocum_obj->prev_depth>UVP6_DEPTH_LH_PROFILE&&slocum_obj->last_depth<=UVP6_DEPTH_LH_PROFILE){
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	f8d3 3016 	ldr.w	r3, [r3, #22]
 8002c20:	498a      	ldr	r1, [pc, #552]	; (8002e4c <slocum_depth_analyzer_proc+0x268>)
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7fe fae4 	bl	80011f0 <__aeabi_fcmpgt>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d014      	beq.n	8002c58 <slocum_depth_analyzer_proc+0x74>
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8002c34:	4985      	ldr	r1, [pc, #532]	; (8002e4c <slocum_depth_analyzer_proc+0x268>)
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7fe fac6 	bl	80011c8 <__aeabi_fcmple>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d00a      	beq.n	8002c58 <slocum_depth_analyzer_proc+0x74>
			   uvp6_sensor1.profile_zone=UVP6_PROFILE_H;
 8002c42:	4b81      	ldr	r3, [pc, #516]	; (8002e48 <slocum_depth_analyzer_proc+0x264>)
 8002c44:	2201      	movs	r2, #1
 8002c46:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
			   fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_DEPTH_LH_REACHED_FROM_BOTTOM);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	2176      	movs	r1, #118	; 0x76
 8002c50:	4618      	mov	r0, r3
 8002c52:	f000 fcd1 	bl	80035f8 <fsm_generate_event>
 8002c56:	e01d      	b.n	8002c94 <slocum_depth_analyzer_proc+0xb0>
		   }

		   else if(slocum_obj->prev_depth<UVP6_DEPTH_LH_PROFILE&&slocum_obj->last_depth>=UVP6_DEPTH_LH_PROFILE){
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f8d3 3016 	ldr.w	r3, [r3, #22]
 8002c5e:	497b      	ldr	r1, [pc, #492]	; (8002e4c <slocum_depth_analyzer_proc+0x268>)
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7fe faa7 	bl	80011b4 <__aeabi_fcmplt>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d013      	beq.n	8002c94 <slocum_depth_analyzer_proc+0xb0>
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8002c72:	4976      	ldr	r1, [pc, #472]	; (8002e4c <slocum_depth_analyzer_proc+0x268>)
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7fe fab1 	bl	80011dc <__aeabi_fcmpge>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d009      	beq.n	8002c94 <slocum_depth_analyzer_proc+0xb0>
			   uvp6_sensor1.profile_zone=UVP6_PROFILE_L;
 8002c80:	4b71      	ldr	r3, [pc, #452]	; (8002e48 <slocum_depth_analyzer_proc+0x264>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
			   fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_DEPTH_LH_REACHED_FROM_TOP);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	2175      	movs	r1, #117	; 0x75
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f000 fcb2 	bl	80035f8 <fsm_generate_event>
		   }

          if(glider1.last_depth<lpm_bloc_depth_start){
 8002c94:	4b6e      	ldr	r3, [pc, #440]	; (8002e50 <slocum_depth_analyzer_proc+0x26c>)
 8002c96:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8002c9a:	4a6e      	ldr	r2, [pc, #440]	; (8002e54 <slocum_depth_analyzer_proc+0x270>)
 8002c9c:	6812      	ldr	r2, [r2, #0]
 8002c9e:	4611      	mov	r1, r2
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7fe fa87 	bl	80011b4 <__aeabi_fcmplt>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d065      	beq.n	8002d78 <slocum_depth_analyzer_proc+0x194>
            if(glider1.last_depth<(lpm_bloc_depth_start-lpm_bloc_depth_size)||glider1.last_depth<2.0){
 8002cac:	4b68      	ldr	r3, [pc, #416]	; (8002e50 <slocum_depth_analyzer_proc+0x26c>)
 8002cae:	f8d3 4012 	ldr.w	r4, [r3, #18]
 8002cb2:	4623      	mov	r3, r4
 8002cb4:	461c      	mov	r4, r3
 8002cb6:	4b67      	ldr	r3, [pc, #412]	; (8002e54 <slocum_depth_analyzer_proc+0x270>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a67      	ldr	r2, [pc, #412]	; (8002e58 <slocum_depth_analyzer_proc+0x274>)
 8002cbc:	6812      	ldr	r2, [r2, #0]
 8002cbe:	4611      	mov	r1, r2
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7fd ffcf 	bl	8000c64 <__aeabi_fsub>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	4619      	mov	r1, r3
 8002cca:	4620      	mov	r0, r4
 8002ccc:	f7fe fa72 	bl	80011b4 <__aeabi_fcmplt>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d10b      	bne.n	8002cee <slocum_depth_analyzer_proc+0x10a>
 8002cd6:	4b5e      	ldr	r3, [pc, #376]	; (8002e50 <slocum_depth_analyzer_proc+0x26c>)
 8002cd8:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8002cdc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7fe fa67 	bl	80011b4 <__aeabi_fcmplt>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	f000 8106 	beq.w	8002efa <slocum_depth_analyzer_proc+0x316>
              lpm_bloc_depth_start=glider1.last_depth;
 8002cee:	4b58      	ldr	r3, [pc, #352]	; (8002e50 <slocum_depth_analyzer_proc+0x26c>)
 8002cf0:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8002cf4:	4a57      	ldr	r2, [pc, #348]	; (8002e54 <slocum_depth_analyzer_proc+0x270>)
 8002cf6:	6013      	str	r3, [r2, #0]

       	      if(lpm_bloc_depth_start>1000.0) lpm_bloc_depth_size=20.0;
 8002cf8:	4b56      	ldr	r3, [pc, #344]	; (8002e54 <slocum_depth_analyzer_proc+0x270>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4957      	ldr	r1, [pc, #348]	; (8002e5c <slocum_depth_analyzer_proc+0x278>)
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7fe fa76 	bl	80011f0 <__aeabi_fcmpgt>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d003      	beq.n	8002d12 <slocum_depth_analyzer_proc+0x12e>
 8002d0a:	4b53      	ldr	r3, [pc, #332]	; (8002e58 <slocum_depth_analyzer_proc+0x274>)
 8002d0c:	4a54      	ldr	r2, [pc, #336]	; (8002e60 <slocum_depth_analyzer_proc+0x27c>)
 8002d0e:	601a      	str	r2, [r3, #0]
 8002d10:	e02b      	b.n	8002d6a <slocum_depth_analyzer_proc+0x186>
       	      else if(lpm_bloc_depth_start>500.0) lpm_bloc_depth_size=20.0;
 8002d12:	4b50      	ldr	r3, [pc, #320]	; (8002e54 <slocum_depth_analyzer_proc+0x270>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4953      	ldr	r1, [pc, #332]	; (8002e64 <slocum_depth_analyzer_proc+0x280>)
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7fe fa69 	bl	80011f0 <__aeabi_fcmpgt>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d003      	beq.n	8002d2c <slocum_depth_analyzer_proc+0x148>
 8002d24:	4b4c      	ldr	r3, [pc, #304]	; (8002e58 <slocum_depth_analyzer_proc+0x274>)
 8002d26:	4a4e      	ldr	r2, [pc, #312]	; (8002e60 <slocum_depth_analyzer_proc+0x27c>)
 8002d28:	601a      	str	r2, [r3, #0]
 8002d2a:	e01e      	b.n	8002d6a <slocum_depth_analyzer_proc+0x186>
       	      else if(lpm_bloc_depth_start>100.0) lpm_bloc_depth_size=10.0;
 8002d2c:	4b49      	ldr	r3, [pc, #292]	; (8002e54 <slocum_depth_analyzer_proc+0x270>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4946      	ldr	r1, [pc, #280]	; (8002e4c <slocum_depth_analyzer_proc+0x268>)
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7fe fa5c 	bl	80011f0 <__aeabi_fcmpgt>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d003      	beq.n	8002d46 <slocum_depth_analyzer_proc+0x162>
 8002d3e:	4b46      	ldr	r3, [pc, #280]	; (8002e58 <slocum_depth_analyzer_proc+0x274>)
 8002d40:	4a49      	ldr	r2, [pc, #292]	; (8002e68 <slocum_depth_analyzer_proc+0x284>)
 8002d42:	601a      	str	r2, [r3, #0]
 8002d44:	e011      	b.n	8002d6a <slocum_depth_analyzer_proc+0x186>
       	      else if(lpm_bloc_depth_start>2.0) lpm_bloc_depth_size=5.0;
 8002d46:	4b43      	ldr	r3, [pc, #268]	; (8002e54 <slocum_depth_analyzer_proc+0x270>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7fe fa4e 	bl	80011f0 <__aeabi_fcmpgt>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d003      	beq.n	8002d62 <slocum_depth_analyzer_proc+0x17e>
 8002d5a:	4b3f      	ldr	r3, [pc, #252]	; (8002e58 <slocum_depth_analyzer_proc+0x274>)
 8002d5c:	4a43      	ldr	r2, [pc, #268]	; (8002e6c <slocum_depth_analyzer_proc+0x288>)
 8002d5e:	601a      	str	r2, [r3, #0]
 8002d60:	e003      	b.n	8002d6a <slocum_depth_analyzer_proc+0x186>
       	      else lpm_bloc_depth_size=0.0;
 8002d62:	4b3d      	ldr	r3, [pc, #244]	; (8002e58 <slocum_depth_analyzer_proc+0x274>)
 8002d64:	f04f 0200 	mov.w	r2, #0
 8002d68:	601a      	str	r2, [r3, #0]
       	      fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_LPM_DATA_BLOC_END_REACHED);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	2171      	movs	r1, #113	; 0x71
 8002d70:	4618      	mov	r0, r3
 8002d72:	f000 fc41 	bl	80035f8 <fsm_generate_event>
 8002d76:	e740      	b.n	8002bfa <slocum_depth_analyzer_proc+0x16>
            }
          }
          else if (glider1.last_depth>lpm_bloc_depth_start){
 8002d78:	4b35      	ldr	r3, [pc, #212]	; (8002e50 <slocum_depth_analyzer_proc+0x26c>)
 8002d7a:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8002d7e:	4a35      	ldr	r2, [pc, #212]	; (8002e54 <slocum_depth_analyzer_proc+0x270>)
 8002d80:	6812      	ldr	r2, [r2, #0]
 8002d82:	4611      	mov	r1, r2
 8002d84:	4618      	mov	r0, r3
 8002d86:	f7fe fa33 	bl	80011f0 <__aeabi_fcmpgt>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f000 80b4 	beq.w	8002efa <slocum_depth_analyzer_proc+0x316>
            if(glider1.last_depth>(lpm_bloc_depth_start+lpm_bloc_depth_size)){
 8002d92:	4b2f      	ldr	r3, [pc, #188]	; (8002e50 <slocum_depth_analyzer_proc+0x26c>)
 8002d94:	f8d3 4012 	ldr.w	r4, [r3, #18]
 8002d98:	4623      	mov	r3, r4
 8002d9a:	461c      	mov	r4, r3
 8002d9c:	4b2d      	ldr	r3, [pc, #180]	; (8002e54 <slocum_depth_analyzer_proc+0x270>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a2d      	ldr	r2, [pc, #180]	; (8002e58 <slocum_depth_analyzer_proc+0x274>)
 8002da2:	6812      	ldr	r2, [r2, #0]
 8002da4:	4611      	mov	r1, r2
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7fd ff5e 	bl	8000c68 <__addsf3>
 8002dac:	4603      	mov	r3, r0
 8002dae:	4619      	mov	r1, r3
 8002db0:	4620      	mov	r0, r4
 8002db2:	f7fe fa1d 	bl	80011f0 <__aeabi_fcmpgt>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 809e 	beq.w	8002efa <slocum_depth_analyzer_proc+0x316>
              lpm_bloc_depth_start=glider1.last_depth;
 8002dbe:	4b24      	ldr	r3, [pc, #144]	; (8002e50 <slocum_depth_analyzer_proc+0x26c>)
 8002dc0:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8002dc4:	4a23      	ldr	r2, [pc, #140]	; (8002e54 <slocum_depth_analyzer_proc+0x270>)
 8002dc6:	6013      	str	r3, [r2, #0]

       	      if(lpm_bloc_depth_start>1000.0) lpm_bloc_depth_size=20.0;
 8002dc8:	4b22      	ldr	r3, [pc, #136]	; (8002e54 <slocum_depth_analyzer_proc+0x270>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4923      	ldr	r1, [pc, #140]	; (8002e5c <slocum_depth_analyzer_proc+0x278>)
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7fe fa0e 	bl	80011f0 <__aeabi_fcmpgt>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d003      	beq.n	8002de2 <slocum_depth_analyzer_proc+0x1fe>
 8002dda:	4b1f      	ldr	r3, [pc, #124]	; (8002e58 <slocum_depth_analyzer_proc+0x274>)
 8002ddc:	4a20      	ldr	r2, [pc, #128]	; (8002e60 <slocum_depth_analyzer_proc+0x27c>)
 8002dde:	601a      	str	r2, [r3, #0]
 8002de0:	e02b      	b.n	8002e3a <slocum_depth_analyzer_proc+0x256>
       	      else if(lpm_bloc_depth_start>500.0) lpm_bloc_depth_size=20.0;
 8002de2:	4b1c      	ldr	r3, [pc, #112]	; (8002e54 <slocum_depth_analyzer_proc+0x270>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	491f      	ldr	r1, [pc, #124]	; (8002e64 <slocum_depth_analyzer_proc+0x280>)
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7fe fa01 	bl	80011f0 <__aeabi_fcmpgt>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d003      	beq.n	8002dfc <slocum_depth_analyzer_proc+0x218>
 8002df4:	4b18      	ldr	r3, [pc, #96]	; (8002e58 <slocum_depth_analyzer_proc+0x274>)
 8002df6:	4a1a      	ldr	r2, [pc, #104]	; (8002e60 <slocum_depth_analyzer_proc+0x27c>)
 8002df8:	601a      	str	r2, [r3, #0]
 8002dfa:	e01e      	b.n	8002e3a <slocum_depth_analyzer_proc+0x256>
       	      else if(lpm_bloc_depth_start>100.0) lpm_bloc_depth_size=10.0;
 8002dfc:	4b15      	ldr	r3, [pc, #84]	; (8002e54 <slocum_depth_analyzer_proc+0x270>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4912      	ldr	r1, [pc, #72]	; (8002e4c <slocum_depth_analyzer_proc+0x268>)
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7fe f9f4 	bl	80011f0 <__aeabi_fcmpgt>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d003      	beq.n	8002e16 <slocum_depth_analyzer_proc+0x232>
 8002e0e:	4b12      	ldr	r3, [pc, #72]	; (8002e58 <slocum_depth_analyzer_proc+0x274>)
 8002e10:	4a15      	ldr	r2, [pc, #84]	; (8002e68 <slocum_depth_analyzer_proc+0x284>)
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	e011      	b.n	8002e3a <slocum_depth_analyzer_proc+0x256>
       	      else if(lpm_bloc_depth_start>2.0) lpm_bloc_depth_size=5.0;
 8002e16:	4b0f      	ldr	r3, [pc, #60]	; (8002e54 <slocum_depth_analyzer_proc+0x270>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7fe f9e6 	bl	80011f0 <__aeabi_fcmpgt>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d003      	beq.n	8002e32 <slocum_depth_analyzer_proc+0x24e>
 8002e2a:	4b0b      	ldr	r3, [pc, #44]	; (8002e58 <slocum_depth_analyzer_proc+0x274>)
 8002e2c:	4a0f      	ldr	r2, [pc, #60]	; (8002e6c <slocum_depth_analyzer_proc+0x288>)
 8002e2e:	601a      	str	r2, [r3, #0]
 8002e30:	e003      	b.n	8002e3a <slocum_depth_analyzer_proc+0x256>
       	      else lpm_bloc_depth_size=0.0;
 8002e32:	4b09      	ldr	r3, [pc, #36]	; (8002e58 <slocum_depth_analyzer_proc+0x274>)
 8002e34:	f04f 0200 	mov.w	r2, #0
 8002e38:	601a      	str	r2, [r3, #0]
       	      fsm_generate_event(proc_arg->outQ_handle,UVP6_EVNT_LPM_DATA_BLOC_END_REACHED);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	2171      	movs	r1, #113	; 0x71
 8002e40:	4618      	mov	r0, r3
 8002e42:	f000 fbd9 	bl	80035f8 <fsm_generate_event>
 8002e46:	e6d8      	b.n	8002bfa <slocum_depth_analyzer_proc+0x16>
 8002e48:	20000c54 	.word	0x20000c54
 8002e4c:	42c80000 	.word	0x42c80000
 8002e50:	2000151c 	.word	0x2000151c
 8002e54:	200009d4 	.word	0x200009d4
 8002e58:	200009d0 	.word	0x200009d0
 8002e5c:	447a0000 	.word	0x447a0000
 8002e60:	41a00000 	.word	0x41a00000
 8002e64:	43fa0000 	.word	0x43fa0000
 8002e68:	41200000 	.word	0x41200000
 8002e6c:	40a00000 	.word	0x40a00000
            }
          }

	   }
	   else if(in_event==UVP6_EVNT_LPM_AGG_DATA_READY ||in_event==UVP6_EVNT_LPM_BUFFER_CLEARED){
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	2b72      	cmp	r3, #114	; 0x72
 8002e74:	d003      	beq.n	8002e7e <slocum_depth_analyzer_proc+0x29a>
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	2b73      	cmp	r3, #115	; 0x73
 8002e7a:	f47f aebe 	bne.w	8002bfa <slocum_depth_analyzer_proc+0x16>
		   lpm_bloc_depth_start=glider1.last_depth;
 8002e7e:	4b1f      	ldr	r3, [pc, #124]	; (8002efc <slocum_depth_analyzer_proc+0x318>)
 8002e80:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8002e84:	4a1e      	ldr	r2, [pc, #120]	; (8002f00 <slocum_depth_analyzer_proc+0x31c>)
 8002e86:	6013      	str	r3, [r2, #0]
		   if(lpm_bloc_depth_start>1000.0) lpm_bloc_depth_size=20.0;
 8002e88:	4b1d      	ldr	r3, [pc, #116]	; (8002f00 <slocum_depth_analyzer_proc+0x31c>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	491d      	ldr	r1, [pc, #116]	; (8002f04 <slocum_depth_analyzer_proc+0x320>)
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7fe f9ae 	bl	80011f0 <__aeabi_fcmpgt>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d003      	beq.n	8002ea2 <slocum_depth_analyzer_proc+0x2be>
 8002e9a:	4b1b      	ldr	r3, [pc, #108]	; (8002f08 <slocum_depth_analyzer_proc+0x324>)
 8002e9c:	4a1b      	ldr	r2, [pc, #108]	; (8002f0c <slocum_depth_analyzer_proc+0x328>)
 8002e9e:	601a      	str	r2, [r3, #0]
 8002ea0:	e6ab      	b.n	8002bfa <slocum_depth_analyzer_proc+0x16>
		   else if(lpm_bloc_depth_start>500.0) lpm_bloc_depth_size=20.0;
 8002ea2:	4b17      	ldr	r3, [pc, #92]	; (8002f00 <slocum_depth_analyzer_proc+0x31c>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	491a      	ldr	r1, [pc, #104]	; (8002f10 <slocum_depth_analyzer_proc+0x32c>)
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7fe f9a1 	bl	80011f0 <__aeabi_fcmpgt>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d003      	beq.n	8002ebc <slocum_depth_analyzer_proc+0x2d8>
 8002eb4:	4b14      	ldr	r3, [pc, #80]	; (8002f08 <slocum_depth_analyzer_proc+0x324>)
 8002eb6:	4a15      	ldr	r2, [pc, #84]	; (8002f0c <slocum_depth_analyzer_proc+0x328>)
 8002eb8:	601a      	str	r2, [r3, #0]
 8002eba:	e69e      	b.n	8002bfa <slocum_depth_analyzer_proc+0x16>
		   else if(lpm_bloc_depth_start>100.0) lpm_bloc_depth_size=10.0;
 8002ebc:	4b10      	ldr	r3, [pc, #64]	; (8002f00 <slocum_depth_analyzer_proc+0x31c>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4914      	ldr	r1, [pc, #80]	; (8002f14 <slocum_depth_analyzer_proc+0x330>)
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7fe f994 	bl	80011f0 <__aeabi_fcmpgt>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d003      	beq.n	8002ed6 <slocum_depth_analyzer_proc+0x2f2>
 8002ece:	4b0e      	ldr	r3, [pc, #56]	; (8002f08 <slocum_depth_analyzer_proc+0x324>)
 8002ed0:	4a11      	ldr	r2, [pc, #68]	; (8002f18 <slocum_depth_analyzer_proc+0x334>)
 8002ed2:	601a      	str	r2, [r3, #0]
 8002ed4:	e691      	b.n	8002bfa <slocum_depth_analyzer_proc+0x16>
		   else if(lpm_bloc_depth_start>2.0) lpm_bloc_depth_size=5.0;
 8002ed6:	4b0a      	ldr	r3, [pc, #40]	; (8002f00 <slocum_depth_analyzer_proc+0x31c>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7fe f986 	bl	80011f0 <__aeabi_fcmpgt>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d003      	beq.n	8002ef2 <slocum_depth_analyzer_proc+0x30e>
 8002eea:	4b07      	ldr	r3, [pc, #28]	; (8002f08 <slocum_depth_analyzer_proc+0x324>)
 8002eec:	4a0b      	ldr	r2, [pc, #44]	; (8002f1c <slocum_depth_analyzer_proc+0x338>)
 8002eee:	601a      	str	r2, [r3, #0]
 8002ef0:	e683      	b.n	8002bfa <slocum_depth_analyzer_proc+0x16>
		   else lpm_bloc_depth_size=0.0;
 8002ef2:	4b05      	ldr	r3, [pc, #20]	; (8002f08 <slocum_depth_analyzer_proc+0x324>)
 8002ef4:	f04f 0200 	mov.w	r2, #0
 8002ef8:	601a      	str	r2, [r3, #0]
	 if(fsm_take_event(proc_arg->inQ_handle,&in_event,osWaitForever)==F_OK){
 8002efa:	e67e      	b.n	8002bfa <slocum_depth_analyzer_proc+0x16>
 8002efc:	2000151c 	.word	0x2000151c
 8002f00:	200009d4 	.word	0x200009d4
 8002f04:	447a0000 	.word	0x447a0000
 8002f08:	200009d0 	.word	0x200009d0
 8002f0c:	41a00000 	.word	0x41a00000
 8002f10:	43fa0000 	.word	0x43fa0000
 8002f14:	42c80000 	.word	0x42c80000
 8002f18:	41200000 	.word	0x41200000
 8002f1c:	40a00000 	.word	0x40a00000

08002f20 <slocum_final_depth_state_analyzer_proc>:
		                                             SLOCUM_EVNT_FINAL_DEPTH_DIVING_RCVD,
													 SLOCUM_EVNT_FINAL_DEPTH_CLIMBING_RCVD};
#define slocum_final_depth_state_analyzer_events_num                      3


void slocum_final_depth_state_analyzer_proc(proc_arg_t* proc_arg){
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]

	slocum* slocum_obj=proc_arg->func_self_object;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	60fb      	str	r3, [r7, #12]
	uint32_t in_event;


	while(1)
	{
	 if(fsm_take_event(proc_arg->inQ_handle,&in_event,osWaitForever)==F_OK){
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f107 0108 	add.w	r1, r7, #8
 8002f36:	f04f 32ff 	mov.w	r2, #4294967295
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f000 fb6b 	bl	8003616 <fsm_take_event>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1f3      	bne.n	8002f2e <slocum_final_depth_state_analyzer_proc+0xe>
	   if(in_event==SLOCUM_EVNT_FINAL_DEPTH_AT_SURFACE_RCVD){
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	2b82      	cmp	r3, #130	; 0x82
 8002f4a:	d110      	bne.n	8002f6e <slocum_final_depth_state_analyzer_proc+0x4e>
		   if(slocum_obj->dcs_state==GLIDER_STATE_CLIMBING){
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d1eb      	bne.n	8002f2e <slocum_final_depth_state_analyzer_proc+0xe>
			   slocum_obj->dcs_state=GLIDER_STATE_AT_SURFACE;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2202      	movs	r2, #2
 8002f5a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
			   fsm_generate_event(proc_arg->outQ_handle,FSM_EVNT_CLIMB_TO_SURFACE);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	f240 1135 	movw	r1, #309	; 0x135
 8002f66:	4618      	mov	r0, r3
 8002f68:	f000 fb46 	bl	80035f8 <fsm_generate_event>
 8002f6c:	e7df      	b.n	8002f2e <slocum_final_depth_state_analyzer_proc+0xe>
		   }
	   }
	   else if(in_event==SLOCUM_EVNT_FINAL_DEPTH_DIVING_RCVD){
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	2b83      	cmp	r3, #131	; 0x83
 8002f72:	d121      	bne.n	8002fb8 <slocum_final_depth_state_analyzer_proc+0x98>
		   if(slocum_obj->dcs_state==GLIDER_STATE_AT_SURFACE){
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d10b      	bne.n	8002f96 <slocum_final_depth_state_analyzer_proc+0x76>
			   slocum_obj->dcs_state=GLIDER_STATE_DIVING;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
			   fsm_generate_event(proc_arg->outQ_handle,FSM_EVNT_SURFACE_TO_DIVE);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f44f 719b 	mov.w	r1, #310	; 0x136
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f000 fb32 	bl	80035f8 <fsm_generate_event>
 8002f94:	e7cb      	b.n	8002f2e <slocum_final_depth_state_analyzer_proc+0xe>
		   }
		   else if(slocum_obj->dcs_state==GLIDER_STATE_CLIMBING){
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d1c6      	bne.n	8002f2e <slocum_final_depth_state_analyzer_proc+0xe>
			   slocum_obj->dcs_state=GLIDER_STATE_DIVING;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
			   fsm_generate_event(proc_arg->outQ_handle,FSM_EVNT_CLIMB_TO_DIVE);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f240 1137 	movw	r1, #311	; 0x137
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f000 fb21 	bl	80035f8 <fsm_generate_event>
 8002fb6:	e7ba      	b.n	8002f2e <slocum_final_depth_state_analyzer_proc+0xe>
		   }
	   }
	   else if(in_event==SLOCUM_EVNT_FINAL_DEPTH_CLIMBING_RCVD){
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	2b84      	cmp	r3, #132	; 0x84
 8002fbc:	d1b7      	bne.n	8002f2e <slocum_final_depth_state_analyzer_proc+0xe>
		   if(slocum_obj->dcs_state==GLIDER_STATE_DIVING){
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1b2      	bne.n	8002f2e <slocum_final_depth_state_analyzer_proc+0xe>
			   slocum_obj->dcs_state=GLIDER_STATE_CLIMBING;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
			   fsm_generate_event(proc_arg->outQ_handle,FSM_EVNT_DIVE_TO_CLIMB);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f44f 719c 	mov.w	r1, #312	; 0x138
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f000 fb0d 	bl	80035f8 <fsm_generate_event>
	 if(fsm_take_event(proc_arg->inQ_handle,&in_event,osWaitForever)==F_OK){
 8002fde:	e7a6      	b.n	8002f2e <slocum_final_depth_state_analyzer_proc+0xe>

08002fe0 <slocum_send_evnt_proc>:
										UVP6_EVNT_START_ACK_RCVD

                                  };
#define   slocum_send_evnt_events_num                                 27
void slocum_send_evnt_proc(proc_arg_t* proc_arg)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b086      	sub	sp, #24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
	slocum* slocum_obj=proc_arg->func_self_object;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	617b      	str	r3, [r7, #20]
    uint32_t in_event;
    F_RES res;
    while(1)
    {
  	 res=fsm_take_event(proc_arg->inQ_handle,&in_event,osWaitForever);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f107 010c 	add.w	r1, r7, #12
 8002ff6:	f04f 32ff 	mov.w	r2, #4294967295
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f000 fb0b 	bl	8003616 <fsm_take_event>
 8003000:	4603      	mov	r3, r0
 8003002:	74fb      	strb	r3, [r7, #19]
     if(res==F_OK){
 8003004:	7cfb      	ldrb	r3, [r7, #19]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1f1      	bne.n	8002fee <slocum_send_evnt_proc+0xe>
    	 slocum_send_evnt(slocum_obj,in_event);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	4619      	mov	r1, r3
 800300e:	6978      	ldr	r0, [r7, #20]
 8003010:	f001 f8c6 	bl	80041a0 <slocum_send_evnt>
  	 res=fsm_take_event(proc_arg->inQ_handle,&in_event,osWaitForever);
 8003014:	e7eb      	b.n	8002fee <slocum_send_evnt_proc+0xe>
	...

08003018 <init_act>:
//---------------- EA tables description END ----------------------


//-----------------BEGIN ACTION FUNCTIONS------------------------------
void  init_act()
{
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
	disp_proc_set_EA_table(&dispatcher1,&fsm_S0_dos_active);
 800301c:	4910      	ldr	r1, [pc, #64]	; (8003060 <init_act+0x48>)
 800301e:	4811      	ldr	r0, [pc, #68]	; (8003064 <init_act+0x4c>)
 8003020:	f7ff f802 	bl	8002028 <disp_proc_set_EA_table>
	fsm_generate_event(dispatcher1.events_q_Handle,FSM_CHANGE_STATE_TO_S0);
 8003024:	4b0f      	ldr	r3, [pc, #60]	; (8003064 <init_act+0x4c>)
 8003026:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 800302a:	21c8      	movs	r1, #200	; 0xc8
 800302c:	4618      	mov	r0, r3
 800302e:	f000 fae3 	bl	80035f8 <fsm_generate_event>
	if(disp_proc_start(&dispatcher1, SLOCUM_PROC_DEPTH_ANALYZER, NULL)==F_ERR){/*err processing*/}
 8003032:	2200      	movs	r2, #0
 8003034:	2109      	movs	r1, #9
 8003036:	480b      	ldr	r0, [pc, #44]	; (8003064 <init_act+0x4c>)
 8003038:	f7fe ffa0 	bl	8001f7c <disp_proc_start>
	if(disp_proc_start(&dispatcher1, UVP6_PROC_LPM_DATA_AGG, NULL)==F_ERR){/*err processing*/}
 800303c:	2200      	movs	r2, #0
 800303e:	2105      	movs	r1, #5
 8003040:	4808      	ldr	r0, [pc, #32]	; (8003064 <init_act+0x4c>)
 8003042:	f7fe ff9b 	bl	8001f7c <disp_proc_start>
	if(disp_proc_start(&dispatcher1, SLOCUM_PROC_EVENTS, NULL)==F_ERR){/*err processing*/}
 8003046:	2200      	movs	r2, #0
 8003048:	210a      	movs	r1, #10
 800304a:	4806      	ldr	r0, [pc, #24]	; (8003064 <init_act+0x4c>)
 800304c:	f7fe ff96 	bl	8001f7c <disp_proc_start>
	if(disp_proc_start(&dispatcher1, SLOCUM_PROC_FINAL_DEPTH_ANALYZER, NULL)==F_ERR){/*err processing*/}
 8003050:	2200      	movs	r2, #0
 8003052:	210b      	movs	r1, #11
 8003054:	4803      	ldr	r0, [pc, #12]	; (8003064 <init_act+0x4c>)
 8003056:	f7fe ff91 	bl	8001f7c <disp_proc_start>
}
 800305a:	bf00      	nop
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	200001ec 	.word	0x200001ec
 8003064:	20000ac8 	.word	0x20000ac8

08003068 <start_mission>:

void start_mission()
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
	disp_proc_set_EA_table(&dispatcher1,&fsm_S1_mission_start);
 800306c:	4908      	ldr	r1, [pc, #32]	; (8003090 <start_mission+0x28>)
 800306e:	4809      	ldr	r0, [pc, #36]	; (8003094 <start_mission+0x2c>)
 8003070:	f7fe ffda 	bl	8002028 <disp_proc_set_EA_table>
	glider1.dcs_state=GLIDER_STATE_AT_SURFACE;  // "fake state" for trigger dive
 8003074:	4b08      	ldr	r3, [pc, #32]	; (8003098 <start_mission+0x30>)
 8003076:	2202      	movs	r2, #2
 8003078:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	fsm_generate_event(dispatcher1.events_q_Handle,FSM_CHANGE_STATE_TO_S1);
 800307c:	4b05      	ldr	r3, [pc, #20]	; (8003094 <start_mission+0x2c>)
 800307e:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 8003082:	21c9      	movs	r1, #201	; 0xc9
 8003084:	4618      	mov	r0, r3
 8003086:	f000 fab7 	bl	80035f8 <fsm_generate_event>
}
 800308a:	bf00      	nop
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	200001f4 	.word	0x200001f4
 8003094:	20000ac8 	.word	0x20000ac8
 8003098:	2000151c 	.word	0x2000151c

0800309c <go_dos>:
void go_dos()
{
 800309c:	b580      	push	{r7, lr}
 800309e:	af00      	add	r7, sp, #0
	if(disp_proc_start(&dispatcher1, UVP6_PROC_POWER_OFF, NULL)==F_ERR){/*err processing*/}
 80030a0:	2200      	movs	r2, #0
 80030a2:	2104      	movs	r1, #4
 80030a4:	4807      	ldr	r0, [pc, #28]	; (80030c4 <go_dos+0x28>)
 80030a6:	f7fe ff69 	bl	8001f7c <disp_proc_start>
	disp_proc_set_EA_table(&dispatcher1,&fsm_S0_dos_active);
 80030aa:	4907      	ldr	r1, [pc, #28]	; (80030c8 <go_dos+0x2c>)
 80030ac:	4805      	ldr	r0, [pc, #20]	; (80030c4 <go_dos+0x28>)
 80030ae:	f7fe ffbb 	bl	8002028 <disp_proc_set_EA_table>
	fsm_generate_event(dispatcher1.events_q_Handle,FSM_CHANGE_STATE_TO_S0);
 80030b2:	4b04      	ldr	r3, [pc, #16]	; (80030c4 <go_dos+0x28>)
 80030b4:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 80030b8:	21c8      	movs	r1, #200	; 0xc8
 80030ba:	4618      	mov	r0, r3
 80030bc:	f000 fa9c 	bl	80035f8 <fsm_generate_event>
}
 80030c0:	bf00      	nop
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	20000ac8 	.word	0x20000ac8
 80030c8:	200001ec 	.word	0x200001ec

080030cc <stop_and_go_dos>:
void stop_and_go_dos()
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0
	disp_proc_set_EA_table(&dispatcher1,&fsm_S7_stop_and_go_dos);
 80030d0:	4908      	ldr	r1, [pc, #32]	; (80030f4 <stop_and_go_dos+0x28>)
 80030d2:	4809      	ldr	r0, [pc, #36]	; (80030f8 <stop_and_go_dos+0x2c>)
 80030d4:	f7fe ffa8 	bl	8002028 <disp_proc_set_EA_table>
	fsm_generate_event(dispatcher1.events_q_Handle,FSM_CHANGE_STATE_TO_S7);
 80030d8:	4b07      	ldr	r3, [pc, #28]	; (80030f8 <stop_and_go_dos+0x2c>)
 80030da:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 80030de:	21cf      	movs	r1, #207	; 0xcf
 80030e0:	4618      	mov	r0, r3
 80030e2:	f000 fa89 	bl	80035f8 <fsm_generate_event>
	if(disp_proc_start(&dispatcher1, UVP6_PROC_STOP, NULL)==F_ERR){/*err processing*/}
 80030e6:	2200      	movs	r2, #0
 80030e8:	2100      	movs	r1, #0
 80030ea:	4803      	ldr	r0, [pc, #12]	; (80030f8 <stop_and_go_dos+0x2c>)
 80030ec:	f7fe ff46 	bl	8001f7c <disp_proc_start>
}
 80030f0:	bf00      	nop
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	2000021c 	.word	0x2000021c
 80030f8:	20000ac8 	.word	0x20000ac8

080030fc <set_power_on>:
//-------
void set_power_on()
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
	if(disp_proc_start(&dispatcher1, UVP6_PROC_POWER_ON, NULL)==F_ERR){/*err processing*/}
 8003100:	2200      	movs	r2, #0
 8003102:	2103      	movs	r1, #3
 8003104:	4802      	ldr	r0, [pc, #8]	; (8003110 <set_power_on+0x14>)
 8003106:	f7fe ff39 	bl	8001f7c <disp_proc_start>
}
 800310a:	bf00      	nop
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	20000ac8 	.word	0x20000ac8

08003114 <set_power_off>:
void  set_power_off()
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
	if(disp_proc_start(&dispatcher1, UVP6_PROC_POWER_OFF, NULL)==F_ERR){/*err processing*/}
 8003118:	2200      	movs	r2, #0
 800311a:	2104      	movs	r1, #4
 800311c:	4802      	ldr	r0, [pc, #8]	; (8003128 <set_power_off+0x14>)
 800311e:	f7fe ff2d 	bl	8001f7c <disp_proc_start>
}
 8003122:	bf00      	nop
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	20000ac8 	.word	0x20000ac8

0800312c <save_data>:

void save_data()
{
 800312c:	b580      	push	{r7, lr}
 800312e:	af00      	add	r7, sp, #0
	fsm_generate_event(dispatcher1.events_q_Handle,UVP6_EVNT_LPM_DATA_BLOC_END_REACHED);
 8003130:	4b04      	ldr	r3, [pc, #16]	; (8003144 <save_data+0x18>)
 8003132:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 8003136:	2171      	movs	r1, #113	; 0x71
 8003138:	4618      	mov	r0, r3
 800313a:	f000 fa5d 	bl	80035f8 <fsm_generate_event>
}
 800313e:	bf00      	nop
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	20000ac8 	.word	0x20000ac8

08003148 <open_file>:

void open_file()
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
	if(disp_proc_start(&dispatcher1, SLOCUM_PROC_FILE_OPEN, NULL)==F_ERR){/*err processing*/}
 800314c:	2200      	movs	r2, #0
 800314e:	2106      	movs	r1, #6
 8003150:	4802      	ldr	r0, [pc, #8]	; (800315c <open_file+0x14>)
 8003152:	f7fe ff13 	bl	8001f7c <disp_proc_start>
}
 8003156:	bf00      	nop
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	20000ac8 	.word	0x20000ac8

08003160 <config_sensor>:
void config_sensor()
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
	if(uvp6_sensor1.profile_zone==UVP6_PROFILE_H){
 8003164:	4b0b      	ldr	r3, [pc, #44]	; (8003194 <config_sensor+0x34>)
 8003166:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 800316a:	2b01      	cmp	r3, #1
 800316c:	d105      	bne.n	800317a <config_sensor+0x1a>
	 if(disp_proc_start(&dispatcher1, UVP6_PROC_START_HIGH_PROFILE, NULL)==F_ERR){/*err processing*/}
 800316e:	2200      	movs	r2, #0
 8003170:	2102      	movs	r1, #2
 8003172:	4809      	ldr	r0, [pc, #36]	; (8003198 <config_sensor+0x38>)
 8003174:	f7fe ff02 	bl	8001f7c <disp_proc_start>
	}
	else if(uvp6_sensor1.profile_zone==UVP6_PROFILE_L){
	 if(disp_proc_start(&dispatcher1, UVP6_PROC_START_LOW_PROFILE, NULL)==F_ERR){/*err processing*/}
	}
}
 8003178:	e009      	b.n	800318e <config_sensor+0x2e>
	else if(uvp6_sensor1.profile_zone==UVP6_PROFILE_L){
 800317a:	4b06      	ldr	r3, [pc, #24]	; (8003194 <config_sensor+0x34>)
 800317c:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d104      	bne.n	800318e <config_sensor+0x2e>
	 if(disp_proc_start(&dispatcher1, UVP6_PROC_START_LOW_PROFILE, NULL)==F_ERR){/*err processing*/}
 8003184:	2200      	movs	r2, #0
 8003186:	2101      	movs	r1, #1
 8003188:	4803      	ldr	r0, [pc, #12]	; (8003198 <config_sensor+0x38>)
 800318a:	f7fe fef7 	bl	8001f7c <disp_proc_start>
}
 800318e:	bf00      	nop
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	20000c54 	.word	0x20000c54
 8003198:	20000ac8 	.word	0x20000ac8

0800319c <stop_and_report>:

void stop_and_report()
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
	glider1.dive_climb_counter++;
 80031a0:	4b18      	ldr	r3, [pc, #96]	; (8003204 <stop_and_report+0x68>)
 80031a2:	f8d3 3043 	ldr.w	r3, [r3, #67]	; 0x43
 80031a6:	3301      	adds	r3, #1
 80031a8:	4a16      	ldr	r2, [pc, #88]	; (8003204 <stop_and_report+0x68>)
 80031aa:	f8c2 3043 	str.w	r3, [r2, #67]	; 0x43
	glider1.dive_climb_counter%=SLOCUM_DIVE_COUNTER_MAX;
 80031ae:	4b15      	ldr	r3, [pc, #84]	; (8003204 <stop_and_report+0x68>)
 80031b0:	f8d3 2043 	ldr.w	r2, [r3, #67]	; 0x43
 80031b4:	4b14      	ldr	r3, [pc, #80]	; (8003208 <stop_and_report+0x6c>)
 80031b6:	fba3 1302 	umull	r1, r3, r3, r2
 80031ba:	1ad1      	subs	r1, r2, r3
 80031bc:	0849      	lsrs	r1, r1, #1
 80031be:	440b      	add	r3, r1
 80031c0:	0a5b      	lsrs	r3, r3, #9
 80031c2:	f240 31e7 	movw	r1, #999	; 0x3e7
 80031c6:	fb01 f303 	mul.w	r3, r1, r3
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	4a0d      	ldr	r2, [pc, #52]	; (8003204 <stop_and_report+0x68>)
 80031ce:	f8c2 3043 	str.w	r3, [r2, #67]	; 0x43

	close_file();
 80031d2:	f000 f8af 	bl	8003334 <close_file>
	set_power_off();
 80031d6:	f7ff ff9d 	bl	8003114 <set_power_off>

	disp_proc_set_EA_table(&dispatcher1,&fsm_S1_mission_start);
 80031da:	490c      	ldr	r1, [pc, #48]	; (800320c <stop_and_report+0x70>)
 80031dc:	480c      	ldr	r0, [pc, #48]	; (8003210 <stop_and_report+0x74>)
 80031de:	f7fe ff23 	bl	8002028 <disp_proc_set_EA_table>
	fsm_generate_event(dispatcher1.events_q_Handle,FSM_EVNT_ERR_SENSOR_NOT_RESPOND);
 80031e2:	4b0b      	ldr	r3, [pc, #44]	; (8003210 <stop_and_report+0x74>)
 80031e4:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 80031e8:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80031ec:	4618      	mov	r0, r3
 80031ee:	f000 fa03 	bl	80035f8 <fsm_generate_event>
	fsm_generate_event(dispatcher1.events_q_Handle,FSM_CHANGE_STATE_TO_S1);
 80031f2:	4b07      	ldr	r3, [pc, #28]	; (8003210 <stop_and_report+0x74>)
 80031f4:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 80031f8:	21c9      	movs	r1, #201	; 0xc9
 80031fa:	4618      	mov	r0, r3
 80031fc:	f000 f9fc 	bl	80035f8 <fsm_generate_event>

}
 8003200:	bf00      	nop
 8003202:	bd80      	pop	{r7, pc}
 8003204:	2000151c 	.word	0x2000151c
 8003208:	06680a41 	.word	0x06680a41
 800320c:	200001f4 	.word	0x200001f4
 8003210:	20000ac8 	.word	0x20000ac8

08003214 <clear_lpm_data>:

void clear_lpm_data()
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0

	fsm_generate_event(dispatcher1.events_q_Handle,FSM_EVNT_READY_FOR_LPM_DATA);
 8003218:	4b04      	ldr	r3, [pc, #16]	; (800322c <clear_lpm_data+0x18>)
 800321a:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 800321e:	f44f 7199 	mov.w	r1, #306	; 0x132
 8003222:	4618      	mov	r0, r3
 8003224:	f000 f9e8 	bl	80035f8 <fsm_generate_event>

}
 8003228:	bf00      	nop
 800322a:	bd80      	pop	{r7, pc}
 800322c:	20000ac8 	.word	0x20000ac8

08003230 <write_data>:
void write_data()
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
	if(disp_proc_start(&dispatcher1, SLOCUM_PROC_FILE_WRITE, NULL)==F_ERR){/*err processing*/}
 8003234:	2200      	movs	r2, #0
 8003236:	2107      	movs	r1, #7
 8003238:	4802      	ldr	r0, [pc, #8]	; (8003244 <write_data+0x14>)
 800323a:	f7fe fe9f 	bl	8001f7c <disp_proc_start>
}
 800323e:	bf00      	nop
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	20000ac8 	.word	0x20000ac8

08003248 <uvp6_stop>:
void uvp6_stop()
{
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0
	if(disp_proc_start(&dispatcher1, UVP6_PROC_STOP, NULL)==F_ERR){/*err processing*/}
 800324c:	2200      	movs	r2, #0
 800324e:	2100      	movs	r1, #0
 8003250:	4802      	ldr	r0, [pc, #8]	; (800325c <uvp6_stop+0x14>)
 8003252:	f7fe fe93 	bl	8001f7c <disp_proc_start>
}
 8003256:	bf00      	nop
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	20000ac8 	.word	0x20000ac8

08003260 <S1_wait_mission_id>:
}

//-------

void S1_wait_mission_id()
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
	if(uvp6_sensor1.power_status==UVP6_POWER_IS_ON){
 8003264:	4b08      	ldr	r3, [pc, #32]	; (8003288 <S1_wait_mission_id+0x28>)
 8003266:	7b5b      	ldrb	r3, [r3, #13]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d10a      	bne.n	8003282 <S1_wait_mission_id+0x22>
	   disp_proc_set_EA_table(&dispatcher1,&fsm_S3_mission_id);
 800326c:	4907      	ldr	r1, [pc, #28]	; (800328c <S1_wait_mission_id+0x2c>)
 800326e:	4808      	ldr	r0, [pc, #32]	; (8003290 <S1_wait_mission_id+0x30>)
 8003270:	f7fe feda 	bl	8002028 <disp_proc_set_EA_table>
	   fsm_generate_event(dispatcher1.events_q_Handle,FSM_CHANGE_STATE_TO_S3);
 8003274:	4b06      	ldr	r3, [pc, #24]	; (8003290 <S1_wait_mission_id+0x30>)
 8003276:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 800327a:	21cb      	movs	r1, #203	; 0xcb
 800327c:	4618      	mov	r0, r3
 800327e:	f000 f9bb 	bl	80035f8 <fsm_generate_event>
	}
}
 8003282:	bf00      	nop
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	20000c54 	.word	0x20000c54
 800328c:	200001fc 	.word	0x200001fc
 8003290:	20000ac8 	.word	0x20000ac8

08003294 <S3_start_pre_conf>:

//-------

void S3_start_pre_conf()
{
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
	disp_proc_set_EA_table(&dispatcher1,&fsm_S4_pre_conf);
 8003298:	490a      	ldr	r1, [pc, #40]	; (80032c4 <S3_start_pre_conf+0x30>)
 800329a:	480b      	ldr	r0, [pc, #44]	; (80032c8 <S3_start_pre_conf+0x34>)
 800329c:	f7fe fec4 	bl	8002028 <disp_proc_set_EA_table>
	fsm_generate_event(dispatcher1.events_q_Handle,FSM_EVNT_READY_FOR_PRE_CONFIG);
 80032a0:	4b09      	ldr	r3, [pc, #36]	; (80032c8 <S3_start_pre_conf+0x34>)
 80032a2:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 80032a6:	f44f 7198 	mov.w	r1, #304	; 0x130
 80032aa:	4618      	mov	r0, r3
 80032ac:	f000 f9a4 	bl	80035f8 <fsm_generate_event>
	fsm_generate_event(dispatcher1.events_q_Handle,FSM_CHANGE_STATE_TO_S4);
 80032b0:	4b05      	ldr	r3, [pc, #20]	; (80032c8 <S3_start_pre_conf+0x34>)
 80032b2:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 80032b6:	21cc      	movs	r1, #204	; 0xcc
 80032b8:	4618      	mov	r0, r3
 80032ba:	f000 f99d 	bl	80035f8 <fsm_generate_event>
}
 80032be:	bf00      	nop
 80032c0:	bd80      	pop	{r7, pc}
 80032c2:	bf00      	nop
 80032c4:	20000204 	.word	0x20000204
 80032c8:	20000ac8 	.word	0x20000ac8

080032cc <start_measurement>:

//-------

void start_measurement()
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
	disp_proc_set_EA_table(&dispatcher1,&fsm_S5_measure);
 80032d0:	490a      	ldr	r1, [pc, #40]	; (80032fc <start_measurement+0x30>)
 80032d2:	480b      	ldr	r0, [pc, #44]	; (8003300 <start_measurement+0x34>)
 80032d4:	f7fe fea8 	bl	8002028 <disp_proc_set_EA_table>
	fsm_generate_event(dispatcher1.events_q_Handle,FSM_EVNT_PRE_CONFIG_FINISHED);
 80032d8:	4b09      	ldr	r3, [pc, #36]	; (8003300 <start_measurement+0x34>)
 80032da:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 80032de:	f240 1131 	movw	r1, #305	; 0x131
 80032e2:	4618      	mov	r0, r3
 80032e4:	f000 f988 	bl	80035f8 <fsm_generate_event>
	fsm_generate_event(dispatcher1.events_q_Handle,FSM_CHANGE_STATE_TO_S5);
 80032e8:	4b05      	ldr	r3, [pc, #20]	; (8003300 <start_measurement+0x34>)
 80032ea:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 80032ee:	21cd      	movs	r1, #205	; 0xcd
 80032f0:	4618      	mov	r0, r3
 80032f2:	f000 f981 	bl	80035f8 <fsm_generate_event>
}
 80032f6:	bf00      	nop
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	2000020c 	.word	0x2000020c
 8003300:	20000ac8 	.word	0x20000ac8

08003304 <stop_measurements>:

//------

void stop_measurements()
{
 8003304:	b580      	push	{r7, lr}
 8003306:	af00      	add	r7, sp, #0
	if(disp_proc_start(&dispatcher1, UVP6_PROC_STOP, NULL)==F_ERR){/*err processing*/}
 8003308:	2200      	movs	r2, #0
 800330a:	2100      	movs	r1, #0
 800330c:	4807      	ldr	r0, [pc, #28]	; (800332c <stop_measurements+0x28>)
 800330e:	f7fe fe35 	bl	8001f7c <disp_proc_start>
	disp_proc_set_EA_table(&dispatcher1,&fsm_S6_post_conf);
 8003312:	4907      	ldr	r1, [pc, #28]	; (8003330 <stop_measurements+0x2c>)
 8003314:	4805      	ldr	r0, [pc, #20]	; (800332c <stop_measurements+0x28>)
 8003316:	f7fe fe87 	bl	8002028 <disp_proc_set_EA_table>
	fsm_generate_event(dispatcher1.events_q_Handle,FSM_CHANGE_STATE_TO_S6);
 800331a:	4b04      	ldr	r3, [pc, #16]	; (800332c <stop_measurements+0x28>)
 800331c:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 8003320:	21ce      	movs	r1, #206	; 0xce
 8003322:	4618      	mov	r0, r3
 8003324:	f000 f968 	bl	80035f8 <fsm_generate_event>
}
 8003328:	bf00      	nop
 800332a:	bd80      	pop	{r7, pc}
 800332c:	20000ac8 	.word	0x20000ac8
 8003330:	20000214 	.word	0x20000214

08003334 <close_file>:

//-------

void close_file()
{
 8003334:	b580      	push	{r7, lr}
 8003336:	af00      	add	r7, sp, #0
	if(disp_proc_start(&dispatcher1, SLOCUM_PROC_FILE_CLOSE, NULL)==F_ERR){/*err processing*/}
 8003338:	2200      	movs	r2, #0
 800333a:	2108      	movs	r1, #8
 800333c:	4802      	ldr	r0, [pc, #8]	; (8003348 <close_file+0x14>)
 800333e:	f7fe fe1d 	bl	8001f7c <disp_proc_start>
}
 8003342:	bf00      	nop
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	20000ac8 	.word	0x20000ac8

0800334c <S6_select_state>:

void S6_select_state()
{
 800334c:	b580      	push	{r7, lr}
 800334e:	af00      	add	r7, sp, #0
	glider1.dive_climb_counter++;
 8003350:	4b21      	ldr	r3, [pc, #132]	; (80033d8 <S6_select_state+0x8c>)
 8003352:	f8d3 3043 	ldr.w	r3, [r3, #67]	; 0x43
 8003356:	3301      	adds	r3, #1
 8003358:	4a1f      	ldr	r2, [pc, #124]	; (80033d8 <S6_select_state+0x8c>)
 800335a:	f8c2 3043 	str.w	r3, [r2, #67]	; 0x43
	glider1.dive_climb_counter%=SLOCUM_DIVE_COUNTER_MAX;
 800335e:	4b1e      	ldr	r3, [pc, #120]	; (80033d8 <S6_select_state+0x8c>)
 8003360:	f8d3 2043 	ldr.w	r2, [r3, #67]	; 0x43
 8003364:	4b1d      	ldr	r3, [pc, #116]	; (80033dc <S6_select_state+0x90>)
 8003366:	fba3 1302 	umull	r1, r3, r3, r2
 800336a:	1ad1      	subs	r1, r2, r3
 800336c:	0849      	lsrs	r1, r1, #1
 800336e:	440b      	add	r3, r1
 8003370:	0a5b      	lsrs	r3, r3, #9
 8003372:	f240 31e7 	movw	r1, #999	; 0x3e7
 8003376:	fb01 f303 	mul.w	r3, r1, r3
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	4a16      	ldr	r2, [pc, #88]	; (80033d8 <S6_select_state+0x8c>)
 800337e:	f8c2 3043 	str.w	r3, [r2, #67]	; 0x43


	if(glider1.dcs_state==GLIDER_STATE_AT_SURFACE){
 8003382:	4b15      	ldr	r3, [pc, #84]	; (80033d8 <S6_select_state+0x8c>)
 8003384:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003388:	2b02      	cmp	r3, #2
 800338a:	d113      	bne.n	80033b4 <S6_select_state+0x68>
		disp_proc_set_EA_table(&dispatcher1,&fsm_S1_mission_start);
 800338c:	4914      	ldr	r1, [pc, #80]	; (80033e0 <S6_select_state+0x94>)
 800338e:	4815      	ldr	r0, [pc, #84]	; (80033e4 <S6_select_state+0x98>)
 8003390:	f7fe fe4a 	bl	8002028 <disp_proc_set_EA_table>
		fsm_generate_event(dispatcher1.events_q_Handle,FSM_EVNT_SURFACED);
 8003394:	4b13      	ldr	r3, [pc, #76]	; (80033e4 <S6_select_state+0x98>)
 8003396:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 800339a:	f44f 719a 	mov.w	r1, #308	; 0x134
 800339e:	4618      	mov	r0, r3
 80033a0:	f000 f92a 	bl	80035f8 <fsm_generate_event>
		fsm_generate_event(dispatcher1.events_q_Handle,FSM_CHANGE_STATE_TO_S1);
 80033a4:	4b0f      	ldr	r3, [pc, #60]	; (80033e4 <S6_select_state+0x98>)
 80033a6:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 80033aa:	21c9      	movs	r1, #201	; 0xc9
 80033ac:	4618      	mov	r0, r3
 80033ae:	f000 f923 	bl	80035f8 <fsm_generate_event>
	}
	else if(glider1.dcs_state==GLIDER_STATE_CLIMBING){
		S3_start_pre_conf();
	}

}
 80033b2:	e00e      	b.n	80033d2 <S6_select_state+0x86>
	else if(glider1.dcs_state==GLIDER_STATE_DIVING){
 80033b4:	4b08      	ldr	r3, [pc, #32]	; (80033d8 <S6_select_state+0x8c>)
 80033b6:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d102      	bne.n	80033c4 <S6_select_state+0x78>
		S3_start_pre_conf();
 80033be:	f7ff ff69 	bl	8003294 <S3_start_pre_conf>
}
 80033c2:	e006      	b.n	80033d2 <S6_select_state+0x86>
	else if(glider1.dcs_state==GLIDER_STATE_CLIMBING){
 80033c4:	4b04      	ldr	r3, [pc, #16]	; (80033d8 <S6_select_state+0x8c>)
 80033c6:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d101      	bne.n	80033d2 <S6_select_state+0x86>
		S3_start_pre_conf();
 80033ce:	f7ff ff61 	bl	8003294 <S3_start_pre_conf>
}
 80033d2:	bf00      	nop
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	2000151c 	.word	0x2000151c
 80033dc:	06680a41 	.word	0x06680a41
 80033e0:	200001f4 	.word	0x200001f4
 80033e4:	20000ac8 	.word	0x20000ac8

080033e8 <fsm_init>:




void fsm_init()
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af04      	add	r7, sp, #16
	disp_proc_init_func(&dispatcher1, UVP6_PROC_POWER_ON,&uvp6_power_on_proc,proc_inQ1Handle,PROC_LINK_Q,&uvp6_sensor1,uvp6_power_on_events_num,uvp6_power_on_events);
 80033ee:	4b5c      	ldr	r3, [pc, #368]	; (8003560 <fsm_init+0x178>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a5c      	ldr	r2, [pc, #368]	; (8003564 <fsm_init+0x17c>)
 80033f4:	9203      	str	r2, [sp, #12]
 80033f6:	2200      	movs	r2, #0
 80033f8:	9202      	str	r2, [sp, #8]
 80033fa:	4a5b      	ldr	r2, [pc, #364]	; (8003568 <fsm_init+0x180>)
 80033fc:	9201      	str	r2, [sp, #4]
 80033fe:	2201      	movs	r2, #1
 8003400:	9200      	str	r2, [sp, #0]
 8003402:	4a5a      	ldr	r2, [pc, #360]	; (800356c <fsm_init+0x184>)
 8003404:	2103      	movs	r1, #3
 8003406:	485a      	ldr	r0, [pc, #360]	; (8003570 <fsm_init+0x188>)
 8003408:	f7fe fd60 	bl	8001ecc <disp_proc_init_func>
	disp_proc_init_func(&dispatcher1, UVP6_PROC_POWER_OFF,&uvp6_power_off_proc,proc_inQ2Handle,PROC_LINK_Q,&uvp6_sensor1,uvp6_power_off_events_num,uvp6_power_off_events);
 800340c:	4b59      	ldr	r3, [pc, #356]	; (8003574 <fsm_init+0x18c>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a59      	ldr	r2, [pc, #356]	; (8003578 <fsm_init+0x190>)
 8003412:	9203      	str	r2, [sp, #12]
 8003414:	2200      	movs	r2, #0
 8003416:	9202      	str	r2, [sp, #8]
 8003418:	4a53      	ldr	r2, [pc, #332]	; (8003568 <fsm_init+0x180>)
 800341a:	9201      	str	r2, [sp, #4]
 800341c:	2201      	movs	r2, #1
 800341e:	9200      	str	r2, [sp, #0]
 8003420:	4a56      	ldr	r2, [pc, #344]	; (800357c <fsm_init+0x194>)
 8003422:	2104      	movs	r1, #4
 8003424:	4852      	ldr	r0, [pc, #328]	; (8003570 <fsm_init+0x188>)
 8003426:	f7fe fd51 	bl	8001ecc <disp_proc_init_func>
	disp_proc_init_func(&dispatcher1, UVP6_PROC_STOP,&uvp6_stop_proc,proc_inQ3Handle,PROC_LINK_Q,&uvp6_sensor1,uvp6_stop_events_num,uvp6_stop_events);
 800342a:	4b55      	ldr	r3, [pc, #340]	; (8003580 <fsm_init+0x198>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a55      	ldr	r2, [pc, #340]	; (8003584 <fsm_init+0x19c>)
 8003430:	9203      	str	r2, [sp, #12]
 8003432:	2202      	movs	r2, #2
 8003434:	9202      	str	r2, [sp, #8]
 8003436:	4a4c      	ldr	r2, [pc, #304]	; (8003568 <fsm_init+0x180>)
 8003438:	9201      	str	r2, [sp, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	9200      	str	r2, [sp, #0]
 800343e:	4a52      	ldr	r2, [pc, #328]	; (8003588 <fsm_init+0x1a0>)
 8003440:	2100      	movs	r1, #0
 8003442:	484b      	ldr	r0, [pc, #300]	; (8003570 <fsm_init+0x188>)
 8003444:	f7fe fd42 	bl	8001ecc <disp_proc_init_func>
	disp_proc_init_func(&dispatcher1, UVP6_PROC_START_LOW_PROFILE,&uvp6_startL_proc,proc_inQ4Handle,PROC_LINK_Q,&uvp6_sensor1,uvp6_startL_events_num,uvp6_startL_events);
 8003448:	4b50      	ldr	r3, [pc, #320]	; (800358c <fsm_init+0x1a4>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a50      	ldr	r2, [pc, #320]	; (8003590 <fsm_init+0x1a8>)
 800344e:	9203      	str	r2, [sp, #12]
 8003450:	2202      	movs	r2, #2
 8003452:	9202      	str	r2, [sp, #8]
 8003454:	4a44      	ldr	r2, [pc, #272]	; (8003568 <fsm_init+0x180>)
 8003456:	9201      	str	r2, [sp, #4]
 8003458:	2201      	movs	r2, #1
 800345a:	9200      	str	r2, [sp, #0]
 800345c:	4a4d      	ldr	r2, [pc, #308]	; (8003594 <fsm_init+0x1ac>)
 800345e:	2101      	movs	r1, #1
 8003460:	4843      	ldr	r0, [pc, #268]	; (8003570 <fsm_init+0x188>)
 8003462:	f7fe fd33 	bl	8001ecc <disp_proc_init_func>
	disp_proc_init_func(&dispatcher1, UVP6_PROC_START_HIGH_PROFILE,&uvp6_startH_proc,proc_inQ5Handle,PROC_LINK_Q,&uvp6_sensor1,uvp6_startH_events_num,uvp6_startH_events);
 8003466:	4b4c      	ldr	r3, [pc, #304]	; (8003598 <fsm_init+0x1b0>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a4c      	ldr	r2, [pc, #304]	; (800359c <fsm_init+0x1b4>)
 800346c:	9203      	str	r2, [sp, #12]
 800346e:	2202      	movs	r2, #2
 8003470:	9202      	str	r2, [sp, #8]
 8003472:	4a3d      	ldr	r2, [pc, #244]	; (8003568 <fsm_init+0x180>)
 8003474:	9201      	str	r2, [sp, #4]
 8003476:	2201      	movs	r2, #1
 8003478:	9200      	str	r2, [sp, #0]
 800347a:	4a49      	ldr	r2, [pc, #292]	; (80035a0 <fsm_init+0x1b8>)
 800347c:	2102      	movs	r1, #2
 800347e:	483c      	ldr	r0, [pc, #240]	; (8003570 <fsm_init+0x188>)
 8003480:	f7fe fd24 	bl	8001ecc <disp_proc_init_func>
	disp_proc_init_func(&dispatcher1, UVP6_PROC_LPM_DATA_AGG,&uvp6_lpm_data_agg_proc,proc_inQ6Handle,PROC_LINK_Q,&uvp6_sensor1,uvp6_lpm_data_agg_events_num,uvp6_lpm_data_agg_events);
 8003484:	4b47      	ldr	r3, [pc, #284]	; (80035a4 <fsm_init+0x1bc>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a47      	ldr	r2, [pc, #284]	; (80035a8 <fsm_init+0x1c0>)
 800348a:	9203      	str	r2, [sp, #12]
 800348c:	2203      	movs	r2, #3
 800348e:	9202      	str	r2, [sp, #8]
 8003490:	4a35      	ldr	r2, [pc, #212]	; (8003568 <fsm_init+0x180>)
 8003492:	9201      	str	r2, [sp, #4]
 8003494:	2201      	movs	r2, #1
 8003496:	9200      	str	r2, [sp, #0]
 8003498:	4a44      	ldr	r2, [pc, #272]	; (80035ac <fsm_init+0x1c4>)
 800349a:	2105      	movs	r1, #5
 800349c:	4834      	ldr	r0, [pc, #208]	; (8003570 <fsm_init+0x188>)
 800349e:	f7fe fd15 	bl	8001ecc <disp_proc_init_func>
	disp_proc_init_func(&dispatcher1, SLOCUM_PROC_FILE_OPEN,&slocum_open_file_proc,proc_inQ7Handle,PROC_LINK_Q,&glider1,slocum_open_file_events_num,slocum_open_file_events);
 80034a2:	4b43      	ldr	r3, [pc, #268]	; (80035b0 <fsm_init+0x1c8>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a43      	ldr	r2, [pc, #268]	; (80035b4 <fsm_init+0x1cc>)
 80034a8:	9203      	str	r2, [sp, #12]
 80034aa:	2201      	movs	r2, #1
 80034ac:	9202      	str	r2, [sp, #8]
 80034ae:	4a42      	ldr	r2, [pc, #264]	; (80035b8 <fsm_init+0x1d0>)
 80034b0:	9201      	str	r2, [sp, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	9200      	str	r2, [sp, #0]
 80034b6:	4a41      	ldr	r2, [pc, #260]	; (80035bc <fsm_init+0x1d4>)
 80034b8:	2106      	movs	r1, #6
 80034ba:	482d      	ldr	r0, [pc, #180]	; (8003570 <fsm_init+0x188>)
 80034bc:	f7fe fd06 	bl	8001ecc <disp_proc_init_func>
	disp_proc_init_func(&dispatcher1, SLOCUM_PROC_FILE_CLOSE,&slocum_close_file_proc,proc_inQ8Handle,PROC_LINK_Q,&glider1,slocum_close_file_events_num,slocum_close_file_events);
 80034c0:	4b3f      	ldr	r3, [pc, #252]	; (80035c0 <fsm_init+0x1d8>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a3f      	ldr	r2, [pc, #252]	; (80035c4 <fsm_init+0x1dc>)
 80034c6:	9203      	str	r2, [sp, #12]
 80034c8:	2201      	movs	r2, #1
 80034ca:	9202      	str	r2, [sp, #8]
 80034cc:	4a3a      	ldr	r2, [pc, #232]	; (80035b8 <fsm_init+0x1d0>)
 80034ce:	9201      	str	r2, [sp, #4]
 80034d0:	2201      	movs	r2, #1
 80034d2:	9200      	str	r2, [sp, #0]
 80034d4:	4a3c      	ldr	r2, [pc, #240]	; (80035c8 <fsm_init+0x1e0>)
 80034d6:	2108      	movs	r1, #8
 80034d8:	4825      	ldr	r0, [pc, #148]	; (8003570 <fsm_init+0x188>)
 80034da:	f7fe fcf7 	bl	8001ecc <disp_proc_init_func>
	disp_proc_init_func(&dispatcher1, SLOCUM_PROC_FILE_WRITE,&slocum_write_to_file_proc,proc_inQ9Handle,PROC_LINK_Q,&glider1,slocum_write_to_file_events_num,slocum_write_to_file_events);
 80034de:	4b3b      	ldr	r3, [pc, #236]	; (80035cc <fsm_init+0x1e4>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a3b      	ldr	r2, [pc, #236]	; (80035d0 <fsm_init+0x1e8>)
 80034e4:	9203      	str	r2, [sp, #12]
 80034e6:	2201      	movs	r2, #1
 80034e8:	9202      	str	r2, [sp, #8]
 80034ea:	4a33      	ldr	r2, [pc, #204]	; (80035b8 <fsm_init+0x1d0>)
 80034ec:	9201      	str	r2, [sp, #4]
 80034ee:	2201      	movs	r2, #1
 80034f0:	9200      	str	r2, [sp, #0]
 80034f2:	4a38      	ldr	r2, [pc, #224]	; (80035d4 <fsm_init+0x1ec>)
 80034f4:	2107      	movs	r1, #7
 80034f6:	481e      	ldr	r0, [pc, #120]	; (8003570 <fsm_init+0x188>)
 80034f8:	f7fe fce8 	bl	8001ecc <disp_proc_init_func>
	disp_proc_init_func(&dispatcher1, SLOCUM_PROC_DEPTH_ANALYZER,&slocum_depth_analyzer_proc,proc_inQ10Handle,PROC_LINK_Q,&glider1,slocum_depth_analyzer_events_num,slocum_depth_analyzer_events);
 80034fc:	4b36      	ldr	r3, [pc, #216]	; (80035d8 <fsm_init+0x1f0>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a36      	ldr	r2, [pc, #216]	; (80035dc <fsm_init+0x1f4>)
 8003502:	9203      	str	r2, [sp, #12]
 8003504:	2203      	movs	r2, #3
 8003506:	9202      	str	r2, [sp, #8]
 8003508:	4a2b      	ldr	r2, [pc, #172]	; (80035b8 <fsm_init+0x1d0>)
 800350a:	9201      	str	r2, [sp, #4]
 800350c:	2201      	movs	r2, #1
 800350e:	9200      	str	r2, [sp, #0]
 8003510:	4a33      	ldr	r2, [pc, #204]	; (80035e0 <fsm_init+0x1f8>)
 8003512:	2109      	movs	r1, #9
 8003514:	4816      	ldr	r0, [pc, #88]	; (8003570 <fsm_init+0x188>)
 8003516:	f7fe fcd9 	bl	8001ecc <disp_proc_init_func>
	disp_proc_init_func(&dispatcher1, SLOCUM_PROC_EVENTS,&slocum_send_evnt_proc,proc_inQ11Handle,PROC_LINK_Q,&glider1,slocum_send_evnt_events_num,slocum_send_evnt_events);
 800351a:	4b32      	ldr	r3, [pc, #200]	; (80035e4 <fsm_init+0x1fc>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a32      	ldr	r2, [pc, #200]	; (80035e8 <fsm_init+0x200>)
 8003520:	9203      	str	r2, [sp, #12]
 8003522:	221b      	movs	r2, #27
 8003524:	9202      	str	r2, [sp, #8]
 8003526:	4a24      	ldr	r2, [pc, #144]	; (80035b8 <fsm_init+0x1d0>)
 8003528:	9201      	str	r2, [sp, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	9200      	str	r2, [sp, #0]
 800352e:	4a2f      	ldr	r2, [pc, #188]	; (80035ec <fsm_init+0x204>)
 8003530:	210a      	movs	r1, #10
 8003532:	480f      	ldr	r0, [pc, #60]	; (8003570 <fsm_init+0x188>)
 8003534:	f7fe fcca 	bl	8001ecc <disp_proc_init_func>
	disp_proc_init_func(&dispatcher1, SLOCUM_PROC_FINAL_DEPTH_ANALYZER,&slocum_final_depth_state_analyzer_proc,NULL,PROC_CREATE_NEW_Q,&glider1,slocum_final_depth_state_analyzer_events_num,slocum_final_depth_state_analyzer_events);
 8003538:	4b2d      	ldr	r3, [pc, #180]	; (80035f0 <fsm_init+0x208>)
 800353a:	9303      	str	r3, [sp, #12]
 800353c:	2303      	movs	r3, #3
 800353e:	9302      	str	r3, [sp, #8]
 8003540:	4b1d      	ldr	r3, [pc, #116]	; (80035b8 <fsm_init+0x1d0>)
 8003542:	9301      	str	r3, [sp, #4]
 8003544:	2300      	movs	r3, #0
 8003546:	9300      	str	r3, [sp, #0]
 8003548:	2300      	movs	r3, #0
 800354a:	4a2a      	ldr	r2, [pc, #168]	; (80035f4 <fsm_init+0x20c>)
 800354c:	210b      	movs	r1, #11
 800354e:	4808      	ldr	r0, [pc, #32]	; (8003570 <fsm_init+0x188>)
 8003550:	f7fe fcbc 	bl	8001ecc <disp_proc_init_func>




	//start action
	init_act();
 8003554:	f7ff fd60 	bl	8003018 <init_act>
}
 8003558:	bf00      	nop
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	20000a98 	.word	0x20000a98
 8003564:	200009e0 	.word	0x200009e0
 8003568:	20000c54 	.word	0x20000c54
 800356c:	080025e1 	.word	0x080025e1
 8003570:	20000ac8 	.word	0x20000ac8
 8003574:	20000a9c 	.word	0x20000a9c
 8003578:	200009e4 	.word	0x200009e4
 800357c:	08002621 	.word	0x08002621
 8003580:	20000aa0 	.word	0x20000aa0
 8003584:	20000010 	.word	0x20000010
 8003588:	08002661 	.word	0x08002661
 800358c:	20000aa4 	.word	0x20000aa4
 8003590:	20000018 	.word	0x20000018
 8003594:	08002729 	.word	0x08002729
 8003598:	20000aa8 	.word	0x20000aa8
 800359c:	20000020 	.word	0x20000020
 80035a0:	080027ef 	.word	0x080027ef
 80035a4:	20000aac 	.word	0x20000aac
 80035a8:	20000028 	.word	0x20000028
 80035ac:	080028b5 	.word	0x080028b5
 80035b0:	20000ab0 	.word	0x20000ab0
 80035b4:	20000034 	.word	0x20000034
 80035b8:	2000151c 	.word	0x2000151c
 80035bc:	08002a0d 	.word	0x08002a0d
 80035c0:	20000ab4 	.word	0x20000ab4
 80035c4:	20000038 	.word	0x20000038
 80035c8:	08002ac5 	.word	0x08002ac5
 80035cc:	20000ab8 	.word	0x20000ab8
 80035d0:	2000003c 	.word	0x2000003c
 80035d4:	08002b71 	.word	0x08002b71
 80035d8:	20000abc 	.word	0x20000abc
 80035dc:	20000040 	.word	0x20000040
 80035e0:	08002be5 	.word	0x08002be5
 80035e4:	20000ac0 	.word	0x20000ac0
 80035e8:	20000058 	.word	0x20000058
 80035ec:	08002fe1 	.word	0x08002fe1
 80035f0:	2000004c 	.word	0x2000004c
 80035f4:	08002f21 	.word	0x08002f21

080035f8 <fsm_generate_event>:




void fsm_generate_event(osMessageQId out_Q,uint32_t event)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
 8003600:	6039      	str	r1, [r7, #0]
	osMessagePut(out_Q,event,osWaitForever);
 8003602:	f04f 32ff 	mov.w	r2, #4294967295
 8003606:	6839      	ldr	r1, [r7, #0]
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f003 fef9 	bl	8007400 <osMessagePut>
}
 800360e:	bf00      	nop
 8003610:	3708      	adds	r7, #8
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <fsm_take_event>:

F_RES fsm_take_event(osMessageQId Q_handle,uint32_t* event,uint32_t wait_time)
{
 8003616:	b580      	push	{r7, lr}
 8003618:	b088      	sub	sp, #32
 800361a:	af00      	add	r7, sp, #0
 800361c:	60f8      	str	r0, [r7, #12]
 800361e:	60b9      	str	r1, [r7, #8]
 8003620:	607a      	str	r2, [r7, #4]
	osEvent res;
	res=osMessageGet(Q_handle,wait_time);
 8003622:	f107 0314 	add.w	r3, r7, #20
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	68f9      	ldr	r1, [r7, #12]
 800362a:	4618      	mov	r0, r3
 800362c:	f003 ff28 	bl	8007480 <osMessageGet>
	if(res.status==osEventMessage){
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	2b10      	cmp	r3, #16
 8003634:	d104      	bne.n	8003640 <fsm_take_event+0x2a>
		*event=res.value.v;
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	601a      	str	r2, [r3, #0]
		return F_OK;
 800363c:	2300      	movs	r3, #0
 800363e:	e005      	b.n	800364c <fsm_take_event+0x36>
	}
	else  if(res.status==osEventTimeout)return F_TIMEOUT;
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	2b40      	cmp	r3, #64	; 0x40
 8003644:	d101      	bne.n	800364a <fsm_take_event+0x34>
 8003646:	2302      	movs	r3, #2
 8003648:	e000      	b.n	800364c <fsm_take_event+0x36>
	return F_ERR;
 800364a:	2301      	movs	r3, #1
}
 800364c:	4618      	mov	r0, r3
 800364e:	3720      	adds	r7, #32
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003654:	b5b0      	push	{r4, r5, r7, lr}
 8003656:	b0ee      	sub	sp, #440	; 0x1b8
 8003658:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800365a:	f001 fc45 	bl	8004ee8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800365e:	f000 f9c9 	bl	80039f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003662:	f000 fa69 	bl	8003b38 <MX_GPIO_Init>
  MX_UART5_Init();
 8003666:	f000 fa13 	bl	8003a90 <MX_UART5_Init>
  MX_USART1_UART_Init();
 800366a:	f000 fa3b 	bl	8003ae4 <MX_USART1_UART_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of slocum_uart_q_sem */
  osSemaphoreDef(slocum_uart_q_sem);
 800366e:	2300      	movs	r3, #0
 8003670:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 8003674:	2300      	movs	r3, #0
 8003676:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
  slocum_uart_q_semHandle = osSemaphoreCreate(osSemaphore(slocum_uart_q_sem), 1);
 800367a:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 800367e:	2101      	movs	r1, #1
 8003680:	4618      	mov	r0, r3
 8003682:	f003 fdde 	bl	8007242 <osSemaphoreCreate>
 8003686:	4603      	mov	r3, r0
 8003688:	4ab9      	ldr	r2, [pc, #740]	; (8003970 <main+0x31c>)
 800368a:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of worker_cmd_q */
  osMessageQDef(worker_cmd_q, 5, uint32_t);
 800368c:	4bb9      	ldr	r3, [pc, #740]	; (8003974 <main+0x320>)
 800368e:	f507 74d0 	add.w	r4, r7, #416	; 0x1a0
 8003692:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003694:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  worker_cmd_qHandle = osMessageCreate(osMessageQ(worker_cmd_q), NULL);
 8003698:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800369c:	2100      	movs	r1, #0
 800369e:	4618      	mov	r0, r3
 80036a0:	f003 fe86 	bl	80073b0 <osMessageCreate>
 80036a4:	4603      	mov	r3, r0
 80036a6:	4ab4      	ldr	r2, [pc, #720]	; (8003978 <main+0x324>)
 80036a8:	6013      	str	r3, [r2, #0]

  /* definition and creation of events_q */
  osMessageQDef(events_q, 16, uint32_t);
 80036aa:	4bb4      	ldr	r3, [pc, #720]	; (800397c <main+0x328>)
 80036ac:	f507 74c8 	add.w	r4, r7, #400	; 0x190
 80036b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80036b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  events_qHandle = osMessageCreate(osMessageQ(events_q), NULL);
 80036b6:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80036ba:	2100      	movs	r1, #0
 80036bc:	4618      	mov	r0, r3
 80036be:	f003 fe77 	bl	80073b0 <osMessageCreate>
 80036c2:	4603      	mov	r3, r0
 80036c4:	4aae      	ldr	r2, [pc, #696]	; (8003980 <main+0x32c>)
 80036c6:	6013      	str	r3, [r2, #0]

  /* definition and creation of proc_inQ1 */
  osMessageQDef(proc_inQ1, 10, uint32_t);
 80036c8:	4bae      	ldr	r3, [pc, #696]	; (8003984 <main+0x330>)
 80036ca:	f507 74c0 	add.w	r4, r7, #384	; 0x180
 80036ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80036d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  proc_inQ1Handle = osMessageCreate(osMessageQ(proc_inQ1), NULL);
 80036d4:	f507 73c0 	add.w	r3, r7, #384	; 0x180
 80036d8:	2100      	movs	r1, #0
 80036da:	4618      	mov	r0, r3
 80036dc:	f003 fe68 	bl	80073b0 <osMessageCreate>
 80036e0:	4603      	mov	r3, r0
 80036e2:	4aa9      	ldr	r2, [pc, #676]	; (8003988 <main+0x334>)
 80036e4:	6013      	str	r3, [r2, #0]

  /* definition and creation of proc_inQ2 */
  osMessageQDef(proc_inQ2, 10, uint32_t);
 80036e6:	4ba7      	ldr	r3, [pc, #668]	; (8003984 <main+0x330>)
 80036e8:	f507 74b8 	add.w	r4, r7, #368	; 0x170
 80036ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80036ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  proc_inQ2Handle = osMessageCreate(osMessageQ(proc_inQ2), NULL);
 80036f2:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 80036f6:	2100      	movs	r1, #0
 80036f8:	4618      	mov	r0, r3
 80036fa:	f003 fe59 	bl	80073b0 <osMessageCreate>
 80036fe:	4603      	mov	r3, r0
 8003700:	4aa2      	ldr	r2, [pc, #648]	; (800398c <main+0x338>)
 8003702:	6013      	str	r3, [r2, #0]

  /* definition and creation of proc_inQ3 */
  osMessageQDef(proc_inQ3, 10, uint32_t);
 8003704:	4b9f      	ldr	r3, [pc, #636]	; (8003984 <main+0x330>)
 8003706:	f507 74b0 	add.w	r4, r7, #352	; 0x160
 800370a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800370c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  proc_inQ3Handle = osMessageCreate(osMessageQ(proc_inQ3), NULL);
 8003710:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8003714:	2100      	movs	r1, #0
 8003716:	4618      	mov	r0, r3
 8003718:	f003 fe4a 	bl	80073b0 <osMessageCreate>
 800371c:	4603      	mov	r3, r0
 800371e:	4a9c      	ldr	r2, [pc, #624]	; (8003990 <main+0x33c>)
 8003720:	6013      	str	r3, [r2, #0]

  /* definition and creation of proc_inQ4 */
  osMessageQDef(proc_inQ4, 10, uint32_t);
 8003722:	4b98      	ldr	r3, [pc, #608]	; (8003984 <main+0x330>)
 8003724:	f507 74a8 	add.w	r4, r7, #336	; 0x150
 8003728:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800372a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  proc_inQ4Handle = osMessageCreate(osMessageQ(proc_inQ4), NULL);
 800372e:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8003732:	2100      	movs	r1, #0
 8003734:	4618      	mov	r0, r3
 8003736:	f003 fe3b 	bl	80073b0 <osMessageCreate>
 800373a:	4603      	mov	r3, r0
 800373c:	4a95      	ldr	r2, [pc, #596]	; (8003994 <main+0x340>)
 800373e:	6013      	str	r3, [r2, #0]

  /* definition and creation of proc_inQ5 */
  osMessageQDef(proc_inQ5, 10, uint32_t);
 8003740:	4b90      	ldr	r3, [pc, #576]	; (8003984 <main+0x330>)
 8003742:	f507 74a0 	add.w	r4, r7, #320	; 0x140
 8003746:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003748:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  proc_inQ5Handle = osMessageCreate(osMessageQ(proc_inQ5), NULL);
 800374c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8003750:	2100      	movs	r1, #0
 8003752:	4618      	mov	r0, r3
 8003754:	f003 fe2c 	bl	80073b0 <osMessageCreate>
 8003758:	4603      	mov	r3, r0
 800375a:	4a8f      	ldr	r2, [pc, #572]	; (8003998 <main+0x344>)
 800375c:	6013      	str	r3, [r2, #0]

  /* definition and creation of proc_inQ6 */
  osMessageQDef(proc_inQ6, 10, uint32_t);
 800375e:	4b89      	ldr	r3, [pc, #548]	; (8003984 <main+0x330>)
 8003760:	f507 7498 	add.w	r4, r7, #304	; 0x130
 8003764:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003766:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  proc_inQ6Handle = osMessageCreate(osMessageQ(proc_inQ6), NULL);
 800376a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800376e:	2100      	movs	r1, #0
 8003770:	4618      	mov	r0, r3
 8003772:	f003 fe1d 	bl	80073b0 <osMessageCreate>
 8003776:	4603      	mov	r3, r0
 8003778:	4a88      	ldr	r2, [pc, #544]	; (800399c <main+0x348>)
 800377a:	6013      	str	r3, [r2, #0]

  /* definition and creation of proc_inQ7 */
  osMessageQDef(proc_inQ7, 10, uint32_t);
 800377c:	4b81      	ldr	r3, [pc, #516]	; (8003984 <main+0x330>)
 800377e:	f507 7490 	add.w	r4, r7, #288	; 0x120
 8003782:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003784:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  proc_inQ7Handle = osMessageCreate(osMessageQ(proc_inQ7), NULL);
 8003788:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800378c:	2100      	movs	r1, #0
 800378e:	4618      	mov	r0, r3
 8003790:	f003 fe0e 	bl	80073b0 <osMessageCreate>
 8003794:	4603      	mov	r3, r0
 8003796:	4a82      	ldr	r2, [pc, #520]	; (80039a0 <main+0x34c>)
 8003798:	6013      	str	r3, [r2, #0]

  /* definition and creation of proc_inQ8 */
  osMessageQDef(proc_inQ8, 10, uint32_t);
 800379a:	4b7a      	ldr	r3, [pc, #488]	; (8003984 <main+0x330>)
 800379c:	f507 7488 	add.w	r4, r7, #272	; 0x110
 80037a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80037a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  proc_inQ8Handle = osMessageCreate(osMessageQ(proc_inQ8), NULL);
 80037a6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80037aa:	2100      	movs	r1, #0
 80037ac:	4618      	mov	r0, r3
 80037ae:	f003 fdff 	bl	80073b0 <osMessageCreate>
 80037b2:	4603      	mov	r3, r0
 80037b4:	4a7b      	ldr	r2, [pc, #492]	; (80039a4 <main+0x350>)
 80037b6:	6013      	str	r3, [r2, #0]

  /* definition and creation of proc_inQ9 */
  osMessageQDef(proc_inQ9, 10, uint32_t);
 80037b8:	4b72      	ldr	r3, [pc, #456]	; (8003984 <main+0x330>)
 80037ba:	f507 7480 	add.w	r4, r7, #256	; 0x100
 80037be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80037c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  proc_inQ9Handle = osMessageCreate(osMessageQ(proc_inQ9), NULL);
 80037c4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80037c8:	2100      	movs	r1, #0
 80037ca:	4618      	mov	r0, r3
 80037cc:	f003 fdf0 	bl	80073b0 <osMessageCreate>
 80037d0:	4603      	mov	r3, r0
 80037d2:	4a75      	ldr	r2, [pc, #468]	; (80039a8 <main+0x354>)
 80037d4:	6013      	str	r3, [r2, #0]

  /* definition and creation of proc_inQ10 */
  osMessageQDef(proc_inQ10, 10, uint32_t);
 80037d6:	4b6b      	ldr	r3, [pc, #428]	; (8003984 <main+0x330>)
 80037d8:	f107 04f0 	add.w	r4, r7, #240	; 0xf0
 80037dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80037de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  proc_inQ10Handle = osMessageCreate(osMessageQ(proc_inQ10), NULL);
 80037e2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80037e6:	2100      	movs	r1, #0
 80037e8:	4618      	mov	r0, r3
 80037ea:	f003 fde1 	bl	80073b0 <osMessageCreate>
 80037ee:	4603      	mov	r3, r0
 80037f0:	4a6e      	ldr	r2, [pc, #440]	; (80039ac <main+0x358>)
 80037f2:	6013      	str	r3, [r2, #0]

  /* definition and creation of proc_inQ11 */
  osMessageQDef(proc_inQ11, 10, uint32_t);
 80037f4:	4b63      	ldr	r3, [pc, #396]	; (8003984 <main+0x330>)
 80037f6:	f107 04e0 	add.w	r4, r7, #224	; 0xe0
 80037fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80037fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  proc_inQ11Handle = osMessageCreate(osMessageQ(proc_inQ11), NULL);
 8003800:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003804:	2100      	movs	r1, #0
 8003806:	4618      	mov	r0, r3
 8003808:	f003 fdd2 	bl	80073b0 <osMessageCreate>
 800380c:	4603      	mov	r3, r0
 800380e:	4a68      	ldr	r2, [pc, #416]	; (80039b0 <main+0x35c>)
 8003810:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 512);
 8003812:	4b68      	ldr	r3, [pc, #416]	; (80039b4 <main+0x360>)
 8003814:	f107 04c4 	add.w	r4, r7, #196	; 0xc4
 8003818:	461d      	mov	r5, r3
 800381a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800381c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800381e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003822:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8003826:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800382a:	2100      	movs	r1, #0
 800382c:	4618      	mov	r0, r3
 800382e:	f003 fca8 	bl	8007182 <osThreadCreate>
 8003832:	4603      	mov	r3, r0
 8003834:	4a60      	ldr	r2, [pc, #384]	; (80039b8 <main+0x364>)
 8003836:	6013      	str	r3, [r2, #0]

  /* definition and creation of uart_tx_t */
  osThreadDef(uart_tx_t, uart_tx_f, osPriorityNormal, 0, 512);
 8003838:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 800383c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003840:	4a5e      	ldr	r2, [pc, #376]	; (80039bc <main+0x368>)
 8003842:	461c      	mov	r4, r3
 8003844:	4615      	mov	r5, r2
 8003846:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003848:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800384a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800384e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  uart_tx_tHandle = osThreadCreate(osThread(uart_tx_t), NULL);
 8003852:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8003856:	2100      	movs	r1, #0
 8003858:	4618      	mov	r0, r3
 800385a:	f003 fc92 	bl	8007182 <osThreadCreate>
 800385e:	4603      	mov	r3, r0
 8003860:	4a57      	ldr	r2, [pc, #348]	; (80039c0 <main+0x36c>)
 8003862:	6013      	str	r3, [r2, #0]

  /* definition and creation of worker1_t */
  osThreadDef(worker1_t, worker1_f, osPriorityNormal, 0, 512);
 8003864:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8003868:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800386c:	4a55      	ldr	r2, [pc, #340]	; (80039c4 <main+0x370>)
 800386e:	461c      	mov	r4, r3
 8003870:	4615      	mov	r5, r2
 8003872:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003874:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003876:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800387a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  worker1_tHandle = osThreadCreate(osThread(worker1_t), NULL);
 800387e:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003882:	2100      	movs	r1, #0
 8003884:	4618      	mov	r0, r3
 8003886:	f003 fc7c 	bl	8007182 <osThreadCreate>
 800388a:	4603      	mov	r3, r0
 800388c:	4a4e      	ldr	r2, [pc, #312]	; (80039c8 <main+0x374>)
 800388e:	6013      	str	r3, [r2, #0]

  /* definition and creation of worker2_t */
  osThreadDef(worker2_t, worker2_f, osPriorityNormal, 0, 512);
 8003890:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8003894:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003898:	4a4c      	ldr	r2, [pc, #304]	; (80039cc <main+0x378>)
 800389a:	461c      	mov	r4, r3
 800389c:	4615      	mov	r5, r2
 800389e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038a2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80038a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  worker2_tHandle = osThreadCreate(osThread(worker2_t), NULL);
 80038aa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80038ae:	2100      	movs	r1, #0
 80038b0:	4618      	mov	r0, r3
 80038b2:	f003 fc66 	bl	8007182 <osThreadCreate>
 80038b6:	4603      	mov	r3, r0
 80038b8:	4a45      	ldr	r2, [pc, #276]	; (80039d0 <main+0x37c>)
 80038ba:	6013      	str	r3, [r2, #0]

  /* definition and creation of worker3_t */
  osThreadDef(worker3_t, worker3_f, osPriorityNormal, 0, 512);
 80038bc:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 80038c0:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80038c4:	4a43      	ldr	r2, [pc, #268]	; (80039d4 <main+0x380>)
 80038c6:	461c      	mov	r4, r3
 80038c8:	4615      	mov	r5, r2
 80038ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038ce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80038d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  worker3_tHandle = osThreadCreate(osThread(worker3_t), NULL);
 80038d6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80038da:	2100      	movs	r1, #0
 80038dc:	4618      	mov	r0, r3
 80038de:	f003 fc50 	bl	8007182 <osThreadCreate>
 80038e2:	4603      	mov	r3, r0
 80038e4:	4a3c      	ldr	r2, [pc, #240]	; (80039d8 <main+0x384>)
 80038e6:	6013      	str	r3, [r2, #0]

  /* definition and creation of worker4_t */
  osThreadDef(worker4_t, worker4_f, osPriorityNormal, 0, 512);
 80038e8:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 80038ec:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80038f0:	4a3a      	ldr	r2, [pc, #232]	; (80039dc <main+0x388>)
 80038f2:	461c      	mov	r4, r3
 80038f4:	4615      	mov	r5, r2
 80038f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038fa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80038fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  worker4_tHandle = osThreadCreate(osThread(worker4_t), NULL);
 8003902:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003906:	2100      	movs	r1, #0
 8003908:	4618      	mov	r0, r3
 800390a:	f003 fc3a 	bl	8007182 <osThreadCreate>
 800390e:	4603      	mov	r3, r0
 8003910:	4a33      	ldr	r2, [pc, #204]	; (80039e0 <main+0x38c>)
 8003912:	6013      	str	r3, [r2, #0]

  /* definition and creation of worker5_t */
  osThreadDef(worker5_t, worker5_f, osPriorityNormal, 0, 512);
 8003914:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8003918:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800391c:	4a31      	ldr	r2, [pc, #196]	; (80039e4 <main+0x390>)
 800391e:	461c      	mov	r4, r3
 8003920:	4615      	mov	r5, r2
 8003922:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003924:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003926:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800392a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  worker5_tHandle = osThreadCreate(osThread(worker5_t), NULL);
 800392e:	f107 031c 	add.w	r3, r7, #28
 8003932:	2100      	movs	r1, #0
 8003934:	4618      	mov	r0, r3
 8003936:	f003 fc24 	bl	8007182 <osThreadCreate>
 800393a:	4603      	mov	r3, r0
 800393c:	4a2a      	ldr	r2, [pc, #168]	; (80039e8 <main+0x394>)
 800393e:	6013      	str	r3, [r2, #0]

  /* definition and creation of worker6_t */
  osThreadDef(worker6_t, worker6_f, osPriorityNormal, 0, 512);
 8003940:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8003944:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003948:	4a28      	ldr	r2, [pc, #160]	; (80039ec <main+0x398>)
 800394a:	461c      	mov	r4, r3
 800394c:	4615      	mov	r5, r2
 800394e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003950:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003952:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003956:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  worker6_tHandle = osThreadCreate(osThread(worker6_t), NULL);
 800395a:	463b      	mov	r3, r7
 800395c:	2100      	movs	r1, #0
 800395e:	4618      	mov	r0, r3
 8003960:	f003 fc0f 	bl	8007182 <osThreadCreate>
 8003964:	4603      	mov	r3, r0
 8003966:	4a22      	ldr	r2, [pc, #136]	; (80039f0 <main+0x39c>)
 8003968:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800396a:	f003 fc03 	bl	8007174 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800396e:	e7fe      	b.n	800396e <main+0x31a>
 8003970:	20000ac4 	.word	0x20000ac4
 8003974:	0800e740 	.word	0x0800e740
 8003978:	20000a90 	.word	0x20000a90
 800397c:	0800e750 	.word	0x0800e750
 8003980:	20000a94 	.word	0x20000a94
 8003984:	0800e760 	.word	0x0800e760
 8003988:	20000a98 	.word	0x20000a98
 800398c:	20000a9c 	.word	0x20000a9c
 8003990:	20000aa0 	.word	0x20000aa0
 8003994:	20000aa4 	.word	0x20000aa4
 8003998:	20000aa8 	.word	0x20000aa8
 800399c:	20000aac 	.word	0x20000aac
 80039a0:	20000ab0 	.word	0x20000ab0
 80039a4:	20000ab4 	.word	0x20000ab4
 80039a8:	20000ab8 	.word	0x20000ab8
 80039ac:	20000abc 	.word	0x20000abc
 80039b0:	20000ac0 	.word	0x20000ac0
 80039b4:	0800e770 	.word	0x0800e770
 80039b8:	20000a70 	.word	0x20000a70
 80039bc:	0800e78c 	.word	0x0800e78c
 80039c0:	20000a74 	.word	0x20000a74
 80039c4:	0800e7a8 	.word	0x0800e7a8
 80039c8:	20000a78 	.word	0x20000a78
 80039cc:	0800e7c4 	.word	0x0800e7c4
 80039d0:	20000a7c 	.word	0x20000a7c
 80039d4:	0800e7e0 	.word	0x0800e7e0
 80039d8:	20000a80 	.word	0x20000a80
 80039dc:	0800e7fc 	.word	0x0800e7fc
 80039e0:	20000a84 	.word	0x20000a84
 80039e4:	0800e818 	.word	0x0800e818
 80039e8:	20000a88 	.word	0x20000a88
 80039ec:	0800e834 	.word	0x0800e834
 80039f0:	20000a8c 	.word	0x20000a8c

080039f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b094      	sub	sp, #80	; 0x50
 80039f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80039fa:	f107 0318 	add.w	r3, r7, #24
 80039fe:	2238      	movs	r2, #56	; 0x38
 8003a00:	2100      	movs	r1, #0
 8003a02:	4618      	mov	r0, r3
 8003a04:	f006 fa94 	bl	8009f30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003a08:	1d3b      	adds	r3, r7, #4
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	601a      	str	r2, [r3, #0]
 8003a0e:	605a      	str	r2, [r3, #4]
 8003a10:	609a      	str	r2, [r3, #8]
 8003a12:	60da      	str	r2, [r3, #12]
 8003a14:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003a16:	2301      	movs	r3, #1
 8003a18:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003a1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a1e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV4;
 8003a20:	2303      	movs	r3, #3
 8003a22:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003a24:	2301      	movs	r3, #1
 8003a26:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003a30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a34:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8003a36:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8003a3a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a40:	f107 0318 	add.w	r3, r7, #24
 8003a44:	4618      	mov	r0, r3
 8003a46:	f001 fe3f 	bl	80056c8 <HAL_RCC_OscConfig>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d001      	beq.n	8003a54 <SystemClock_Config+0x60>
  {
    Error_Handler();
 8003a50:	f000 fa74 	bl	8003f3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003a54:	230f      	movs	r3, #15
 8003a56:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a58:	2302      	movs	r3, #2
 8003a5a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003a60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003a66:	2300      	movs	r3, #0
 8003a68:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003a6a:	1d3b      	adds	r3, r7, #4
 8003a6c:	2102      	movs	r1, #2
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f002 f940 	bl	8005cf4 <HAL_RCC_ClockConfig>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8003a7a:	f000 fa5f 	bl	8003f3c <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8003a7e:	4b03      	ldr	r3, [pc, #12]	; (8003a8c <SystemClock_Config+0x98>)
 8003a80:	2201      	movs	r2, #1
 8003a82:	601a      	str	r2, [r3, #0]
}
 8003a84:	bf00      	nop
 8003a86:	3750      	adds	r7, #80	; 0x50
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	42420070 	.word	0x42420070

08003a90 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8003a94:	4b11      	ldr	r3, [pc, #68]	; (8003adc <MX_UART5_Init+0x4c>)
 8003a96:	4a12      	ldr	r2, [pc, #72]	; (8003ae0 <MX_UART5_Init+0x50>)
 8003a98:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8003a9a:	4b10      	ldr	r3, [pc, #64]	; (8003adc <MX_UART5_Init+0x4c>)
 8003a9c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003aa0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8003aa2:	4b0e      	ldr	r3, [pc, #56]	; (8003adc <MX_UART5_Init+0x4c>)
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8003aa8:	4b0c      	ldr	r3, [pc, #48]	; (8003adc <MX_UART5_Init+0x4c>)
 8003aaa:	2200      	movs	r2, #0
 8003aac:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8003aae:	4b0b      	ldr	r3, [pc, #44]	; (8003adc <MX_UART5_Init+0x4c>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8003ab4:	4b09      	ldr	r3, [pc, #36]	; (8003adc <MX_UART5_Init+0x4c>)
 8003ab6:	220c      	movs	r2, #12
 8003ab8:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003aba:	4b08      	ldr	r3, [pc, #32]	; (8003adc <MX_UART5_Init+0x4c>)
 8003abc:	2200      	movs	r2, #0
 8003abe:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ac0:	4b06      	ldr	r3, [pc, #24]	; (8003adc <MX_UART5_Init+0x4c>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8003ac6:	4805      	ldr	r0, [pc, #20]	; (8003adc <MX_UART5_Init+0x4c>)
 8003ac8:	f002 fdb8 	bl	800663c <HAL_UART_Init>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d001      	beq.n	8003ad6 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8003ad2:	f000 fa33 	bl	8003f3c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8003ad6:	bf00      	nop
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	200009e8 	.word	0x200009e8
 8003ae0:	40005000 	.word	0x40005000

08003ae4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003ae8:	4b11      	ldr	r3, [pc, #68]	; (8003b30 <MX_USART1_UART_Init+0x4c>)
 8003aea:	4a12      	ldr	r2, [pc, #72]	; (8003b34 <MX_USART1_UART_Init+0x50>)
 8003aec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8003aee:	4b10      	ldr	r3, [pc, #64]	; (8003b30 <MX_USART1_UART_Init+0x4c>)
 8003af0:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8003af4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003af6:	4b0e      	ldr	r3, [pc, #56]	; (8003b30 <MX_USART1_UART_Init+0x4c>)
 8003af8:	2200      	movs	r2, #0
 8003afa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003afc:	4b0c      	ldr	r3, [pc, #48]	; (8003b30 <MX_USART1_UART_Init+0x4c>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003b02:	4b0b      	ldr	r3, [pc, #44]	; (8003b30 <MX_USART1_UART_Init+0x4c>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003b08:	4b09      	ldr	r3, [pc, #36]	; (8003b30 <MX_USART1_UART_Init+0x4c>)
 8003b0a:	220c      	movs	r2, #12
 8003b0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b0e:	4b08      	ldr	r3, [pc, #32]	; (8003b30 <MX_USART1_UART_Init+0x4c>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b14:	4b06      	ldr	r3, [pc, #24]	; (8003b30 <MX_USART1_UART_Init+0x4c>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003b1a:	4805      	ldr	r0, [pc, #20]	; (8003b30 <MX_USART1_UART_Init+0x4c>)
 8003b1c:	f002 fd8e 	bl	800663c <HAL_UART_Init>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003b26:	f000 fa09 	bl	8003f3c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003b2a:	bf00      	nop
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	20000a2c 	.word	0x20000a2c
 8003b34:	40013800 	.word	0x40013800

08003b38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b088      	sub	sp, #32
 8003b3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b3e:	f107 0310 	add.w	r3, r7, #16
 8003b42:	2200      	movs	r2, #0
 8003b44:	601a      	str	r2, [r3, #0]
 8003b46:	605a      	str	r2, [r3, #4]
 8003b48:	609a      	str	r2, [r3, #8]
 8003b4a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b4c:	4b24      	ldr	r3, [pc, #144]	; (8003be0 <MX_GPIO_Init+0xa8>)
 8003b4e:	699b      	ldr	r3, [r3, #24]
 8003b50:	4a23      	ldr	r2, [pc, #140]	; (8003be0 <MX_GPIO_Init+0xa8>)
 8003b52:	f043 0320 	orr.w	r3, r3, #32
 8003b56:	6193      	str	r3, [r2, #24]
 8003b58:	4b21      	ldr	r3, [pc, #132]	; (8003be0 <MX_GPIO_Init+0xa8>)
 8003b5a:	699b      	ldr	r3, [r3, #24]
 8003b5c:	f003 0320 	and.w	r3, r3, #32
 8003b60:	60fb      	str	r3, [r7, #12]
 8003b62:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b64:	4b1e      	ldr	r3, [pc, #120]	; (8003be0 <MX_GPIO_Init+0xa8>)
 8003b66:	699b      	ldr	r3, [r3, #24]
 8003b68:	4a1d      	ldr	r2, [pc, #116]	; (8003be0 <MX_GPIO_Init+0xa8>)
 8003b6a:	f043 0304 	orr.w	r3, r3, #4
 8003b6e:	6193      	str	r3, [r2, #24]
 8003b70:	4b1b      	ldr	r3, [pc, #108]	; (8003be0 <MX_GPIO_Init+0xa8>)
 8003b72:	699b      	ldr	r3, [r3, #24]
 8003b74:	f003 0304 	and.w	r3, r3, #4
 8003b78:	60bb      	str	r3, [r7, #8]
 8003b7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b7c:	4b18      	ldr	r3, [pc, #96]	; (8003be0 <MX_GPIO_Init+0xa8>)
 8003b7e:	699b      	ldr	r3, [r3, #24]
 8003b80:	4a17      	ldr	r2, [pc, #92]	; (8003be0 <MX_GPIO_Init+0xa8>)
 8003b82:	f043 0310 	orr.w	r3, r3, #16
 8003b86:	6193      	str	r3, [r2, #24]
 8003b88:	4b15      	ldr	r3, [pc, #84]	; (8003be0 <MX_GPIO_Init+0xa8>)
 8003b8a:	699b      	ldr	r3, [r3, #24]
 8003b8c:	f003 0310 	and.w	r3, r3, #16
 8003b90:	607b      	str	r3, [r7, #4]
 8003b92:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b94:	4b12      	ldr	r3, [pc, #72]	; (8003be0 <MX_GPIO_Init+0xa8>)
 8003b96:	699b      	ldr	r3, [r3, #24]
 8003b98:	4a11      	ldr	r2, [pc, #68]	; (8003be0 <MX_GPIO_Init+0xa8>)
 8003b9a:	f043 0308 	orr.w	r3, r3, #8
 8003b9e:	6193      	str	r3, [r2, #24]
 8003ba0:	4b0f      	ldr	r3, [pc, #60]	; (8003be0 <MX_GPIO_Init+0xa8>)
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	f003 0308 	and.w	r3, r3, #8
 8003ba8:	603b      	str	r3, [r7, #0]
 8003baa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SENSOR_PWR_CTRL_GPIO_Port, SENSOR_PWR_CTRL_Pin, GPIO_PIN_RESET);
 8003bac:	2200      	movs	r2, #0
 8003bae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003bb2:	480c      	ldr	r0, [pc, #48]	; (8003be4 <MX_GPIO_Init+0xac>)
 8003bb4:	f001 fd70 	bl	8005698 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SENSOR_PWR_CTRL_Pin */
  GPIO_InitStruct.Pin = SENSOR_PWR_CTRL_Pin;
 8003bb8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003bbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bc6:	2302      	movs	r3, #2
 8003bc8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SENSOR_PWR_CTRL_GPIO_Port, &GPIO_InitStruct);
 8003bca:	f107 0310 	add.w	r3, r7, #16
 8003bce:	4619      	mov	r1, r3
 8003bd0:	4804      	ldr	r0, [pc, #16]	; (8003be4 <MX_GPIO_Init+0xac>)
 8003bd2:	f001 fbdd 	bl	8005390 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003bd6:	bf00      	nop
 8003bd8:	3720      	adds	r7, #32
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	40021000 	.word	0x40021000
 8003be4:	40010c00 	.word	0x40010c00

08003be8 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */
uint8_t tmp1;
uint8_t tmp2;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 if(huart==&UVP6_UART)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4a11      	ldr	r2, [pc, #68]	; (8003c38 <HAL_UART_RxCpltCallback+0x50>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d10b      	bne.n	8003c10 <HAL_UART_RxCpltCallback+0x28>
 {   //send new received byte to uvp6 object
	 uvp6_media_process_byte(&uvp6_sensor1,uvp6_sensor1.media_rx_byte);
 8003bf8:	4b10      	ldr	r3, [pc, #64]	; (8003c3c <HAL_UART_RxCpltCallback+0x54>)
 8003bfa:	7b1b      	ldrb	r3, [r3, #12]
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	480f      	ldr	r0, [pc, #60]	; (8003c3c <HAL_UART_RxCpltCallback+0x54>)
 8003c00:	f7fd fd18 	bl	8001634 <uvp6_media_process_byte>
	 HAL_UART_Receive_IT(&UVP6_UART,&(uvp6_sensor1.media_rx_byte),1);
 8003c04:	2201      	movs	r2, #1
 8003c06:	490e      	ldr	r1, [pc, #56]	; (8003c40 <HAL_UART_RxCpltCallback+0x58>)
 8003c08:	480b      	ldr	r0, [pc, #44]	; (8003c38 <HAL_UART_RxCpltCallback+0x50>)
 8003c0a:	f002 fe3a 	bl	8006882 <HAL_UART_Receive_IT>
 else if(huart==&GLIDER_UART)
 {
	 slocum_media_process_byte(&glider1,glider1.media_rx_byte);
	 HAL_UART_Receive_IT(&GLIDER_UART,&(glider1.media_rx_byte),1);
 }
}
 8003c0e:	e00e      	b.n	8003c2e <HAL_UART_RxCpltCallback+0x46>
 else if(huart==&GLIDER_UART)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	4a0c      	ldr	r2, [pc, #48]	; (8003c44 <HAL_UART_RxCpltCallback+0x5c>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d10a      	bne.n	8003c2e <HAL_UART_RxCpltCallback+0x46>
	 slocum_media_process_byte(&glider1,glider1.media_rx_byte);
 8003c18:	4b0b      	ldr	r3, [pc, #44]	; (8003c48 <HAL_UART_RxCpltCallback+0x60>)
 8003c1a:	7c1b      	ldrb	r3, [r3, #16]
 8003c1c:	4619      	mov	r1, r3
 8003c1e:	480a      	ldr	r0, [pc, #40]	; (8003c48 <HAL_UART_RxCpltCallback+0x60>)
 8003c20:	f000 fa23 	bl	800406a <slocum_media_process_byte>
	 HAL_UART_Receive_IT(&GLIDER_UART,&(glider1.media_rx_byte),1);
 8003c24:	2201      	movs	r2, #1
 8003c26:	4909      	ldr	r1, [pc, #36]	; (8003c4c <HAL_UART_RxCpltCallback+0x64>)
 8003c28:	4806      	ldr	r0, [pc, #24]	; (8003c44 <HAL_UART_RxCpltCallback+0x5c>)
 8003c2a:	f002 fe2a 	bl	8006882 <HAL_UART_Receive_IT>
}
 8003c2e:	bf00      	nop
 8003c30:	3708      	adds	r7, #8
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	20000a2c 	.word	0x20000a2c
 8003c3c:	20000c54 	.word	0x20000c54
 8003c40:	20000c60 	.word	0x20000c60
 8003c44:	200009e8 	.word	0x200009e8
 8003c48:	2000151c 	.word	0x2000151c
 8003c4c:	2000152c 	.word	0x2000152c

08003c50 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b082      	sub	sp, #8
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]

 if(huart==&UVP6_UART)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	4a12      	ldr	r2, [pc, #72]	; (8003ca4 <HAL_UART_TxCpltCallback+0x54>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d10c      	bne.n	8003c7a <HAL_UART_TxCpltCallback+0x2a>
 {
	 if(uvp6_media_get_byte(&uvp6_sensor1,&tmp2)==UVP6_F_OK)
 8003c60:	4911      	ldr	r1, [pc, #68]	; (8003ca8 <HAL_UART_TxCpltCallback+0x58>)
 8003c62:	4812      	ldr	r0, [pc, #72]	; (8003cac <HAL_UART_TxCpltCallback+0x5c>)
 8003c64:	f7fd fd7f 	bl	8001766 <uvp6_media_get_byte>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d115      	bne.n	8003c9a <HAL_UART_TxCpltCallback+0x4a>
	 {
	    HAL_UART_Transmit_IT(&UVP6_UART,&tmp2,1);
 8003c6e:	2201      	movs	r2, #1
 8003c70:	490d      	ldr	r1, [pc, #52]	; (8003ca8 <HAL_UART_TxCpltCallback+0x58>)
 8003c72:	480c      	ldr	r0, [pc, #48]	; (8003ca4 <HAL_UART_TxCpltCallback+0x54>)
 8003c74:	f002 fdc1 	bl	80067fa <HAL_UART_Transmit_IT>
	 if(slocum_media_get_byte(&glider1,&tmp1)==SLOCUM_F_OK)
	 {
	    HAL_UART_Transmit_IT(&GLIDER_UART,&tmp1,1);
	 }
 }
}
 8003c78:	e00f      	b.n	8003c9a <HAL_UART_TxCpltCallback+0x4a>
 else if(huart==&GLIDER_UART)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a0c      	ldr	r2, [pc, #48]	; (8003cb0 <HAL_UART_TxCpltCallback+0x60>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d10b      	bne.n	8003c9a <HAL_UART_TxCpltCallback+0x4a>
	 if(slocum_media_get_byte(&glider1,&tmp1)==SLOCUM_F_OK)
 8003c82:	490c      	ldr	r1, [pc, #48]	; (8003cb4 <HAL_UART_TxCpltCallback+0x64>)
 8003c84:	480c      	ldr	r0, [pc, #48]	; (8003cb8 <HAL_UART_TxCpltCallback+0x68>)
 8003c86:	f000 fa70 	bl	800416a <slocum_media_get_byte>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d104      	bne.n	8003c9a <HAL_UART_TxCpltCallback+0x4a>
	    HAL_UART_Transmit_IT(&GLIDER_UART,&tmp1,1);
 8003c90:	2201      	movs	r2, #1
 8003c92:	4908      	ldr	r1, [pc, #32]	; (8003cb4 <HAL_UART_TxCpltCallback+0x64>)
 8003c94:	4806      	ldr	r0, [pc, #24]	; (8003cb0 <HAL_UART_TxCpltCallback+0x60>)
 8003c96:	f002 fdb0 	bl	80067fa <HAL_UART_Transmit_IT>
}
 8003c9a:	bf00      	nop
 8003c9c:	3708      	adds	r7, #8
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	20000a2c 	.word	0x20000a2c
 8003ca8:	20001970 	.word	0x20001970
 8003cac:	20000c54 	.word	0x20000c54
 8003cb0:	200009e8 	.word	0x200009e8
 8003cb4:	2000196f 	.word	0x2000196f
 8003cb8:	2000151c 	.word	0x2000151c

08003cbc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  //mcu_flash_open(&data_flash);

  uvp6_init(&uvp6_sensor1,events_qHandle);
 8003cc4:	4b13      	ldr	r3, [pc, #76]	; (8003d14 <StartDefaultTask+0x58>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4619      	mov	r1, r3
 8003cca:	4813      	ldr	r0, [pc, #76]	; (8003d18 <StartDefaultTask+0x5c>)
 8003ccc:	f7fd fc6c 	bl	80015a8 <uvp6_init>
  HAL_UART_Receive_IT(&UVP6_UART,&(uvp6_sensor1.media_rx_byte),1);
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	4912      	ldr	r1, [pc, #72]	; (8003d1c <StartDefaultTask+0x60>)
 8003cd4:	4812      	ldr	r0, [pc, #72]	; (8003d20 <StartDefaultTask+0x64>)
 8003cd6:	f002 fdd4 	bl	8006882 <HAL_UART_Receive_IT>

  slocum_init(&glider1,events_qHandle,slocum_uart_q_semHandle);
 8003cda:	4b0e      	ldr	r3, [pc, #56]	; (8003d14 <StartDefaultTask+0x58>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a11      	ldr	r2, [pc, #68]	; (8003d24 <StartDefaultTask+0x68>)
 8003ce0:	6812      	ldr	r2, [r2, #0]
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	4810      	ldr	r0, [pc, #64]	; (8003d28 <StartDefaultTask+0x6c>)
 8003ce6:	f000 f92f 	bl	8003f48 <slocum_init>
  HAL_UART_Receive_IT(&GLIDER_UART,&(glider1.media_rx_byte),1);
 8003cea:	2201      	movs	r2, #1
 8003cec:	490f      	ldr	r1, [pc, #60]	; (8003d2c <StartDefaultTask+0x70>)
 8003cee:	4810      	ldr	r0, [pc, #64]	; (8003d30 <StartDefaultTask+0x74>)
 8003cf0:	f002 fdc7 	bl	8006882 <HAL_UART_Receive_IT>

  disp_proc_init(&dispatcher1,worker_cmd_qHandle,events_qHandle);
 8003cf4:	4b0f      	ldr	r3, [pc, #60]	; (8003d34 <StartDefaultTask+0x78>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a06      	ldr	r2, [pc, #24]	; (8003d14 <StartDefaultTask+0x58>)
 8003cfa:	6812      	ldr	r2, [r2, #0]
 8003cfc:	4619      	mov	r1, r3
 8003cfe:	480e      	ldr	r0, [pc, #56]	; (8003d38 <StartDefaultTask+0x7c>)
 8003d00:	f7fe f8cf 	bl	8001ea2 <disp_proc_init>
  disp_proc_loop(&dispatcher1);
 8003d04:	480c      	ldr	r0, [pc, #48]	; (8003d38 <StartDefaultTask+0x7c>)
 8003d06:	f7fe f99d 	bl	8002044 <disp_proc_loop>

  /* USER CODE END 5 */
}
 8003d0a:	bf00      	nop
 8003d0c:	3708      	adds	r7, #8
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	20000a94 	.word	0x20000a94
 8003d18:	20000c54 	.word	0x20000c54
 8003d1c:	20000c60 	.word	0x20000c60
 8003d20:	20000a2c 	.word	0x20000a2c
 8003d24:	20000ac4 	.word	0x20000ac4
 8003d28:	2000151c 	.word	0x2000151c
 8003d2c:	2000152c 	.word	0x2000152c
 8003d30:	200009e8 	.word	0x200009e8
 8003d34:	20000a90 	.word	0x20000a90
 8003d38:	20000ac8 	.word	0x20000ac8

08003d3c <uart_tx_f>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_uart_tx_f */
void uart_tx_f(void const * argument)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN uart_tx_f */
  /* Infinite loop */
  uint8_t tmp1;
  uint8_t tmp2;
  uvp6_sensor1.media_status=UVP6_MEDIA_READY;
 8003d44:	4b20      	ldr	r3, [pc, #128]	; (8003dc8 <uart_tx_f+0x8c>)
 8003d46:	2201      	movs	r2, #1
 8003d48:	739a      	strb	r2, [r3, #14]
  glider1.media_status=SLOCUM_MEDIA_READY;
 8003d4a:	4b20      	ldr	r3, [pc, #128]	; (8003dcc <uart_tx_f+0x90>)
 8003d4c:	220a      	movs	r2, #10
 8003d4e:	745a      	strb	r2, [r3, #17]
  #ifdef DEBUG_MSG
    HAL_UART_Transmit(&UVP6_UART,"U",1,100);
 8003d50:	2364      	movs	r3, #100	; 0x64
 8003d52:	2201      	movs	r2, #1
 8003d54:	491e      	ldr	r1, [pc, #120]	; (8003dd0 <uart_tx_f+0x94>)
 8003d56:	481f      	ldr	r0, [pc, #124]	; (8003dd4 <uart_tx_f+0x98>)
 8003d58:	f002 fcbd 	bl	80066d6 <HAL_UART_Transmit>
    HAL_UART_Transmit(&GLIDER_UART,"G",1,100);
 8003d5c:	2364      	movs	r3, #100	; 0x64
 8003d5e:	2201      	movs	r2, #1
 8003d60:	491d      	ldr	r1, [pc, #116]	; (8003dd8 <uart_tx_f+0x9c>)
 8003d62:	481e      	ldr	r0, [pc, #120]	; (8003ddc <uart_tx_f+0xa0>)
 8003d64:	f002 fcb7 	bl	80066d6 <HAL_UART_Transmit>
  #endif

  for(;;)
  {
       if(GLIDER_UART.gState!=HAL_UART_STATE_BUSY_TX)
 8003d68:	4b1c      	ldr	r3, [pc, #112]	; (8003ddc <uart_tx_f+0xa0>)
 8003d6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	2b21      	cmp	r3, #33	; 0x21
 8003d72:	d00f      	beq.n	8003d94 <uart_tx_f+0x58>
       {
		if(slocum_media_get_byte(&glider1,&tmp1)==SLOCUM_F_OK)
 8003d74:	f107 030f 	add.w	r3, r7, #15
 8003d78:	4619      	mov	r1, r3
 8003d7a:	4814      	ldr	r0, [pc, #80]	; (8003dcc <uart_tx_f+0x90>)
 8003d7c:	f000 f9f5 	bl	800416a <slocum_media_get_byte>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d106      	bne.n	8003d94 <uart_tx_f+0x58>
		{
		   HAL_UART_Transmit_IT(&GLIDER_UART,&tmp1,1);
 8003d86:	f107 030f 	add.w	r3, r7, #15
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	4619      	mov	r1, r3
 8003d8e:	4813      	ldr	r0, [pc, #76]	; (8003ddc <uart_tx_f+0xa0>)
 8003d90:	f002 fd33 	bl	80067fa <HAL_UART_Transmit_IT>
		}
       }
       if(UVP6_UART.gState!=HAL_UART_STATE_BUSY_TX)
 8003d94:	4b0f      	ldr	r3, [pc, #60]	; (8003dd4 <uart_tx_f+0x98>)
 8003d96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	2b21      	cmp	r3, #33	; 0x21
 8003d9e:	d00f      	beq.n	8003dc0 <uart_tx_f+0x84>
       {
		if(uvp6_media_get_byte(&uvp6_sensor1,&tmp2)==UVP6_F_OK)
 8003da0:	f107 030e 	add.w	r3, r7, #14
 8003da4:	4619      	mov	r1, r3
 8003da6:	4808      	ldr	r0, [pc, #32]	; (8003dc8 <uart_tx_f+0x8c>)
 8003da8:	f7fd fcdd 	bl	8001766 <uvp6_media_get_byte>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d106      	bne.n	8003dc0 <uart_tx_f+0x84>
		{
		   HAL_UART_Transmit_IT(&UVP6_UART,&tmp2,1);
 8003db2:	f107 030e 	add.w	r3, r7, #14
 8003db6:	2201      	movs	r2, #1
 8003db8:	4619      	mov	r1, r3
 8003dba:	4806      	ldr	r0, [pc, #24]	; (8003dd4 <uart_tx_f+0x98>)
 8003dbc:	f002 fd1d 	bl	80067fa <HAL_UART_Transmit_IT>
		}
       }
    osDelay(1);
 8003dc0:	2001      	movs	r0, #1
 8003dc2:	f003 fa2a 	bl	800721a <osDelay>
       if(GLIDER_UART.gState!=HAL_UART_STATE_BUSY_TX)
 8003dc6:	e7cf      	b.n	8003d68 <uart_tx_f+0x2c>
 8003dc8:	20000c54 	.word	0x20000c54
 8003dcc:	2000151c 	.word	0x2000151c
 8003dd0:	0800e860 	.word	0x0800e860
 8003dd4:	20000a2c 	.word	0x20000a2c
 8003dd8:	0800e864 	.word	0x0800e864
 8003ddc:	200009e8 	.word	0x200009e8

08003de0 <worker1_f>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_worker1_f */
void worker1_f(void const * argument)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b086      	sub	sp, #24
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN worker1_f */
  /* Infinite loop */

  for(;;)
  {
	osEvent res=osMessageGet(worker_cmd_qHandle,osWaitForever);
 8003de8:	4b08      	ldr	r3, [pc, #32]	; (8003e0c <worker1_f+0x2c>)
 8003dea:	6819      	ldr	r1, [r3, #0]
 8003dec:	f107 030c 	add.w	r3, r7, #12
 8003df0:	f04f 32ff 	mov.w	r2, #4294967295
 8003df4:	4618      	mov	r0, r3
 8003df6:	f003 fb43 	bl	8007480 <osMessageGet>
	if(res.status==osEventMessage){
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2b10      	cmp	r3, #16
 8003dfe:	d1f3      	bne.n	8003de8 <worker1_f+0x8>
		disp_proc_execute(&dispatcher1,res.value.v);
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	4619      	mov	r1, r3
 8003e04:	4802      	ldr	r0, [pc, #8]	; (8003e10 <worker1_f+0x30>)
 8003e06:	f7fe f8ec 	bl	8001fe2 <disp_proc_execute>
  {
 8003e0a:	e7ed      	b.n	8003de8 <worker1_f+0x8>
 8003e0c:	20000a90 	.word	0x20000a90
 8003e10:	20000ac8 	.word	0x20000ac8

08003e14 <worker2_f>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_worker2_f */
void worker2_f(void const * argument)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b086      	sub	sp, #24
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN worker2_f */
  /* Infinite loop */

  for(;;)
  {
	osEvent res=osMessageGet(worker_cmd_qHandle,osWaitForever);
 8003e1c:	4b08      	ldr	r3, [pc, #32]	; (8003e40 <worker2_f+0x2c>)
 8003e1e:	6819      	ldr	r1, [r3, #0]
 8003e20:	f107 030c 	add.w	r3, r7, #12
 8003e24:	f04f 32ff 	mov.w	r2, #4294967295
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f003 fb29 	bl	8007480 <osMessageGet>
	if(res.status==osEventMessage){
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2b10      	cmp	r3, #16
 8003e32:	d1f3      	bne.n	8003e1c <worker2_f+0x8>
		disp_proc_execute(&dispatcher1,res.value.v);
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	4619      	mov	r1, r3
 8003e38:	4802      	ldr	r0, [pc, #8]	; (8003e44 <worker2_f+0x30>)
 8003e3a:	f7fe f8d2 	bl	8001fe2 <disp_proc_execute>
  {
 8003e3e:	e7ed      	b.n	8003e1c <worker2_f+0x8>
 8003e40:	20000a90 	.word	0x20000a90
 8003e44:	20000ac8 	.word	0x20000ac8

08003e48 <worker3_f>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_worker3_f */
void worker3_f(void const * argument)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b086      	sub	sp, #24
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN worker3_f */
  /* Infinite loop */
  for(;;)
  {

	osEvent res=osMessageGet(worker_cmd_qHandle,osWaitForever);
 8003e50:	4b08      	ldr	r3, [pc, #32]	; (8003e74 <worker3_f+0x2c>)
 8003e52:	6819      	ldr	r1, [r3, #0]
 8003e54:	f107 030c 	add.w	r3, r7, #12
 8003e58:	f04f 32ff 	mov.w	r2, #4294967295
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f003 fb0f 	bl	8007480 <osMessageGet>
	if(res.status==osEventMessage){
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2b10      	cmp	r3, #16
 8003e66:	d1f3      	bne.n	8003e50 <worker3_f+0x8>
		disp_proc_execute(&dispatcher1,res.value.v);
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	4802      	ldr	r0, [pc, #8]	; (8003e78 <worker3_f+0x30>)
 8003e6e:	f7fe f8b8 	bl	8001fe2 <disp_proc_execute>
  {
 8003e72:	e7ed      	b.n	8003e50 <worker3_f+0x8>
 8003e74:	20000a90 	.word	0x20000a90
 8003e78:	20000ac8 	.word	0x20000ac8

08003e7c <worker4_f>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_worker4_f */
void worker4_f(void const * argument)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN worker4_f */
  /* Infinite loop */
  for(;;)
  {
		osEvent res=osMessageGet(worker_cmd_qHandle,osWaitForever);
 8003e84:	4b08      	ldr	r3, [pc, #32]	; (8003ea8 <worker4_f+0x2c>)
 8003e86:	6819      	ldr	r1, [r3, #0]
 8003e88:	f107 030c 	add.w	r3, r7, #12
 8003e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e90:	4618      	mov	r0, r3
 8003e92:	f003 faf5 	bl	8007480 <osMessageGet>
		if(res.status==osEventMessage){
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2b10      	cmp	r3, #16
 8003e9a:	d1f3      	bne.n	8003e84 <worker4_f+0x8>
			disp_proc_execute(&dispatcher1,res.value.v);
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	4802      	ldr	r0, [pc, #8]	; (8003eac <worker4_f+0x30>)
 8003ea2:	f7fe f89e 	bl	8001fe2 <disp_proc_execute>
  {
 8003ea6:	e7ed      	b.n	8003e84 <worker4_f+0x8>
 8003ea8:	20000a90 	.word	0x20000a90
 8003eac:	20000ac8 	.word	0x20000ac8

08003eb0 <worker5_f>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_worker5_f */
void worker5_f(void const * argument)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN worker5_f */
  /* Infinite loop */
  for(;;)
  {
	osEvent res=osMessageGet(worker_cmd_qHandle,osWaitForever);
 8003eb8:	4b08      	ldr	r3, [pc, #32]	; (8003edc <worker5_f+0x2c>)
 8003eba:	6819      	ldr	r1, [r3, #0]
 8003ebc:	f107 030c 	add.w	r3, r7, #12
 8003ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f003 fadb 	bl	8007480 <osMessageGet>
	if(res.status==osEventMessage){
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2b10      	cmp	r3, #16
 8003ece:	d1f3      	bne.n	8003eb8 <worker5_f+0x8>
		disp_proc_execute(&dispatcher1,res.value.v);
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	4802      	ldr	r0, [pc, #8]	; (8003ee0 <worker5_f+0x30>)
 8003ed6:	f7fe f884 	bl	8001fe2 <disp_proc_execute>
  {
 8003eda:	e7ed      	b.n	8003eb8 <worker5_f+0x8>
 8003edc:	20000a90 	.word	0x20000a90
 8003ee0:	20000ac8 	.word	0x20000ac8

08003ee4 <worker6_f>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_worker6_f */
void worker6_f(void const * argument)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b086      	sub	sp, #24
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN worker6_f */
  /* Infinite loop */
  for(;;)
  {
		osEvent res=osMessageGet(worker_cmd_qHandle,osWaitForever);
 8003eec:	4b08      	ldr	r3, [pc, #32]	; (8003f10 <worker6_f+0x2c>)
 8003eee:	6819      	ldr	r1, [r3, #0]
 8003ef0:	f107 030c 	add.w	r3, r7, #12
 8003ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f003 fac1 	bl	8007480 <osMessageGet>
		if(res.status==osEventMessage){
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2b10      	cmp	r3, #16
 8003f02:	d1f3      	bne.n	8003eec <worker6_f+0x8>
			disp_proc_execute(&dispatcher1,res.value.v);
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	4619      	mov	r1, r3
 8003f08:	4802      	ldr	r0, [pc, #8]	; (8003f14 <worker6_f+0x30>)
 8003f0a:	f7fe f86a 	bl	8001fe2 <disp_proc_execute>
  {
 8003f0e:	e7ed      	b.n	8003eec <worker6_f+0x8>
 8003f10:	20000a90 	.word	0x20000a90
 8003f14:	20000ac8 	.word	0x20000ac8

08003f18 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b082      	sub	sp, #8
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a04      	ldr	r2, [pc, #16]	; (8003f38 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d101      	bne.n	8003f2e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003f2a:	f000 fff3 	bl	8004f14 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003f2e:	bf00      	nop
 8003f30:	3708      	adds	r7, #8
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	40012c00 	.word	0x40012c00

08003f3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003f40:	b672      	cpsid	i
}
 8003f42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003f44:	e7fe      	b.n	8003f44 <Error_Handler+0x8>
	...

08003f48 <slocum_init>:
const char* slocum_commands_strings[]={"UV>","$FW,","\r\n","$FO,","$FC","$SW,0:"};



void slocum_init(slocum* slocum_obj,osMessageQId events_q_Handle,osSemaphoreId out_q_sem)
{
 8003f48:	b5b0      	push	{r4, r5, r7, lr}
 8003f4a:	b094      	sub	sp, #80	; 0x50
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	607a      	str	r2, [r7, #4]
	slocum_obj->last_depth=0.0;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f04f 0200 	mov.w	r2, #0
 8003f5a:	f8c3 2012 	str.w	r2, [r3, #18]
	slocum_obj->prev_depth=0.0;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	f04f 0200 	mov.w	r2, #0
 8003f64:	f8c3 2016 	str.w	r2, [r3, #22]
	slocum_obj->final_depth_state=GLIDER_FINAL_DEPTH_AT_SURFACE;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	slocum_obj->timestamp=0;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8003f84:	2200      	movs	r2, #0
 8003f86:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	slocum_obj->dive_climb_counter=0;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	slocum_obj->dcs_state=GLIDER_STATE_AT_SURFACE;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2202      	movs	r2, #2
 8003fa8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	slocum_obj->x_glider_dos=SLOCUM_X_GLIDER_DOS_ON;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	slocum_messages_init(slocum_obj);
 8003fb4:	68f8      	ldr	r0, [r7, #12]
 8003fb6:	f000 fa99 	bl	80044ec <slocum_messages_init>

	//osMessageQDef(SLOCUM_events_q, 20, uint8_t);
	//slocum_obj->events_q= osMessageCreate(osMessageQ(SLOCUM_events_q), NULL);
	slocum_obj->events_q = events_q_Handle;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	68ba      	ldr	r2, [r7, #8]
 8003fbe:	609a      	str	r2, [r3, #8]
	slocum_obj->out_q_sem=out_q_sem;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	60da      	str	r2, [r3, #12]

	osMessageQDef(SLOCUM_media_rx_q, 20, uint16_t);
 8003fc6:	4b19      	ldr	r3, [pc, #100]	; (800402c <slocum_init+0xe4>)
 8003fc8:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8003fcc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003fce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	slocum_obj->media_rx_messages_q= osMessageCreate(osMessageQ(SLOCUM_media_rx_q), NULL);
 8003fd2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003fd6:	2100      	movs	r1, #0
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f003 f9e9 	bl	80073b0 <osMessageCreate>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	601a      	str	r2, [r3, #0]

	osMessageQDef(SLOCUM_media_tx_q, 200, uint8_t);
 8003fe4:	4b12      	ldr	r3, [pc, #72]	; (8004030 <slocum_init+0xe8>)
 8003fe6:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8003fea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003fec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	slocum_obj->media_tx_q = osMessageCreate(osMessageQ(SLOCUM_media_tx_q), NULL);
 8003ff0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003ff4:	2100      	movs	r1, #0
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f003 f9da 	bl	80073b0 <osMessageCreate>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	605a      	str	r2, [r3, #4]

	osThreadDef(SLOCUM_task, slocum_loop, osPriorityNormal, 0, 512);
 8004002:	4b0c      	ldr	r3, [pc, #48]	; (8004034 <slocum_init+0xec>)
 8004004:	f107 0414 	add.w	r4, r7, #20
 8004008:	461d      	mov	r5, r3
 800400a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800400c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800400e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004012:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	osThreadCreate(osThread(SLOCUM_task), slocum_obj);
 8004016:	f107 0314 	add.w	r3, r7, #20
 800401a:	68f9      	ldr	r1, [r7, #12]
 800401c:	4618      	mov	r0, r3
 800401e:	f003 f8b0 	bl	8007182 <osThreadCreate>


}
 8004022:	bf00      	nop
 8004024:	3750      	adds	r7, #80	; 0x50
 8004026:	46bd      	mov	sp, r7
 8004028:	bdb0      	pop	{r4, r5, r7, pc}
 800402a:	bf00      	nop
 800402c:	0800e898 	.word	0x0800e898
 8004030:	0800e8a8 	.word	0x0800e8a8
 8004034:	0800e8b8 	.word	0x0800e8b8

08004038 <slocum_loop>:


void slocum_loop(slocum* slocum_obj)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
	 uint16_t msg_indx;
	 for(;;)
	 {
		//test loopback
		if(xQueueReceive(slocum_obj->media_rx_messages_q,&msg_indx,0))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f107 010a 	add.w	r1, r7, #10
 8004048:	2200      	movs	r2, #0
 800404a:	4618      	mov	r0, r3
 800404c:	f003 fe9c 	bl	8007d88 <xQueueReceive>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d0f4      	beq.n	8004040 <slocum_loop+0x8>
		{   uint8_t* msg=slocum_obj->rx_buffer+msg_indx;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	334f      	adds	r3, #79	; 0x4f
 800405a:	897a      	ldrh	r2, [r7, #10]
 800405c:	4413      	add	r3, r2
 800405e:	60fb      	str	r3, [r7, #12]
		    slocum_parse_message(slocum_obj,msg);
 8004060:	68f9      	ldr	r1, [r7, #12]
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 fa0e 	bl	8004484 <slocum_parse_message>
		if(xQueueReceive(slocum_obj->media_rx_messages_q,&msg_indx,0))
 8004068:	e7ea      	b.n	8004040 <slocum_loop+0x8>

0800406a <slocum_media_process_byte>:

}


void slocum_media_process_byte(slocum* slocum_obj,uint8_t rx_byte)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b082      	sub	sp, #8
 800406e:	af00      	add	r7, sp, #0
 8004070:	6078      	str	r0, [r7, #4]
 8004072:	460b      	mov	r3, r1
 8004074:	70fb      	strb	r3, [r7, #3]
	if(slocum_obj->media_status==SLOCUM_MEDIA_READY && rx_byte!=0x00)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	7c5b      	ldrb	r3, [r3, #17]
 800407a:	2b0a      	cmp	r3, #10
 800407c:	d162      	bne.n	8004144 <slocum_media_process_byte+0xda>
 800407e:	78fb      	ldrb	r3, [r7, #3]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d05f      	beq.n	8004144 <slocum_media_process_byte+0xda>
	{
		slocum_obj->rx_buffer[slocum_obj->rx_buffer_indx]=rx_byte;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f8b3 344f 	ldrh.w	r3, [r3, #1103]	; 0x44f
 800408a:	b29b      	uxth	r3, r3
 800408c:	461a      	mov	r2, r3
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4413      	add	r3, r2
 8004092:	78fa      	ldrb	r2, [r7, #3]
 8004094:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
		if(rx_byte=='\r')
 8004098:	78fb      	ldrb	r3, [r7, #3]
 800409a:	2b0d      	cmp	r3, #13
 800409c:	d133      	bne.n	8004106 <slocum_media_process_byte+0x9c>
		{
			slocum_obj->rx_buffer[slocum_obj->rx_buffer_indx]=0x00;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f8b3 344f 	ldrh.w	r3, [r3, #1103]	; 0x44f
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	461a      	mov	r2, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	4413      	add	r3, r2
 80040ac:	2200      	movs	r2, #0
 80040ae:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
			osMessagePut(slocum_obj->media_rx_messages_q,slocum_obj->rx_buffer_new_string_indx,1);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6818      	ldr	r0, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	f8b3 3451 	ldrh.w	r3, [r3, #1105]	; 0x451
 80040bc:	b29b      	uxth	r3, r3
 80040be:	2201      	movs	r2, #1
 80040c0:	4619      	mov	r1, r3
 80040c2:	f003 f99d 	bl	8007400 <osMessagePut>
			if(slocum_obj->rx_buffer_indx>SLOCUM_RX_BUFFER_THR) slocum_obj->rx_buffer_indx=0;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f8b3 344f 	ldrh.w	r3, [r3, #1103]	; 0x44f
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80040d2:	d907      	bls.n	80040e4 <slocum_media_process_byte+0x7a>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f883 244f 	strb.w	r2, [r3, #1103]	; 0x44f
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 2450 	strb.w	r2, [r3, #1104]	; 0x450
 80040e2:	e008      	b.n	80040f6 <slocum_media_process_byte+0x8c>
			else  slocum_obj->rx_buffer_indx++;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f8b3 344f 	ldrh.w	r3, [r3, #1103]	; 0x44f
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	3301      	adds	r3, #1
 80040ee:	b29a      	uxth	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f8a3 244f 	strh.w	r2, [r3, #1103]	; 0x44f
			slocum_obj->rx_buffer_new_string_indx=slocum_obj->rx_buffer_indx;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f8b3 344f 	ldrh.w	r3, [r3, #1103]	; 0x44f
 80040fc:	b29a      	uxth	r2, r3
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f8a3 2451 	strh.w	r2, [r3, #1105]	; 0x451
 8004104:	e008      	b.n	8004118 <slocum_media_process_byte+0xae>
		}
		else slocum_obj->rx_buffer_indx++;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f8b3 344f 	ldrh.w	r3, [r3, #1103]	; 0x44f
 800410c:	b29b      	uxth	r3, r3
 800410e:	3301      	adds	r3, #1
 8004110:	b29a      	uxth	r2, r3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f8a3 244f 	strh.w	r2, [r3, #1103]	; 0x44f
		if(slocum_obj->rx_buffer_indx==SLOCUM_RX_BUFFER_SIZE)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f8b3 344f 	ldrh.w	r3, [r3, #1103]	; 0x44f
 800411e:	b29b      	uxth	r3, r3
 8004120:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004124:	d11d      	bne.n	8004162 <slocum_media_process_byte+0xf8>
		{
			slocum_obj->rx_buffer_indx=0;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 244f 	strb.w	r2, [r3, #1103]	; 0x44f
 800412e:	2200      	movs	r2, #0
 8004130:	f883 2450 	strb.w	r2, [r3, #1104]	; 0x450
			slocum_obj->rx_buffer_new_string_indx=slocum_obj->rx_buffer_indx;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f8b3 344f 	ldrh.w	r3, [r3, #1103]	; 0x44f
 800413a:	b29a      	uxth	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f8a3 2451 	strh.w	r2, [r3, #1105]	; 0x451
		if(slocum_obj->rx_buffer_indx==SLOCUM_RX_BUFFER_SIZE)
 8004142:	e00e      	b.n	8004162 <slocum_media_process_byte+0xf8>
		}
	}
	else
	{
		slocum_obj->rx_buffer_indx=0;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 244f 	strb.w	r2, [r3, #1103]	; 0x44f
 800414c:	2200      	movs	r2, #0
 800414e:	f883 2450 	strb.w	r2, [r3, #1104]	; 0x450
		slocum_obj->rx_buffer_new_string_indx=slocum_obj->rx_buffer_indx;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	f8b3 344f 	ldrh.w	r3, [r3, #1103]	; 0x44f
 8004158:	b29a      	uxth	r2, r3
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f8a3 2451 	strh.w	r2, [r3, #1105]	; 0x451
	}
}
 8004160:	bf00      	nop
 8004162:	bf00      	nop
 8004164:	3708      	adds	r7, #8
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}

0800416a <slocum_media_get_byte>:

uint8_t slocum_media_get_byte(slocum* slocum_obj,uint8_t* tx_byte)
{
 800416a:	b580      	push	{r7, lr}
 800416c:	b086      	sub	sp, #24
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
 8004172:	6039      	str	r1, [r7, #0]
  osEvent res=osMessageGet(slocum_obj->media_tx_q,0);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6859      	ldr	r1, [r3, #4]
 8004178:	f107 030c 	add.w	r3, r7, #12
 800417c:	2200      	movs	r2, #0
 800417e:	4618      	mov	r0, r3
 8004180:	f003 f97e 	bl	8007480 <osMessageGet>
  if(res.status==osEventMessage){
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2b10      	cmp	r3, #16
 8004188:	d105      	bne.n	8004196 <slocum_media_get_byte+0x2c>
	*tx_byte=res.value.v;
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	b2da      	uxtb	r2, r3
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	701a      	strb	r2, [r3, #0]
	return SLOCUM_F_OK;
 8004192:	2300      	movs	r3, #0
 8004194:	e000      	b.n	8004198 <slocum_media_get_byte+0x2e>
  }
  return SLOCUM_F_ERR;
 8004196:	2301      	movs	r3, #1
}
 8004198:	4618      	mov	r0, r3
 800419a:	3718      	adds	r7, #24
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}

080041a0 <slocum_send_evnt>:

void slocum_send_evnt(slocum* slocum_obj,uint32_t evnt)
{
 80041a0:	b590      	push	{r4, r7, lr}
 80041a2:	b087      	sub	sp, #28
 80041a4:	af02      	add	r7, sp, #8
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
  uint8_t xor;

  char* snd_buffer=malloc(SLOCUM_SND_BUFFER_SIZE);
 80041aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80041ae:	f005 fea1 	bl	8009ef4 <malloc>
 80041b2:	4603      	mov	r3, r0
 80041b4:	60fb      	str	r3, [r7, #12]
  sprintf( snd_buffer,"%s%u",
 80041b6:	4b17      	ldr	r3, [pc, #92]	; (8004214 <slocum_send_evnt+0x74>)
 80041b8:	695a      	ldr	r2, [r3, #20]
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	4916      	ldr	r1, [pc, #88]	; (8004218 <slocum_send_evnt+0x78>)
 80041be:	68f8      	ldr	r0, [r7, #12]
 80041c0:	f006 fc74 	bl	800aaac <siprintf>
		    slocum_commands_strings[SLOCUM_MSG_SEND_EVNT],
			evnt
			);
  xor=calc_XOR(snd_buffer+1,strlen(snd_buffer+1));
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	1c5c      	adds	r4, r3, #1
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	3301      	adds	r3, #1
 80041cc:	4618      	mov	r0, r3
 80041ce:	f7fc f839 	bl	8000244 <strlen>
 80041d2:	4603      	mov	r3, r0
 80041d4:	4619      	mov	r1, r3
 80041d6:	4620      	mov	r0, r4
 80041d8:	f7fd fe10 	bl	8001dfc <calc_XOR>
 80041dc:	4603      	mov	r3, r0
 80041de:	72fb      	strb	r3, [r7, #11]
  sprintf( snd_buffer,"%s*%02x%s",
 80041e0:	7afa      	ldrb	r2, [r7, #11]
 80041e2:	4b0c      	ldr	r3, [pc, #48]	; (8004214 <slocum_send_evnt+0x74>)
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	9300      	str	r3, [sp, #0]
 80041e8:	4613      	mov	r3, r2
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	490b      	ldr	r1, [pc, #44]	; (800421c <slocum_send_evnt+0x7c>)
 80041ee:	68f8      	ldr	r0, [r7, #12]
 80041f0:	f006 fc5c 	bl	800aaac <siprintf>
		    snd_buffer,
			xor,
			slocum_commands_strings[SLOCUM_MSG_EOL]);
  slocum_schedule_for_tx(slocum_obj,(uint8_t*)snd_buffer,strlen(snd_buffer));
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	f7fc f825 	bl	8000244 <strlen>
 80041fa:	4603      	mov	r3, r0
 80041fc:	461a      	mov	r2, r3
 80041fe:	68f9      	ldr	r1, [r7, #12]
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f000 f913 	bl	800442c <slocum_schedule_for_tx>
  free(snd_buffer);
 8004206:	68f8      	ldr	r0, [r7, #12]
 8004208:	f005 fe7c 	bl	8009f04 <free>
}
 800420c:	bf00      	nop
 800420e:	3714      	adds	r7, #20
 8004210:	46bd      	mov	sp, r7
 8004212:	bd90      	pop	{r4, r7, pc}
 8004214:	20000224 	.word	0x20000224
 8004218:	0800e8d4 	.word	0x0800e8d4
 800421c:	0800e8dc 	.word	0x0800e8dc

08004220 <slocum_send_cmd>:

void slocum_send_cmd(slocum* slocum_obj,uint8_t cmd_id,void* arg)
{
 8004220:	b590      	push	{r4, r7, lr}
 8004222:	b08f      	sub	sp, #60	; 0x3c
 8004224:	af02      	add	r7, sp, #8
 8004226:	60f8      	str	r0, [r7, #12]
 8004228:	460b      	mov	r3, r1
 800422a:	607a      	str	r2, [r7, #4]
 800422c:	72fb      	strb	r3, [r7, #11]
 memory_region_pointer* ptr1;
 uint8_t xor;
 char* base64_buffer=malloc(SLOCUM_BASE64_BUFFER_SIZE);
 800422e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004232:	f005 fe5f 	bl	8009ef4 <malloc>
 8004236:	4603      	mov	r3, r0
 8004238:	61fb      	str	r3, [r7, #28]
 char* snd_buffer=malloc(SLOCUM_SND_BUFFER_SIZE);
 800423a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800423e:	f005 fe59 	bl	8009ef4 <malloc>
 8004242:	4603      	mov	r3, r0
 8004244:	61bb      	str	r3, [r7, #24]
 uint32_t base64_buffer_size;

 switch(cmd_id)
 8004246:	7afb      	ldrb	r3, [r7, #11]
 8004248:	2b04      	cmp	r3, #4
 800424a:	f200 80dd 	bhi.w	8004408 <slocum_send_cmd+0x1e8>
 800424e:	a201      	add	r2, pc, #4	; (adr r2, 8004254 <slocum_send_cmd+0x34>)
 8004250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004254:	08004269 	.word	0x08004269
 8004258:	0800429f 	.word	0x0800429f
 800425c:	080042b5 	.word	0x080042b5
 8004260:	0800435f 	.word	0x0800435f
 8004264:	0800430d 	.word	0x0800430d
 {
     case SLOCUM_CMD_PROMPT:
    	 slocum_schedule_for_tx(slocum_obj,(uint8_t*)slocum_commands_strings[SLOCUM_CMD_PROMPT],strlen(slocum_commands_strings[SLOCUM_CMD_PROMPT]));
 8004268:	4b6c      	ldr	r3, [pc, #432]	; (800441c <slocum_send_cmd+0x1fc>)
 800426a:	681c      	ldr	r4, [r3, #0]
 800426c:	4b6b      	ldr	r3, [pc, #428]	; (800441c <slocum_send_cmd+0x1fc>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4618      	mov	r0, r3
 8004272:	f7fb ffe7 	bl	8000244 <strlen>
 8004276:	4603      	mov	r3, r0
 8004278:	461a      	mov	r2, r3
 800427a:	4621      	mov	r1, r4
 800427c:	68f8      	ldr	r0, [r7, #12]
 800427e:	f000 f8d5 	bl	800442c <slocum_schedule_for_tx>
    	 slocum_schedule_for_tx(slocum_obj,(uint8_t*)slocum_commands_strings[SLOCUM_MSG_EOL],strlen(slocum_commands_strings[SLOCUM_MSG_EOL]));
 8004282:	4b66      	ldr	r3, [pc, #408]	; (800441c <slocum_send_cmd+0x1fc>)
 8004284:	689c      	ldr	r4, [r3, #8]
 8004286:	4b65      	ldr	r3, [pc, #404]	; (800441c <slocum_send_cmd+0x1fc>)
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	4618      	mov	r0, r3
 800428c:	f7fb ffda 	bl	8000244 <strlen>
 8004290:	4603      	mov	r3, r0
 8004292:	461a      	mov	r2, r3
 8004294:	4621      	mov	r1, r4
 8004296:	68f8      	ldr	r0, [r7, #12]
 8004298:	f000 f8c8 	bl	800442c <slocum_schedule_for_tx>
	 break;
 800429c:	e0b4      	b.n	8004408 <slocum_send_cmd+0x1e8>

     case SLOCUM_CMD_SEND_DATA:
         ptr1=arg;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	613b      	str	r3, [r7, #16]
  	     slocum_schedule_for_tx(slocum_obj,(uint8_t*)ptr1->start_addr,ptr1->size);
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	6819      	ldr	r1, [r3, #0]
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	461a      	mov	r2, r3
 80042ac:	68f8      	ldr	r0, [r7, #12]
 80042ae:	f000 f8bd 	bl	800442c <slocum_schedule_for_tx>
     break;
 80042b2:	e0a9      	b.n	8004408 <slocum_send_cmd+0x1e8>

     case SLOCUM_CMD_OPEN_FILE_W:
       ptr1=arg;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	613b      	str	r3, [r7, #16]

       sprintf(snd_buffer,"%s%s",
 80042b8:	4b58      	ldr	r3, [pc, #352]	; (800441c <slocum_send_cmd+0x1fc>)
 80042ba:	685a      	ldr	r2, [r3, #4]
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4957      	ldr	r1, [pc, #348]	; (8004420 <slocum_send_cmd+0x200>)
 80042c2:	69b8      	ldr	r0, [r7, #24]
 80042c4:	f006 fbf2 	bl	800aaac <siprintf>
    		    slocum_commands_strings[SLOCUM_MSG_OPEN_FILE_W],
				ptr1->start_addr
				);
       xor=calc_XOR(snd_buffer+1,strlen(snd_buffer+1));
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	1c5c      	adds	r4, r3, #1
 80042cc:	69bb      	ldr	r3, [r7, #24]
 80042ce:	3301      	adds	r3, #1
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7fb ffb7 	bl	8000244 <strlen>
 80042d6:	4603      	mov	r3, r0
 80042d8:	4619      	mov	r1, r3
 80042da:	4620      	mov	r0, r4
 80042dc:	f7fd fd8e 	bl	8001dfc <calc_XOR>
 80042e0:	4603      	mov	r3, r0
 80042e2:	75fb      	strb	r3, [r7, #23]
       sprintf(snd_buffer,"%s*%02x%s",
 80042e4:	7dfa      	ldrb	r2, [r7, #23]
 80042e6:	4b4d      	ldr	r3, [pc, #308]	; (800441c <slocum_send_cmd+0x1fc>)
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	9300      	str	r3, [sp, #0]
 80042ec:	4613      	mov	r3, r2
 80042ee:	69ba      	ldr	r2, [r7, #24]
 80042f0:	494c      	ldr	r1, [pc, #304]	; (8004424 <slocum_send_cmd+0x204>)
 80042f2:	69b8      	ldr	r0, [r7, #24]
 80042f4:	f006 fbda 	bl	800aaac <siprintf>
    		    snd_buffer,
				xor,
				slocum_commands_strings[SLOCUM_MSG_EOL]);

  	   slocum_schedule_for_tx(slocum_obj,(uint8_t*)snd_buffer,strlen(snd_buffer));
 80042f8:	69b8      	ldr	r0, [r7, #24]
 80042fa:	f7fb ffa3 	bl	8000244 <strlen>
 80042fe:	4603      	mov	r3, r0
 8004300:	461a      	mov	r2, r3
 8004302:	69b9      	ldr	r1, [r7, #24]
 8004304:	68f8      	ldr	r0, [r7, #12]
 8004306:	f000 f891 	bl	800442c <slocum_schedule_for_tx>
     break;
 800430a:	e07d      	b.n	8004408 <slocum_send_cmd+0x1e8>

     case SLOCUM_CMD_CLOSE_FILE:

       sprintf(snd_buffer,"%s",
 800430c:	4b43      	ldr	r3, [pc, #268]	; (800441c <slocum_send_cmd+0x1fc>)
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	461a      	mov	r2, r3
 8004312:	4945      	ldr	r1, [pc, #276]	; (8004428 <slocum_send_cmd+0x208>)
 8004314:	69b8      	ldr	r0, [r7, #24]
 8004316:	f006 fbc9 	bl	800aaac <siprintf>
    		    slocum_commands_strings[SLOCUM_MSG_CLOSE_FILE]
				);
       xor=calc_XOR(snd_buffer+1,strlen(snd_buffer+1));
 800431a:	69bb      	ldr	r3, [r7, #24]
 800431c:	1c5c      	adds	r4, r3, #1
 800431e:	69bb      	ldr	r3, [r7, #24]
 8004320:	3301      	adds	r3, #1
 8004322:	4618      	mov	r0, r3
 8004324:	f7fb ff8e 	bl	8000244 <strlen>
 8004328:	4603      	mov	r3, r0
 800432a:	4619      	mov	r1, r3
 800432c:	4620      	mov	r0, r4
 800432e:	f7fd fd65 	bl	8001dfc <calc_XOR>
 8004332:	4603      	mov	r3, r0
 8004334:	75fb      	strb	r3, [r7, #23]
       sprintf(snd_buffer,"%s*%02x%s",
 8004336:	7dfa      	ldrb	r2, [r7, #23]
 8004338:	4b38      	ldr	r3, [pc, #224]	; (800441c <slocum_send_cmd+0x1fc>)
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	9300      	str	r3, [sp, #0]
 800433e:	4613      	mov	r3, r2
 8004340:	69ba      	ldr	r2, [r7, #24]
 8004342:	4938      	ldr	r1, [pc, #224]	; (8004424 <slocum_send_cmd+0x204>)
 8004344:	69b8      	ldr	r0, [r7, #24]
 8004346:	f006 fbb1 	bl	800aaac <siprintf>
    		    snd_buffer,
				xor,
				slocum_commands_strings[SLOCUM_MSG_EOL]);

       slocum_schedule_for_tx(slocum_obj,(uint8_t*)snd_buffer,strlen(snd_buffer));
 800434a:	69b8      	ldr	r0, [r7, #24]
 800434c:	f7fb ff7a 	bl	8000244 <strlen>
 8004350:	4603      	mov	r3, r0
 8004352:	461a      	mov	r2, r3
 8004354:	69b9      	ldr	r1, [r7, #24]
 8004356:	68f8      	ldr	r0, [r7, #12]
 8004358:	f000 f868 	bl	800442c <slocum_schedule_for_tx>
     break;
 800435c:	e054      	b.n	8004408 <slocum_send_cmd+0x1e8>

     case SLOCUM_CMD_WRITE_FILE_DATA:
       ptr1=arg;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	613b      	str	r3, [r7, #16]
       uint32_t len;
       uint32_t size=(uint32_t)ptr1->size;
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	62bb      	str	r3, [r7, #40]	; 0x28
       char* start_addr=(char*)ptr1->start_addr;
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	627b      	str	r3, [r7, #36]	; 0x24
       for(int i=0;size>0;i++)
 800436e:	2300      	movs	r3, #0
 8004370:	623b      	str	r3, [r7, #32]
 8004372:	e045      	b.n	8004400 <slocum_send_cmd+0x1e0>
       {
         start_addr=start_addr+(i*SLOCUM_FILE_WRITE_LEN);
 8004374:	6a3b      	ldr	r3, [r7, #32]
 8004376:	22b4      	movs	r2, #180	; 0xb4
 8004378:	fb02 f303 	mul.w	r3, r2, r3
 800437c:	461a      	mov	r2, r3
 800437e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004380:	4413      	add	r3, r2
 8004382:	627b      	str	r3, [r7, #36]	; 0x24
    	 if(size>SLOCUM_FILE_WRITE_LEN){
 8004384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004386:	2bb4      	cmp	r3, #180	; 0xb4
 8004388:	d902      	bls.n	8004390 <slocum_send_cmd+0x170>
    		 len=SLOCUM_FILE_WRITE_LEN;
 800438a:	23b4      	movs	r3, #180	; 0xb4
 800438c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800438e:	e001      	b.n	8004394 <slocum_send_cmd+0x174>
    	 }
    	 else{
    		 len=size;
 8004390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004392:	62fb      	str	r3, [r7, #44]	; 0x2c
    	 }

    	 size=size-len;
 8004394:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	62bb      	str	r3, [r7, #40]	; 0x28
    	 base64encode(start_addr,len,base64_buffer,SLOCUM_BASE64_BUFFER_SIZE);
 800439c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043a0:	69fa      	ldr	r2, [r7, #28]
 80043a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80043a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80043a6:	f7fd fc45 	bl	8001c34 <base64encode>
         sprintf( snd_buffer,"%s%s",
 80043aa:	4b1c      	ldr	r3, [pc, #112]	; (800441c <slocum_send_cmd+0x1fc>)
 80043ac:	68da      	ldr	r2, [r3, #12]
 80043ae:	69fb      	ldr	r3, [r7, #28]
 80043b0:	491b      	ldr	r1, [pc, #108]	; (8004420 <slocum_send_cmd+0x200>)
 80043b2:	69b8      	ldr	r0, [r7, #24]
 80043b4:	f006 fb7a 	bl	800aaac <siprintf>
    		    slocum_commands_strings[SLOCUM_MSG_SLOCUM_CMD_WRITE_FILE_DATA],
				base64_buffer
				//ptr1->start_addr
				);
         xor=calc_XOR(snd_buffer+1,strlen(snd_buffer+1));
 80043b8:	69bb      	ldr	r3, [r7, #24]
 80043ba:	1c5c      	adds	r4, r3, #1
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	3301      	adds	r3, #1
 80043c0:	4618      	mov	r0, r3
 80043c2:	f7fb ff3f 	bl	8000244 <strlen>
 80043c6:	4603      	mov	r3, r0
 80043c8:	4619      	mov	r1, r3
 80043ca:	4620      	mov	r0, r4
 80043cc:	f7fd fd16 	bl	8001dfc <calc_XOR>
 80043d0:	4603      	mov	r3, r0
 80043d2:	75fb      	strb	r3, [r7, #23]
         sprintf( snd_buffer,"%s*%02x%s",
 80043d4:	7dfa      	ldrb	r2, [r7, #23]
 80043d6:	4b11      	ldr	r3, [pc, #68]	; (800441c <slocum_send_cmd+0x1fc>)
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	9300      	str	r3, [sp, #0]
 80043dc:	4613      	mov	r3, r2
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	4910      	ldr	r1, [pc, #64]	; (8004424 <slocum_send_cmd+0x204>)
 80043e2:	69b8      	ldr	r0, [r7, #24]
 80043e4:	f006 fb62 	bl	800aaac <siprintf>
    		    snd_buffer,
				xor,
				slocum_commands_strings[SLOCUM_MSG_EOL]);
         slocum_schedule_for_tx(slocum_obj,(uint8_t*)snd_buffer,strlen(snd_buffer));
 80043e8:	69b8      	ldr	r0, [r7, #24]
 80043ea:	f7fb ff2b 	bl	8000244 <strlen>
 80043ee:	4603      	mov	r3, r0
 80043f0:	461a      	mov	r2, r3
 80043f2:	69b9      	ldr	r1, [r7, #24]
 80043f4:	68f8      	ldr	r0, [r7, #12]
 80043f6:	f000 f819 	bl	800442c <slocum_schedule_for_tx>
       for(int i=0;size>0;i++)
 80043fa:	6a3b      	ldr	r3, [r7, #32]
 80043fc:	3301      	adds	r3, #1
 80043fe:	623b      	str	r3, [r7, #32]
 8004400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004402:	2b00      	cmp	r3, #0
 8004404:	d1b6      	bne.n	8004374 <slocum_send_cmd+0x154>

       }
     break;
 8004406:	bf00      	nop

 }
  free(snd_buffer);
 8004408:	69b8      	ldr	r0, [r7, #24]
 800440a:	f005 fd7b 	bl	8009f04 <free>
  free(base64_buffer);
 800440e:	69f8      	ldr	r0, [r7, #28]
 8004410:	f005 fd78 	bl	8009f04 <free>
}
 8004414:	bf00      	nop
 8004416:	3734      	adds	r7, #52	; 0x34
 8004418:	46bd      	mov	sp, r7
 800441a:	bd90      	pop	{r4, r7, pc}
 800441c:	20000224 	.word	0x20000224
 8004420:	0800e8e8 	.word	0x0800e8e8
 8004424:	0800e8dc 	.word	0x0800e8dc
 8004428:	0800e8f0 	.word	0x0800e8f0

0800442c <slocum_schedule_for_tx>:

void slocum_schedule_for_tx(slocum* slocum_obj,uint8_t* message,uint32_t size)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b086      	sub	sp, #24
 8004430:	af00      	add	r7, sp, #0
 8004432:	60f8      	str	r0, [r7, #12]
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	607a      	str	r2, [r7, #4]
 osSemaphoreWait(slocum_obj->out_q_sem,osWaitForever);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	f04f 31ff 	mov.w	r1, #4294967295
 8004440:	4618      	mov	r0, r3
 8004442:	f002 ff31 	bl	80072a8 <osSemaphoreWait>
 for(int i=0;i<size;i++)
 8004446:	2300      	movs	r3, #0
 8004448:	617b      	str	r3, [r7, #20]
 800444a:	e00d      	b.n	8004468 <slocum_schedule_for_tx+0x3c>
 {
   osMessagePut(slocum_obj->media_tx_q,*(message+i),osWaitForever);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6858      	ldr	r0, [r3, #4]
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	68ba      	ldr	r2, [r7, #8]
 8004454:	4413      	add	r3, r2
 8004456:	781b      	ldrb	r3, [r3, #0]
 8004458:	f04f 32ff 	mov.w	r2, #4294967295
 800445c:	4619      	mov	r1, r3
 800445e:	f002 ffcf 	bl	8007400 <osMessagePut>
 for(int i=0;i<size;i++)
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	3301      	adds	r3, #1
 8004466:	617b      	str	r3, [r7, #20]
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	429a      	cmp	r2, r3
 800446e:	d8ed      	bhi.n	800444c <slocum_schedule_for_tx+0x20>
 }
 osSemaphoreRelease(slocum_obj->out_q_sem);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	4618      	mov	r0, r3
 8004476:	f002 ff65 	bl	8007344 <osSemaphoreRelease>
}
 800447a:	bf00      	nop
 800447c:	3718      	adds	r7, #24
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}
	...

08004484 <slocum_parse_message>:
	return SLOCUM_F_ERR;
}


int slocum_parse_message(slocum* slocum_obj,uint8_t* msg)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
 uint8_t* tmp_ptr;
 for(int i=0;i<SLOCUM_MSG_NUM_OF_FUNCTIONS;i++)
 800448e:	2300      	movs	r3, #0
 8004490:	60fb      	str	r3, [r7, #12]
 8004492:	e01e      	b.n	80044d2 <slocum_parse_message+0x4e>
 {
	  tmp_ptr=0;
 8004494:	2300      	movs	r3, #0
 8004496:	60bb      	str	r3, [r7, #8]
	  tmp_ptr=strstr(msg,slocum_messages_strings[i]);
 8004498:	4a12      	ldr	r2, [pc, #72]	; (80044e4 <slocum_parse_message+0x60>)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044a0:	4619      	mov	r1, r3
 80044a2:	6838      	ldr	r0, [r7, #0]
 80044a4:	f006 fb7c 	bl	800aba0 <strstr>
 80044a8:	60b8      	str	r0, [r7, #8]
	  if(tmp_ptr)
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d00d      	beq.n	80044cc <slocum_parse_message+0x48>
		{
			if(slocum_functions[i](slocum_obj,msg)==SLOCUM_F_OK) return SLOCUM_F_OK;
 80044b0:	4a0d      	ldr	r2, [pc, #52]	; (80044e8 <slocum_parse_message+0x64>)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044b8:	6839      	ldr	r1, [r7, #0]
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	4798      	blx	r3
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d101      	bne.n	80044c8 <slocum_parse_message+0x44>
 80044c4:	2300      	movs	r3, #0
 80044c6:	e008      	b.n	80044da <slocum_parse_message+0x56>
      else return SLOCUM_F_ERR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e006      	b.n	80044da <slocum_parse_message+0x56>
 for(int i=0;i<SLOCUM_MSG_NUM_OF_FUNCTIONS;i++)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	3301      	adds	r3, #1
 80044d0:	60fb      	str	r3, [r7, #12]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	dddd      	ble.n	8004494 <slocum_parse_message+0x10>
		}
 }
 return SLOCUM_F_ERR;
 80044d8:	2301      	movs	r3, #1
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3710      	adds	r7, #16
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	20001978 	.word	0x20001978
 80044e8:	20001974 	.word	0x20001974

080044ec <slocum_messages_init>:

void slocum_messages_init(slocum* slocum_obj)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
	slocum_functions[SLOCUM_MSG_SD] = SLOCUM_MSG_SD_f;
 80044f4:	4b05      	ldr	r3, [pc, #20]	; (800450c <slocum_messages_init+0x20>)
 80044f6:	4a06      	ldr	r2, [pc, #24]	; (8004510 <slocum_messages_init+0x24>)
 80044f8:	601a      	str	r2, [r3, #0]
	slocum_messages_strings[SLOCUM_MSG_SD] = "$SD";
 80044fa:	4b06      	ldr	r3, [pc, #24]	; (8004514 <slocum_messages_init+0x28>)
 80044fc:	4a06      	ldr	r2, [pc, #24]	; (8004518 <slocum_messages_init+0x2c>)
 80044fe:	601a      	str	r2, [r3, #0]
}
 8004500:	bf00      	nop
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	bc80      	pop	{r7}
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	20001974 	.word	0x20001974
 8004510:	0800451d 	.word	0x0800451d
 8004514:	20001978 	.word	0x20001978
 8004518:	0800e8f4 	.word	0x0800e8f4

0800451c <SLOCUM_MSG_SD_f>:

int SLOCUM_MSG_SD_f(slocum* slocum_obj,uint8_t* msg)
{
 800451c:	b590      	push	{r4, r7, lr}
 800451e:	b0a7      	sub	sp, #156	; 0x9c
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	6039      	str	r1, [r7, #0]
	uint8_t crc;

	char tt[30];
	uint32_t ssd;

	pch = strtok (msg,"*");//msg
 8004526:	49c2      	ldr	r1, [pc, #776]	; (8004830 <SLOCUM_MSG_SD_f+0x314>)
 8004528:	6838      	ldr	r0, [r7, #0]
 800452a:	f007 f9ab 	bl	800b884 <strtok>
 800452e:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	msg=(uint8_t*)pch;
 8004532:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004536:	603b      	str	r3, [r7, #0]

	pch = strtok (NULL,",");//crc
 8004538:	49be      	ldr	r1, [pc, #760]	; (8004834 <SLOCUM_MSG_SD_f+0x318>)
 800453a:	2000      	movs	r0, #0
 800453c:	f007 f9a2 	bl	800b884 <strtok>
 8004540:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	crc=*pch;
 8004544:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004548:	781b      	ldrb	r3, [r3, #0]
 800454a:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b

	uint8_t msg_xor=calc_XOR(msg+1,strlen(msg+1));
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	1c5c      	adds	r4, r3, #1
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	3301      	adds	r3, #1
 8004556:	4618      	mov	r0, r3
 8004558:	f7fb fe74 	bl	8000244 <strlen>
 800455c:	4603      	mov	r3, r0
 800455e:	4619      	mov	r1, r3
 8004560:	4620      	mov	r0, r4
 8004562:	f7fd fc4b 	bl	8001dfc <calc_XOR>
 8004566:	4603      	mov	r3, r0
 8004568:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
	uint8_t e_xor=strtol(crc,NULL,16);
 800456c:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8004570:	2210      	movs	r2, #16
 8004572:	2100      	movs	r1, #0
 8004574:	4618      	mov	r0, r3
 8004576:	f007 fa5d 	bl	800ba34 <strtol>
 800457a:	4603      	mov	r3, r0
 800457c:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89
	//if(msg_xor!=e_xor) return;

	pch = strtok (msg,",");//header
 8004580:	49ac      	ldr	r1, [pc, #688]	; (8004834 <SLOCUM_MSG_SD_f+0x318>)
 8004582:	6838      	ldr	r0, [r7, #0]
 8004584:	f007 f97e 	bl	800b884 <strtok>
 8004588:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c

	memset(params_str,0,20);
 800458c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004590:	2214      	movs	r2, #20
 8004592:	2100      	movs	r1, #0
 8004594:	4618      	mov	r0, r3
 8004596:	f005 fccb 	bl	8009f30 <memset>
	for(int i=0;i<20;i++){
 800459a:	2300      	movs	r3, #0
 800459c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80045a0:	e017      	b.n	80045d2 <SLOCUM_MSG_SD_f+0xb6>
	 pch = strtok (NULL,",");
 80045a2:	49a4      	ldr	r1, [pc, #656]	; (8004834 <SLOCUM_MSG_SD_f+0x318>)
 80045a4:	2000      	movs	r0, #0
 80045a6:	f007 f96d 	bl	800b884 <strtok>
 80045aa:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	 if(pch) params_str[i]=pch;
 80045ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d012      	beq.n	80045dc <SLOCUM_MSG_SD_f+0xc0>
 80045b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	3398      	adds	r3, #152	; 0x98
 80045be:	443b      	add	r3, r7
 80045c0:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80045c4:	f843 2c6c 	str.w	r2, [r3, #-108]
	for(int i=0;i<20;i++){
 80045c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80045cc:	3301      	adds	r3, #1
 80045ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80045d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80045d6:	2b13      	cmp	r3, #19
 80045d8:	dde3      	ble.n	80045a2 <SLOCUM_MSG_SD_f+0x86>
 80045da:	e000      	b.n	80045de <SLOCUM_MSG_SD_f+0xc2>
	 else break;
 80045dc:	bf00      	nop
	}

	for(int i=0;i<20;i++){
 80045de:	2300      	movs	r3, #0
 80045e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80045e4:	e20a      	b.n	80049fc <SLOCUM_MSG_SD_f+0x4e0>
	 if(params_str[i]){
 80045e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	3398      	adds	r3, #152	; 0x98
 80045ee:	443b      	add	r3, r7
 80045f0:	f853 3c6c 	ldr.w	r3, [r3, #-108]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	f000 8207 	beq.w	8004a08 <SLOCUM_MSG_SD_f+0x4ec>
	  pch = strtok (params_str[i],":");
 80045fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	3398      	adds	r3, #152	; 0x98
 8004602:	443b      	add	r3, r7
 8004604:	f853 3c6c 	ldr.w	r3, [r3, #-108]
 8004608:	498b      	ldr	r1, [pc, #556]	; (8004838 <SLOCUM_MSG_SD_f+0x31c>)
 800460a:	4618      	mov	r0, r3
 800460c:	f007 f93a 	bl	800b884 <strtok>
 8004610:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c

	  if(strcmp(pch,"2")==0){
 8004614:	4989      	ldr	r1, [pc, #548]	; (800483c <SLOCUM_MSG_SD_f+0x320>)
 8004616:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800461a:	f7fb fe09 	bl	8000230 <strcmp>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d11d      	bne.n	8004660 <SLOCUM_MSG_SD_f+0x144>
		  pch = strtok (NULL,".");
 8004624:	4986      	ldr	r1, [pc, #536]	; (8004840 <SLOCUM_MSG_SD_f+0x324>)
 8004626:	2000      	movs	r0, #0
 8004628:	f007 f92c 	bl	800b884 <strtok>
 800462c:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		  if(pch){
 8004630:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004634:	2b00      	cmp	r3, #0
 8004636:	f000 81dc 	beq.w	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
			slocum_obj->timestamp=(uint32_t)strtol(pch,NULL,10);
 800463a:	220a      	movs	r2, #10
 800463c:	2100      	movs	r1, #0
 800463e:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8004642:	f007 f9f7 	bl	800ba34 <strtol>
 8004646:	4603      	mov	r3, r0
 8004648:	461a      	mov	r2, r3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f8c3 2037 	str.w	r2, [r3, #55]	; 0x37
  			osMessagePut(slocum_obj->events_q,SLOCUM_EVNT_CLK_RCVD,1);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	2201      	movs	r2, #1
 8004656:	217e      	movs	r1, #126	; 0x7e
 8004658:	4618      	mov	r0, r3
 800465a:	f002 fed1 	bl	8007400 <osMessagePut>
 800465e:	e1c8      	b.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
		  }
	  }
	  else if(strcmp(pch,"3")==0){
 8004660:	4978      	ldr	r1, [pc, #480]	; (8004844 <SLOCUM_MSG_SD_f+0x328>)
 8004662:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8004666:	f7fb fde3 	bl	8000230 <strcmp>
 800466a:	4603      	mov	r3, r0
 800466c:	2b00      	cmp	r3, #0
 800466e:	d123      	bne.n	80046b8 <SLOCUM_MSG_SD_f+0x19c>
		  pch = strtok (NULL,",");
 8004670:	4970      	ldr	r1, [pc, #448]	; (8004834 <SLOCUM_MSG_SD_f+0x318>)
 8004672:	2000      	movs	r0, #0
 8004674:	f007 f906 	bl	800b884 <strtok>
 8004678:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		  if(pch){
 800467c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004680:	2b00      	cmp	r3, #0
 8004682:	f000 81b6 	beq.w	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
			slocum_obj->prev_depth=slocum_obj->last_depth;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f8d3 2012 	ldr.w	r2, [r3, #18]
 800468c:	4613      	mov	r3, r2
 800468e:	461a      	mov	r2, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	f8c3 2016 	str.w	r2, [r3, #22]
			slocum_obj->last_depth=strtof(pch,NULL);
 8004696:	2100      	movs	r1, #0
 8004698:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800469c:	f007 f8a0 	bl	800b7e0 <strtof>
 80046a0:	4602      	mov	r2, r0
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f8c3 2012 	str.w	r2, [r3, #18]
			osMessagePut(slocum_obj->events_q,SLOCUM_EVNT_DEPTH_RCVD,1);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	2201      	movs	r2, #1
 80046ae:	217d      	movs	r1, #125	; 0x7d
 80046b0:	4618      	mov	r0, r3
 80046b2:	f002 fea5 	bl	8007400 <osMessagePut>
 80046b6:	e19c      	b.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
		  }
	  }
	  else if(strcmp(pch,"4")==0){
 80046b8:	4963      	ldr	r1, [pc, #396]	; (8004848 <SLOCUM_MSG_SD_f+0x32c>)
 80046ba:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80046be:	f7fb fdb7 	bl	8000230 <strcmp>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d149      	bne.n	800475c <SLOCUM_MSG_SD_f+0x240>
		  pch = strtok (NULL,",");
 80046c8:	495a      	ldr	r1, [pc, #360]	; (8004834 <SLOCUM_MSG_SD_f+0x318>)
 80046ca:	2000      	movs	r0, #0
 80046cc:	f007 f8da 	bl	800b884 <strtok>
 80046d0:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		  if(pch){
 80046d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f000 818a 	beq.w	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
			uint32_t final_depth_state=strtol(pch,NULL,10);
 80046de:	220a      	movs	r2, #10
 80046e0:	2100      	movs	r1, #0
 80046e2:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80046e6:	f007 f9a5 	bl	800ba34 <strtol>
 80046ea:	4603      	mov	r3, r0
 80046ec:	67fb      	str	r3, [r7, #124]	; 0x7c
			if(final_depth_state==GLIDER_FINAL_DEPTH_AT_SURFACE
 80046ee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d006      	beq.n	8004702 <SLOCUM_MSG_SD_f+0x1e6>
					               ||final_depth_state==GLIDER_FINAL_DEPTH_DIVINIG
 80046f4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d003      	beq.n	8004702 <SLOCUM_MSG_SD_f+0x1e6>
								   ||final_depth_state==GLIDER_FINAL_DEPTH_CLIMBING){
 80046fa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	f040 8178 	bne.w	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
		       slocum_obj->final_depth_state=final_depth_state;
 8004702:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004704:	b2da      	uxtb	r2, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		       if(slocum_obj->final_depth_state==GLIDER_FINAL_DEPTH_AT_SURFACE)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004712:	2b00      	cmp	r3, #0
 8004714:	d107      	bne.n	8004726 <SLOCUM_MSG_SD_f+0x20a>
		    	                osMessagePut(slocum_obj->events_q,SLOCUM_EVNT_FINAL_DEPTH_AT_SURFACE_RCVD,1);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	2201      	movs	r2, #1
 800471c:	2182      	movs	r1, #130	; 0x82
 800471e:	4618      	mov	r0, r3
 8004720:	f002 fe6e 	bl	8007400 <osMessagePut>
 8004724:	e165      	b.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
		       else if(slocum_obj->final_depth_state==GLIDER_FINAL_DEPTH_DIVINIG)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800472c:	2b01      	cmp	r3, #1
 800472e:	d107      	bne.n	8004740 <SLOCUM_MSG_SD_f+0x224>
		    	                osMessagePut(slocum_obj->events_q,SLOCUM_EVNT_FINAL_DEPTH_DIVING_RCVD,1);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	2201      	movs	r2, #1
 8004736:	2183      	movs	r1, #131	; 0x83
 8004738:	4618      	mov	r0, r3
 800473a:	f002 fe61 	bl	8007400 <osMessagePut>
 800473e:	e158      	b.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
		       else if(slocum_obj->final_depth_state==GLIDER_FINAL_DEPTH_CLIMBING)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004746:	2b02      	cmp	r3, #2
 8004748:	f040 8153 	bne.w	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
		    	                osMessagePut(slocum_obj->events_q,SLOCUM_EVNT_FINAL_DEPTH_CLIMBING_RCVD,1);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	2201      	movs	r2, #1
 8004752:	2184      	movs	r1, #132	; 0x84
 8004754:	4618      	mov	r0, r3
 8004756:	f002 fe53 	bl	8007400 <osMessagePut>
 800475a:	e14a      	b.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
		    }
		  }
	  }

	  else if(strcmp(pch,"5")==0){
 800475c:	493b      	ldr	r1, [pc, #236]	; (800484c <SLOCUM_MSG_SD_f+0x330>)
 800475e:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8004762:	f7fb fd65 	bl	8000230 <strcmp>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d119      	bne.n	80047a0 <SLOCUM_MSG_SD_f+0x284>
		  pch = strtok (NULL,",");
 800476c:	4931      	ldr	r1, [pc, #196]	; (8004834 <SLOCUM_MSG_SD_f+0x318>)
 800476e:	2000      	movs	r0, #0
 8004770:	f007 f888 	bl	800b884 <strtok>
 8004774:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		  if(pch){
 8004778:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800477c:	2b00      	cmp	r3, #0
 800477e:	f000 8138 	beq.w	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
			strcpy(slocum_obj->mission_id,pch);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	333b      	adds	r3, #59	; 0x3b
 8004786:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800478a:	4618      	mov	r0, r3
 800478c:	f006 fa00 	bl	800ab90 <strcpy>
  			osMessagePut(slocum_obj->events_q,SLOCUM_EVNT_MISSION_ID_RCVD,1);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	2201      	movs	r2, #1
 8004796:	217f      	movs	r1, #127	; 0x7f
 8004798:	4618      	mov	r0, r3
 800479a:	f002 fe31 	bl	8007400 <osMessagePut>
 800479e:	e128      	b.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
		  }
	  }
	  else if(strcmp(pch,"6")==0){
 80047a0:	492b      	ldr	r1, [pc, #172]	; (8004850 <SLOCUM_MSG_SD_f+0x334>)
 80047a2:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80047a6:	f7fb fd43 	bl	8000230 <strcmp>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d11b      	bne.n	80047e8 <SLOCUM_MSG_SD_f+0x2cc>
		  pch = strtok (NULL,",");
 80047b0:	4920      	ldr	r1, [pc, #128]	; (8004834 <SLOCUM_MSG_SD_f+0x318>)
 80047b2:	2000      	movs	r0, #0
 80047b4:	f007 f866 	bl	800b884 <strtok>
 80047b8:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		  if(pch){
 80047bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	f000 8116 	beq.w	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
			slocum_obj->gps_lon=strtof(pch,NULL);
 80047c6:	2100      	movs	r1, #0
 80047c8:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80047cc:	f007 f808 	bl	800b7e0 <strtof>
 80047d0:	4602      	mov	r2, r0
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	f8c3 201a 	str.w	r2, [r3, #26]
			osMessagePut(slocum_obj->events_q,SLOCUM_EVNT_GPS_LON_RCVD,1);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	2201      	movs	r2, #1
 80047de:	2178      	movs	r1, #120	; 0x78
 80047e0:	4618      	mov	r0, r3
 80047e2:	f002 fe0d 	bl	8007400 <osMessagePut>
 80047e6:	e104      	b.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
		  }
	  }
	  else if(strcmp(pch,"7")==0){
 80047e8:	491a      	ldr	r1, [pc, #104]	; (8004854 <SLOCUM_MSG_SD_f+0x338>)
 80047ea:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80047ee:	f7fb fd1f 	bl	8000230 <strcmp>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d12f      	bne.n	8004858 <SLOCUM_MSG_SD_f+0x33c>
		  pch = strtok (NULL,",");
 80047f8:	490e      	ldr	r1, [pc, #56]	; (8004834 <SLOCUM_MSG_SD_f+0x318>)
 80047fa:	2000      	movs	r0, #0
 80047fc:	f007 f842 	bl	800b884 <strtok>
 8004800:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		  if(pch){
 8004804:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004808:	2b00      	cmp	r3, #0
 800480a:	f000 80f2 	beq.w	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
			slocum_obj->gps_lat=strtof(pch,NULL);
 800480e:	2100      	movs	r1, #0
 8004810:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8004814:	f006 ffe4 	bl	800b7e0 <strtof>
 8004818:	4602      	mov	r2, r0
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f8c3 201e 	str.w	r2, [r3, #30]
			osMessagePut(slocum_obj->events_q,SLOCUM_EVNT_GPS_LAT_RCVD,1);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	2201      	movs	r2, #1
 8004826:	2177      	movs	r1, #119	; 0x77
 8004828:	4618      	mov	r0, r3
 800482a:	f002 fde9 	bl	8007400 <osMessagePut>
 800482e:	e0e0      	b.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
 8004830:	0800e8f8 	.word	0x0800e8f8
 8004834:	0800e8fc 	.word	0x0800e8fc
 8004838:	0800e900 	.word	0x0800e900
 800483c:	0800e904 	.word	0x0800e904
 8004840:	0800e908 	.word	0x0800e908
 8004844:	0800e90c 	.word	0x0800e90c
 8004848:	0800e910 	.word	0x0800e910
 800484c:	0800e914 	.word	0x0800e914
 8004850:	0800e918 	.word	0x0800e918
 8004854:	0800e91c 	.word	0x0800e91c
		  }
	  }
	  else if(strcmp(pch,"8")==0){
 8004858:	496e      	ldr	r1, [pc, #440]	; (8004a14 <SLOCUM_MSG_SD_f+0x4f8>)
 800485a:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800485e:	f7fb fce7 	bl	8000230 <strcmp>
 8004862:	4603      	mov	r3, r0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d11b      	bne.n	80048a0 <SLOCUM_MSG_SD_f+0x384>
		  pch = strtok (NULL,",");
 8004868:	496b      	ldr	r1, [pc, #428]	; (8004a18 <SLOCUM_MSG_SD_f+0x4fc>)
 800486a:	2000      	movs	r0, #0
 800486c:	f007 f80a 	bl	800b884 <strtok>
 8004870:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		  if(pch){
 8004874:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004878:	2b00      	cmp	r3, #0
 800487a:	f000 80ba 	beq.w	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
			slocum_obj->dive_target_depth=strtof(pch,NULL);
 800487e:	2100      	movs	r1, #0
 8004880:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8004884:	f006 ffac 	bl	800b7e0 <strtof>
 8004888:	4602      	mov	r2, r0
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f8c3 2022 	str.w	r2, [r3, #34]	; 0x22
			osMessagePut(slocum_obj->events_q,SLOCUM_EVNT_DIVE_TARGET_DEPTH_RCVD,1);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	2201      	movs	r2, #1
 8004896:	2179      	movs	r1, #121	; 0x79
 8004898:	4618      	mov	r0, r3
 800489a:	f002 fdb1 	bl	8007400 <osMessagePut>
 800489e:	e0a8      	b.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
		  }
	  }
	  else if(strcmp(pch,"9")==0){
 80048a0:	495e      	ldr	r1, [pc, #376]	; (8004a1c <SLOCUM_MSG_SD_f+0x500>)
 80048a2:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80048a6:	f7fb fcc3 	bl	8000230 <strcmp>
 80048aa:	4603      	mov	r3, r0
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d13b      	bne.n	8004928 <SLOCUM_MSG_SD_f+0x40c>
		  pch = strtok (NULL,",");
 80048b0:	4959      	ldr	r1, [pc, #356]	; (8004a18 <SLOCUM_MSG_SD_f+0x4fc>)
 80048b2:	2000      	movs	r0, #0
 80048b4:	f006 ffe6 	bl	800b884 <strtok>
 80048b8:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		  if(pch){
 80048bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	f000 8096 	beq.w	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
			uint32_t new_power_status=strtol(pch,NULL,10);
 80048c6:	220a      	movs	r2, #10
 80048c8:	2100      	movs	r1, #0
 80048ca:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80048ce:	f007 f8b1 	bl	800ba34 <strtol>
 80048d2:	4603      	mov	r3, r0
 80048d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			if(new_power_status==UVP6_USER_PARAM_POWER_ON||new_power_status==UVP6_USER_PARAM_POWER_OFF)
 80048d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d004      	beq.n	80048ea <SLOCUM_MSG_SD_f+0x3ce>
 80048e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	f040 8084 	bne.w	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
			{   slocum_obj->user_param_power_ctrl=new_power_status;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80048f0:	f8c3 2047 	str.w	r2, [r3, #71]	; 0x47
				if(slocum_obj->user_param_power_ctrl==UVP6_USER_PARAM_POWER_ON)osMessagePut(slocum_obj->events_q,SLOCUM_EVNT_USER_PARAM_PWR_ON_RCVD,1);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f8d3 3047 	ldr.w	r3, [r3, #71]	; 0x47
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d107      	bne.n	800490e <SLOCUM_MSG_SD_f+0x3f2>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	2201      	movs	r2, #1
 8004904:	217a      	movs	r1, #122	; 0x7a
 8004906:	4618      	mov	r0, r3
 8004908:	f002 fd7a 	bl	8007400 <osMessagePut>
 800490c:	e071      	b.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
				else if(slocum_obj->user_param_power_ctrl==UVP6_USER_PARAM_POWER_OFF)osMessagePut(slocum_obj->events_q,SLOCUM_EVNT_USER_PARAM_PWR_OFF_RCVD,1);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	f8d3 3047 	ldr.w	r3, [r3, #71]	; 0x47
 8004914:	2b01      	cmp	r3, #1
 8004916:	d16c      	bne.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	2201      	movs	r2, #1
 800491e:	217b      	movs	r1, #123	; 0x7b
 8004920:	4618      	mov	r0, r3
 8004922:	f002 fd6d 	bl	8007400 <osMessagePut>
 8004926:	e064      	b.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
			}
		  }
	  }
	  else if(strcmp(pch,"10")==0){
 8004928:	493d      	ldr	r1, [pc, #244]	; (8004a20 <SLOCUM_MSG_SD_f+0x504>)
 800492a:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800492e:	f7fb fc7f 	bl	8000230 <strcmp>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d11a      	bne.n	800496e <SLOCUM_MSG_SD_f+0x452>
		  pch = strtok (NULL,",");
 8004938:	4937      	ldr	r1, [pc, #220]	; (8004a18 <SLOCUM_MSG_SD_f+0x4fc>)
 800493a:	2000      	movs	r0, #0
 800493c:	f006 ffa2 	bl	800b884 <strtok>
 8004940:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		  if(pch){
 8004944:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004948:	2b00      	cmp	r3, #0
 800494a:	d052      	beq.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
			slocum_obj->user_param_min_depth=strtof(pch,NULL);
 800494c:	2100      	movs	r1, #0
 800494e:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8004952:	f006 ff45 	bl	800b7e0 <strtof>
 8004956:	4602      	mov	r2, r0
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	f8c3 204b 	str.w	r2, [r3, #75]	; 0x4b
			osMessagePut(slocum_obj->events_q,SLOCUM_EVNT_USER_PARAM_MIN_DEPTH_RCVD,1);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	2201      	movs	r2, #1
 8004964:	217c      	movs	r1, #124	; 0x7c
 8004966:	4618      	mov	r0, r3
 8004968:	f002 fd4a 	bl	8007400 <osMessagePut>
 800496c:	e041      	b.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
		  }
	  }
	  else if(strcmp(pch,"11")==0){
 800496e:	492d      	ldr	r1, [pc, #180]	; (8004a24 <SLOCUM_MSG_SD_f+0x508>)
 8004970:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8004974:	f7fb fc5c 	bl	8000230 <strcmp>
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	d139      	bne.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
		  pch = strtok (NULL,",");
 800497e:	4926      	ldr	r1, [pc, #152]	; (8004a18 <SLOCUM_MSG_SD_f+0x4fc>)
 8004980:	2000      	movs	r0, #0
 8004982:	f006 ff7f 	bl	800b884 <strtok>
 8004986:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		  if(pch){
 800498a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800498e:	2b00      	cmp	r3, #0
 8004990:	d02f      	beq.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
			uint32_t x_glider_dos=strtol(pch,NULL,10);
 8004992:	220a      	movs	r2, #10
 8004994:	2100      	movs	r1, #0
 8004996:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800499a:	f007 f84b 	bl	800ba34 <strtol>
 800499e:	4603      	mov	r3, r0
 80049a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if(x_glider_dos==SLOCUM_X_GLIDER_DOS_ON||x_glider_dos==SLOCUM_X_GLIDER_DOS_OFF){
 80049a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d003      	beq.n	80049b4 <SLOCUM_MSG_SD_f+0x498>
 80049ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d11e      	bne.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
                  slocum_obj->x_glider_dos=x_glider_dos;
 80049b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80049b8:	b2da      	uxtb	r2, r3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
				  if(slocum_obj->x_glider_dos==SLOCUM_X_GLIDER_DOS_ON)osMessagePut(slocum_obj->events_q,SLOCUM_EVNT_DOS_ON,1);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d107      	bne.n	80049da <SLOCUM_MSG_SD_f+0x4be>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	2201      	movs	r2, #1
 80049d0:	218f      	movs	r1, #143	; 0x8f
 80049d2:	4618      	mov	r0, r3
 80049d4:	f002 fd14 	bl	8007400 <osMessagePut>
 80049d8:	e00b      	b.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
				  else if(slocum_obj->x_glider_dos==SLOCUM_X_GLIDER_DOS_OFF)osMessagePut(slocum_obj->events_q,SLOCUM_EVNT_DOS_OFF,1);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d106      	bne.n	80049f2 <SLOCUM_MSG_SD_f+0x4d6>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	2201      	movs	r2, #1
 80049ea:	218e      	movs	r1, #142	; 0x8e
 80049ec:	4618      	mov	r0, r3
 80049ee:	f002 fd07 	bl	8007400 <osMessagePut>
	for(int i=0;i<20;i++){
 80049f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80049f6:	3301      	adds	r3, #1
 80049f8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80049fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004a00:	2b13      	cmp	r3, #19
 8004a02:	f77f adf0 	ble.w	80045e6 <SLOCUM_MSG_SD_f+0xca>
 8004a06:	e000      	b.n	8004a0a <SLOCUM_MSG_SD_f+0x4ee>
			}
		   }
	  }

	 }
	 else break;
 8004a08:	bf00      	nop
	}
	return SLOCUM_F_OK;
 8004a0a:	2300      	movs	r3, #0
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	379c      	adds	r7, #156	; 0x9c
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd90      	pop	{r4, r7, pc}
 8004a14:	0800e920 	.word	0x0800e920
 8004a18:	0800e8fc 	.word	0x0800e8fc
 8004a1c:	0800e924 	.word	0x0800e924
 8004a20:	0800e928 	.word	0x0800e928
 8004a24:	0800e92c 	.word	0x0800e92c

08004a28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004a2e:	4b11      	ldr	r3, [pc, #68]	; (8004a74 <HAL_MspInit+0x4c>)
 8004a30:	699b      	ldr	r3, [r3, #24]
 8004a32:	4a10      	ldr	r2, [pc, #64]	; (8004a74 <HAL_MspInit+0x4c>)
 8004a34:	f043 0301 	orr.w	r3, r3, #1
 8004a38:	6193      	str	r3, [r2, #24]
 8004a3a:	4b0e      	ldr	r3, [pc, #56]	; (8004a74 <HAL_MspInit+0x4c>)
 8004a3c:	699b      	ldr	r3, [r3, #24]
 8004a3e:	f003 0301 	and.w	r3, r3, #1
 8004a42:	607b      	str	r3, [r7, #4]
 8004a44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a46:	4b0b      	ldr	r3, [pc, #44]	; (8004a74 <HAL_MspInit+0x4c>)
 8004a48:	69db      	ldr	r3, [r3, #28]
 8004a4a:	4a0a      	ldr	r2, [pc, #40]	; (8004a74 <HAL_MspInit+0x4c>)
 8004a4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a50:	61d3      	str	r3, [r2, #28]
 8004a52:	4b08      	ldr	r3, [pc, #32]	; (8004a74 <HAL_MspInit+0x4c>)
 8004a54:	69db      	ldr	r3, [r3, #28]
 8004a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a5a:	603b      	str	r3, [r7, #0]
 8004a5c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004a5e:	2200      	movs	r2, #0
 8004a60:	210f      	movs	r1, #15
 8004a62:	f06f 0001 	mvn.w	r0, #1
 8004a66:	f000 fb26 	bl	80050b6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a6a:	bf00      	nop
 8004a6c:	3708      	adds	r7, #8
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
 8004a72:	bf00      	nop
 8004a74:	40021000 	.word	0x40021000

08004a78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b08c      	sub	sp, #48	; 0x30
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a80:	f107 0320 	add.w	r3, r7, #32
 8004a84:	2200      	movs	r2, #0
 8004a86:	601a      	str	r2, [r3, #0]
 8004a88:	605a      	str	r2, [r3, #4]
 8004a8a:	609a      	str	r2, [r3, #8]
 8004a8c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==UART5)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a46      	ldr	r2, [pc, #280]	; (8004bac <HAL_UART_MspInit+0x134>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d145      	bne.n	8004b24 <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8004a98:	4b45      	ldr	r3, [pc, #276]	; (8004bb0 <HAL_UART_MspInit+0x138>)
 8004a9a:	69db      	ldr	r3, [r3, #28]
 8004a9c:	4a44      	ldr	r2, [pc, #272]	; (8004bb0 <HAL_UART_MspInit+0x138>)
 8004a9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004aa2:	61d3      	str	r3, [r2, #28]
 8004aa4:	4b42      	ldr	r3, [pc, #264]	; (8004bb0 <HAL_UART_MspInit+0x138>)
 8004aa6:	69db      	ldr	r3, [r3, #28]
 8004aa8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004aac:	61fb      	str	r3, [r7, #28]
 8004aae:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ab0:	4b3f      	ldr	r3, [pc, #252]	; (8004bb0 <HAL_UART_MspInit+0x138>)
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	4a3e      	ldr	r2, [pc, #248]	; (8004bb0 <HAL_UART_MspInit+0x138>)
 8004ab6:	f043 0310 	orr.w	r3, r3, #16
 8004aba:	6193      	str	r3, [r2, #24]
 8004abc:	4b3c      	ldr	r3, [pc, #240]	; (8004bb0 <HAL_UART_MspInit+0x138>)
 8004abe:	699b      	ldr	r3, [r3, #24]
 8004ac0:	f003 0310 	and.w	r3, r3, #16
 8004ac4:	61bb      	str	r3, [r7, #24]
 8004ac6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004ac8:	4b39      	ldr	r3, [pc, #228]	; (8004bb0 <HAL_UART_MspInit+0x138>)
 8004aca:	699b      	ldr	r3, [r3, #24]
 8004acc:	4a38      	ldr	r2, [pc, #224]	; (8004bb0 <HAL_UART_MspInit+0x138>)
 8004ace:	f043 0320 	orr.w	r3, r3, #32
 8004ad2:	6193      	str	r3, [r2, #24]
 8004ad4:	4b36      	ldr	r3, [pc, #216]	; (8004bb0 <HAL_UART_MspInit+0x138>)
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	f003 0320 	and.w	r3, r3, #32
 8004adc:	617b      	str	r3, [r7, #20]
 8004ade:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004ae0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ae4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ae6:	2302      	movs	r3, #2
 8004ae8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004aea:	2303      	movs	r3, #3
 8004aec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004aee:	f107 0320 	add.w	r3, r7, #32
 8004af2:	4619      	mov	r1, r3
 8004af4:	482f      	ldr	r0, [pc, #188]	; (8004bb4 <HAL_UART_MspInit+0x13c>)
 8004af6:	f000 fc4b 	bl	8005390 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004afa:	2304      	movs	r3, #4
 8004afc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004afe:	2300      	movs	r3, #0
 8004b00:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b02:	2300      	movs	r3, #0
 8004b04:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b06:	f107 0320 	add.w	r3, r7, #32
 8004b0a:	4619      	mov	r1, r3
 8004b0c:	482a      	ldr	r0, [pc, #168]	; (8004bb8 <HAL_UART_MspInit+0x140>)
 8004b0e:	f000 fc3f 	bl	8005390 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8004b12:	2200      	movs	r2, #0
 8004b14:	2105      	movs	r1, #5
 8004b16:	2035      	movs	r0, #53	; 0x35
 8004b18:	f000 facd 	bl	80050b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8004b1c:	2035      	movs	r0, #53	; 0x35
 8004b1e:	f000 fae6 	bl	80050ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004b22:	e03e      	b.n	8004ba2 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART1)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a24      	ldr	r2, [pc, #144]	; (8004bbc <HAL_UART_MspInit+0x144>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d139      	bne.n	8004ba2 <HAL_UART_MspInit+0x12a>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004b2e:	4b20      	ldr	r3, [pc, #128]	; (8004bb0 <HAL_UART_MspInit+0x138>)
 8004b30:	699b      	ldr	r3, [r3, #24]
 8004b32:	4a1f      	ldr	r2, [pc, #124]	; (8004bb0 <HAL_UART_MspInit+0x138>)
 8004b34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b38:	6193      	str	r3, [r2, #24]
 8004b3a:	4b1d      	ldr	r3, [pc, #116]	; (8004bb0 <HAL_UART_MspInit+0x138>)
 8004b3c:	699b      	ldr	r3, [r3, #24]
 8004b3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b42:	613b      	str	r3, [r7, #16]
 8004b44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b46:	4b1a      	ldr	r3, [pc, #104]	; (8004bb0 <HAL_UART_MspInit+0x138>)
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	4a19      	ldr	r2, [pc, #100]	; (8004bb0 <HAL_UART_MspInit+0x138>)
 8004b4c:	f043 0304 	orr.w	r3, r3, #4
 8004b50:	6193      	str	r3, [r2, #24]
 8004b52:	4b17      	ldr	r3, [pc, #92]	; (8004bb0 <HAL_UART_MspInit+0x138>)
 8004b54:	699b      	ldr	r3, [r3, #24]
 8004b56:	f003 0304 	and.w	r3, r3, #4
 8004b5a:	60fb      	str	r3, [r7, #12]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004b5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b64:	2302      	movs	r3, #2
 8004b66:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b68:	2303      	movs	r3, #3
 8004b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b6c:	f107 0320 	add.w	r3, r7, #32
 8004b70:	4619      	mov	r1, r3
 8004b72:	4813      	ldr	r0, [pc, #76]	; (8004bc0 <HAL_UART_MspInit+0x148>)
 8004b74:	f000 fc0c 	bl	8005390 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004b78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b82:	2300      	movs	r3, #0
 8004b84:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b86:	f107 0320 	add.w	r3, r7, #32
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	480c      	ldr	r0, [pc, #48]	; (8004bc0 <HAL_UART_MspInit+0x148>)
 8004b8e:	f000 fbff 	bl	8005390 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8004b92:	2200      	movs	r2, #0
 8004b94:	2105      	movs	r1, #5
 8004b96:	2025      	movs	r0, #37	; 0x25
 8004b98:	f000 fa8d 	bl	80050b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004b9c:	2025      	movs	r0, #37	; 0x25
 8004b9e:	f000 faa6 	bl	80050ee <HAL_NVIC_EnableIRQ>
}
 8004ba2:	bf00      	nop
 8004ba4:	3730      	adds	r7, #48	; 0x30
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	40005000 	.word	0x40005000
 8004bb0:	40021000 	.word	0x40021000
 8004bb4:	40011000 	.word	0x40011000
 8004bb8:	40011400 	.word	0x40011400
 8004bbc:	40013800 	.word	0x40013800
 8004bc0:	40010800 	.word	0x40010800

08004bc4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b08c      	sub	sp, #48	; 0x30
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004bda:	4b2e      	ldr	r3, [pc, #184]	; (8004c94 <HAL_InitTick+0xd0>)
 8004bdc:	699b      	ldr	r3, [r3, #24]
 8004bde:	4a2d      	ldr	r2, [pc, #180]	; (8004c94 <HAL_InitTick+0xd0>)
 8004be0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004be4:	6193      	str	r3, [r2, #24]
 8004be6:	4b2b      	ldr	r3, [pc, #172]	; (8004c94 <HAL_InitTick+0xd0>)
 8004be8:	699b      	ldr	r3, [r3, #24]
 8004bea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004bee:	60bb      	str	r3, [r7, #8]
 8004bf0:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004bf2:	f107 020c 	add.w	r2, r7, #12
 8004bf6:	f107 0310 	add.w	r3, r7, #16
 8004bfa:	4611      	mov	r1, r2
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f001 fa73 	bl	80060e8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004c02:	f001 fa5d 	bl	80060c0 <HAL_RCC_GetPCLK2Freq>
 8004c06:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c0a:	4a23      	ldr	r2, [pc, #140]	; (8004c98 <HAL_InitTick+0xd4>)
 8004c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c10:	0c9b      	lsrs	r3, r3, #18
 8004c12:	3b01      	subs	r3, #1
 8004c14:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004c16:	4b21      	ldr	r3, [pc, #132]	; (8004c9c <HAL_InitTick+0xd8>)
 8004c18:	4a21      	ldr	r2, [pc, #132]	; (8004ca0 <HAL_InitTick+0xdc>)
 8004c1a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004c1c:	4b1f      	ldr	r3, [pc, #124]	; (8004c9c <HAL_InitTick+0xd8>)
 8004c1e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004c22:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004c24:	4a1d      	ldr	r2, [pc, #116]	; (8004c9c <HAL_InitTick+0xd8>)
 8004c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c28:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004c2a:	4b1c      	ldr	r3, [pc, #112]	; (8004c9c <HAL_InitTick+0xd8>)
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c30:	4b1a      	ldr	r3, [pc, #104]	; (8004c9c <HAL_InitTick+0xd8>)
 8004c32:	2200      	movs	r2, #0
 8004c34:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c36:	4b19      	ldr	r3, [pc, #100]	; (8004c9c <HAL_InitTick+0xd8>)
 8004c38:	2200      	movs	r2, #0
 8004c3a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8004c3c:	4817      	ldr	r0, [pc, #92]	; (8004c9c <HAL_InitTick+0xd8>)
 8004c3e:	f001 faa1 	bl	8006184 <HAL_TIM_Base_Init>
 8004c42:	4603      	mov	r3, r0
 8004c44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8004c48:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d11b      	bne.n	8004c88 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8004c50:	4812      	ldr	r0, [pc, #72]	; (8004c9c <HAL_InitTick+0xd8>)
 8004c52:	f001 faef 	bl	8006234 <HAL_TIM_Base_Start_IT>
 8004c56:	4603      	mov	r3, r0
 8004c58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8004c5c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d111      	bne.n	8004c88 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8004c64:	2019      	movs	r0, #25
 8004c66:	f000 fa42 	bl	80050ee <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2b0f      	cmp	r3, #15
 8004c6e:	d808      	bhi.n	8004c82 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8004c70:	2200      	movs	r2, #0
 8004c72:	6879      	ldr	r1, [r7, #4]
 8004c74:	2019      	movs	r0, #25
 8004c76:	f000 fa1e 	bl	80050b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004c7a:	4a0a      	ldr	r2, [pc, #40]	; (8004ca4 <HAL_InitTick+0xe0>)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6013      	str	r3, [r2, #0]
 8004c80:	e002      	b.n	8004c88 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8004c88:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3730      	adds	r7, #48	; 0x30
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	40021000 	.word	0x40021000
 8004c98:	431bde83 	.word	0x431bde83
 8004c9c:	2000197c 	.word	0x2000197c
 8004ca0:	40012c00 	.word	0x40012c00
 8004ca4:	20000240 	.word	0x20000240

08004ca8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004cac:	e7fe      	b.n	8004cac <NMI_Handler+0x4>

08004cae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004cae:	b480      	push	{r7}
 8004cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004cb2:	e7fe      	b.n	8004cb2 <HardFault_Handler+0x4>

08004cb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004cb8:	e7fe      	b.n	8004cb8 <MemManage_Handler+0x4>

08004cba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004cba:	b480      	push	{r7}
 8004cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004cbe:	e7fe      	b.n	8004cbe <BusFault_Handler+0x4>

08004cc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004cc4:	e7fe      	b.n	8004cc4 <UsageFault_Handler+0x4>

08004cc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004cc6:	b480      	push	{r7}
 8004cc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004cca:	bf00      	nop
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bc80      	pop	{r7}
 8004cd0:	4770      	bx	lr
	...

08004cd4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004cd8:	4802      	ldr	r0, [pc, #8]	; (8004ce4 <TIM1_UP_IRQHandler+0x10>)
 8004cda:	f001 fb05 	bl	80062e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8004cde:	bf00      	nop
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	2000197c 	.word	0x2000197c

08004ce8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004cec:	4802      	ldr	r0, [pc, #8]	; (8004cf8 <USART1_IRQHandler+0x10>)
 8004cee:	f001 fdf9 	bl	80068e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004cf2:	bf00      	nop
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop
 8004cf8:	20000a2c 	.word	0x20000a2c

08004cfc <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8004d00:	4802      	ldr	r0, [pc, #8]	; (8004d0c <UART5_IRQHandler+0x10>)
 8004d02:	f001 fdef 	bl	80068e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8004d06:	bf00      	nop
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	200009e8 	.word	0x200009e8

08004d10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004d10:	b480      	push	{r7}
 8004d12:	af00      	add	r7, sp, #0
	return 1;
 8004d14:	2301      	movs	r3, #1
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bc80      	pop	{r7}
 8004d1c:	4770      	bx	lr

08004d1e <_kill>:

int _kill(int pid, int sig)
{
 8004d1e:	b580      	push	{r7, lr}
 8004d20:	b082      	sub	sp, #8
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
 8004d26:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004d28:	f004 ffc0 	bl	8009cac <__errno>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2216      	movs	r2, #22
 8004d30:	601a      	str	r2, [r3, #0]
	return -1;
 8004d32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3708      	adds	r7, #8
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}

08004d3e <_exit>:

void _exit (int status)
{
 8004d3e:	b580      	push	{r7, lr}
 8004d40:	b082      	sub	sp, #8
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004d46:	f04f 31ff 	mov.w	r1, #4294967295
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f7ff ffe7 	bl	8004d1e <_kill>
	while (1) {}		/* Make sure we hang here */
 8004d50:	e7fe      	b.n	8004d50 <_exit+0x12>

08004d52 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d52:	b580      	push	{r7, lr}
 8004d54:	b086      	sub	sp, #24
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	60f8      	str	r0, [r7, #12]
 8004d5a:	60b9      	str	r1, [r7, #8]
 8004d5c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d5e:	2300      	movs	r3, #0
 8004d60:	617b      	str	r3, [r7, #20]
 8004d62:	e00a      	b.n	8004d7a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004d64:	f3af 8000 	nop.w
 8004d68:	4601      	mov	r1, r0
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	1c5a      	adds	r2, r3, #1
 8004d6e:	60ba      	str	r2, [r7, #8]
 8004d70:	b2ca      	uxtb	r2, r1
 8004d72:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	3301      	adds	r3, #1
 8004d78:	617b      	str	r3, [r7, #20]
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	dbf0      	blt.n	8004d64 <_read+0x12>
	}

return len;
 8004d82:	687b      	ldr	r3, [r7, #4]
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3718      	adds	r7, #24
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}

08004d8c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b086      	sub	sp, #24
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d98:	2300      	movs	r3, #0
 8004d9a:	617b      	str	r3, [r7, #20]
 8004d9c:	e009      	b.n	8004db2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	1c5a      	adds	r2, r3, #1
 8004da2:	60ba      	str	r2, [r7, #8]
 8004da4:	781b      	ldrb	r3, [r3, #0]
 8004da6:	4618      	mov	r0, r3
 8004da8:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	3301      	adds	r3, #1
 8004db0:	617b      	str	r3, [r7, #20]
 8004db2:	697a      	ldr	r2, [r7, #20]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	429a      	cmp	r2, r3
 8004db8:	dbf1      	blt.n	8004d9e <_write+0x12>
	}
	return len;
 8004dba:	687b      	ldr	r3, [r7, #4]
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3718      	adds	r7, #24
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <_close>:

int _close(int file)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
	return -1;
 8004dcc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bc80      	pop	{r7}
 8004dd8:	4770      	bx	lr

08004dda <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004dda:	b480      	push	{r7}
 8004ddc:	b083      	sub	sp, #12
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
 8004de2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004dea:	605a      	str	r2, [r3, #4]
	return 0;
 8004dec:	2300      	movs	r3, #0
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	370c      	adds	r7, #12
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bc80      	pop	{r7}
 8004df6:	4770      	bx	lr

08004df8 <_isatty>:

int _isatty(int file)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
	return 1;
 8004e00:	2301      	movs	r3, #1
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	370c      	adds	r7, #12
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bc80      	pop	{r7}
 8004e0a:	4770      	bx	lr

08004e0c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b085      	sub	sp, #20
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	607a      	str	r2, [r7, #4]
	return 0;
 8004e18:	2300      	movs	r3, #0
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3714      	adds	r7, #20
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bc80      	pop	{r7}
 8004e22:	4770      	bx	lr

08004e24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b086      	sub	sp, #24
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004e2c:	4a14      	ldr	r2, [pc, #80]	; (8004e80 <_sbrk+0x5c>)
 8004e2e:	4b15      	ldr	r3, [pc, #84]	; (8004e84 <_sbrk+0x60>)
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004e38:	4b13      	ldr	r3, [pc, #76]	; (8004e88 <_sbrk+0x64>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d102      	bne.n	8004e46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004e40:	4b11      	ldr	r3, [pc, #68]	; (8004e88 <_sbrk+0x64>)
 8004e42:	4a12      	ldr	r2, [pc, #72]	; (8004e8c <_sbrk+0x68>)
 8004e44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e46:	4b10      	ldr	r3, [pc, #64]	; (8004e88 <_sbrk+0x64>)
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4413      	add	r3, r2
 8004e4e:	693a      	ldr	r2, [r7, #16]
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d207      	bcs.n	8004e64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e54:	f004 ff2a 	bl	8009cac <__errno>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	220c      	movs	r2, #12
 8004e5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e62:	e009      	b.n	8004e78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e64:	4b08      	ldr	r3, [pc, #32]	; (8004e88 <_sbrk+0x64>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e6a:	4b07      	ldr	r3, [pc, #28]	; (8004e88 <_sbrk+0x64>)
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4413      	add	r3, r2
 8004e72:	4a05      	ldr	r2, [pc, #20]	; (8004e88 <_sbrk+0x64>)
 8004e74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e76:	68fb      	ldr	r3, [r7, #12]
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3718      	adds	r7, #24
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}
 8004e80:	20010000 	.word	0x20010000
 8004e84:	00000400 	.word	0x00000400
 8004e88:	200019c4 	.word	0x200019c4
 8004e8c:	2000a3e0 	.word	0x2000a3e0

08004e90 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004e90:	b480      	push	{r7}
 8004e92:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e94:	bf00      	nop
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bc80      	pop	{r7}
 8004e9a:	4770      	bx	lr

08004e9c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004e9c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004e9e:	e003      	b.n	8004ea8 <LoopCopyDataInit>

08004ea0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004ea0:	4b0b      	ldr	r3, [pc, #44]	; (8004ed0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8004ea2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004ea4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004ea6:	3104      	adds	r1, #4

08004ea8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004ea8:	480a      	ldr	r0, [pc, #40]	; (8004ed4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004eaa:	4b0b      	ldr	r3, [pc, #44]	; (8004ed8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004eac:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004eae:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004eb0:	d3f6      	bcc.n	8004ea0 <CopyDataInit>
  ldr r2, =_sbss
 8004eb2:	4a0a      	ldr	r2, [pc, #40]	; (8004edc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004eb4:	e002      	b.n	8004ebc <LoopFillZerobss>

08004eb6 <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004eb6:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004eb8:	f842 3b04 	str.w	r3, [r2], #4

08004ebc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004ebc:	4b08      	ldr	r3, [pc, #32]	; (8004ee0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004ebe:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004ec0:	d3f9      	bcc.n	8004eb6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004ec2:	f7ff ffe5 	bl	8004e90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004ec6:	f004 ffed 	bl	8009ea4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004eca:	f7fe fbc3 	bl	8003654 <main>
  bx lr
 8004ece:	4770      	bx	lr
  ldr r3, =_sidata
 8004ed0:	0800ee78 	.word	0x0800ee78
  ldr r0, =_sdata
 8004ed4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004ed8:	20000420 	.word	0x20000420
  ldr r2, =_sbss
 8004edc:	20000420 	.word	0x20000420
  ldr r3, = _ebss
 8004ee0:	2000a3e0 	.word	0x2000a3e0

08004ee4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004ee4:	e7fe      	b.n	8004ee4 <ADC1_2_IRQHandler>
	...

08004ee8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004eec:	4b08      	ldr	r3, [pc, #32]	; (8004f10 <HAL_Init+0x28>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a07      	ldr	r2, [pc, #28]	; (8004f10 <HAL_Init+0x28>)
 8004ef2:	f043 0310 	orr.w	r3, r3, #16
 8004ef6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ef8:	2003      	movs	r0, #3
 8004efa:	f000 f8d1 	bl	80050a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004efe:	2000      	movs	r0, #0
 8004f00:	f7ff fe60 	bl	8004bc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004f04:	f7ff fd90 	bl	8004a28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f08:	2300      	movs	r3, #0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	bf00      	nop
 8004f10:	40022000 	.word	0x40022000

08004f14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f14:	b480      	push	{r7}
 8004f16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f18:	4b05      	ldr	r3, [pc, #20]	; (8004f30 <HAL_IncTick+0x1c>)
 8004f1a:	781b      	ldrb	r3, [r3, #0]
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	4b05      	ldr	r3, [pc, #20]	; (8004f34 <HAL_IncTick+0x20>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4413      	add	r3, r2
 8004f24:	4a03      	ldr	r2, [pc, #12]	; (8004f34 <HAL_IncTick+0x20>)
 8004f26:	6013      	str	r3, [r2, #0]
}
 8004f28:	bf00      	nop
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bc80      	pop	{r7}
 8004f2e:	4770      	bx	lr
 8004f30:	20000244 	.word	0x20000244
 8004f34:	200019c8 	.word	0x200019c8

08004f38 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	af00      	add	r7, sp, #0
  return uwTick;
 8004f3c:	4b02      	ldr	r3, [pc, #8]	; (8004f48 <HAL_GetTick+0x10>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bc80      	pop	{r7}
 8004f46:	4770      	bx	lr
 8004f48:	200019c8 	.word	0x200019c8

08004f4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b085      	sub	sp, #20
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f003 0307 	and.w	r3, r3, #7
 8004f5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f5c:	4b0c      	ldr	r3, [pc, #48]	; (8004f90 <__NVIC_SetPriorityGrouping+0x44>)
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f62:	68ba      	ldr	r2, [r7, #8]
 8004f64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004f68:	4013      	ands	r3, r2
 8004f6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004f74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004f78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004f7e:	4a04      	ldr	r2, [pc, #16]	; (8004f90 <__NVIC_SetPriorityGrouping+0x44>)
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	60d3      	str	r3, [r2, #12]
}
 8004f84:	bf00      	nop
 8004f86:	3714      	adds	r7, #20
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bc80      	pop	{r7}
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	e000ed00 	.word	0xe000ed00

08004f94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004f94:	b480      	push	{r7}
 8004f96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f98:	4b04      	ldr	r3, [pc, #16]	; (8004fac <__NVIC_GetPriorityGrouping+0x18>)
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	0a1b      	lsrs	r3, r3, #8
 8004f9e:	f003 0307 	and.w	r3, r3, #7
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bc80      	pop	{r7}
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	e000ed00 	.word	0xe000ed00

08004fb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b083      	sub	sp, #12
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	db0b      	blt.n	8004fda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004fc2:	79fb      	ldrb	r3, [r7, #7]
 8004fc4:	f003 021f 	and.w	r2, r3, #31
 8004fc8:	4906      	ldr	r1, [pc, #24]	; (8004fe4 <__NVIC_EnableIRQ+0x34>)
 8004fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fce:	095b      	lsrs	r3, r3, #5
 8004fd0:	2001      	movs	r0, #1
 8004fd2:	fa00 f202 	lsl.w	r2, r0, r2
 8004fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004fda:	bf00      	nop
 8004fdc:	370c      	adds	r7, #12
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bc80      	pop	{r7}
 8004fe2:	4770      	bx	lr
 8004fe4:	e000e100 	.word	0xe000e100

08004fe8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	4603      	mov	r3, r0
 8004ff0:	6039      	str	r1, [r7, #0]
 8004ff2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	db0a      	blt.n	8005012 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	b2da      	uxtb	r2, r3
 8005000:	490c      	ldr	r1, [pc, #48]	; (8005034 <__NVIC_SetPriority+0x4c>)
 8005002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005006:	0112      	lsls	r2, r2, #4
 8005008:	b2d2      	uxtb	r2, r2
 800500a:	440b      	add	r3, r1
 800500c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005010:	e00a      	b.n	8005028 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	b2da      	uxtb	r2, r3
 8005016:	4908      	ldr	r1, [pc, #32]	; (8005038 <__NVIC_SetPriority+0x50>)
 8005018:	79fb      	ldrb	r3, [r7, #7]
 800501a:	f003 030f 	and.w	r3, r3, #15
 800501e:	3b04      	subs	r3, #4
 8005020:	0112      	lsls	r2, r2, #4
 8005022:	b2d2      	uxtb	r2, r2
 8005024:	440b      	add	r3, r1
 8005026:	761a      	strb	r2, [r3, #24]
}
 8005028:	bf00      	nop
 800502a:	370c      	adds	r7, #12
 800502c:	46bd      	mov	sp, r7
 800502e:	bc80      	pop	{r7}
 8005030:	4770      	bx	lr
 8005032:	bf00      	nop
 8005034:	e000e100 	.word	0xe000e100
 8005038:	e000ed00 	.word	0xe000ed00

0800503c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800503c:	b480      	push	{r7}
 800503e:	b089      	sub	sp, #36	; 0x24
 8005040:	af00      	add	r7, sp, #0
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f003 0307 	and.w	r3, r3, #7
 800504e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	f1c3 0307 	rsb	r3, r3, #7
 8005056:	2b04      	cmp	r3, #4
 8005058:	bf28      	it	cs
 800505a:	2304      	movcs	r3, #4
 800505c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	3304      	adds	r3, #4
 8005062:	2b06      	cmp	r3, #6
 8005064:	d902      	bls.n	800506c <NVIC_EncodePriority+0x30>
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	3b03      	subs	r3, #3
 800506a:	e000      	b.n	800506e <NVIC_EncodePriority+0x32>
 800506c:	2300      	movs	r3, #0
 800506e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005070:	f04f 32ff 	mov.w	r2, #4294967295
 8005074:	69bb      	ldr	r3, [r7, #24]
 8005076:	fa02 f303 	lsl.w	r3, r2, r3
 800507a:	43da      	mvns	r2, r3
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	401a      	ands	r2, r3
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005084:	f04f 31ff 	mov.w	r1, #4294967295
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	fa01 f303 	lsl.w	r3, r1, r3
 800508e:	43d9      	mvns	r1, r3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005094:	4313      	orrs	r3, r2
         );
}
 8005096:	4618      	mov	r0, r3
 8005098:	3724      	adds	r7, #36	; 0x24
 800509a:	46bd      	mov	sp, r7
 800509c:	bc80      	pop	{r7}
 800509e:	4770      	bx	lr

080050a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b082      	sub	sp, #8
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f7ff ff4f 	bl	8004f4c <__NVIC_SetPriorityGrouping>
}
 80050ae:	bf00      	nop
 80050b0:	3708      	adds	r7, #8
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}

080050b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80050b6:	b580      	push	{r7, lr}
 80050b8:	b086      	sub	sp, #24
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	4603      	mov	r3, r0
 80050be:	60b9      	str	r1, [r7, #8]
 80050c0:	607a      	str	r2, [r7, #4]
 80050c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80050c4:	2300      	movs	r3, #0
 80050c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80050c8:	f7ff ff64 	bl	8004f94 <__NVIC_GetPriorityGrouping>
 80050cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	68b9      	ldr	r1, [r7, #8]
 80050d2:	6978      	ldr	r0, [r7, #20]
 80050d4:	f7ff ffb2 	bl	800503c <NVIC_EncodePriority>
 80050d8:	4602      	mov	r2, r0
 80050da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050de:	4611      	mov	r1, r2
 80050e0:	4618      	mov	r0, r3
 80050e2:	f7ff ff81 	bl	8004fe8 <__NVIC_SetPriority>
}
 80050e6:	bf00      	nop
 80050e8:	3718      	adds	r7, #24
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}

080050ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050ee:	b580      	push	{r7, lr}
 80050f0:	b082      	sub	sp, #8
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	4603      	mov	r3, r0
 80050f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80050f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050fc:	4618      	mov	r0, r3
 80050fe:	f7ff ff57 	bl	8004fb0 <__NVIC_EnableIRQ>
}
 8005102:	bf00      	nop
 8005104:	3708      	adds	r7, #8
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}

0800510a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800510a:	b480      	push	{r7}
 800510c:	b085      	sub	sp, #20
 800510e:	af00      	add	r7, sp, #0
 8005110:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005112:	2300      	movs	r3, #0
 8005114:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800511c:	2b02      	cmp	r3, #2
 800511e:	d008      	beq.n	8005132 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2204      	movs	r2, #4
 8005124:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e020      	b.n	8005174 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f022 020e 	bic.w	r2, r2, #14
 8005140:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f022 0201 	bic.w	r2, r2, #1
 8005150:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800515a:	2101      	movs	r1, #1
 800515c:	fa01 f202 	lsl.w	r2, r1, r2
 8005160:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2201      	movs	r2, #1
 8005166:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8005172:	7bfb      	ldrb	r3, [r7, #15]
}
 8005174:	4618      	mov	r0, r3
 8005176:	3714      	adds	r7, #20
 8005178:	46bd      	mov	sp, r7
 800517a:	bc80      	pop	{r7}
 800517c:	4770      	bx	lr
	...

08005180 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005188:	2300      	movs	r3, #0
 800518a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005192:	2b02      	cmp	r3, #2
 8005194:	d005      	beq.n	80051a2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2204      	movs	r2, #4
 800519a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	73fb      	strb	r3, [r7, #15]
 80051a0:	e0d6      	b.n	8005350 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f022 020e 	bic.w	r2, r2, #14
 80051b0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f022 0201 	bic.w	r2, r2, #1
 80051c0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	461a      	mov	r2, r3
 80051c8:	4b64      	ldr	r3, [pc, #400]	; (800535c <HAL_DMA_Abort_IT+0x1dc>)
 80051ca:	429a      	cmp	r2, r3
 80051cc:	d958      	bls.n	8005280 <HAL_DMA_Abort_IT+0x100>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a63      	ldr	r2, [pc, #396]	; (8005360 <HAL_DMA_Abort_IT+0x1e0>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d04f      	beq.n	8005278 <HAL_DMA_Abort_IT+0xf8>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a61      	ldr	r2, [pc, #388]	; (8005364 <HAL_DMA_Abort_IT+0x1e4>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d048      	beq.n	8005274 <HAL_DMA_Abort_IT+0xf4>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a60      	ldr	r2, [pc, #384]	; (8005368 <HAL_DMA_Abort_IT+0x1e8>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d040      	beq.n	800526e <HAL_DMA_Abort_IT+0xee>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a5e      	ldr	r2, [pc, #376]	; (800536c <HAL_DMA_Abort_IT+0x1ec>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d038      	beq.n	8005268 <HAL_DMA_Abort_IT+0xe8>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a5d      	ldr	r2, [pc, #372]	; (8005370 <HAL_DMA_Abort_IT+0x1f0>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d030      	beq.n	8005262 <HAL_DMA_Abort_IT+0xe2>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a5b      	ldr	r2, [pc, #364]	; (8005374 <HAL_DMA_Abort_IT+0x1f4>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d028      	beq.n	800525c <HAL_DMA_Abort_IT+0xdc>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a53      	ldr	r2, [pc, #332]	; (800535c <HAL_DMA_Abort_IT+0x1dc>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d020      	beq.n	8005256 <HAL_DMA_Abort_IT+0xd6>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a57      	ldr	r2, [pc, #348]	; (8005378 <HAL_DMA_Abort_IT+0x1f8>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d019      	beq.n	8005252 <HAL_DMA_Abort_IT+0xd2>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a56      	ldr	r2, [pc, #344]	; (800537c <HAL_DMA_Abort_IT+0x1fc>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d012      	beq.n	800524e <HAL_DMA_Abort_IT+0xce>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a54      	ldr	r2, [pc, #336]	; (8005380 <HAL_DMA_Abort_IT+0x200>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d00a      	beq.n	8005248 <HAL_DMA_Abort_IT+0xc8>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a53      	ldr	r2, [pc, #332]	; (8005384 <HAL_DMA_Abort_IT+0x204>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d102      	bne.n	8005242 <HAL_DMA_Abort_IT+0xc2>
 800523c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005240:	e01b      	b.n	800527a <HAL_DMA_Abort_IT+0xfa>
 8005242:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005246:	e018      	b.n	800527a <HAL_DMA_Abort_IT+0xfa>
 8005248:	f44f 7380 	mov.w	r3, #256	; 0x100
 800524c:	e015      	b.n	800527a <HAL_DMA_Abort_IT+0xfa>
 800524e:	2310      	movs	r3, #16
 8005250:	e013      	b.n	800527a <HAL_DMA_Abort_IT+0xfa>
 8005252:	2301      	movs	r3, #1
 8005254:	e011      	b.n	800527a <HAL_DMA_Abort_IT+0xfa>
 8005256:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800525a:	e00e      	b.n	800527a <HAL_DMA_Abort_IT+0xfa>
 800525c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005260:	e00b      	b.n	800527a <HAL_DMA_Abort_IT+0xfa>
 8005262:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005266:	e008      	b.n	800527a <HAL_DMA_Abort_IT+0xfa>
 8005268:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800526c:	e005      	b.n	800527a <HAL_DMA_Abort_IT+0xfa>
 800526e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005272:	e002      	b.n	800527a <HAL_DMA_Abort_IT+0xfa>
 8005274:	2310      	movs	r3, #16
 8005276:	e000      	b.n	800527a <HAL_DMA_Abort_IT+0xfa>
 8005278:	2301      	movs	r3, #1
 800527a:	4a43      	ldr	r2, [pc, #268]	; (8005388 <HAL_DMA_Abort_IT+0x208>)
 800527c:	6053      	str	r3, [r2, #4]
 800527e:	e057      	b.n	8005330 <HAL_DMA_Abort_IT+0x1b0>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a36      	ldr	r2, [pc, #216]	; (8005360 <HAL_DMA_Abort_IT+0x1e0>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d04f      	beq.n	800532a <HAL_DMA_Abort_IT+0x1aa>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a35      	ldr	r2, [pc, #212]	; (8005364 <HAL_DMA_Abort_IT+0x1e4>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d048      	beq.n	8005326 <HAL_DMA_Abort_IT+0x1a6>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a33      	ldr	r2, [pc, #204]	; (8005368 <HAL_DMA_Abort_IT+0x1e8>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d040      	beq.n	8005320 <HAL_DMA_Abort_IT+0x1a0>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a32      	ldr	r2, [pc, #200]	; (800536c <HAL_DMA_Abort_IT+0x1ec>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d038      	beq.n	800531a <HAL_DMA_Abort_IT+0x19a>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a30      	ldr	r2, [pc, #192]	; (8005370 <HAL_DMA_Abort_IT+0x1f0>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d030      	beq.n	8005314 <HAL_DMA_Abort_IT+0x194>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a2f      	ldr	r2, [pc, #188]	; (8005374 <HAL_DMA_Abort_IT+0x1f4>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d028      	beq.n	800530e <HAL_DMA_Abort_IT+0x18e>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a26      	ldr	r2, [pc, #152]	; (800535c <HAL_DMA_Abort_IT+0x1dc>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d020      	beq.n	8005308 <HAL_DMA_Abort_IT+0x188>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a2b      	ldr	r2, [pc, #172]	; (8005378 <HAL_DMA_Abort_IT+0x1f8>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d019      	beq.n	8005304 <HAL_DMA_Abort_IT+0x184>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a29      	ldr	r2, [pc, #164]	; (800537c <HAL_DMA_Abort_IT+0x1fc>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d012      	beq.n	8005300 <HAL_DMA_Abort_IT+0x180>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a28      	ldr	r2, [pc, #160]	; (8005380 <HAL_DMA_Abort_IT+0x200>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d00a      	beq.n	80052fa <HAL_DMA_Abort_IT+0x17a>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a26      	ldr	r2, [pc, #152]	; (8005384 <HAL_DMA_Abort_IT+0x204>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d102      	bne.n	80052f4 <HAL_DMA_Abort_IT+0x174>
 80052ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80052f2:	e01b      	b.n	800532c <HAL_DMA_Abort_IT+0x1ac>
 80052f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80052f8:	e018      	b.n	800532c <HAL_DMA_Abort_IT+0x1ac>
 80052fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80052fe:	e015      	b.n	800532c <HAL_DMA_Abort_IT+0x1ac>
 8005300:	2310      	movs	r3, #16
 8005302:	e013      	b.n	800532c <HAL_DMA_Abort_IT+0x1ac>
 8005304:	2301      	movs	r3, #1
 8005306:	e011      	b.n	800532c <HAL_DMA_Abort_IT+0x1ac>
 8005308:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800530c:	e00e      	b.n	800532c <HAL_DMA_Abort_IT+0x1ac>
 800530e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005312:	e00b      	b.n	800532c <HAL_DMA_Abort_IT+0x1ac>
 8005314:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005318:	e008      	b.n	800532c <HAL_DMA_Abort_IT+0x1ac>
 800531a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800531e:	e005      	b.n	800532c <HAL_DMA_Abort_IT+0x1ac>
 8005320:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005324:	e002      	b.n	800532c <HAL_DMA_Abort_IT+0x1ac>
 8005326:	2310      	movs	r3, #16
 8005328:	e000      	b.n	800532c <HAL_DMA_Abort_IT+0x1ac>
 800532a:	2301      	movs	r3, #1
 800532c:	4a17      	ldr	r2, [pc, #92]	; (800538c <HAL_DMA_Abort_IT+0x20c>)
 800532e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2200      	movs	r2, #0
 800533c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005344:	2b00      	cmp	r3, #0
 8005346:	d003      	beq.n	8005350 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800534c:	6878      	ldr	r0, [r7, #4]
 800534e:	4798      	blx	r3
    } 
  }
  return status;
 8005350:	7bfb      	ldrb	r3, [r7, #15]
}
 8005352:	4618      	mov	r0, r3
 8005354:	3710      	adds	r7, #16
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}
 800535a:	bf00      	nop
 800535c:	40020080 	.word	0x40020080
 8005360:	40020008 	.word	0x40020008
 8005364:	4002001c 	.word	0x4002001c
 8005368:	40020030 	.word	0x40020030
 800536c:	40020044 	.word	0x40020044
 8005370:	40020058 	.word	0x40020058
 8005374:	4002006c 	.word	0x4002006c
 8005378:	40020408 	.word	0x40020408
 800537c:	4002041c 	.word	0x4002041c
 8005380:	40020430 	.word	0x40020430
 8005384:	40020444 	.word	0x40020444
 8005388:	40020400 	.word	0x40020400
 800538c:	40020000 	.word	0x40020000

08005390 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005390:	b480      	push	{r7}
 8005392:	b08b      	sub	sp, #44	; 0x2c
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
 8005398:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800539a:	2300      	movs	r3, #0
 800539c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800539e:	2300      	movs	r3, #0
 80053a0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80053a2:	e169      	b.n	8005678 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80053a4:	2201      	movs	r2, #1
 80053a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a8:	fa02 f303 	lsl.w	r3, r2, r3
 80053ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	69fa      	ldr	r2, [r7, #28]
 80053b4:	4013      	ands	r3, r2
 80053b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80053b8:	69ba      	ldr	r2, [r7, #24]
 80053ba:	69fb      	ldr	r3, [r7, #28]
 80053bc:	429a      	cmp	r2, r3
 80053be:	f040 8158 	bne.w	8005672 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	4a9a      	ldr	r2, [pc, #616]	; (8005630 <HAL_GPIO_Init+0x2a0>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d05e      	beq.n	800548a <HAL_GPIO_Init+0xfa>
 80053cc:	4a98      	ldr	r2, [pc, #608]	; (8005630 <HAL_GPIO_Init+0x2a0>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d875      	bhi.n	80054be <HAL_GPIO_Init+0x12e>
 80053d2:	4a98      	ldr	r2, [pc, #608]	; (8005634 <HAL_GPIO_Init+0x2a4>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d058      	beq.n	800548a <HAL_GPIO_Init+0xfa>
 80053d8:	4a96      	ldr	r2, [pc, #600]	; (8005634 <HAL_GPIO_Init+0x2a4>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d86f      	bhi.n	80054be <HAL_GPIO_Init+0x12e>
 80053de:	4a96      	ldr	r2, [pc, #600]	; (8005638 <HAL_GPIO_Init+0x2a8>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d052      	beq.n	800548a <HAL_GPIO_Init+0xfa>
 80053e4:	4a94      	ldr	r2, [pc, #592]	; (8005638 <HAL_GPIO_Init+0x2a8>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d869      	bhi.n	80054be <HAL_GPIO_Init+0x12e>
 80053ea:	4a94      	ldr	r2, [pc, #592]	; (800563c <HAL_GPIO_Init+0x2ac>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d04c      	beq.n	800548a <HAL_GPIO_Init+0xfa>
 80053f0:	4a92      	ldr	r2, [pc, #584]	; (800563c <HAL_GPIO_Init+0x2ac>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d863      	bhi.n	80054be <HAL_GPIO_Init+0x12e>
 80053f6:	4a92      	ldr	r2, [pc, #584]	; (8005640 <HAL_GPIO_Init+0x2b0>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d046      	beq.n	800548a <HAL_GPIO_Init+0xfa>
 80053fc:	4a90      	ldr	r2, [pc, #576]	; (8005640 <HAL_GPIO_Init+0x2b0>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d85d      	bhi.n	80054be <HAL_GPIO_Init+0x12e>
 8005402:	2b12      	cmp	r3, #18
 8005404:	d82a      	bhi.n	800545c <HAL_GPIO_Init+0xcc>
 8005406:	2b12      	cmp	r3, #18
 8005408:	d859      	bhi.n	80054be <HAL_GPIO_Init+0x12e>
 800540a:	a201      	add	r2, pc, #4	; (adr r2, 8005410 <HAL_GPIO_Init+0x80>)
 800540c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005410:	0800548b 	.word	0x0800548b
 8005414:	08005465 	.word	0x08005465
 8005418:	08005477 	.word	0x08005477
 800541c:	080054b9 	.word	0x080054b9
 8005420:	080054bf 	.word	0x080054bf
 8005424:	080054bf 	.word	0x080054bf
 8005428:	080054bf 	.word	0x080054bf
 800542c:	080054bf 	.word	0x080054bf
 8005430:	080054bf 	.word	0x080054bf
 8005434:	080054bf 	.word	0x080054bf
 8005438:	080054bf 	.word	0x080054bf
 800543c:	080054bf 	.word	0x080054bf
 8005440:	080054bf 	.word	0x080054bf
 8005444:	080054bf 	.word	0x080054bf
 8005448:	080054bf 	.word	0x080054bf
 800544c:	080054bf 	.word	0x080054bf
 8005450:	080054bf 	.word	0x080054bf
 8005454:	0800546d 	.word	0x0800546d
 8005458:	08005481 	.word	0x08005481
 800545c:	4a79      	ldr	r2, [pc, #484]	; (8005644 <HAL_GPIO_Init+0x2b4>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d013      	beq.n	800548a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005462:	e02c      	b.n	80054be <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	623b      	str	r3, [r7, #32]
          break;
 800546a:	e029      	b.n	80054c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	3304      	adds	r3, #4
 8005472:	623b      	str	r3, [r7, #32]
          break;
 8005474:	e024      	b.n	80054c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	68db      	ldr	r3, [r3, #12]
 800547a:	3308      	adds	r3, #8
 800547c:	623b      	str	r3, [r7, #32]
          break;
 800547e:	e01f      	b.n	80054c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	330c      	adds	r3, #12
 8005486:	623b      	str	r3, [r7, #32]
          break;
 8005488:	e01a      	b.n	80054c0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d102      	bne.n	8005498 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005492:	2304      	movs	r3, #4
 8005494:	623b      	str	r3, [r7, #32]
          break;
 8005496:	e013      	b.n	80054c0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	2b01      	cmp	r3, #1
 800549e:	d105      	bne.n	80054ac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80054a0:	2308      	movs	r3, #8
 80054a2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	69fa      	ldr	r2, [r7, #28]
 80054a8:	611a      	str	r2, [r3, #16]
          break;
 80054aa:	e009      	b.n	80054c0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80054ac:	2308      	movs	r3, #8
 80054ae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	69fa      	ldr	r2, [r7, #28]
 80054b4:	615a      	str	r2, [r3, #20]
          break;
 80054b6:	e003      	b.n	80054c0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80054b8:	2300      	movs	r3, #0
 80054ba:	623b      	str	r3, [r7, #32]
          break;
 80054bc:	e000      	b.n	80054c0 <HAL_GPIO_Init+0x130>
          break;
 80054be:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	2bff      	cmp	r3, #255	; 0xff
 80054c4:	d801      	bhi.n	80054ca <HAL_GPIO_Init+0x13a>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	e001      	b.n	80054ce <HAL_GPIO_Init+0x13e>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	3304      	adds	r3, #4
 80054ce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80054d0:	69bb      	ldr	r3, [r7, #24]
 80054d2:	2bff      	cmp	r3, #255	; 0xff
 80054d4:	d802      	bhi.n	80054dc <HAL_GPIO_Init+0x14c>
 80054d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	e002      	b.n	80054e2 <HAL_GPIO_Init+0x152>
 80054dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054de:	3b08      	subs	r3, #8
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	210f      	movs	r1, #15
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	fa01 f303 	lsl.w	r3, r1, r3
 80054f0:	43db      	mvns	r3, r3
 80054f2:	401a      	ands	r2, r3
 80054f4:	6a39      	ldr	r1, [r7, #32]
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	fa01 f303 	lsl.w	r3, r1, r3
 80054fc:	431a      	orrs	r2, r3
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800550a:	2b00      	cmp	r3, #0
 800550c:	f000 80b1 	beq.w	8005672 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005510:	4b4d      	ldr	r3, [pc, #308]	; (8005648 <HAL_GPIO_Init+0x2b8>)
 8005512:	699b      	ldr	r3, [r3, #24]
 8005514:	4a4c      	ldr	r2, [pc, #304]	; (8005648 <HAL_GPIO_Init+0x2b8>)
 8005516:	f043 0301 	orr.w	r3, r3, #1
 800551a:	6193      	str	r3, [r2, #24]
 800551c:	4b4a      	ldr	r3, [pc, #296]	; (8005648 <HAL_GPIO_Init+0x2b8>)
 800551e:	699b      	ldr	r3, [r3, #24]
 8005520:	f003 0301 	and.w	r3, r3, #1
 8005524:	60bb      	str	r3, [r7, #8]
 8005526:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005528:	4a48      	ldr	r2, [pc, #288]	; (800564c <HAL_GPIO_Init+0x2bc>)
 800552a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800552c:	089b      	lsrs	r3, r3, #2
 800552e:	3302      	adds	r3, #2
 8005530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005534:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005538:	f003 0303 	and.w	r3, r3, #3
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	220f      	movs	r2, #15
 8005540:	fa02 f303 	lsl.w	r3, r2, r3
 8005544:	43db      	mvns	r3, r3
 8005546:	68fa      	ldr	r2, [r7, #12]
 8005548:	4013      	ands	r3, r2
 800554a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4a40      	ldr	r2, [pc, #256]	; (8005650 <HAL_GPIO_Init+0x2c0>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d013      	beq.n	800557c <HAL_GPIO_Init+0x1ec>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	4a3f      	ldr	r2, [pc, #252]	; (8005654 <HAL_GPIO_Init+0x2c4>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d00d      	beq.n	8005578 <HAL_GPIO_Init+0x1e8>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a3e      	ldr	r2, [pc, #248]	; (8005658 <HAL_GPIO_Init+0x2c8>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d007      	beq.n	8005574 <HAL_GPIO_Init+0x1e4>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	4a3d      	ldr	r2, [pc, #244]	; (800565c <HAL_GPIO_Init+0x2cc>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d101      	bne.n	8005570 <HAL_GPIO_Init+0x1e0>
 800556c:	2303      	movs	r3, #3
 800556e:	e006      	b.n	800557e <HAL_GPIO_Init+0x1ee>
 8005570:	2304      	movs	r3, #4
 8005572:	e004      	b.n	800557e <HAL_GPIO_Init+0x1ee>
 8005574:	2302      	movs	r3, #2
 8005576:	e002      	b.n	800557e <HAL_GPIO_Init+0x1ee>
 8005578:	2301      	movs	r3, #1
 800557a:	e000      	b.n	800557e <HAL_GPIO_Init+0x1ee>
 800557c:	2300      	movs	r3, #0
 800557e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005580:	f002 0203 	and.w	r2, r2, #3
 8005584:	0092      	lsls	r2, r2, #2
 8005586:	4093      	lsls	r3, r2
 8005588:	68fa      	ldr	r2, [r7, #12]
 800558a:	4313      	orrs	r3, r2
 800558c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800558e:	492f      	ldr	r1, [pc, #188]	; (800564c <HAL_GPIO_Init+0x2bc>)
 8005590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005592:	089b      	lsrs	r3, r3, #2
 8005594:	3302      	adds	r3, #2
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d006      	beq.n	80055b6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80055a8:	4b2d      	ldr	r3, [pc, #180]	; (8005660 <HAL_GPIO_Init+0x2d0>)
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	492c      	ldr	r1, [pc, #176]	; (8005660 <HAL_GPIO_Init+0x2d0>)
 80055ae:	69bb      	ldr	r3, [r7, #24]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	600b      	str	r3, [r1, #0]
 80055b4:	e006      	b.n	80055c4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80055b6:	4b2a      	ldr	r3, [pc, #168]	; (8005660 <HAL_GPIO_Init+0x2d0>)
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	69bb      	ldr	r3, [r7, #24]
 80055bc:	43db      	mvns	r3, r3
 80055be:	4928      	ldr	r1, [pc, #160]	; (8005660 <HAL_GPIO_Init+0x2d0>)
 80055c0:	4013      	ands	r3, r2
 80055c2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d006      	beq.n	80055de <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80055d0:	4b23      	ldr	r3, [pc, #140]	; (8005660 <HAL_GPIO_Init+0x2d0>)
 80055d2:	685a      	ldr	r2, [r3, #4]
 80055d4:	4922      	ldr	r1, [pc, #136]	; (8005660 <HAL_GPIO_Init+0x2d0>)
 80055d6:	69bb      	ldr	r3, [r7, #24]
 80055d8:	4313      	orrs	r3, r2
 80055da:	604b      	str	r3, [r1, #4]
 80055dc:	e006      	b.n	80055ec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80055de:	4b20      	ldr	r3, [pc, #128]	; (8005660 <HAL_GPIO_Init+0x2d0>)
 80055e0:	685a      	ldr	r2, [r3, #4]
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	43db      	mvns	r3, r3
 80055e6:	491e      	ldr	r1, [pc, #120]	; (8005660 <HAL_GPIO_Init+0x2d0>)
 80055e8:	4013      	ands	r3, r2
 80055ea:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d006      	beq.n	8005606 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80055f8:	4b19      	ldr	r3, [pc, #100]	; (8005660 <HAL_GPIO_Init+0x2d0>)
 80055fa:	689a      	ldr	r2, [r3, #8]
 80055fc:	4918      	ldr	r1, [pc, #96]	; (8005660 <HAL_GPIO_Init+0x2d0>)
 80055fe:	69bb      	ldr	r3, [r7, #24]
 8005600:	4313      	orrs	r3, r2
 8005602:	608b      	str	r3, [r1, #8]
 8005604:	e006      	b.n	8005614 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005606:	4b16      	ldr	r3, [pc, #88]	; (8005660 <HAL_GPIO_Init+0x2d0>)
 8005608:	689a      	ldr	r2, [r3, #8]
 800560a:	69bb      	ldr	r3, [r7, #24]
 800560c:	43db      	mvns	r3, r3
 800560e:	4914      	ldr	r1, [pc, #80]	; (8005660 <HAL_GPIO_Init+0x2d0>)
 8005610:	4013      	ands	r3, r2
 8005612:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d021      	beq.n	8005664 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005620:	4b0f      	ldr	r3, [pc, #60]	; (8005660 <HAL_GPIO_Init+0x2d0>)
 8005622:	68da      	ldr	r2, [r3, #12]
 8005624:	490e      	ldr	r1, [pc, #56]	; (8005660 <HAL_GPIO_Init+0x2d0>)
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	4313      	orrs	r3, r2
 800562a:	60cb      	str	r3, [r1, #12]
 800562c:	e021      	b.n	8005672 <HAL_GPIO_Init+0x2e2>
 800562e:	bf00      	nop
 8005630:	10320000 	.word	0x10320000
 8005634:	10310000 	.word	0x10310000
 8005638:	10220000 	.word	0x10220000
 800563c:	10210000 	.word	0x10210000
 8005640:	10120000 	.word	0x10120000
 8005644:	10110000 	.word	0x10110000
 8005648:	40021000 	.word	0x40021000
 800564c:	40010000 	.word	0x40010000
 8005650:	40010800 	.word	0x40010800
 8005654:	40010c00 	.word	0x40010c00
 8005658:	40011000 	.word	0x40011000
 800565c:	40011400 	.word	0x40011400
 8005660:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005664:	4b0b      	ldr	r3, [pc, #44]	; (8005694 <HAL_GPIO_Init+0x304>)
 8005666:	68da      	ldr	r2, [r3, #12]
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	43db      	mvns	r3, r3
 800566c:	4909      	ldr	r1, [pc, #36]	; (8005694 <HAL_GPIO_Init+0x304>)
 800566e:	4013      	ands	r3, r2
 8005670:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8005672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005674:	3301      	adds	r3, #1
 8005676:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800567e:	fa22 f303 	lsr.w	r3, r2, r3
 8005682:	2b00      	cmp	r3, #0
 8005684:	f47f ae8e 	bne.w	80053a4 <HAL_GPIO_Init+0x14>
  }
}
 8005688:	bf00      	nop
 800568a:	bf00      	nop
 800568c:	372c      	adds	r7, #44	; 0x2c
 800568e:	46bd      	mov	sp, r7
 8005690:	bc80      	pop	{r7}
 8005692:	4770      	bx	lr
 8005694:	40010400 	.word	0x40010400

08005698 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005698:	b480      	push	{r7}
 800569a:	b083      	sub	sp, #12
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	460b      	mov	r3, r1
 80056a2:	807b      	strh	r3, [r7, #2]
 80056a4:	4613      	mov	r3, r2
 80056a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80056a8:	787b      	ldrb	r3, [r7, #1]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d003      	beq.n	80056b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80056ae:	887a      	ldrh	r2, [r7, #2]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80056b4:	e003      	b.n	80056be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80056b6:	887b      	ldrh	r3, [r7, #2]
 80056b8:	041a      	lsls	r2, r3, #16
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	611a      	str	r2, [r3, #16]
}
 80056be:	bf00      	nop
 80056c0:	370c      	adds	r7, #12
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bc80      	pop	{r7}
 80056c6:	4770      	bx	lr

080056c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b086      	sub	sp, #24
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d101      	bne.n	80056da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	e304      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f003 0301 	and.w	r3, r3, #1
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	f000 8087 	beq.w	80057f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80056e8:	4b92      	ldr	r3, [pc, #584]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f003 030c 	and.w	r3, r3, #12
 80056f0:	2b04      	cmp	r3, #4
 80056f2:	d00c      	beq.n	800570e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80056f4:	4b8f      	ldr	r3, [pc, #572]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	f003 030c 	and.w	r3, r3, #12
 80056fc:	2b08      	cmp	r3, #8
 80056fe:	d112      	bne.n	8005726 <HAL_RCC_OscConfig+0x5e>
 8005700:	4b8c      	ldr	r3, [pc, #560]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005708:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800570c:	d10b      	bne.n	8005726 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800570e:	4b89      	ldr	r3, [pc, #548]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005716:	2b00      	cmp	r3, #0
 8005718:	d06c      	beq.n	80057f4 <HAL_RCC_OscConfig+0x12c>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d168      	bne.n	80057f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e2de      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800572e:	d106      	bne.n	800573e <HAL_RCC_OscConfig+0x76>
 8005730:	4b80      	ldr	r3, [pc, #512]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a7f      	ldr	r2, [pc, #508]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005736:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800573a:	6013      	str	r3, [r2, #0]
 800573c:	e02e      	b.n	800579c <HAL_RCC_OscConfig+0xd4>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d10c      	bne.n	8005760 <HAL_RCC_OscConfig+0x98>
 8005746:	4b7b      	ldr	r3, [pc, #492]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a7a      	ldr	r2, [pc, #488]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 800574c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005750:	6013      	str	r3, [r2, #0]
 8005752:	4b78      	ldr	r3, [pc, #480]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a77      	ldr	r2, [pc, #476]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005758:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800575c:	6013      	str	r3, [r2, #0]
 800575e:	e01d      	b.n	800579c <HAL_RCC_OscConfig+0xd4>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005768:	d10c      	bne.n	8005784 <HAL_RCC_OscConfig+0xbc>
 800576a:	4b72      	ldr	r3, [pc, #456]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a71      	ldr	r2, [pc, #452]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005770:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005774:	6013      	str	r3, [r2, #0]
 8005776:	4b6f      	ldr	r3, [pc, #444]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a6e      	ldr	r2, [pc, #440]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 800577c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005780:	6013      	str	r3, [r2, #0]
 8005782:	e00b      	b.n	800579c <HAL_RCC_OscConfig+0xd4>
 8005784:	4b6b      	ldr	r3, [pc, #428]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a6a      	ldr	r2, [pc, #424]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 800578a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800578e:	6013      	str	r3, [r2, #0]
 8005790:	4b68      	ldr	r3, [pc, #416]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a67      	ldr	r2, [pc, #412]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005796:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800579a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d013      	beq.n	80057cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057a4:	f7ff fbc8 	bl	8004f38 <HAL_GetTick>
 80057a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057aa:	e008      	b.n	80057be <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057ac:	f7ff fbc4 	bl	8004f38 <HAL_GetTick>
 80057b0:	4602      	mov	r2, r0
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	1ad3      	subs	r3, r2, r3
 80057b6:	2b64      	cmp	r3, #100	; 0x64
 80057b8:	d901      	bls.n	80057be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	e292      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057be:	4b5d      	ldr	r3, [pc, #372]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d0f0      	beq.n	80057ac <HAL_RCC_OscConfig+0xe4>
 80057ca:	e014      	b.n	80057f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057cc:	f7ff fbb4 	bl	8004f38 <HAL_GetTick>
 80057d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057d2:	e008      	b.n	80057e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057d4:	f7ff fbb0 	bl	8004f38 <HAL_GetTick>
 80057d8:	4602      	mov	r2, r0
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	1ad3      	subs	r3, r2, r3
 80057de:	2b64      	cmp	r3, #100	; 0x64
 80057e0:	d901      	bls.n	80057e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e27e      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057e6:	4b53      	ldr	r3, [pc, #332]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d1f0      	bne.n	80057d4 <HAL_RCC_OscConfig+0x10c>
 80057f2:	e000      	b.n	80057f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 0302 	and.w	r3, r3, #2
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d063      	beq.n	80058ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005802:	4b4c      	ldr	r3, [pc, #304]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	f003 030c 	and.w	r3, r3, #12
 800580a:	2b00      	cmp	r3, #0
 800580c:	d00b      	beq.n	8005826 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800580e:	4b49      	ldr	r3, [pc, #292]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	f003 030c 	and.w	r3, r3, #12
 8005816:	2b08      	cmp	r3, #8
 8005818:	d11c      	bne.n	8005854 <HAL_RCC_OscConfig+0x18c>
 800581a:	4b46      	ldr	r3, [pc, #280]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005822:	2b00      	cmp	r3, #0
 8005824:	d116      	bne.n	8005854 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005826:	4b43      	ldr	r3, [pc, #268]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 0302 	and.w	r3, r3, #2
 800582e:	2b00      	cmp	r3, #0
 8005830:	d005      	beq.n	800583e <HAL_RCC_OscConfig+0x176>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	695b      	ldr	r3, [r3, #20]
 8005836:	2b01      	cmp	r3, #1
 8005838:	d001      	beq.n	800583e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	e252      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800583e:	4b3d      	ldr	r3, [pc, #244]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	699b      	ldr	r3, [r3, #24]
 800584a:	00db      	lsls	r3, r3, #3
 800584c:	4939      	ldr	r1, [pc, #228]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 800584e:	4313      	orrs	r3, r2
 8005850:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005852:	e03a      	b.n	80058ca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	695b      	ldr	r3, [r3, #20]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d020      	beq.n	800589e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800585c:	4b36      	ldr	r3, [pc, #216]	; (8005938 <HAL_RCC_OscConfig+0x270>)
 800585e:	2201      	movs	r2, #1
 8005860:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005862:	f7ff fb69 	bl	8004f38 <HAL_GetTick>
 8005866:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005868:	e008      	b.n	800587c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800586a:	f7ff fb65 	bl	8004f38 <HAL_GetTick>
 800586e:	4602      	mov	r2, r0
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	1ad3      	subs	r3, r2, r3
 8005874:	2b02      	cmp	r3, #2
 8005876:	d901      	bls.n	800587c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005878:	2303      	movs	r3, #3
 800587a:	e233      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800587c:	4b2d      	ldr	r3, [pc, #180]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f003 0302 	and.w	r3, r3, #2
 8005884:	2b00      	cmp	r3, #0
 8005886:	d0f0      	beq.n	800586a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005888:	4b2a      	ldr	r3, [pc, #168]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	699b      	ldr	r3, [r3, #24]
 8005894:	00db      	lsls	r3, r3, #3
 8005896:	4927      	ldr	r1, [pc, #156]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005898:	4313      	orrs	r3, r2
 800589a:	600b      	str	r3, [r1, #0]
 800589c:	e015      	b.n	80058ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800589e:	4b26      	ldr	r3, [pc, #152]	; (8005938 <HAL_RCC_OscConfig+0x270>)
 80058a0:	2200      	movs	r2, #0
 80058a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058a4:	f7ff fb48 	bl	8004f38 <HAL_GetTick>
 80058a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058aa:	e008      	b.n	80058be <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058ac:	f7ff fb44 	bl	8004f38 <HAL_GetTick>
 80058b0:	4602      	mov	r2, r0
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d901      	bls.n	80058be <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e212      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058be:	4b1d      	ldr	r3, [pc, #116]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 0302 	and.w	r3, r3, #2
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d1f0      	bne.n	80058ac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 0308 	and.w	r3, r3, #8
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d03a      	beq.n	800594c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	69db      	ldr	r3, [r3, #28]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d019      	beq.n	8005912 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058de:	4b17      	ldr	r3, [pc, #92]	; (800593c <HAL_RCC_OscConfig+0x274>)
 80058e0:	2201      	movs	r2, #1
 80058e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058e4:	f7ff fb28 	bl	8004f38 <HAL_GetTick>
 80058e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058ea:	e008      	b.n	80058fe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058ec:	f7ff fb24 	bl	8004f38 <HAL_GetTick>
 80058f0:	4602      	mov	r2, r0
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	1ad3      	subs	r3, r2, r3
 80058f6:	2b02      	cmp	r3, #2
 80058f8:	d901      	bls.n	80058fe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80058fa:	2303      	movs	r3, #3
 80058fc:	e1f2      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058fe:	4b0d      	ldr	r3, [pc, #52]	; (8005934 <HAL_RCC_OscConfig+0x26c>)
 8005900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005902:	f003 0302 	and.w	r3, r3, #2
 8005906:	2b00      	cmp	r3, #0
 8005908:	d0f0      	beq.n	80058ec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800590a:	2001      	movs	r0, #1
 800590c:	f000 fc1c 	bl	8006148 <RCC_Delay>
 8005910:	e01c      	b.n	800594c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005912:	4b0a      	ldr	r3, [pc, #40]	; (800593c <HAL_RCC_OscConfig+0x274>)
 8005914:	2200      	movs	r2, #0
 8005916:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005918:	f7ff fb0e 	bl	8004f38 <HAL_GetTick>
 800591c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800591e:	e00f      	b.n	8005940 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005920:	f7ff fb0a 	bl	8004f38 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	2b02      	cmp	r3, #2
 800592c:	d908      	bls.n	8005940 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e1d8      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
 8005932:	bf00      	nop
 8005934:	40021000 	.word	0x40021000
 8005938:	42420000 	.word	0x42420000
 800593c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005940:	4b9b      	ldr	r3, [pc, #620]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005944:	f003 0302 	and.w	r3, r3, #2
 8005948:	2b00      	cmp	r3, #0
 800594a:	d1e9      	bne.n	8005920 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f003 0304 	and.w	r3, r3, #4
 8005954:	2b00      	cmp	r3, #0
 8005956:	f000 80a6 	beq.w	8005aa6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800595a:	2300      	movs	r3, #0
 800595c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800595e:	4b94      	ldr	r3, [pc, #592]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005960:	69db      	ldr	r3, [r3, #28]
 8005962:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005966:	2b00      	cmp	r3, #0
 8005968:	d10d      	bne.n	8005986 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800596a:	4b91      	ldr	r3, [pc, #580]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 800596c:	69db      	ldr	r3, [r3, #28]
 800596e:	4a90      	ldr	r2, [pc, #576]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005970:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005974:	61d3      	str	r3, [r2, #28]
 8005976:	4b8e      	ldr	r3, [pc, #568]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005978:	69db      	ldr	r3, [r3, #28]
 800597a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800597e:	60bb      	str	r3, [r7, #8]
 8005980:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005982:	2301      	movs	r3, #1
 8005984:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005986:	4b8b      	ldr	r3, [pc, #556]	; (8005bb4 <HAL_RCC_OscConfig+0x4ec>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800598e:	2b00      	cmp	r3, #0
 8005990:	d118      	bne.n	80059c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005992:	4b88      	ldr	r3, [pc, #544]	; (8005bb4 <HAL_RCC_OscConfig+0x4ec>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a87      	ldr	r2, [pc, #540]	; (8005bb4 <HAL_RCC_OscConfig+0x4ec>)
 8005998:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800599c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800599e:	f7ff facb 	bl	8004f38 <HAL_GetTick>
 80059a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059a4:	e008      	b.n	80059b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059a6:	f7ff fac7 	bl	8004f38 <HAL_GetTick>
 80059aa:	4602      	mov	r2, r0
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	1ad3      	subs	r3, r2, r3
 80059b0:	2b64      	cmp	r3, #100	; 0x64
 80059b2:	d901      	bls.n	80059b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80059b4:	2303      	movs	r3, #3
 80059b6:	e195      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059b8:	4b7e      	ldr	r3, [pc, #504]	; (8005bb4 <HAL_RCC_OscConfig+0x4ec>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d0f0      	beq.n	80059a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	691b      	ldr	r3, [r3, #16]
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d106      	bne.n	80059da <HAL_RCC_OscConfig+0x312>
 80059cc:	4b78      	ldr	r3, [pc, #480]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 80059ce:	6a1b      	ldr	r3, [r3, #32]
 80059d0:	4a77      	ldr	r2, [pc, #476]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 80059d2:	f043 0301 	orr.w	r3, r3, #1
 80059d6:	6213      	str	r3, [r2, #32]
 80059d8:	e02d      	b.n	8005a36 <HAL_RCC_OscConfig+0x36e>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	691b      	ldr	r3, [r3, #16]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d10c      	bne.n	80059fc <HAL_RCC_OscConfig+0x334>
 80059e2:	4b73      	ldr	r3, [pc, #460]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 80059e4:	6a1b      	ldr	r3, [r3, #32]
 80059e6:	4a72      	ldr	r2, [pc, #456]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 80059e8:	f023 0301 	bic.w	r3, r3, #1
 80059ec:	6213      	str	r3, [r2, #32]
 80059ee:	4b70      	ldr	r3, [pc, #448]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 80059f0:	6a1b      	ldr	r3, [r3, #32]
 80059f2:	4a6f      	ldr	r2, [pc, #444]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 80059f4:	f023 0304 	bic.w	r3, r3, #4
 80059f8:	6213      	str	r3, [r2, #32]
 80059fa:	e01c      	b.n	8005a36 <HAL_RCC_OscConfig+0x36e>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	691b      	ldr	r3, [r3, #16]
 8005a00:	2b05      	cmp	r3, #5
 8005a02:	d10c      	bne.n	8005a1e <HAL_RCC_OscConfig+0x356>
 8005a04:	4b6a      	ldr	r3, [pc, #424]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005a06:	6a1b      	ldr	r3, [r3, #32]
 8005a08:	4a69      	ldr	r2, [pc, #420]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005a0a:	f043 0304 	orr.w	r3, r3, #4
 8005a0e:	6213      	str	r3, [r2, #32]
 8005a10:	4b67      	ldr	r3, [pc, #412]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005a12:	6a1b      	ldr	r3, [r3, #32]
 8005a14:	4a66      	ldr	r2, [pc, #408]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005a16:	f043 0301 	orr.w	r3, r3, #1
 8005a1a:	6213      	str	r3, [r2, #32]
 8005a1c:	e00b      	b.n	8005a36 <HAL_RCC_OscConfig+0x36e>
 8005a1e:	4b64      	ldr	r3, [pc, #400]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005a20:	6a1b      	ldr	r3, [r3, #32]
 8005a22:	4a63      	ldr	r2, [pc, #396]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005a24:	f023 0301 	bic.w	r3, r3, #1
 8005a28:	6213      	str	r3, [r2, #32]
 8005a2a:	4b61      	ldr	r3, [pc, #388]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005a2c:	6a1b      	ldr	r3, [r3, #32]
 8005a2e:	4a60      	ldr	r2, [pc, #384]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005a30:	f023 0304 	bic.w	r3, r3, #4
 8005a34:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	691b      	ldr	r3, [r3, #16]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d015      	beq.n	8005a6a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a3e:	f7ff fa7b 	bl	8004f38 <HAL_GetTick>
 8005a42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a44:	e00a      	b.n	8005a5c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a46:	f7ff fa77 	bl	8004f38 <HAL_GetTick>
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	1ad3      	subs	r3, r2, r3
 8005a50:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d901      	bls.n	8005a5c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005a58:	2303      	movs	r3, #3
 8005a5a:	e143      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a5c:	4b54      	ldr	r3, [pc, #336]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005a5e:	6a1b      	ldr	r3, [r3, #32]
 8005a60:	f003 0302 	and.w	r3, r3, #2
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d0ee      	beq.n	8005a46 <HAL_RCC_OscConfig+0x37e>
 8005a68:	e014      	b.n	8005a94 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a6a:	f7ff fa65 	bl	8004f38 <HAL_GetTick>
 8005a6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a70:	e00a      	b.n	8005a88 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a72:	f7ff fa61 	bl	8004f38 <HAL_GetTick>
 8005a76:	4602      	mov	r2, r0
 8005a78:	693b      	ldr	r3, [r7, #16]
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d901      	bls.n	8005a88 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005a84:	2303      	movs	r3, #3
 8005a86:	e12d      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a88:	4b49      	ldr	r3, [pc, #292]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005a8a:	6a1b      	ldr	r3, [r3, #32]
 8005a8c:	f003 0302 	and.w	r3, r3, #2
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d1ee      	bne.n	8005a72 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005a94:	7dfb      	ldrb	r3, [r7, #23]
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d105      	bne.n	8005aa6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a9a:	4b45      	ldr	r3, [pc, #276]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005a9c:	69db      	ldr	r3, [r3, #28]
 8005a9e:	4a44      	ldr	r2, [pc, #272]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005aa0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005aa4:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	f000 808c 	beq.w	8005bc8 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8005ab0:	4b3f      	ldr	r3, [pc, #252]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ab8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005abc:	d10e      	bne.n	8005adc <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8005abe:	4b3c      	ldr	r3, [pc, #240]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8005ac6:	2b08      	cmp	r3, #8
 8005ac8:	d108      	bne.n	8005adc <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8005aca:	4b39      	ldr	r3, [pc, #228]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ace:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8005ad2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ad6:	d101      	bne.n	8005adc <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	e103      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ae0:	2b02      	cmp	r3, #2
 8005ae2:	d14e      	bne.n	8005b82 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8005ae4:	4b32      	ldr	r3, [pc, #200]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d009      	beq.n	8005b04 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8005af0:	4b2f      	ldr	r3, [pc, #188]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005af4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d001      	beq.n	8005b04 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e0ef      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8005b04:	4b2c      	ldr	r3, [pc, #176]	; (8005bb8 <HAL_RCC_OscConfig+0x4f0>)
 8005b06:	2200      	movs	r2, #0
 8005b08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b0a:	f7ff fa15 	bl	8004f38 <HAL_GetTick>
 8005b0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005b10:	e008      	b.n	8005b24 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005b12:	f7ff fa11 	bl	8004f38 <HAL_GetTick>
 8005b16:	4602      	mov	r2, r0
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	2b64      	cmp	r3, #100	; 0x64
 8005b1e:	d901      	bls.n	8005b24 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005b20:	2303      	movs	r3, #3
 8005b22:	e0df      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005b24:	4b22      	ldr	r3, [pc, #136]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d1f0      	bne.n	8005b12 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8005b30:	4b1f      	ldr	r3, [pc, #124]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b3c:	491c      	ldr	r1, [pc, #112]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8005b42:	4b1b      	ldr	r3, [pc, #108]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b46:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b4e:	4918      	ldr	r1, [pc, #96]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005b50:	4313      	orrs	r3, r2
 8005b52:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8005b54:	4b18      	ldr	r3, [pc, #96]	; (8005bb8 <HAL_RCC_OscConfig+0x4f0>)
 8005b56:	2201      	movs	r2, #1
 8005b58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b5a:	f7ff f9ed 	bl	8004f38 <HAL_GetTick>
 8005b5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8005b60:	e008      	b.n	8005b74 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005b62:	f7ff f9e9 	bl	8004f38 <HAL_GetTick>
 8005b66:	4602      	mov	r2, r0
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	1ad3      	subs	r3, r2, r3
 8005b6c:	2b64      	cmp	r3, #100	; 0x64
 8005b6e:	d901      	bls.n	8005b74 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8005b70:	2303      	movs	r3, #3
 8005b72:	e0b7      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8005b74:	4b0e      	ldr	r3, [pc, #56]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d0f0      	beq.n	8005b62 <HAL_RCC_OscConfig+0x49a>
 8005b80:	e022      	b.n	8005bc8 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8005b82:	4b0b      	ldr	r3, [pc, #44]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b86:	4a0a      	ldr	r2, [pc, #40]	; (8005bb0 <HAL_RCC_OscConfig+0x4e8>)
 8005b88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b8c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8005b8e:	4b0a      	ldr	r3, [pc, #40]	; (8005bb8 <HAL_RCC_OscConfig+0x4f0>)
 8005b90:	2200      	movs	r2, #0
 8005b92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b94:	f7ff f9d0 	bl	8004f38 <HAL_GetTick>
 8005b98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8005b9a:	e00f      	b.n	8005bbc <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005b9c:	f7ff f9cc 	bl	8004f38 <HAL_GetTick>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	2b64      	cmp	r3, #100	; 0x64
 8005ba8:	d908      	bls.n	8005bbc <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	e09a      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
 8005bae:	bf00      	nop
 8005bb0:	40021000 	.word	0x40021000
 8005bb4:	40007000 	.word	0x40007000
 8005bb8:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8005bbc:	4b4b      	ldr	r3, [pc, #300]	; (8005cec <HAL_RCC_OscConfig+0x624>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d1e9      	bne.n	8005b9c <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6a1b      	ldr	r3, [r3, #32]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	f000 8088 	beq.w	8005ce2 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005bd2:	4b46      	ldr	r3, [pc, #280]	; (8005cec <HAL_RCC_OscConfig+0x624>)
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	f003 030c 	and.w	r3, r3, #12
 8005bda:	2b08      	cmp	r3, #8
 8005bdc:	d068      	beq.n	8005cb0 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a1b      	ldr	r3, [r3, #32]
 8005be2:	2b02      	cmp	r3, #2
 8005be4:	d14d      	bne.n	8005c82 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005be6:	4b42      	ldr	r3, [pc, #264]	; (8005cf0 <HAL_RCC_OscConfig+0x628>)
 8005be8:	2200      	movs	r2, #0
 8005bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bec:	f7ff f9a4 	bl	8004f38 <HAL_GetTick>
 8005bf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005bf2:	e008      	b.n	8005c06 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bf4:	f7ff f9a0 	bl	8004f38 <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	2b02      	cmp	r3, #2
 8005c00:	d901      	bls.n	8005c06 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8005c02:	2303      	movs	r3, #3
 8005c04:	e06e      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c06:	4b39      	ldr	r3, [pc, #228]	; (8005cec <HAL_RCC_OscConfig+0x624>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d1f0      	bne.n	8005bf4 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c1a:	d10f      	bne.n	8005c3c <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8005c1c:	4b33      	ldr	r3, [pc, #204]	; (8005cec <HAL_RCC_OscConfig+0x624>)
 8005c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	4931      	ldr	r1, [pc, #196]	; (8005cec <HAL_RCC_OscConfig+0x624>)
 8005c26:	4313      	orrs	r3, r2
 8005c28:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005c2a:	4b30      	ldr	r3, [pc, #192]	; (8005cec <HAL_RCC_OscConfig+0x624>)
 8005c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c2e:	f023 020f 	bic.w	r2, r3, #15
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	492d      	ldr	r1, [pc, #180]	; (8005cec <HAL_RCC_OscConfig+0x624>)
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c3c:	4b2b      	ldr	r3, [pc, #172]	; (8005cec <HAL_RCC_OscConfig+0x624>)
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c4c:	430b      	orrs	r3, r1
 8005c4e:	4927      	ldr	r1, [pc, #156]	; (8005cec <HAL_RCC_OscConfig+0x624>)
 8005c50:	4313      	orrs	r3, r2
 8005c52:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c54:	4b26      	ldr	r3, [pc, #152]	; (8005cf0 <HAL_RCC_OscConfig+0x628>)
 8005c56:	2201      	movs	r2, #1
 8005c58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c5a:	f7ff f96d 	bl	8004f38 <HAL_GetTick>
 8005c5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c60:	e008      	b.n	8005c74 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c62:	f7ff f969 	bl	8004f38 <HAL_GetTick>
 8005c66:	4602      	mov	r2, r0
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	1ad3      	subs	r3, r2, r3
 8005c6c:	2b02      	cmp	r3, #2
 8005c6e:	d901      	bls.n	8005c74 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8005c70:	2303      	movs	r3, #3
 8005c72:	e037      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c74:	4b1d      	ldr	r3, [pc, #116]	; (8005cec <HAL_RCC_OscConfig+0x624>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d0f0      	beq.n	8005c62 <HAL_RCC_OscConfig+0x59a>
 8005c80:	e02f      	b.n	8005ce2 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c82:	4b1b      	ldr	r3, [pc, #108]	; (8005cf0 <HAL_RCC_OscConfig+0x628>)
 8005c84:	2200      	movs	r2, #0
 8005c86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c88:	f7ff f956 	bl	8004f38 <HAL_GetTick>
 8005c8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c8e:	e008      	b.n	8005ca2 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c90:	f7ff f952 	bl	8004f38 <HAL_GetTick>
 8005c94:	4602      	mov	r2, r0
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d901      	bls.n	8005ca2 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	e020      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ca2:	4b12      	ldr	r3, [pc, #72]	; (8005cec <HAL_RCC_OscConfig+0x624>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d1f0      	bne.n	8005c90 <HAL_RCC_OscConfig+0x5c8>
 8005cae:	e018      	b.n	8005ce2 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6a1b      	ldr	r3, [r3, #32]
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d101      	bne.n	8005cbc <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e013      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005cbc:	4b0b      	ldr	r3, [pc, #44]	; (8005cec <HAL_RCC_OscConfig+0x624>)
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d106      	bne.n	8005cde <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d001      	beq.n	8005ce2 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e000      	b.n	8005ce4 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8005ce2:	2300      	movs	r3, #0
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3718      	adds	r7, #24
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}
 8005cec:	40021000 	.word	0x40021000
 8005cf0:	42420060 	.word	0x42420060

08005cf4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b084      	sub	sp, #16
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
 8005cfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d101      	bne.n	8005d08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d04:	2301      	movs	r3, #1
 8005d06:	e0d0      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d08:	4b6a      	ldr	r3, [pc, #424]	; (8005eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f003 0307 	and.w	r3, r3, #7
 8005d10:	683a      	ldr	r2, [r7, #0]
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d910      	bls.n	8005d38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d16:	4b67      	ldr	r3, [pc, #412]	; (8005eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f023 0207 	bic.w	r2, r3, #7
 8005d1e:	4965      	ldr	r1, [pc, #404]	; (8005eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d26:	4b63      	ldr	r3, [pc, #396]	; (8005eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f003 0307 	and.w	r3, r3, #7
 8005d2e:	683a      	ldr	r2, [r7, #0]
 8005d30:	429a      	cmp	r2, r3
 8005d32:	d001      	beq.n	8005d38 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e0b8      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f003 0302 	and.w	r3, r3, #2
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d020      	beq.n	8005d86 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f003 0304 	and.w	r3, r3, #4
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d005      	beq.n	8005d5c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d50:	4b59      	ldr	r3, [pc, #356]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	4a58      	ldr	r2, [pc, #352]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005d56:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005d5a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 0308 	and.w	r3, r3, #8
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d005      	beq.n	8005d74 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d68:	4b53      	ldr	r3, [pc, #332]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	4a52      	ldr	r2, [pc, #328]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005d6e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005d72:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d74:	4b50      	ldr	r3, [pc, #320]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	494d      	ldr	r1, [pc, #308]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f003 0301 	and.w	r3, r3, #1
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d040      	beq.n	8005e14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d107      	bne.n	8005daa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d9a:	4b47      	ldr	r3, [pc, #284]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d115      	bne.n	8005dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	e07f      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	2b02      	cmp	r3, #2
 8005db0:	d107      	bne.n	8005dc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005db2:	4b41      	ldr	r3, [pc, #260]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d109      	bne.n	8005dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	e073      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dc2:	4b3d      	ldr	r3, [pc, #244]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0302 	and.w	r3, r3, #2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d101      	bne.n	8005dd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e06b      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005dd2:	4b39      	ldr	r3, [pc, #228]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	f023 0203 	bic.w	r2, r3, #3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	4936      	ldr	r1, [pc, #216]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005de0:	4313      	orrs	r3, r2
 8005de2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005de4:	f7ff f8a8 	bl	8004f38 <HAL_GetTick>
 8005de8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dea:	e00a      	b.n	8005e02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dec:	f7ff f8a4 	bl	8004f38 <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d901      	bls.n	8005e02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005dfe:	2303      	movs	r3, #3
 8005e00:	e053      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e02:	4b2d      	ldr	r3, [pc, #180]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	f003 020c 	and.w	r2, r3, #12
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	009b      	lsls	r3, r3, #2
 8005e10:	429a      	cmp	r2, r3
 8005e12:	d1eb      	bne.n	8005dec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e14:	4b27      	ldr	r3, [pc, #156]	; (8005eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f003 0307 	and.w	r3, r3, #7
 8005e1c:	683a      	ldr	r2, [r7, #0]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d210      	bcs.n	8005e44 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e22:	4b24      	ldr	r3, [pc, #144]	; (8005eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f023 0207 	bic.w	r2, r3, #7
 8005e2a:	4922      	ldr	r1, [pc, #136]	; (8005eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e32:	4b20      	ldr	r3, [pc, #128]	; (8005eb4 <HAL_RCC_ClockConfig+0x1c0>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 0307 	and.w	r3, r3, #7
 8005e3a:	683a      	ldr	r2, [r7, #0]
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d001      	beq.n	8005e44 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	e032      	b.n	8005eaa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 0304 	and.w	r3, r3, #4
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d008      	beq.n	8005e62 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e50:	4b19      	ldr	r3, [pc, #100]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	68db      	ldr	r3, [r3, #12]
 8005e5c:	4916      	ldr	r1, [pc, #88]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 0308 	and.w	r3, r3, #8
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d009      	beq.n	8005e82 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005e6e:	4b12      	ldr	r3, [pc, #72]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	691b      	ldr	r3, [r3, #16]
 8005e7a:	00db      	lsls	r3, r3, #3
 8005e7c:	490e      	ldr	r1, [pc, #56]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005e82:	f000 f821 	bl	8005ec8 <HAL_RCC_GetSysClockFreq>
 8005e86:	4602      	mov	r2, r0
 8005e88:	4b0b      	ldr	r3, [pc, #44]	; (8005eb8 <HAL_RCC_ClockConfig+0x1c4>)
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	091b      	lsrs	r3, r3, #4
 8005e8e:	f003 030f 	and.w	r3, r3, #15
 8005e92:	490a      	ldr	r1, [pc, #40]	; (8005ebc <HAL_RCC_ClockConfig+0x1c8>)
 8005e94:	5ccb      	ldrb	r3, [r1, r3]
 8005e96:	fa22 f303 	lsr.w	r3, r2, r3
 8005e9a:	4a09      	ldr	r2, [pc, #36]	; (8005ec0 <HAL_RCC_ClockConfig+0x1cc>)
 8005e9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005e9e:	4b09      	ldr	r3, [pc, #36]	; (8005ec4 <HAL_RCC_ClockConfig+0x1d0>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f7fe fe8e 	bl	8004bc4 <HAL_InitTick>

  return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3710      	adds	r7, #16
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	40022000 	.word	0x40022000
 8005eb8:	40021000 	.word	0x40021000
 8005ebc:	0800e958 	.word	0x0800e958
 8005ec0:	2000023c 	.word	0x2000023c
 8005ec4:	20000240 	.word	0x20000240

08005ec8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ecc:	b099      	sub	sp, #100	; 0x64
 8005ece:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8005ed0:	4b66      	ldr	r3, [pc, #408]	; (800606c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005ed2:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8005ed6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005ed8:	c407      	stmia	r4!, {r0, r1, r2}
 8005eda:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8005edc:	4b64      	ldr	r3, [pc, #400]	; (8006070 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005ede:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8005ee2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005ee4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	657b      	str	r3, [r7, #84]	; 0x54
 8005eec:	2300      	movs	r3, #0
 8005eee:	653b      	str	r3, [r7, #80]	; 0x50
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t sysclockfreq = 0U;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	65bb      	str	r3, [r7, #88]	; 0x58
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8005efc:	2300      	movs	r3, #0
 8005efe:	64bb      	str	r3, [r7, #72]	; 0x48
 8005f00:	2300      	movs	r3, #0
 8005f02:	647b      	str	r3, [r7, #68]	; 0x44
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005f04:	4b5b      	ldr	r3, [pc, #364]	; (8006074 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	657b      	str	r3, [r7, #84]	; 0x54

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005f0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f0c:	f003 030c 	and.w	r3, r3, #12
 8005f10:	2b04      	cmp	r3, #4
 8005f12:	d002      	beq.n	8005f1a <HAL_RCC_GetSysClockFreq+0x52>
 8005f14:	2b08      	cmp	r3, #8
 8005f16:	d003      	beq.n	8005f20 <HAL_RCC_GetSysClockFreq+0x58>
 8005f18:	e09f      	b.n	800605a <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005f1a:	4b57      	ldr	r3, [pc, #348]	; (8006078 <HAL_RCC_GetSysClockFreq+0x1b0>)
 8005f1c:	65bb      	str	r3, [r7, #88]	; 0x58
      break;
 8005f1e:	e09f      	b.n	8006060 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005f20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f22:	0c9b      	lsrs	r3, r3, #18
 8005f24:	f003 030f 	and.w	r3, r3, #15
 8005f28:	3340      	adds	r3, #64	; 0x40
 8005f2a:	f107 0220 	add.w	r2, r7, #32
 8005f2e:	4413      	add	r3, r2
 8005f30:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8005f34:	64fb      	str	r3, [r7, #76]	; 0x4c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005f36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	f000 8084 	beq.w	800604a <HAL_RCC_GetSysClockFreq+0x182>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8005f42:	4b4c      	ldr	r3, [pc, #304]	; (8006074 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f46:	f003 030f 	and.w	r3, r3, #15
 8005f4a:	3340      	adds	r3, #64	; 0x40
 8005f4c:	f107 0220 	add.w	r2, r7, #32
 8005f50:	4413      	add	r3, r2
 8005f52:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8005f56:	653b      	str	r3, [r7, #80]	; 0x50
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8005f58:	4b46      	ldr	r3, [pc, #280]	; (8006074 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d060      	beq.n	8006026 <HAL_RCC_GetSysClockFreq+0x15e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8005f64:	4b43      	ldr	r3, [pc, #268]	; (8006074 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f68:	091b      	lsrs	r3, r3, #4
 8005f6a:	f003 030f 	and.w	r3, r3, #15
 8005f6e:	3301      	adds	r3, #1
 8005f70:	64bb      	str	r3, [r7, #72]	; 0x48
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8005f72:	4b40      	ldr	r3, [pc, #256]	; (8006074 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f76:	0a1b      	lsrs	r3, r3, #8
 8005f78:	f003 030f 	and.w	r3, r3, #15
 8005f7c:	3302      	adds	r3, #2
 8005f7e:	647b      	str	r3, [r7, #68]	; 0x44
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8005f80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f82:	2200      	movs	r2, #0
 8005f84:	613b      	str	r3, [r7, #16]
 8005f86:	617a      	str	r2, [r7, #20]
 8005f88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	61bb      	str	r3, [r7, #24]
 8005f8e:	61fa      	str	r2, [r7, #28]
 8005f90:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8005f94:	4622      	mov	r2, r4
 8005f96:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005f9a:	4684      	mov	ip, r0
 8005f9c:	fb0c f202 	mul.w	r2, ip, r2
 8005fa0:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8005fa4:	468c      	mov	ip, r1
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	4621      	mov	r1, r4
 8005faa:	4603      	mov	r3, r0
 8005fac:	fb03 f30c 	mul.w	r3, r3, ip
 8005fb0:	4413      	add	r3, r2
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	69b9      	ldr	r1, [r7, #24]
 8005fb6:	fba2 8901 	umull	r8, r9, r2, r1
 8005fba:	444b      	add	r3, r9
 8005fbc:	4699      	mov	r9, r3
 8005fbe:	4b2e      	ldr	r3, [pc, #184]	; (8006078 <HAL_RCC_GetSysClockFreq+0x1b0>)
 8005fc0:	fb03 f209 	mul.w	r2, r3, r9
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	fb03 f308 	mul.w	r3, r3, r8
 8005fca:	4413      	add	r3, r2
 8005fcc:	4a2a      	ldr	r2, [pc, #168]	; (8006078 <HAL_RCC_GetSysClockFreq+0x1b0>)
 8005fce:	fba8 ab02 	umull	sl, fp, r8, r2
 8005fd2:	445b      	add	r3, fp
 8005fd4:	469b      	mov	fp, r3
 8005fd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fd8:	2200      	movs	r2, #0
 8005fda:	60bb      	str	r3, [r7, #8]
 8005fdc:	60fa      	str	r2, [r7, #12]
 8005fde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	603b      	str	r3, [r7, #0]
 8005fe4:	607a      	str	r2, [r7, #4]
 8005fe6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005fea:	4622      	mov	r2, r4
 8005fec:	e9d7 8900 	ldrd	r8, r9, [r7]
 8005ff0:	4641      	mov	r1, r8
 8005ff2:	fb01 f202 	mul.w	r2, r1, r2
 8005ff6:	46cc      	mov	ip, r9
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	4621      	mov	r1, r4
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	fb03 f30c 	mul.w	r3, r3, ip
 8006002:	4413      	add	r3, r2
 8006004:	4602      	mov	r2, r0
 8006006:	4641      	mov	r1, r8
 8006008:	fba2 5601 	umull	r5, r6, r2, r1
 800600c:	4433      	add	r3, r6
 800600e:	461e      	mov	r6, r3
 8006010:	462a      	mov	r2, r5
 8006012:	4633      	mov	r3, r6
 8006014:	4650      	mov	r0, sl
 8006016:	4659      	mov	r1, fp
 8006018:	f7fb f90a 	bl	8001230 <__aeabi_uldivmod>
 800601c:	4602      	mov	r2, r0
 800601e:	460b      	mov	r3, r1
 8006020:	4613      	mov	r3, r2
 8006022:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006024:	e007      	b.n	8006036 <HAL_RCC_GetSysClockFreq+0x16e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8006026:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006028:	4a13      	ldr	r2, [pc, #76]	; (8006078 <HAL_RCC_GetSysClockFreq+0x1b0>)
 800602a:	fb03 f202 	mul.w	r2, r3, r2
 800602e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006030:	fbb2 f3f3 	udiv	r3, r2, r3
 8006034:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8006036:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 800603a:	461a      	mov	r2, r3
 800603c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800603e:	4293      	cmp	r3, r2
 8006040:	d108      	bne.n	8006054 <HAL_RCC_GetSysClockFreq+0x18c>
        {
          pllclk = pllclk / 2;
 8006042:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006044:	085b      	lsrs	r3, r3, #1
 8006046:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006048:	e004      	b.n	8006054 <HAL_RCC_GetSysClockFreq+0x18c>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800604a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800604c:	4a0b      	ldr	r2, [pc, #44]	; (800607c <HAL_RCC_GetSysClockFreq+0x1b4>)
 800604e:	fb02 f303 	mul.w	r3, r2, r3
 8006052:	65fb      	str	r3, [r7, #92]	; 0x5c
      }
      sysclockfreq = pllclk;
 8006054:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006056:	65bb      	str	r3, [r7, #88]	; 0x58
      break;
 8006058:	e002      	b.n	8006060 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800605a:	4b09      	ldr	r3, [pc, #36]	; (8006080 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800605c:	65bb      	str	r3, [r7, #88]	; 0x58
      break;
 800605e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006060:	6dbb      	ldr	r3, [r7, #88]	; 0x58
}
 8006062:	4618      	mov	r0, r3
 8006064:	3764      	adds	r7, #100	; 0x64
 8006066:	46bd      	mov	sp, r7
 8006068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800606c:	0800e930 	.word	0x0800e930
 8006070:	0800e940 	.word	0x0800e940
 8006074:	40021000 	.word	0x40021000
 8006078:	017d7840 	.word	0x017d7840
 800607c:	003d0900 	.word	0x003d0900
 8006080:	007a1200 	.word	0x007a1200

08006084 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006084:	b480      	push	{r7}
 8006086:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006088:	4b02      	ldr	r3, [pc, #8]	; (8006094 <HAL_RCC_GetHCLKFreq+0x10>)
 800608a:	681b      	ldr	r3, [r3, #0]
}
 800608c:	4618      	mov	r0, r3
 800608e:	46bd      	mov	sp, r7
 8006090:	bc80      	pop	{r7}
 8006092:	4770      	bx	lr
 8006094:	2000023c 	.word	0x2000023c

08006098 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800609c:	f7ff fff2 	bl	8006084 <HAL_RCC_GetHCLKFreq>
 80060a0:	4602      	mov	r2, r0
 80060a2:	4b05      	ldr	r3, [pc, #20]	; (80060b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	0a1b      	lsrs	r3, r3, #8
 80060a8:	f003 0307 	and.w	r3, r3, #7
 80060ac:	4903      	ldr	r1, [pc, #12]	; (80060bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80060ae:	5ccb      	ldrb	r3, [r1, r3]
 80060b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	bd80      	pop	{r7, pc}
 80060b8:	40021000 	.word	0x40021000
 80060bc:	0800e968 	.word	0x0800e968

080060c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80060c4:	f7ff ffde 	bl	8006084 <HAL_RCC_GetHCLKFreq>
 80060c8:	4602      	mov	r2, r0
 80060ca:	4b05      	ldr	r3, [pc, #20]	; (80060e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	0adb      	lsrs	r3, r3, #11
 80060d0:	f003 0307 	and.w	r3, r3, #7
 80060d4:	4903      	ldr	r1, [pc, #12]	; (80060e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80060d6:	5ccb      	ldrb	r3, [r1, r3]
 80060d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060dc:	4618      	mov	r0, r3
 80060de:	bd80      	pop	{r7, pc}
 80060e0:	40021000 	.word	0x40021000
 80060e4:	0800e968 	.word	0x0800e968

080060e8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b083      	sub	sp, #12
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	220f      	movs	r2, #15
 80060f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80060f8:	4b11      	ldr	r3, [pc, #68]	; (8006140 <HAL_RCC_GetClockConfig+0x58>)
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	f003 0203 	and.w	r2, r3, #3
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006104:	4b0e      	ldr	r3, [pc, #56]	; (8006140 <HAL_RCC_GetClockConfig+0x58>)
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006110:	4b0b      	ldr	r3, [pc, #44]	; (8006140 <HAL_RCC_GetClockConfig+0x58>)
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800611c:	4b08      	ldr	r3, [pc, #32]	; (8006140 <HAL_RCC_GetClockConfig+0x58>)
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	08db      	lsrs	r3, r3, #3
 8006122:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800612a:	4b06      	ldr	r3, [pc, #24]	; (8006144 <HAL_RCC_GetClockConfig+0x5c>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0207 	and.w	r2, r3, #7
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8006136:	bf00      	nop
 8006138:	370c      	adds	r7, #12
 800613a:	46bd      	mov	sp, r7
 800613c:	bc80      	pop	{r7}
 800613e:	4770      	bx	lr
 8006140:	40021000 	.word	0x40021000
 8006144:	40022000 	.word	0x40022000

08006148 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006148:	b480      	push	{r7}
 800614a:	b085      	sub	sp, #20
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006150:	4b0a      	ldr	r3, [pc, #40]	; (800617c <RCC_Delay+0x34>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a0a      	ldr	r2, [pc, #40]	; (8006180 <RCC_Delay+0x38>)
 8006156:	fba2 2303 	umull	r2, r3, r2, r3
 800615a:	0a5b      	lsrs	r3, r3, #9
 800615c:	687a      	ldr	r2, [r7, #4]
 800615e:	fb02 f303 	mul.w	r3, r2, r3
 8006162:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006164:	bf00      	nop
  }
  while (Delay --);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	1e5a      	subs	r2, r3, #1
 800616a:	60fa      	str	r2, [r7, #12]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d1f9      	bne.n	8006164 <RCC_Delay+0x1c>
}
 8006170:	bf00      	nop
 8006172:	bf00      	nop
 8006174:	3714      	adds	r7, #20
 8006176:	46bd      	mov	sp, r7
 8006178:	bc80      	pop	{r7}
 800617a:	4770      	bx	lr
 800617c:	2000023c 	.word	0x2000023c
 8006180:	10624dd3 	.word	0x10624dd3

08006184 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b082      	sub	sp, #8
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d101      	bne.n	8006196 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e041      	b.n	800621a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800619c:	b2db      	uxtb	r3, r3
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d106      	bne.n	80061b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 f839 	bl	8006222 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2202      	movs	r2, #2
 80061b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	3304      	adds	r3, #4
 80061c0:	4619      	mov	r1, r3
 80061c2:	4610      	mov	r0, r2
 80061c4:	f000 f9bc 	bl	8006540 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2201      	movs	r2, #1
 80061cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2201      	movs	r2, #1
 80061d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2201      	movs	r2, #1
 80061e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2201      	movs	r2, #1
 80061ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2201      	movs	r2, #1
 80061f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2201      	movs	r2, #1
 80061fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2201      	movs	r2, #1
 8006214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006218:	2300      	movs	r3, #0
}
 800621a:	4618      	mov	r0, r3
 800621c:	3708      	adds	r7, #8
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}

08006222 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006222:	b480      	push	{r7}
 8006224:	b083      	sub	sp, #12
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800622a:	bf00      	nop
 800622c:	370c      	adds	r7, #12
 800622e:	46bd      	mov	sp, r7
 8006230:	bc80      	pop	{r7}
 8006232:	4770      	bx	lr

08006234 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006234:	b480      	push	{r7}
 8006236:	b085      	sub	sp, #20
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006242:	b2db      	uxtb	r3, r3
 8006244:	2b01      	cmp	r3, #1
 8006246:	d001      	beq.n	800624c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006248:	2301      	movs	r3, #1
 800624a:	e03f      	b.n	80062cc <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2202      	movs	r2, #2
 8006250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68da      	ldr	r2, [r3, #12]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f042 0201 	orr.w	r2, r2, #1
 8006262:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a1b      	ldr	r2, [pc, #108]	; (80062d8 <HAL_TIM_Base_Start_IT+0xa4>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d013      	beq.n	8006296 <HAL_TIM_Base_Start_IT+0x62>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006276:	d00e      	beq.n	8006296 <HAL_TIM_Base_Start_IT+0x62>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a17      	ldr	r2, [pc, #92]	; (80062dc <HAL_TIM_Base_Start_IT+0xa8>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d009      	beq.n	8006296 <HAL_TIM_Base_Start_IT+0x62>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a16      	ldr	r2, [pc, #88]	; (80062e0 <HAL_TIM_Base_Start_IT+0xac>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d004      	beq.n	8006296 <HAL_TIM_Base_Start_IT+0x62>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a14      	ldr	r2, [pc, #80]	; (80062e4 <HAL_TIM_Base_Start_IT+0xb0>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d111      	bne.n	80062ba <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	f003 0307 	and.w	r3, r3, #7
 80062a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2b06      	cmp	r3, #6
 80062a6:	d010      	beq.n	80062ca <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f042 0201 	orr.w	r2, r2, #1
 80062b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062b8:	e007      	b.n	80062ca <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f042 0201 	orr.w	r2, r2, #1
 80062c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062ca:	2300      	movs	r3, #0
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	3714      	adds	r7, #20
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bc80      	pop	{r7}
 80062d4:	4770      	bx	lr
 80062d6:	bf00      	nop
 80062d8:	40012c00 	.word	0x40012c00
 80062dc:	40000400 	.word	0x40000400
 80062e0:	40000800 	.word	0x40000800
 80062e4:	40000c00 	.word	0x40000c00

080062e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b082      	sub	sp, #8
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	691b      	ldr	r3, [r3, #16]
 80062f6:	f003 0302 	and.w	r3, r3, #2
 80062fa:	2b02      	cmp	r3, #2
 80062fc:	d122      	bne.n	8006344 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	f003 0302 	and.w	r3, r3, #2
 8006308:	2b02      	cmp	r3, #2
 800630a:	d11b      	bne.n	8006344 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f06f 0202 	mvn.w	r2, #2
 8006314:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2201      	movs	r2, #1
 800631a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	699b      	ldr	r3, [r3, #24]
 8006322:	f003 0303 	and.w	r3, r3, #3
 8006326:	2b00      	cmp	r3, #0
 8006328:	d003      	beq.n	8006332 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 f8ed 	bl	800650a <HAL_TIM_IC_CaptureCallback>
 8006330:	e005      	b.n	800633e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f000 f8e0 	bl	80064f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f000 f8ef 	bl	800651c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	691b      	ldr	r3, [r3, #16]
 800634a:	f003 0304 	and.w	r3, r3, #4
 800634e:	2b04      	cmp	r3, #4
 8006350:	d122      	bne.n	8006398 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	68db      	ldr	r3, [r3, #12]
 8006358:	f003 0304 	and.w	r3, r3, #4
 800635c:	2b04      	cmp	r3, #4
 800635e:	d11b      	bne.n	8006398 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f06f 0204 	mvn.w	r2, #4
 8006368:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2202      	movs	r2, #2
 800636e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	699b      	ldr	r3, [r3, #24]
 8006376:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800637a:	2b00      	cmp	r3, #0
 800637c:	d003      	beq.n	8006386 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f000 f8c3 	bl	800650a <HAL_TIM_IC_CaptureCallback>
 8006384:	e005      	b.n	8006392 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f000 f8b6 	bl	80064f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f000 f8c5 	bl	800651c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	691b      	ldr	r3, [r3, #16]
 800639e:	f003 0308 	and.w	r3, r3, #8
 80063a2:	2b08      	cmp	r3, #8
 80063a4:	d122      	bne.n	80063ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	68db      	ldr	r3, [r3, #12]
 80063ac:	f003 0308 	and.w	r3, r3, #8
 80063b0:	2b08      	cmp	r3, #8
 80063b2:	d11b      	bne.n	80063ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f06f 0208 	mvn.w	r2, #8
 80063bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2204      	movs	r2, #4
 80063c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	69db      	ldr	r3, [r3, #28]
 80063ca:	f003 0303 	and.w	r3, r3, #3
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d003      	beq.n	80063da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f000 f899 	bl	800650a <HAL_TIM_IC_CaptureCallback>
 80063d8:	e005      	b.n	80063e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f000 f88c 	bl	80064f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f000 f89b 	bl	800651c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2200      	movs	r2, #0
 80063ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	691b      	ldr	r3, [r3, #16]
 80063f2:	f003 0310 	and.w	r3, r3, #16
 80063f6:	2b10      	cmp	r3, #16
 80063f8:	d122      	bne.n	8006440 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	f003 0310 	and.w	r3, r3, #16
 8006404:	2b10      	cmp	r3, #16
 8006406:	d11b      	bne.n	8006440 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f06f 0210 	mvn.w	r2, #16
 8006410:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2208      	movs	r2, #8
 8006416:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	69db      	ldr	r3, [r3, #28]
 800641e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006422:	2b00      	cmp	r3, #0
 8006424:	d003      	beq.n	800642e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f000 f86f 	bl	800650a <HAL_TIM_IC_CaptureCallback>
 800642c:	e005      	b.n	800643a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f000 f862 	bl	80064f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	f000 f871 	bl	800651c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	691b      	ldr	r3, [r3, #16]
 8006446:	f003 0301 	and.w	r3, r3, #1
 800644a:	2b01      	cmp	r3, #1
 800644c:	d10e      	bne.n	800646c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	68db      	ldr	r3, [r3, #12]
 8006454:	f003 0301 	and.w	r3, r3, #1
 8006458:	2b01      	cmp	r3, #1
 800645a:	d107      	bne.n	800646c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f06f 0201 	mvn.w	r2, #1
 8006464:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f7fd fd56 	bl	8003f18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006476:	2b80      	cmp	r3, #128	; 0x80
 8006478:	d10e      	bne.n	8006498 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006484:	2b80      	cmp	r3, #128	; 0x80
 8006486:	d107      	bne.n	8006498 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 f8c9 	bl	800662a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	691b      	ldr	r3, [r3, #16]
 800649e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064a2:	2b40      	cmp	r3, #64	; 0x40
 80064a4:	d10e      	bne.n	80064c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064b0:	2b40      	cmp	r3, #64	; 0x40
 80064b2:	d107      	bne.n	80064c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80064bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f000 f835 	bl	800652e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	691b      	ldr	r3, [r3, #16]
 80064ca:	f003 0320 	and.w	r3, r3, #32
 80064ce:	2b20      	cmp	r3, #32
 80064d0:	d10e      	bne.n	80064f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	f003 0320 	and.w	r3, r3, #32
 80064dc:	2b20      	cmp	r3, #32
 80064de:	d107      	bne.n	80064f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f06f 0220 	mvn.w	r2, #32
 80064e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f000 f894 	bl	8006618 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064f0:	bf00      	nop
 80064f2:	3708      	adds	r7, #8
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006500:	bf00      	nop
 8006502:	370c      	adds	r7, #12
 8006504:	46bd      	mov	sp, r7
 8006506:	bc80      	pop	{r7}
 8006508:	4770      	bx	lr

0800650a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800650a:	b480      	push	{r7}
 800650c:	b083      	sub	sp, #12
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006512:	bf00      	nop
 8006514:	370c      	adds	r7, #12
 8006516:	46bd      	mov	sp, r7
 8006518:	bc80      	pop	{r7}
 800651a:	4770      	bx	lr

0800651c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800651c:	b480      	push	{r7}
 800651e:	b083      	sub	sp, #12
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006524:	bf00      	nop
 8006526:	370c      	adds	r7, #12
 8006528:	46bd      	mov	sp, r7
 800652a:	bc80      	pop	{r7}
 800652c:	4770      	bx	lr

0800652e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800652e:	b480      	push	{r7}
 8006530:	b083      	sub	sp, #12
 8006532:	af00      	add	r7, sp, #0
 8006534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006536:	bf00      	nop
 8006538:	370c      	adds	r7, #12
 800653a:	46bd      	mov	sp, r7
 800653c:	bc80      	pop	{r7}
 800653e:	4770      	bx	lr

08006540 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006540:	b480      	push	{r7}
 8006542:	b085      	sub	sp, #20
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
 8006548:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a2d      	ldr	r2, [pc, #180]	; (8006608 <TIM_Base_SetConfig+0xc8>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d00f      	beq.n	8006578 <TIM_Base_SetConfig+0x38>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800655e:	d00b      	beq.n	8006578 <TIM_Base_SetConfig+0x38>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a2a      	ldr	r2, [pc, #168]	; (800660c <TIM_Base_SetConfig+0xcc>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d007      	beq.n	8006578 <TIM_Base_SetConfig+0x38>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	4a29      	ldr	r2, [pc, #164]	; (8006610 <TIM_Base_SetConfig+0xd0>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d003      	beq.n	8006578 <TIM_Base_SetConfig+0x38>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a28      	ldr	r2, [pc, #160]	; (8006614 <TIM_Base_SetConfig+0xd4>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d108      	bne.n	800658a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800657e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	68fa      	ldr	r2, [r7, #12]
 8006586:	4313      	orrs	r3, r2
 8006588:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	4a1e      	ldr	r2, [pc, #120]	; (8006608 <TIM_Base_SetConfig+0xc8>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d00f      	beq.n	80065b2 <TIM_Base_SetConfig+0x72>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006598:	d00b      	beq.n	80065b2 <TIM_Base_SetConfig+0x72>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4a1b      	ldr	r2, [pc, #108]	; (800660c <TIM_Base_SetConfig+0xcc>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d007      	beq.n	80065b2 <TIM_Base_SetConfig+0x72>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	4a1a      	ldr	r2, [pc, #104]	; (8006610 <TIM_Base_SetConfig+0xd0>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d003      	beq.n	80065b2 <TIM_Base_SetConfig+0x72>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	4a19      	ldr	r2, [pc, #100]	; (8006614 <TIM_Base_SetConfig+0xd4>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d108      	bne.n	80065c4 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	68db      	ldr	r3, [r3, #12]
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	4313      	orrs	r3, r2
 80065c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	695b      	ldr	r3, [r3, #20]
 80065ce:	4313      	orrs	r3, r2
 80065d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	68fa      	ldr	r2, [r7, #12]
 80065d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	689a      	ldr	r2, [r3, #8]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	4a07      	ldr	r2, [pc, #28]	; (8006608 <TIM_Base_SetConfig+0xc8>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d103      	bne.n	80065f8 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	691a      	ldr	r2, [r3, #16]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2201      	movs	r2, #1
 80065fc:	615a      	str	r2, [r3, #20]
}
 80065fe:	bf00      	nop
 8006600:	3714      	adds	r7, #20
 8006602:	46bd      	mov	sp, r7
 8006604:	bc80      	pop	{r7}
 8006606:	4770      	bx	lr
 8006608:	40012c00 	.word	0x40012c00
 800660c:	40000400 	.word	0x40000400
 8006610:	40000800 	.word	0x40000800
 8006614:	40000c00 	.word	0x40000c00

08006618 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006620:	bf00      	nop
 8006622:	370c      	adds	r7, #12
 8006624:	46bd      	mov	sp, r7
 8006626:	bc80      	pop	{r7}
 8006628:	4770      	bx	lr

0800662a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800662a:	b480      	push	{r7}
 800662c:	b083      	sub	sp, #12
 800662e:	af00      	add	r7, sp, #0
 8006630:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006632:	bf00      	nop
 8006634:	370c      	adds	r7, #12
 8006636:	46bd      	mov	sp, r7
 8006638:	bc80      	pop	{r7}
 800663a:	4770      	bx	lr

0800663c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b082      	sub	sp, #8
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d101      	bne.n	800664e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	e03f      	b.n	80066ce <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006654:	b2db      	uxtb	r3, r3
 8006656:	2b00      	cmp	r3, #0
 8006658:	d106      	bne.n	8006668 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2200      	movs	r2, #0
 800665e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f7fe fa08 	bl	8004a78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2224      	movs	r2, #36	; 0x24
 800666c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	68da      	ldr	r2, [r3, #12]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800667e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f000 fcc1 	bl	8007008 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	691a      	ldr	r2, [r3, #16]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006694:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	695a      	ldr	r2, [r3, #20]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80066a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	68da      	ldr	r2, [r3, #12]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80066b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2200      	movs	r2, #0
 80066ba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2220      	movs	r2, #32
 80066c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2220      	movs	r2, #32
 80066c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80066cc:	2300      	movs	r3, #0
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3708      	adds	r7, #8
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}

080066d6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066d6:	b580      	push	{r7, lr}
 80066d8:	b08a      	sub	sp, #40	; 0x28
 80066da:	af02      	add	r7, sp, #8
 80066dc:	60f8      	str	r0, [r7, #12]
 80066de:	60b9      	str	r1, [r7, #8]
 80066e0:	603b      	str	r3, [r7, #0]
 80066e2:	4613      	mov	r3, r2
 80066e4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80066e6:	2300      	movs	r3, #0
 80066e8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	2b20      	cmp	r3, #32
 80066f4:	d17c      	bne.n	80067f0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d002      	beq.n	8006702 <HAL_UART_Transmit+0x2c>
 80066fc:	88fb      	ldrh	r3, [r7, #6]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d101      	bne.n	8006706 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006702:	2301      	movs	r3, #1
 8006704:	e075      	b.n	80067f2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800670c:	2b01      	cmp	r3, #1
 800670e:	d101      	bne.n	8006714 <HAL_UART_Transmit+0x3e>
 8006710:	2302      	movs	r3, #2
 8006712:	e06e      	b.n	80067f2 <HAL_UART_Transmit+0x11c>
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2200      	movs	r2, #0
 8006720:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2221      	movs	r2, #33	; 0x21
 8006726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800672a:	f7fe fc05 	bl	8004f38 <HAL_GetTick>
 800672e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	88fa      	ldrh	r2, [r7, #6]
 8006734:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	88fa      	ldrh	r2, [r7, #6]
 800673a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006744:	d108      	bne.n	8006758 <HAL_UART_Transmit+0x82>
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	691b      	ldr	r3, [r3, #16]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d104      	bne.n	8006758 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800674e:	2300      	movs	r3, #0
 8006750:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	61bb      	str	r3, [r7, #24]
 8006756:	e003      	b.n	8006760 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800675c:	2300      	movs	r3, #0
 800675e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006768:	e02a      	b.n	80067c0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	9300      	str	r3, [sp, #0]
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	2200      	movs	r2, #0
 8006772:	2180      	movs	r1, #128	; 0x80
 8006774:	68f8      	ldr	r0, [r7, #12]
 8006776:	f000 fa73 	bl	8006c60 <UART_WaitOnFlagUntilTimeout>
 800677a:	4603      	mov	r3, r0
 800677c:	2b00      	cmp	r3, #0
 800677e:	d001      	beq.n	8006784 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006780:	2303      	movs	r3, #3
 8006782:	e036      	b.n	80067f2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006784:	69fb      	ldr	r3, [r7, #28]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d10b      	bne.n	80067a2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800678a:	69bb      	ldr	r3, [r7, #24]
 800678c:	881b      	ldrh	r3, [r3, #0]
 800678e:	461a      	mov	r2, r3
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006798:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800679a:	69bb      	ldr	r3, [r7, #24]
 800679c:	3302      	adds	r3, #2
 800679e:	61bb      	str	r3, [r7, #24]
 80067a0:	e007      	b.n	80067b2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80067a2:	69fb      	ldr	r3, [r7, #28]
 80067a4:	781a      	ldrb	r2, [r3, #0]
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80067ac:	69fb      	ldr	r3, [r7, #28]
 80067ae:	3301      	adds	r3, #1
 80067b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	3b01      	subs	r3, #1
 80067ba:	b29a      	uxth	r2, r3
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d1cf      	bne.n	800676a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	9300      	str	r3, [sp, #0]
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	2200      	movs	r2, #0
 80067d2:	2140      	movs	r1, #64	; 0x40
 80067d4:	68f8      	ldr	r0, [r7, #12]
 80067d6:	f000 fa43 	bl	8006c60 <UART_WaitOnFlagUntilTimeout>
 80067da:	4603      	mov	r3, r0
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d001      	beq.n	80067e4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80067e0:	2303      	movs	r3, #3
 80067e2:	e006      	b.n	80067f2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2220      	movs	r2, #32
 80067e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80067ec:	2300      	movs	r3, #0
 80067ee:	e000      	b.n	80067f2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80067f0:	2302      	movs	r3, #2
  }
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3720      	adds	r7, #32
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}

080067fa <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067fa:	b480      	push	{r7}
 80067fc:	b085      	sub	sp, #20
 80067fe:	af00      	add	r7, sp, #0
 8006800:	60f8      	str	r0, [r7, #12]
 8006802:	60b9      	str	r1, [r7, #8]
 8006804:	4613      	mov	r3, r2
 8006806:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800680e:	b2db      	uxtb	r3, r3
 8006810:	2b20      	cmp	r3, #32
 8006812:	d130      	bne.n	8006876 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d002      	beq.n	8006820 <HAL_UART_Transmit_IT+0x26>
 800681a:	88fb      	ldrh	r3, [r7, #6]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d101      	bne.n	8006824 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e029      	b.n	8006878 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800682a:	2b01      	cmp	r3, #1
 800682c:	d101      	bne.n	8006832 <HAL_UART_Transmit_IT+0x38>
 800682e:	2302      	movs	r3, #2
 8006830:	e022      	b.n	8006878 <HAL_UART_Transmit_IT+0x7e>
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2201      	movs	r2, #1
 8006836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	68ba      	ldr	r2, [r7, #8]
 800683e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	88fa      	ldrh	r2, [r7, #6]
 8006844:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	88fa      	ldrh	r2, [r7, #6]
 800684a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2200      	movs	r2, #0
 8006850:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2221      	movs	r2, #33	; 0x21
 8006856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2200      	movs	r2, #0
 800685e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	68da      	ldr	r2, [r3, #12]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006870:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006872:	2300      	movs	r3, #0
 8006874:	e000      	b.n	8006878 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006876:	2302      	movs	r3, #2
  }
}
 8006878:	4618      	mov	r0, r3
 800687a:	3714      	adds	r7, #20
 800687c:	46bd      	mov	sp, r7
 800687e:	bc80      	pop	{r7}
 8006880:	4770      	bx	lr

08006882 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006882:	b580      	push	{r7, lr}
 8006884:	b084      	sub	sp, #16
 8006886:	af00      	add	r7, sp, #0
 8006888:	60f8      	str	r0, [r7, #12]
 800688a:	60b9      	str	r1, [r7, #8]
 800688c:	4613      	mov	r3, r2
 800688e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006896:	b2db      	uxtb	r3, r3
 8006898:	2b20      	cmp	r3, #32
 800689a:	d11d      	bne.n	80068d8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d002      	beq.n	80068a8 <HAL_UART_Receive_IT+0x26>
 80068a2:	88fb      	ldrh	r3, [r7, #6]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d101      	bne.n	80068ac <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80068a8:	2301      	movs	r3, #1
 80068aa:	e016      	b.n	80068da <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d101      	bne.n	80068ba <HAL_UART_Receive_IT+0x38>
 80068b6:	2302      	movs	r3, #2
 80068b8:	e00f      	b.n	80068da <HAL_UART_Receive_IT+0x58>
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2201      	movs	r2, #1
 80068be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2200      	movs	r2, #0
 80068c6:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80068c8:	88fb      	ldrh	r3, [r7, #6]
 80068ca:	461a      	mov	r2, r3
 80068cc:	68b9      	ldr	r1, [r7, #8]
 80068ce:	68f8      	ldr	r0, [r7, #12]
 80068d0:	f000 fa10 	bl	8006cf4 <UART_Start_Receive_IT>
 80068d4:	4603      	mov	r3, r0
 80068d6:	e000      	b.n	80068da <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80068d8:	2302      	movs	r3, #2
  }
}
 80068da:	4618      	mov	r0, r3
 80068dc:	3710      	adds	r7, #16
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}
	...

080068e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b08a      	sub	sp, #40	; 0x28
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	68db      	ldr	r3, [r3, #12]
 80068fa:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	695b      	ldr	r3, [r3, #20]
 8006902:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006904:	2300      	movs	r3, #0
 8006906:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006908:	2300      	movs	r3, #0
 800690a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800690c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690e:	f003 030f 	and.w	r3, r3, #15
 8006912:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006914:	69bb      	ldr	r3, [r7, #24]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d10d      	bne.n	8006936 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800691a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800691c:	f003 0320 	and.w	r3, r3, #32
 8006920:	2b00      	cmp	r3, #0
 8006922:	d008      	beq.n	8006936 <HAL_UART_IRQHandler+0x52>
 8006924:	6a3b      	ldr	r3, [r7, #32]
 8006926:	f003 0320 	and.w	r3, r3, #32
 800692a:	2b00      	cmp	r3, #0
 800692c:	d003      	beq.n	8006936 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 fac0 	bl	8006eb4 <UART_Receive_IT>
      return;
 8006934:	e17b      	b.n	8006c2e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006936:	69bb      	ldr	r3, [r7, #24]
 8006938:	2b00      	cmp	r3, #0
 800693a:	f000 80b1 	beq.w	8006aa0 <HAL_UART_IRQHandler+0x1bc>
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	f003 0301 	and.w	r3, r3, #1
 8006944:	2b00      	cmp	r3, #0
 8006946:	d105      	bne.n	8006954 <HAL_UART_IRQHandler+0x70>
 8006948:	6a3b      	ldr	r3, [r7, #32]
 800694a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800694e:	2b00      	cmp	r3, #0
 8006950:	f000 80a6 	beq.w	8006aa0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006956:	f003 0301 	and.w	r3, r3, #1
 800695a:	2b00      	cmp	r3, #0
 800695c:	d00a      	beq.n	8006974 <HAL_UART_IRQHandler+0x90>
 800695e:	6a3b      	ldr	r3, [r7, #32]
 8006960:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006964:	2b00      	cmp	r3, #0
 8006966:	d005      	beq.n	8006974 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800696c:	f043 0201 	orr.w	r2, r3, #1
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006976:	f003 0304 	and.w	r3, r3, #4
 800697a:	2b00      	cmp	r3, #0
 800697c:	d00a      	beq.n	8006994 <HAL_UART_IRQHandler+0xb0>
 800697e:	69fb      	ldr	r3, [r7, #28]
 8006980:	f003 0301 	and.w	r3, r3, #1
 8006984:	2b00      	cmp	r3, #0
 8006986:	d005      	beq.n	8006994 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800698c:	f043 0202 	orr.w	r2, r3, #2
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006996:	f003 0302 	and.w	r3, r3, #2
 800699a:	2b00      	cmp	r3, #0
 800699c:	d00a      	beq.n	80069b4 <HAL_UART_IRQHandler+0xd0>
 800699e:	69fb      	ldr	r3, [r7, #28]
 80069a0:	f003 0301 	and.w	r3, r3, #1
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d005      	beq.n	80069b4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ac:	f043 0204 	orr.w	r2, r3, #4
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80069b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069b6:	f003 0308 	and.w	r3, r3, #8
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d00f      	beq.n	80069de <HAL_UART_IRQHandler+0xfa>
 80069be:	6a3b      	ldr	r3, [r7, #32]
 80069c0:	f003 0320 	and.w	r3, r3, #32
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d104      	bne.n	80069d2 <HAL_UART_IRQHandler+0xee>
 80069c8:	69fb      	ldr	r3, [r7, #28]
 80069ca:	f003 0301 	and.w	r3, r3, #1
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d005      	beq.n	80069de <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069d6:	f043 0208 	orr.w	r2, r3, #8
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	f000 811e 	beq.w	8006c24 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80069e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ea:	f003 0320 	and.w	r3, r3, #32
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d007      	beq.n	8006a02 <HAL_UART_IRQHandler+0x11e>
 80069f2:	6a3b      	ldr	r3, [r7, #32]
 80069f4:	f003 0320 	and.w	r3, r3, #32
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d002      	beq.n	8006a02 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f000 fa59 	bl	8006eb4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	695b      	ldr	r3, [r3, #20]
 8006a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	bf14      	ite	ne
 8006a10:	2301      	movne	r3, #1
 8006a12:	2300      	moveq	r3, #0
 8006a14:	b2db      	uxtb	r3, r3
 8006a16:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a1c:	f003 0308 	and.w	r3, r3, #8
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d102      	bne.n	8006a2a <HAL_UART_IRQHandler+0x146>
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d031      	beq.n	8006a8e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f000 f99b 	bl	8006d66 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	695b      	ldr	r3, [r3, #20]
 8006a36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d023      	beq.n	8006a86 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	695a      	ldr	r2, [r3, #20]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a4c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d013      	beq.n	8006a7e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a5a:	4a76      	ldr	r2, [pc, #472]	; (8006c34 <HAL_UART_IRQHandler+0x350>)
 8006a5c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7fe fb8c 	bl	8005180 <HAL_DMA_Abort_IT>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d016      	beq.n	8006a9c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a74:	687a      	ldr	r2, [r7, #4]
 8006a76:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006a78:	4610      	mov	r0, r2
 8006a7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a7c:	e00e      	b.n	8006a9c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f000 f8da 	bl	8006c38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a84:	e00a      	b.n	8006a9c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f000 f8d6 	bl	8006c38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a8c:	e006      	b.n	8006a9c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f000 f8d2 	bl	8006c38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2200      	movs	r2, #0
 8006a98:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006a9a:	e0c3      	b.n	8006c24 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a9c:	bf00      	nop
    return;
 8006a9e:	e0c1      	b.n	8006c24 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	f040 80a1 	bne.w	8006bec <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8006aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aac:	f003 0310 	and.w	r3, r3, #16
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	f000 809b 	beq.w	8006bec <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8006ab6:	6a3b      	ldr	r3, [r7, #32]
 8006ab8:	f003 0310 	and.w	r3, r3, #16
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	f000 8095 	beq.w	8006bec <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	60fb      	str	r3, [r7, #12]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	60fb      	str	r3, [r7, #12]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	60fb      	str	r3, [r7, #12]
 8006ad6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	695b      	ldr	r3, [r3, #20]
 8006ade:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d04e      	beq.n	8006b84 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8006af0:	8a3b      	ldrh	r3, [r7, #16]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	f000 8098 	beq.w	8006c28 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006afc:	8a3a      	ldrh	r2, [r7, #16]
 8006afe:	429a      	cmp	r2, r3
 8006b00:	f080 8092 	bcs.w	8006c28 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	8a3a      	ldrh	r2, [r7, #16]
 8006b08:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b0e:	699b      	ldr	r3, [r3, #24]
 8006b10:	2b20      	cmp	r3, #32
 8006b12:	d02b      	beq.n	8006b6c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	68da      	ldr	r2, [r3, #12]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b22:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	695a      	ldr	r2, [r3, #20]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f022 0201 	bic.w	r2, r2, #1
 8006b32:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	695a      	ldr	r2, [r3, #20]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b42:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2220      	movs	r2, #32
 8006b48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	68da      	ldr	r2, [r3, #12]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f022 0210 	bic.w	r2, r2, #16
 8006b60:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b66:	4618      	mov	r0, r3
 8006b68:	f7fe facf 	bl	800510a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b74:	b29b      	uxth	r3, r3
 8006b76:	1ad3      	subs	r3, r2, r3
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	4619      	mov	r1, r3
 8006b7c:	6878      	ldr	r0, [r7, #4]
 8006b7e:	f000 f864 	bl	8006c4a <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006b82:	e051      	b.n	8006c28 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b96:	b29b      	uxth	r3, r3
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d047      	beq.n	8006c2c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8006b9c:	8a7b      	ldrh	r3, [r7, #18]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d044      	beq.n	8006c2c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	68da      	ldr	r2, [r3, #12]
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006bb0:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	695a      	ldr	r2, [r3, #20]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f022 0201 	bic.w	r2, r2, #1
 8006bc0:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2220      	movs	r2, #32
 8006bc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	68da      	ldr	r2, [r3, #12]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f022 0210 	bic.w	r2, r2, #16
 8006bde:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006be0:	8a7b      	ldrh	r3, [r7, #18]
 8006be2:	4619      	mov	r1, r3
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f000 f830 	bl	8006c4a <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006bea:	e01f      	b.n	8006c2c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d008      	beq.n	8006c08 <HAL_UART_IRQHandler+0x324>
 8006bf6:	6a3b      	ldr	r3, [r7, #32]
 8006bf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d003      	beq.n	8006c08 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f000 f8f0 	bl	8006de6 <UART_Transmit_IT>
    return;
 8006c06:	e012      	b.n	8006c2e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d00d      	beq.n	8006c2e <HAL_UART_IRQHandler+0x34a>
 8006c12:	6a3b      	ldr	r3, [r7, #32]
 8006c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d008      	beq.n	8006c2e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f000 f931 	bl	8006e84 <UART_EndTransmit_IT>
    return;
 8006c22:	e004      	b.n	8006c2e <HAL_UART_IRQHandler+0x34a>
    return;
 8006c24:	bf00      	nop
 8006c26:	e002      	b.n	8006c2e <HAL_UART_IRQHandler+0x34a>
      return;
 8006c28:	bf00      	nop
 8006c2a:	e000      	b.n	8006c2e <HAL_UART_IRQHandler+0x34a>
      return;
 8006c2c:	bf00      	nop
  }
}
 8006c2e:	3728      	adds	r7, #40	; 0x28
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}
 8006c34:	08006dbf 	.word	0x08006dbf

08006c38 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b083      	sub	sp, #12
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006c40:	bf00      	nop
 8006c42:	370c      	adds	r7, #12
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bc80      	pop	{r7}
 8006c48:	4770      	bx	lr

08006c4a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006c4a:	b480      	push	{r7}
 8006c4c:	b083      	sub	sp, #12
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	6078      	str	r0, [r7, #4]
 8006c52:	460b      	mov	r3, r1
 8006c54:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006c56:	bf00      	nop
 8006c58:	370c      	adds	r7, #12
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bc80      	pop	{r7}
 8006c5e:	4770      	bx	lr

08006c60 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b084      	sub	sp, #16
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	60f8      	str	r0, [r7, #12]
 8006c68:	60b9      	str	r1, [r7, #8]
 8006c6a:	603b      	str	r3, [r7, #0]
 8006c6c:	4613      	mov	r3, r2
 8006c6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c70:	e02c      	b.n	8006ccc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c78:	d028      	beq.n	8006ccc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006c7a:	69bb      	ldr	r3, [r7, #24]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d007      	beq.n	8006c90 <UART_WaitOnFlagUntilTimeout+0x30>
 8006c80:	f7fe f95a 	bl	8004f38 <HAL_GetTick>
 8006c84:	4602      	mov	r2, r0
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	1ad3      	subs	r3, r2, r3
 8006c8a:	69ba      	ldr	r2, [r7, #24]
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d21d      	bcs.n	8006ccc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	68da      	ldr	r2, [r3, #12]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006c9e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	695a      	ldr	r2, [r3, #20]
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f022 0201 	bic.w	r2, r2, #1
 8006cae:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2220      	movs	r2, #32
 8006cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	2220      	movs	r2, #32
 8006cbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006cc8:	2303      	movs	r3, #3
 8006cca:	e00f      	b.n	8006cec <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	4013      	ands	r3, r2
 8006cd6:	68ba      	ldr	r2, [r7, #8]
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	bf0c      	ite	eq
 8006cdc:	2301      	moveq	r3, #1
 8006cde:	2300      	movne	r3, #0
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	461a      	mov	r2, r3
 8006ce4:	79fb      	ldrb	r3, [r7, #7]
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d0c3      	beq.n	8006c72 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006cea:	2300      	movs	r3, #0
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3710      	adds	r7, #16
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}

08006cf4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b085      	sub	sp, #20
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	60f8      	str	r0, [r7, #12]
 8006cfc:	60b9      	str	r1, [r7, #8]
 8006cfe:	4613      	mov	r3, r2
 8006d00:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	68ba      	ldr	r2, [r7, #8]
 8006d06:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	88fa      	ldrh	r2, [r7, #6]
 8006d0c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	88fa      	ldrh	r2, [r7, #6]
 8006d12:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2200      	movs	r2, #0
 8006d18:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2222      	movs	r2, #34	; 0x22
 8006d1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2200      	movs	r2, #0
 8006d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	68da      	ldr	r2, [r3, #12]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d38:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	695a      	ldr	r2, [r3, #20]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f042 0201 	orr.w	r2, r2, #1
 8006d48:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	68da      	ldr	r2, [r3, #12]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f042 0220 	orr.w	r2, r2, #32
 8006d58:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006d5a:	2300      	movs	r3, #0
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3714      	adds	r7, #20
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bc80      	pop	{r7}
 8006d64:	4770      	bx	lr

08006d66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d66:	b480      	push	{r7}
 8006d68:	b083      	sub	sp, #12
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	68da      	ldr	r2, [r3, #12]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006d7c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	695a      	ldr	r2, [r3, #20]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f022 0201 	bic.w	r2, r2, #1
 8006d8c:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d92:	2b01      	cmp	r3, #1
 8006d94:	d107      	bne.n	8006da6 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	68da      	ldr	r2, [r3, #12]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f022 0210 	bic.w	r2, r2, #16
 8006da4:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2220      	movs	r2, #32
 8006daa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006db4:	bf00      	nop
 8006db6:	370c      	adds	r7, #12
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bc80      	pop	{r7}
 8006dbc:	4770      	bx	lr

08006dbe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006dbe:	b580      	push	{r7, lr}
 8006dc0:	b084      	sub	sp, #16
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006dd8:	68f8      	ldr	r0, [r7, #12]
 8006dda:	f7ff ff2d 	bl	8006c38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006dde:	bf00      	nop
 8006de0:	3710      	adds	r7, #16
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}

08006de6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006de6:	b480      	push	{r7}
 8006de8:	b085      	sub	sp, #20
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006df4:	b2db      	uxtb	r3, r3
 8006df6:	2b21      	cmp	r3, #33	; 0x21
 8006df8:	d13e      	bne.n	8006e78 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e02:	d114      	bne.n	8006e2e <UART_Transmit_IT+0x48>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	691b      	ldr	r3, [r3, #16]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d110      	bne.n	8006e2e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6a1b      	ldr	r3, [r3, #32]
 8006e10:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	881b      	ldrh	r3, [r3, #0]
 8006e16:	461a      	mov	r2, r3
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e20:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6a1b      	ldr	r3, [r3, #32]
 8006e26:	1c9a      	adds	r2, r3, #2
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	621a      	str	r2, [r3, #32]
 8006e2c:	e008      	b.n	8006e40 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a1b      	ldr	r3, [r3, #32]
 8006e32:	1c59      	adds	r1, r3, #1
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	6211      	str	r1, [r2, #32]
 8006e38:	781a      	ldrb	r2, [r3, #0]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	3b01      	subs	r3, #1
 8006e48:	b29b      	uxth	r3, r3
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	4619      	mov	r1, r3
 8006e4e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d10f      	bne.n	8006e74 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	68da      	ldr	r2, [r3, #12]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e62:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68da      	ldr	r2, [r3, #12]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e72:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006e74:	2300      	movs	r3, #0
 8006e76:	e000      	b.n	8006e7a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006e78:	2302      	movs	r3, #2
  }
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3714      	adds	r7, #20
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bc80      	pop	{r7}
 8006e82:	4770      	bx	lr

08006e84 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b082      	sub	sp, #8
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	68da      	ldr	r2, [r3, #12]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e9a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2220      	movs	r2, #32
 8006ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f7fc fed3 	bl	8003c50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006eaa:	2300      	movs	r3, #0
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3708      	adds	r7, #8
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}

08006eb4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b086      	sub	sp, #24
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ec2:	b2db      	uxtb	r3, r3
 8006ec4:	2b22      	cmp	r3, #34	; 0x22
 8006ec6:	f040 8099 	bne.w	8006ffc <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ed2:	d117      	bne.n	8006f04 <UART_Receive_IT+0x50>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	691b      	ldr	r3, [r3, #16]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d113      	bne.n	8006f04 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006edc:	2300      	movs	r3, #0
 8006ede:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ee4:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ef2:	b29a      	uxth	r2, r3
 8006ef4:	693b      	ldr	r3, [r7, #16]
 8006ef6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006efc:	1c9a      	adds	r2, r3, #2
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	629a      	str	r2, [r3, #40]	; 0x28
 8006f02:	e026      	b.n	8006f52 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f08:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f16:	d007      	beq.n	8006f28 <UART_Receive_IT+0x74>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	689b      	ldr	r3, [r3, #8]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d10a      	bne.n	8006f36 <UART_Receive_IT+0x82>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	691b      	ldr	r3, [r3, #16]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d106      	bne.n	8006f36 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	b2da      	uxtb	r2, r3
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	701a      	strb	r2, [r3, #0]
 8006f34:	e008      	b.n	8006f48 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f42:	b2da      	uxtb	r2, r3
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f4c:	1c5a      	adds	r2, r3, #1
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	3b01      	subs	r3, #1
 8006f5a:	b29b      	uxth	r3, r3
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	4619      	mov	r1, r3
 8006f60:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d148      	bne.n	8006ff8 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	68da      	ldr	r2, [r3, #12]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f022 0220 	bic.w	r2, r2, #32
 8006f74:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	68da      	ldr	r2, [r3, #12]
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f84:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	695a      	ldr	r2, [r3, #20]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f022 0201 	bic.w	r2, r2, #1
 8006f94:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2220      	movs	r2, #32
 8006f9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fa2:	2b01      	cmp	r3, #1
 8006fa4:	d123      	bne.n	8006fee <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	68da      	ldr	r2, [r3, #12]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f022 0210 	bic.w	r2, r2, #16
 8006fba:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f003 0310 	and.w	r3, r3, #16
 8006fc6:	2b10      	cmp	r3, #16
 8006fc8:	d10a      	bne.n	8006fe0 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006fca:	2300      	movs	r3, #0
 8006fcc:	60fb      	str	r3, [r7, #12]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	60fb      	str	r3, [r7, #12]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	60fb      	str	r3, [r7, #12]
 8006fde:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006fe4:	4619      	mov	r1, r3
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f7ff fe2f 	bl	8006c4a <HAL_UARTEx_RxEventCallback>
 8006fec:	e002      	b.n	8006ff4 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f7fc fdfa 	bl	8003be8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	e002      	b.n	8006ffe <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	e000      	b.n	8006ffe <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8006ffc:	2302      	movs	r3, #2
  }
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3718      	adds	r7, #24
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}
	...

08007008 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b084      	sub	sp, #16
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	691b      	ldr	r3, [r3, #16]
 8007016:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	68da      	ldr	r2, [r3, #12]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	430a      	orrs	r2, r1
 8007024:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	689a      	ldr	r2, [r3, #8]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	691b      	ldr	r3, [r3, #16]
 800702e:	431a      	orrs	r2, r3
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	695b      	ldr	r3, [r3, #20]
 8007034:	4313      	orrs	r3, r2
 8007036:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007042:	f023 030c 	bic.w	r3, r3, #12
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	6812      	ldr	r2, [r2, #0]
 800704a:	68b9      	ldr	r1, [r7, #8]
 800704c:	430b      	orrs	r3, r1
 800704e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	695b      	ldr	r3, [r3, #20]
 8007056:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	699a      	ldr	r2, [r3, #24]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	430a      	orrs	r2, r1
 8007064:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a2c      	ldr	r2, [pc, #176]	; (800711c <UART_SetConfig+0x114>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d103      	bne.n	8007078 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007070:	f7ff f826 	bl	80060c0 <HAL_RCC_GetPCLK2Freq>
 8007074:	60f8      	str	r0, [r7, #12]
 8007076:	e002      	b.n	800707e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007078:	f7ff f80e 	bl	8006098 <HAL_RCC_GetPCLK1Freq>
 800707c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800707e:	68fa      	ldr	r2, [r7, #12]
 8007080:	4613      	mov	r3, r2
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	4413      	add	r3, r2
 8007086:	009a      	lsls	r2, r3, #2
 8007088:	441a      	add	r2, r3
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	009b      	lsls	r3, r3, #2
 8007090:	fbb2 f3f3 	udiv	r3, r2, r3
 8007094:	4a22      	ldr	r2, [pc, #136]	; (8007120 <UART_SetConfig+0x118>)
 8007096:	fba2 2303 	umull	r2, r3, r2, r3
 800709a:	095b      	lsrs	r3, r3, #5
 800709c:	0119      	lsls	r1, r3, #4
 800709e:	68fa      	ldr	r2, [r7, #12]
 80070a0:	4613      	mov	r3, r2
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	4413      	add	r3, r2
 80070a6:	009a      	lsls	r2, r3, #2
 80070a8:	441a      	add	r2, r3
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	009b      	lsls	r3, r3, #2
 80070b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80070b4:	4b1a      	ldr	r3, [pc, #104]	; (8007120 <UART_SetConfig+0x118>)
 80070b6:	fba3 0302 	umull	r0, r3, r3, r2
 80070ba:	095b      	lsrs	r3, r3, #5
 80070bc:	2064      	movs	r0, #100	; 0x64
 80070be:	fb00 f303 	mul.w	r3, r0, r3
 80070c2:	1ad3      	subs	r3, r2, r3
 80070c4:	011b      	lsls	r3, r3, #4
 80070c6:	3332      	adds	r3, #50	; 0x32
 80070c8:	4a15      	ldr	r2, [pc, #84]	; (8007120 <UART_SetConfig+0x118>)
 80070ca:	fba2 2303 	umull	r2, r3, r2, r3
 80070ce:	095b      	lsrs	r3, r3, #5
 80070d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070d4:	4419      	add	r1, r3
 80070d6:	68fa      	ldr	r2, [r7, #12]
 80070d8:	4613      	mov	r3, r2
 80070da:	009b      	lsls	r3, r3, #2
 80070dc:	4413      	add	r3, r2
 80070de:	009a      	lsls	r2, r3, #2
 80070e0:	441a      	add	r2, r3
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80070ec:	4b0c      	ldr	r3, [pc, #48]	; (8007120 <UART_SetConfig+0x118>)
 80070ee:	fba3 0302 	umull	r0, r3, r3, r2
 80070f2:	095b      	lsrs	r3, r3, #5
 80070f4:	2064      	movs	r0, #100	; 0x64
 80070f6:	fb00 f303 	mul.w	r3, r0, r3
 80070fa:	1ad3      	subs	r3, r2, r3
 80070fc:	011b      	lsls	r3, r3, #4
 80070fe:	3332      	adds	r3, #50	; 0x32
 8007100:	4a07      	ldr	r2, [pc, #28]	; (8007120 <UART_SetConfig+0x118>)
 8007102:	fba2 2303 	umull	r2, r3, r2, r3
 8007106:	095b      	lsrs	r3, r3, #5
 8007108:	f003 020f 	and.w	r2, r3, #15
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	440a      	add	r2, r1
 8007112:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007114:	bf00      	nop
 8007116:	3710      	adds	r7, #16
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}
 800711c:	40013800 	.word	0x40013800
 8007120:	51eb851f 	.word	0x51eb851f

08007124 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007124:	b480      	push	{r7}
 8007126:	b085      	sub	sp, #20
 8007128:	af00      	add	r7, sp, #0
 800712a:	4603      	mov	r3, r0
 800712c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800712e:	2300      	movs	r3, #0
 8007130:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007132:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007136:	2b84      	cmp	r3, #132	; 0x84
 8007138:	d005      	beq.n	8007146 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800713a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	4413      	add	r3, r2
 8007142:	3303      	adds	r3, #3
 8007144:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007146:	68fb      	ldr	r3, [r7, #12]
}
 8007148:	4618      	mov	r0, r3
 800714a:	3714      	adds	r7, #20
 800714c:	46bd      	mov	sp, r7
 800714e:	bc80      	pop	{r7}
 8007150:	4770      	bx	lr

08007152 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8007152:	b480      	push	{r7}
 8007154:	b083      	sub	sp, #12
 8007156:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007158:	f3ef 8305 	mrs	r3, IPSR
 800715c:	607b      	str	r3, [r7, #4]
  return(result);
 800715e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8007160:	2b00      	cmp	r3, #0
 8007162:	bf14      	ite	ne
 8007164:	2301      	movne	r3, #1
 8007166:	2300      	moveq	r3, #0
 8007168:	b2db      	uxtb	r3, r3
}
 800716a:	4618      	mov	r0, r3
 800716c:	370c      	adds	r7, #12
 800716e:	46bd      	mov	sp, r7
 8007170:	bc80      	pop	{r7}
 8007172:	4770      	bx	lr

08007174 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007178:	f001 fb6e 	bl	8008858 <vTaskStartScheduler>
  
  return osOK;
 800717c:	2300      	movs	r3, #0
}
 800717e:	4618      	mov	r0, r3
 8007180:	bd80      	pop	{r7, pc}

08007182 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007182:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007184:	b089      	sub	sp, #36	; 0x24
 8007186:	af04      	add	r7, sp, #16
 8007188:	6078      	str	r0, [r7, #4]
 800718a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	695b      	ldr	r3, [r3, #20]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d020      	beq.n	80071d6 <osThreadCreate+0x54>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	699b      	ldr	r3, [r3, #24]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d01c      	beq.n	80071d6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	685c      	ldr	r4, [r3, #4]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681d      	ldr	r5, [r3, #0]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	691e      	ldr	r6, [r3, #16]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7ff ffb8 	bl	8007124 <makeFreeRtosPriority>
 80071b4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	695b      	ldr	r3, [r3, #20]
 80071ba:	687a      	ldr	r2, [r7, #4]
 80071bc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80071be:	9202      	str	r2, [sp, #8]
 80071c0:	9301      	str	r3, [sp, #4]
 80071c2:	9100      	str	r1, [sp, #0]
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	4632      	mov	r2, r6
 80071c8:	4629      	mov	r1, r5
 80071ca:	4620      	mov	r0, r4
 80071cc:	f001 f96f 	bl	80084ae <xTaskCreateStatic>
 80071d0:	4603      	mov	r3, r0
 80071d2:	60fb      	str	r3, [r7, #12]
 80071d4:	e01c      	b.n	8007210 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	685c      	ldr	r4, [r3, #4]
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80071e2:	b29e      	uxth	r6, r3
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80071ea:	4618      	mov	r0, r3
 80071ec:	f7ff ff9a 	bl	8007124 <makeFreeRtosPriority>
 80071f0:	4602      	mov	r2, r0
 80071f2:	f107 030c 	add.w	r3, r7, #12
 80071f6:	9301      	str	r3, [sp, #4]
 80071f8:	9200      	str	r2, [sp, #0]
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	4632      	mov	r2, r6
 80071fe:	4629      	mov	r1, r5
 8007200:	4620      	mov	r0, r4
 8007202:	f001 f9b0 	bl	8008566 <xTaskCreate>
 8007206:	4603      	mov	r3, r0
 8007208:	2b01      	cmp	r3, #1
 800720a:	d001      	beq.n	8007210 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800720c:	2300      	movs	r3, #0
 800720e:	e000      	b.n	8007212 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007210:	68fb      	ldr	r3, [r7, #12]
}
 8007212:	4618      	mov	r0, r3
 8007214:	3714      	adds	r7, #20
 8007216:	46bd      	mov	sp, r7
 8007218:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800721a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800721a:	b580      	push	{r7, lr}
 800721c:	b084      	sub	sp, #16
 800721e:	af00      	add	r7, sp, #0
 8007220:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d001      	beq.n	8007230 <osDelay+0x16>
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	e000      	b.n	8007232 <osDelay+0x18>
 8007230:	2301      	movs	r3, #1
 8007232:	4618      	mov	r0, r3
 8007234:	f001 fadc 	bl	80087f0 <vTaskDelay>
  
  return osOK;
 8007238:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800723a:	4618      	mov	r0, r3
 800723c:	3710      	adds	r7, #16
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}

08007242 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8007242:	b580      	push	{r7, lr}
 8007244:	b086      	sub	sp, #24
 8007246:	af02      	add	r7, sp, #8
 8007248:	6078      	str	r0, [r7, #4]
 800724a:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	685b      	ldr	r3, [r3, #4]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d00f      	beq.n	8007274 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	2b01      	cmp	r3, #1
 8007258:	d10a      	bne.n	8007270 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	2203      	movs	r2, #3
 8007260:	9200      	str	r2, [sp, #0]
 8007262:	2200      	movs	r2, #0
 8007264:	2100      	movs	r1, #0
 8007266:	2001      	movs	r0, #1
 8007268:	f000 fa96 	bl	8007798 <xQueueGenericCreateStatic>
 800726c:	4603      	mov	r3, r0
 800726e:	e016      	b.n	800729e <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8007270:	2300      	movs	r3, #0
 8007272:	e014      	b.n	800729e <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	2b01      	cmp	r3, #1
 8007278:	d110      	bne.n	800729c <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800727a:	2203      	movs	r2, #3
 800727c:	2100      	movs	r1, #0
 800727e:	2001      	movs	r0, #1
 8007280:	f000 fb01 	bl	8007886 <xQueueGenericCreate>
 8007284:	60f8      	str	r0, [r7, #12]
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d005      	beq.n	8007298 <osSemaphoreCreate+0x56>
 800728c:	2300      	movs	r3, #0
 800728e:	2200      	movs	r2, #0
 8007290:	2100      	movs	r1, #0
 8007292:	68f8      	ldr	r0, [r7, #12]
 8007294:	f000 fb54 	bl	8007940 <xQueueGenericSend>
      return sema;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	e000      	b.n	800729e <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800729c:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3710      	adds	r7, #16
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}
	...

080072a8 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b084      	sub	sp, #16
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80072b2:	2300      	movs	r3, #0
 80072b4:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d101      	bne.n	80072c0 <osSemaphoreWait+0x18>
    return osErrorParameter;
 80072bc:	2380      	movs	r3, #128	; 0x80
 80072be:	e03a      	b.n	8007336 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80072c0:	2300      	movs	r3, #0
 80072c2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ca:	d103      	bne.n	80072d4 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80072cc:	f04f 33ff 	mov.w	r3, #4294967295
 80072d0:	60fb      	str	r3, [r7, #12]
 80072d2:	e009      	b.n	80072e8 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d006      	beq.n	80072e8 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d101      	bne.n	80072e8 <osSemaphoreWait+0x40>
      ticks = 1;
 80072e4:	2301      	movs	r3, #1
 80072e6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80072e8:	f7ff ff33 	bl	8007152 <inHandlerMode>
 80072ec:	4603      	mov	r3, r0
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d017      	beq.n	8007322 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80072f2:	f107 0308 	add.w	r3, r7, #8
 80072f6:	461a      	mov	r2, r3
 80072f8:	2100      	movs	r1, #0
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f000 ff30 	bl	8008160 <xQueueReceiveFromISR>
 8007300:	4603      	mov	r3, r0
 8007302:	2b01      	cmp	r3, #1
 8007304:	d001      	beq.n	800730a <osSemaphoreWait+0x62>
      return osErrorOS;
 8007306:	23ff      	movs	r3, #255	; 0xff
 8007308:	e015      	b.n	8007336 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800730a:	68bb      	ldr	r3, [r7, #8]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d011      	beq.n	8007334 <osSemaphoreWait+0x8c>
 8007310:	4b0b      	ldr	r3, [pc, #44]	; (8007340 <osSemaphoreWait+0x98>)
 8007312:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007316:	601a      	str	r2, [r3, #0]
 8007318:	f3bf 8f4f 	dsb	sy
 800731c:	f3bf 8f6f 	isb	sy
 8007320:	e008      	b.n	8007334 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8007322:	68f9      	ldr	r1, [r7, #12]
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f000 fe0f 	bl	8007f48 <xQueueSemaphoreTake>
 800732a:	4603      	mov	r3, r0
 800732c:	2b01      	cmp	r3, #1
 800732e:	d001      	beq.n	8007334 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8007330:	23ff      	movs	r3, #255	; 0xff
 8007332:	e000      	b.n	8007336 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8007334:	2300      	movs	r3, #0
}
 8007336:	4618      	mov	r0, r3
 8007338:	3710      	adds	r7, #16
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}
 800733e:	bf00      	nop
 8007340:	e000ed04 	.word	0xe000ed04

08007344 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b084      	sub	sp, #16
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800734c:	2300      	movs	r3, #0
 800734e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8007350:	2300      	movs	r3, #0
 8007352:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8007354:	f7ff fefd 	bl	8007152 <inHandlerMode>
 8007358:	4603      	mov	r3, r0
 800735a:	2b00      	cmp	r3, #0
 800735c:	d016      	beq.n	800738c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800735e:	f107 0308 	add.w	r3, r7, #8
 8007362:	4619      	mov	r1, r3
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f000 fc81 	bl	8007c6c <xQueueGiveFromISR>
 800736a:	4603      	mov	r3, r0
 800736c:	2b01      	cmp	r3, #1
 800736e:	d001      	beq.n	8007374 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8007370:	23ff      	movs	r3, #255	; 0xff
 8007372:	e017      	b.n	80073a4 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d013      	beq.n	80073a2 <osSemaphoreRelease+0x5e>
 800737a:	4b0c      	ldr	r3, [pc, #48]	; (80073ac <osSemaphoreRelease+0x68>)
 800737c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007380:	601a      	str	r2, [r3, #0]
 8007382:	f3bf 8f4f 	dsb	sy
 8007386:	f3bf 8f6f 	isb	sy
 800738a:	e00a      	b.n	80073a2 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800738c:	2300      	movs	r3, #0
 800738e:	2200      	movs	r2, #0
 8007390:	2100      	movs	r1, #0
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 fad4 	bl	8007940 <xQueueGenericSend>
 8007398:	4603      	mov	r3, r0
 800739a:	2b01      	cmp	r3, #1
 800739c:	d001      	beq.n	80073a2 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800739e:	23ff      	movs	r3, #255	; 0xff
 80073a0:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80073a2:	68fb      	ldr	r3, [r7, #12]
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	3710      	adds	r7, #16
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bd80      	pop	{r7, pc}
 80073ac:	e000ed04 	.word	0xe000ed04

080073b0 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80073b0:	b590      	push	{r4, r7, lr}
 80073b2:	b085      	sub	sp, #20
 80073b4:	af02      	add	r7, sp, #8
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d011      	beq.n	80073e6 <osMessageCreate+0x36>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	68db      	ldr	r3, [r3, #12]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d00d      	beq.n	80073e6 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6818      	ldr	r0, [r3, #0]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6859      	ldr	r1, [r3, #4]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	689a      	ldr	r2, [r3, #8]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	2400      	movs	r4, #0
 80073dc:	9400      	str	r4, [sp, #0]
 80073de:	f000 f9db 	bl	8007798 <xQueueGenericCreateStatic>
 80073e2:	4603      	mov	r3, r0
 80073e4:	e008      	b.n	80073f8 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6818      	ldr	r0, [r3, #0]
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	2200      	movs	r2, #0
 80073f0:	4619      	mov	r1, r3
 80073f2:	f000 fa48 	bl	8007886 <xQueueGenericCreate>
 80073f6:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	370c      	adds	r7, #12
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd90      	pop	{r4, r7, pc}

08007400 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b086      	sub	sp, #24
 8007404:	af00      	add	r7, sp, #0
 8007406:	60f8      	str	r0, [r7, #12]
 8007408:	60b9      	str	r1, [r7, #8]
 800740a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800740c:	2300      	movs	r3, #0
 800740e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d101      	bne.n	800741e <osMessagePut+0x1e>
    ticks = 1;
 800741a:	2301      	movs	r3, #1
 800741c:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800741e:	f7ff fe98 	bl	8007152 <inHandlerMode>
 8007422:	4603      	mov	r3, r0
 8007424:	2b00      	cmp	r3, #0
 8007426:	d018      	beq.n	800745a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8007428:	f107 0210 	add.w	r2, r7, #16
 800742c:	f107 0108 	add.w	r1, r7, #8
 8007430:	2300      	movs	r3, #0
 8007432:	68f8      	ldr	r0, [r7, #12]
 8007434:	f000 fb82 	bl	8007b3c <xQueueGenericSendFromISR>
 8007438:	4603      	mov	r3, r0
 800743a:	2b01      	cmp	r3, #1
 800743c:	d001      	beq.n	8007442 <osMessagePut+0x42>
      return osErrorOS;
 800743e:	23ff      	movs	r3, #255	; 0xff
 8007440:	e018      	b.n	8007474 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d014      	beq.n	8007472 <osMessagePut+0x72>
 8007448:	4b0c      	ldr	r3, [pc, #48]	; (800747c <osMessagePut+0x7c>)
 800744a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800744e:	601a      	str	r2, [r3, #0]
 8007450:	f3bf 8f4f 	dsb	sy
 8007454:	f3bf 8f6f 	isb	sy
 8007458:	e00b      	b.n	8007472 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800745a:	f107 0108 	add.w	r1, r7, #8
 800745e:	2300      	movs	r3, #0
 8007460:	697a      	ldr	r2, [r7, #20]
 8007462:	68f8      	ldr	r0, [r7, #12]
 8007464:	f000 fa6c 	bl	8007940 <xQueueGenericSend>
 8007468:	4603      	mov	r3, r0
 800746a:	2b01      	cmp	r3, #1
 800746c:	d001      	beq.n	8007472 <osMessagePut+0x72>
      return osErrorOS;
 800746e:	23ff      	movs	r3, #255	; 0xff
 8007470:	e000      	b.n	8007474 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8007472:	2300      	movs	r3, #0
}
 8007474:	4618      	mov	r0, r3
 8007476:	3718      	adds	r7, #24
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}
 800747c:	e000ed04 	.word	0xe000ed04

08007480 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8007480:	b590      	push	{r4, r7, lr}
 8007482:	b08b      	sub	sp, #44	; 0x2c
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8007490:	2300      	movs	r3, #0
 8007492:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d10a      	bne.n	80074b0 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800749a:	2380      	movs	r3, #128	; 0x80
 800749c:	617b      	str	r3, [r7, #20]
    return event;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	461c      	mov	r4, r3
 80074a2:	f107 0314 	add.w	r3, r7, #20
 80074a6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80074aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80074ae:	e054      	b.n	800755a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80074b0:	2300      	movs	r3, #0
 80074b2:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80074b4:	2300      	movs	r3, #0
 80074b6:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074be:	d103      	bne.n	80074c8 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 80074c0:	f04f 33ff 	mov.w	r3, #4294967295
 80074c4:	627b      	str	r3, [r7, #36]	; 0x24
 80074c6:	e009      	b.n	80074dc <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d006      	beq.n	80074dc <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 80074d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d101      	bne.n	80074dc <osMessageGet+0x5c>
      ticks = 1;
 80074d8:	2301      	movs	r3, #1
 80074da:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 80074dc:	f7ff fe39 	bl	8007152 <inHandlerMode>
 80074e0:	4603      	mov	r3, r0
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d01c      	beq.n	8007520 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80074e6:	f107 0220 	add.w	r2, r7, #32
 80074ea:	f107 0314 	add.w	r3, r7, #20
 80074ee:	3304      	adds	r3, #4
 80074f0:	4619      	mov	r1, r3
 80074f2:	68b8      	ldr	r0, [r7, #8]
 80074f4:	f000 fe34 	bl	8008160 <xQueueReceiveFromISR>
 80074f8:	4603      	mov	r3, r0
 80074fa:	2b01      	cmp	r3, #1
 80074fc:	d102      	bne.n	8007504 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 80074fe:	2310      	movs	r3, #16
 8007500:	617b      	str	r3, [r7, #20]
 8007502:	e001      	b.n	8007508 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8007504:	2300      	movs	r3, #0
 8007506:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007508:	6a3b      	ldr	r3, [r7, #32]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d01d      	beq.n	800754a <osMessageGet+0xca>
 800750e:	4b15      	ldr	r3, [pc, #84]	; (8007564 <osMessageGet+0xe4>)
 8007510:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007514:	601a      	str	r2, [r3, #0]
 8007516:	f3bf 8f4f 	dsb	sy
 800751a:	f3bf 8f6f 	isb	sy
 800751e:	e014      	b.n	800754a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8007520:	f107 0314 	add.w	r3, r7, #20
 8007524:	3304      	adds	r3, #4
 8007526:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007528:	4619      	mov	r1, r3
 800752a:	68b8      	ldr	r0, [r7, #8]
 800752c:	f000 fc2c 	bl	8007d88 <xQueueReceive>
 8007530:	4603      	mov	r3, r0
 8007532:	2b01      	cmp	r3, #1
 8007534:	d102      	bne.n	800753c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8007536:	2310      	movs	r3, #16
 8007538:	617b      	str	r3, [r7, #20]
 800753a:	e006      	b.n	800754a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800753c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800753e:	2b00      	cmp	r3, #0
 8007540:	d101      	bne.n	8007546 <osMessageGet+0xc6>
 8007542:	2300      	movs	r3, #0
 8007544:	e000      	b.n	8007548 <osMessageGet+0xc8>
 8007546:	2340      	movs	r3, #64	; 0x40
 8007548:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	461c      	mov	r4, r3
 800754e:	f107 0314 	add.w	r3, r7, #20
 8007552:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007556:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800755a:	68f8      	ldr	r0, [r7, #12]
 800755c:	372c      	adds	r7, #44	; 0x2c
 800755e:	46bd      	mov	sp, r7
 8007560:	bd90      	pop	{r4, r7, pc}
 8007562:	bf00      	nop
 8007564:	e000ed04 	.word	0xe000ed04

08007568 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007568:	b480      	push	{r7}
 800756a:	b083      	sub	sp, #12
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f103 0208 	add.w	r2, r3, #8
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f04f 32ff 	mov.w	r2, #4294967295
 8007580:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	f103 0208 	add.w	r2, r3, #8
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f103 0208 	add.w	r2, r3, #8
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800759c:	bf00      	nop
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bc80      	pop	{r7}
 80075a4:	4770      	bx	lr

080075a6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80075a6:	b480      	push	{r7}
 80075a8:	b083      	sub	sp, #12
 80075aa:	af00      	add	r7, sp, #0
 80075ac:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2200      	movs	r2, #0
 80075b2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80075b4:	bf00      	nop
 80075b6:	370c      	adds	r7, #12
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bc80      	pop	{r7}
 80075bc:	4770      	bx	lr

080075be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80075be:	b480      	push	{r7}
 80075c0:	b085      	sub	sp, #20
 80075c2:	af00      	add	r7, sp, #0
 80075c4:	6078      	str	r0, [r7, #4]
 80075c6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	685b      	ldr	r3, [r3, #4]
 80075cc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	68fa      	ldr	r2, [r7, #12]
 80075d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	689a      	ldr	r2, [r3, #8]
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	683a      	ldr	r2, [r7, #0]
 80075e2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	683a      	ldr	r2, [r7, #0]
 80075e8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	687a      	ldr	r2, [r7, #4]
 80075ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	1c5a      	adds	r2, r3, #1
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	601a      	str	r2, [r3, #0]
}
 80075fa:	bf00      	nop
 80075fc:	3714      	adds	r7, #20
 80075fe:	46bd      	mov	sp, r7
 8007600:	bc80      	pop	{r7}
 8007602:	4770      	bx	lr

08007604 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007604:	b480      	push	{r7}
 8007606:	b085      	sub	sp, #20
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
 800760c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800761a:	d103      	bne.n	8007624 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	691b      	ldr	r3, [r3, #16]
 8007620:	60fb      	str	r3, [r7, #12]
 8007622:	e00c      	b.n	800763e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	3308      	adds	r3, #8
 8007628:	60fb      	str	r3, [r7, #12]
 800762a:	e002      	b.n	8007632 <vListInsert+0x2e>
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	60fb      	str	r3, [r7, #12]
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	68ba      	ldr	r2, [r7, #8]
 800763a:	429a      	cmp	r2, r3
 800763c:	d2f6      	bcs.n	800762c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	685a      	ldr	r2, [r3, #4]
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	683a      	ldr	r2, [r7, #0]
 800764c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	68fa      	ldr	r2, [r7, #12]
 8007652:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	683a      	ldr	r2, [r7, #0]
 8007658:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	687a      	ldr	r2, [r7, #4]
 800765e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	1c5a      	adds	r2, r3, #1
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	601a      	str	r2, [r3, #0]
}
 800766a:	bf00      	nop
 800766c:	3714      	adds	r7, #20
 800766e:	46bd      	mov	sp, r7
 8007670:	bc80      	pop	{r7}
 8007672:	4770      	bx	lr

08007674 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007674:	b480      	push	{r7}
 8007676:	b085      	sub	sp, #20
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	691b      	ldr	r3, [r3, #16]
 8007680:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	6892      	ldr	r2, [r2, #8]
 800768a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	689b      	ldr	r3, [r3, #8]
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	6852      	ldr	r2, [r2, #4]
 8007694:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	685b      	ldr	r3, [r3, #4]
 800769a:	687a      	ldr	r2, [r7, #4]
 800769c:	429a      	cmp	r2, r3
 800769e:	d103      	bne.n	80076a8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	689a      	ldr	r2, [r3, #8]
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	1e5a      	subs	r2, r3, #1
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
}
 80076bc:	4618      	mov	r0, r3
 80076be:	3714      	adds	r7, #20
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bc80      	pop	{r7}
 80076c4:	4770      	bx	lr
	...

080076c8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b084      	sub	sp, #16
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d10a      	bne.n	80076f2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80076dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076e0:	f383 8811 	msr	BASEPRI, r3
 80076e4:	f3bf 8f6f 	isb	sy
 80076e8:	f3bf 8f4f 	dsb	sy
 80076ec:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80076ee:	bf00      	nop
 80076f0:	e7fe      	b.n	80076f0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80076f2:	f002 f803 	bl	80096fc <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076fe:	68f9      	ldr	r1, [r7, #12]
 8007700:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007702:	fb01 f303 	mul.w	r3, r1, r3
 8007706:	441a      	add	r2, r3
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	2200      	movs	r2, #0
 8007710:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681a      	ldr	r2, [r3, #0]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681a      	ldr	r2, [r3, #0]
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007722:	3b01      	subs	r3, #1
 8007724:	68f9      	ldr	r1, [r7, #12]
 8007726:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007728:	fb01 f303 	mul.w	r3, r1, r3
 800772c:	441a      	add	r2, r3
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	22ff      	movs	r2, #255	; 0xff
 8007736:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	22ff      	movs	r2, #255	; 0xff
 800773e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d114      	bne.n	8007772 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	691b      	ldr	r3, [r3, #16]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d01a      	beq.n	8007786 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	3310      	adds	r3, #16
 8007754:	4618      	mov	r0, r3
 8007756:	f001 fad7 	bl	8008d08 <xTaskRemoveFromEventList>
 800775a:	4603      	mov	r3, r0
 800775c:	2b00      	cmp	r3, #0
 800775e:	d012      	beq.n	8007786 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007760:	4b0c      	ldr	r3, [pc, #48]	; (8007794 <xQueueGenericReset+0xcc>)
 8007762:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007766:	601a      	str	r2, [r3, #0]
 8007768:	f3bf 8f4f 	dsb	sy
 800776c:	f3bf 8f6f 	isb	sy
 8007770:	e009      	b.n	8007786 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	3310      	adds	r3, #16
 8007776:	4618      	mov	r0, r3
 8007778:	f7ff fef6 	bl	8007568 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	3324      	adds	r3, #36	; 0x24
 8007780:	4618      	mov	r0, r3
 8007782:	f7ff fef1 	bl	8007568 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007786:	f001 ffe9 	bl	800975c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800778a:	2301      	movs	r3, #1
}
 800778c:	4618      	mov	r0, r3
 800778e:	3710      	adds	r7, #16
 8007790:	46bd      	mov	sp, r7
 8007792:	bd80      	pop	{r7, pc}
 8007794:	e000ed04 	.word	0xe000ed04

08007798 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007798:	b580      	push	{r7, lr}
 800779a:	b08e      	sub	sp, #56	; 0x38
 800779c:	af02      	add	r7, sp, #8
 800779e:	60f8      	str	r0, [r7, #12]
 80077a0:	60b9      	str	r1, [r7, #8]
 80077a2:	607a      	str	r2, [r7, #4]
 80077a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d10a      	bne.n	80077c2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80077ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077b0:	f383 8811 	msr	BASEPRI, r3
 80077b4:	f3bf 8f6f 	isb	sy
 80077b8:	f3bf 8f4f 	dsb	sy
 80077bc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80077be:	bf00      	nop
 80077c0:	e7fe      	b.n	80077c0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d10a      	bne.n	80077de <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80077c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077cc:	f383 8811 	msr	BASEPRI, r3
 80077d0:	f3bf 8f6f 	isb	sy
 80077d4:	f3bf 8f4f 	dsb	sy
 80077d8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80077da:	bf00      	nop
 80077dc:	e7fe      	b.n	80077dc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d002      	beq.n	80077ea <xQueueGenericCreateStatic+0x52>
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d001      	beq.n	80077ee <xQueueGenericCreateStatic+0x56>
 80077ea:	2301      	movs	r3, #1
 80077ec:	e000      	b.n	80077f0 <xQueueGenericCreateStatic+0x58>
 80077ee:	2300      	movs	r3, #0
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d10a      	bne.n	800780a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80077f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077f8:	f383 8811 	msr	BASEPRI, r3
 80077fc:	f3bf 8f6f 	isb	sy
 8007800:	f3bf 8f4f 	dsb	sy
 8007804:	623b      	str	r3, [r7, #32]
}
 8007806:	bf00      	nop
 8007808:	e7fe      	b.n	8007808 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d102      	bne.n	8007816 <xQueueGenericCreateStatic+0x7e>
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d101      	bne.n	800781a <xQueueGenericCreateStatic+0x82>
 8007816:	2301      	movs	r3, #1
 8007818:	e000      	b.n	800781c <xQueueGenericCreateStatic+0x84>
 800781a:	2300      	movs	r3, #0
 800781c:	2b00      	cmp	r3, #0
 800781e:	d10a      	bne.n	8007836 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007824:	f383 8811 	msr	BASEPRI, r3
 8007828:	f3bf 8f6f 	isb	sy
 800782c:	f3bf 8f4f 	dsb	sy
 8007830:	61fb      	str	r3, [r7, #28]
}
 8007832:	bf00      	nop
 8007834:	e7fe      	b.n	8007834 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007836:	2348      	movs	r3, #72	; 0x48
 8007838:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	2b48      	cmp	r3, #72	; 0x48
 800783e:	d00a      	beq.n	8007856 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007844:	f383 8811 	msr	BASEPRI, r3
 8007848:	f3bf 8f6f 	isb	sy
 800784c:	f3bf 8f4f 	dsb	sy
 8007850:	61bb      	str	r3, [r7, #24]
}
 8007852:	bf00      	nop
 8007854:	e7fe      	b.n	8007854 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800785a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800785c:	2b00      	cmp	r3, #0
 800785e:	d00d      	beq.n	800787c <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007862:	2201      	movs	r2, #1
 8007864:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007868:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800786c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800786e:	9300      	str	r3, [sp, #0]
 8007870:	4613      	mov	r3, r2
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	68b9      	ldr	r1, [r7, #8]
 8007876:	68f8      	ldr	r0, [r7, #12]
 8007878:	f000 f843 	bl	8007902 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800787c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800787e:	4618      	mov	r0, r3
 8007880:	3730      	adds	r7, #48	; 0x30
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}

08007886 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007886:	b580      	push	{r7, lr}
 8007888:	b08a      	sub	sp, #40	; 0x28
 800788a:	af02      	add	r7, sp, #8
 800788c:	60f8      	str	r0, [r7, #12]
 800788e:	60b9      	str	r1, [r7, #8]
 8007890:	4613      	mov	r3, r2
 8007892:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d10a      	bne.n	80078b0 <xQueueGenericCreate+0x2a>
	__asm volatile
 800789a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800789e:	f383 8811 	msr	BASEPRI, r3
 80078a2:	f3bf 8f6f 	isb	sy
 80078a6:	f3bf 8f4f 	dsb	sy
 80078aa:	613b      	str	r3, [r7, #16]
}
 80078ac:	bf00      	nop
 80078ae:	e7fe      	b.n	80078ae <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d102      	bne.n	80078bc <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80078b6:	2300      	movs	r3, #0
 80078b8:	61fb      	str	r3, [r7, #28]
 80078ba:	e004      	b.n	80078c6 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	68ba      	ldr	r2, [r7, #8]
 80078c0:	fb02 f303 	mul.w	r3, r2, r3
 80078c4:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80078c6:	69fb      	ldr	r3, [r7, #28]
 80078c8:	3348      	adds	r3, #72	; 0x48
 80078ca:	4618      	mov	r0, r3
 80078cc:	f002 f816 	bl	80098fc <pvPortMalloc>
 80078d0:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d00f      	beq.n	80078f8 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80078d8:	69bb      	ldr	r3, [r7, #24]
 80078da:	3348      	adds	r3, #72	; 0x48
 80078dc:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80078de:	69bb      	ldr	r3, [r7, #24]
 80078e0:	2200      	movs	r2, #0
 80078e2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80078e6:	79fa      	ldrb	r2, [r7, #7]
 80078e8:	69bb      	ldr	r3, [r7, #24]
 80078ea:	9300      	str	r3, [sp, #0]
 80078ec:	4613      	mov	r3, r2
 80078ee:	697a      	ldr	r2, [r7, #20]
 80078f0:	68b9      	ldr	r1, [r7, #8]
 80078f2:	68f8      	ldr	r0, [r7, #12]
 80078f4:	f000 f805 	bl	8007902 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80078f8:	69bb      	ldr	r3, [r7, #24]
	}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3720      	adds	r7, #32
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}

08007902 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007902:	b580      	push	{r7, lr}
 8007904:	b084      	sub	sp, #16
 8007906:	af00      	add	r7, sp, #0
 8007908:	60f8      	str	r0, [r7, #12]
 800790a:	60b9      	str	r1, [r7, #8]
 800790c:	607a      	str	r2, [r7, #4]
 800790e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d103      	bne.n	800791e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007916:	69bb      	ldr	r3, [r7, #24]
 8007918:	69ba      	ldr	r2, [r7, #24]
 800791a:	601a      	str	r2, [r3, #0]
 800791c:	e002      	b.n	8007924 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800791e:	69bb      	ldr	r3, [r7, #24]
 8007920:	687a      	ldr	r2, [r7, #4]
 8007922:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007924:	69bb      	ldr	r3, [r7, #24]
 8007926:	68fa      	ldr	r2, [r7, #12]
 8007928:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800792a:	69bb      	ldr	r3, [r7, #24]
 800792c:	68ba      	ldr	r2, [r7, #8]
 800792e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007930:	2101      	movs	r1, #1
 8007932:	69b8      	ldr	r0, [r7, #24]
 8007934:	f7ff fec8 	bl	80076c8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007938:	bf00      	nop
 800793a:	3710      	adds	r7, #16
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}

08007940 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b08e      	sub	sp, #56	; 0x38
 8007944:	af00      	add	r7, sp, #0
 8007946:	60f8      	str	r0, [r7, #12]
 8007948:	60b9      	str	r1, [r7, #8]
 800794a:	607a      	str	r2, [r7, #4]
 800794c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800794e:	2300      	movs	r3, #0
 8007950:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007958:	2b00      	cmp	r3, #0
 800795a:	d10a      	bne.n	8007972 <xQueueGenericSend+0x32>
	__asm volatile
 800795c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007960:	f383 8811 	msr	BASEPRI, r3
 8007964:	f3bf 8f6f 	isb	sy
 8007968:	f3bf 8f4f 	dsb	sy
 800796c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800796e:	bf00      	nop
 8007970:	e7fe      	b.n	8007970 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d103      	bne.n	8007980 <xQueueGenericSend+0x40>
 8007978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800797a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800797c:	2b00      	cmp	r3, #0
 800797e:	d101      	bne.n	8007984 <xQueueGenericSend+0x44>
 8007980:	2301      	movs	r3, #1
 8007982:	e000      	b.n	8007986 <xQueueGenericSend+0x46>
 8007984:	2300      	movs	r3, #0
 8007986:	2b00      	cmp	r3, #0
 8007988:	d10a      	bne.n	80079a0 <xQueueGenericSend+0x60>
	__asm volatile
 800798a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800798e:	f383 8811 	msr	BASEPRI, r3
 8007992:	f3bf 8f6f 	isb	sy
 8007996:	f3bf 8f4f 	dsb	sy
 800799a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800799c:	bf00      	nop
 800799e:	e7fe      	b.n	800799e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	2b02      	cmp	r3, #2
 80079a4:	d103      	bne.n	80079ae <xQueueGenericSend+0x6e>
 80079a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079aa:	2b01      	cmp	r3, #1
 80079ac:	d101      	bne.n	80079b2 <xQueueGenericSend+0x72>
 80079ae:	2301      	movs	r3, #1
 80079b0:	e000      	b.n	80079b4 <xQueueGenericSend+0x74>
 80079b2:	2300      	movs	r3, #0
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d10a      	bne.n	80079ce <xQueueGenericSend+0x8e>
	__asm volatile
 80079b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079bc:	f383 8811 	msr	BASEPRI, r3
 80079c0:	f3bf 8f6f 	isb	sy
 80079c4:	f3bf 8f4f 	dsb	sy
 80079c8:	623b      	str	r3, [r7, #32]
}
 80079ca:	bf00      	nop
 80079cc:	e7fe      	b.n	80079cc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80079ce:	f001 fb5f 	bl	8009090 <xTaskGetSchedulerState>
 80079d2:	4603      	mov	r3, r0
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d102      	bne.n	80079de <xQueueGenericSend+0x9e>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d101      	bne.n	80079e2 <xQueueGenericSend+0xa2>
 80079de:	2301      	movs	r3, #1
 80079e0:	e000      	b.n	80079e4 <xQueueGenericSend+0xa4>
 80079e2:	2300      	movs	r3, #0
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d10a      	bne.n	80079fe <xQueueGenericSend+0xbe>
	__asm volatile
 80079e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079ec:	f383 8811 	msr	BASEPRI, r3
 80079f0:	f3bf 8f6f 	isb	sy
 80079f4:	f3bf 8f4f 	dsb	sy
 80079f8:	61fb      	str	r3, [r7, #28]
}
 80079fa:	bf00      	nop
 80079fc:	e7fe      	b.n	80079fc <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80079fe:	f001 fe7d 	bl	80096fc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a0a:	429a      	cmp	r2, r3
 8007a0c:	d302      	bcc.n	8007a14 <xQueueGenericSend+0xd4>
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	2b02      	cmp	r3, #2
 8007a12:	d129      	bne.n	8007a68 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007a14:	683a      	ldr	r2, [r7, #0]
 8007a16:	68b9      	ldr	r1, [r7, #8]
 8007a18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007a1a:	f000 fc38 	bl	800828e <prvCopyDataToQueue>
 8007a1e:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d010      	beq.n	8007a4a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a2a:	3324      	adds	r3, #36	; 0x24
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	f001 f96b 	bl	8008d08 <xTaskRemoveFromEventList>
 8007a32:	4603      	mov	r3, r0
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d013      	beq.n	8007a60 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007a38:	4b3f      	ldr	r3, [pc, #252]	; (8007b38 <xQueueGenericSend+0x1f8>)
 8007a3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a3e:	601a      	str	r2, [r3, #0]
 8007a40:	f3bf 8f4f 	dsb	sy
 8007a44:	f3bf 8f6f 	isb	sy
 8007a48:	e00a      	b.n	8007a60 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d007      	beq.n	8007a60 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007a50:	4b39      	ldr	r3, [pc, #228]	; (8007b38 <xQueueGenericSend+0x1f8>)
 8007a52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a56:	601a      	str	r2, [r3, #0]
 8007a58:	f3bf 8f4f 	dsb	sy
 8007a5c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007a60:	f001 fe7c 	bl	800975c <vPortExitCritical>
				return pdPASS;
 8007a64:	2301      	movs	r3, #1
 8007a66:	e063      	b.n	8007b30 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d103      	bne.n	8007a76 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007a6e:	f001 fe75 	bl	800975c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007a72:	2300      	movs	r3, #0
 8007a74:	e05c      	b.n	8007b30 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d106      	bne.n	8007a8a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a7c:	f107 0314 	add.w	r3, r7, #20
 8007a80:	4618      	mov	r0, r3
 8007a82:	f001 f9a3 	bl	8008dcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a86:	2301      	movs	r3, #1
 8007a88:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a8a:	f001 fe67 	bl	800975c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a8e:	f000 ff4d 	bl	800892c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a92:	f001 fe33 	bl	80096fc <vPortEnterCritical>
 8007a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a98:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007a9c:	b25b      	sxtb	r3, r3
 8007a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aa2:	d103      	bne.n	8007aac <xQueueGenericSend+0x16c>
 8007aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007ab2:	b25b      	sxtb	r3, r3
 8007ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ab8:	d103      	bne.n	8007ac2 <xQueueGenericSend+0x182>
 8007aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007abc:	2200      	movs	r2, #0
 8007abe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007ac2:	f001 fe4b 	bl	800975c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007ac6:	1d3a      	adds	r2, r7, #4
 8007ac8:	f107 0314 	add.w	r3, r7, #20
 8007acc:	4611      	mov	r1, r2
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f001 f992 	bl	8008df8 <xTaskCheckForTimeOut>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d124      	bne.n	8007b24 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007ada:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007adc:	f000 fccf 	bl	800847e <prvIsQueueFull>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d018      	beq.n	8007b18 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007ae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ae8:	3310      	adds	r3, #16
 8007aea:	687a      	ldr	r2, [r7, #4]
 8007aec:	4611      	mov	r1, r2
 8007aee:	4618      	mov	r0, r3
 8007af0:	f001 f8e6 	bl	8008cc0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007af4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007af6:	f000 fc5a 	bl	80083ae <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007afa:	f000 ff25 	bl	8008948 <xTaskResumeAll>
 8007afe:	4603      	mov	r3, r0
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	f47f af7c 	bne.w	80079fe <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8007b06:	4b0c      	ldr	r3, [pc, #48]	; (8007b38 <xQueueGenericSend+0x1f8>)
 8007b08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b0c:	601a      	str	r2, [r3, #0]
 8007b0e:	f3bf 8f4f 	dsb	sy
 8007b12:	f3bf 8f6f 	isb	sy
 8007b16:	e772      	b.n	80079fe <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007b18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007b1a:	f000 fc48 	bl	80083ae <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007b1e:	f000 ff13 	bl	8008948 <xTaskResumeAll>
 8007b22:	e76c      	b.n	80079fe <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007b24:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007b26:	f000 fc42 	bl	80083ae <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007b2a:	f000 ff0d 	bl	8008948 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007b2e:	2300      	movs	r3, #0
		}
	}
}
 8007b30:	4618      	mov	r0, r3
 8007b32:	3738      	adds	r7, #56	; 0x38
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}
 8007b38:	e000ed04 	.word	0xe000ed04

08007b3c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b08e      	sub	sp, #56	; 0x38
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	60f8      	str	r0, [r7, #12]
 8007b44:	60b9      	str	r1, [r7, #8]
 8007b46:	607a      	str	r2, [r7, #4]
 8007b48:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d10a      	bne.n	8007b6a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b58:	f383 8811 	msr	BASEPRI, r3
 8007b5c:	f3bf 8f6f 	isb	sy
 8007b60:	f3bf 8f4f 	dsb	sy
 8007b64:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007b66:	bf00      	nop
 8007b68:	e7fe      	b.n	8007b68 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d103      	bne.n	8007b78 <xQueueGenericSendFromISR+0x3c>
 8007b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d101      	bne.n	8007b7c <xQueueGenericSendFromISR+0x40>
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e000      	b.n	8007b7e <xQueueGenericSendFromISR+0x42>
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d10a      	bne.n	8007b98 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b86:	f383 8811 	msr	BASEPRI, r3
 8007b8a:	f3bf 8f6f 	isb	sy
 8007b8e:	f3bf 8f4f 	dsb	sy
 8007b92:	623b      	str	r3, [r7, #32]
}
 8007b94:	bf00      	nop
 8007b96:	e7fe      	b.n	8007b96 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	2b02      	cmp	r3, #2
 8007b9c:	d103      	bne.n	8007ba6 <xQueueGenericSendFromISR+0x6a>
 8007b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ba2:	2b01      	cmp	r3, #1
 8007ba4:	d101      	bne.n	8007baa <xQueueGenericSendFromISR+0x6e>
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e000      	b.n	8007bac <xQueueGenericSendFromISR+0x70>
 8007baa:	2300      	movs	r3, #0
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d10a      	bne.n	8007bc6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb4:	f383 8811 	msr	BASEPRI, r3
 8007bb8:	f3bf 8f6f 	isb	sy
 8007bbc:	f3bf 8f4f 	dsb	sy
 8007bc0:	61fb      	str	r3, [r7, #28]
}
 8007bc2:	bf00      	nop
 8007bc4:	e7fe      	b.n	8007bc4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007bc6:	f001 fe5b 	bl	8009880 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007bca:	f3ef 8211 	mrs	r2, BASEPRI
 8007bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bd2:	f383 8811 	msr	BASEPRI, r3
 8007bd6:	f3bf 8f6f 	isb	sy
 8007bda:	f3bf 8f4f 	dsb	sy
 8007bde:	61ba      	str	r2, [r7, #24]
 8007be0:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007be2:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007be4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007be8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bee:	429a      	cmp	r2, r3
 8007bf0:	d302      	bcc.n	8007bf8 <xQueueGenericSendFromISR+0xbc>
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	2b02      	cmp	r3, #2
 8007bf6:	d12c      	bne.n	8007c52 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bfa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007bfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007c02:	683a      	ldr	r2, [r7, #0]
 8007c04:	68b9      	ldr	r1, [r7, #8]
 8007c06:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007c08:	f000 fb41 	bl	800828e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007c0c:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c14:	d112      	bne.n	8007c3c <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d016      	beq.n	8007c4c <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c20:	3324      	adds	r3, #36	; 0x24
 8007c22:	4618      	mov	r0, r3
 8007c24:	f001 f870 	bl	8008d08 <xTaskRemoveFromEventList>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d00e      	beq.n	8007c4c <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d00b      	beq.n	8007c4c <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2201      	movs	r2, #1
 8007c38:	601a      	str	r2, [r3, #0]
 8007c3a:	e007      	b.n	8007c4c <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007c3c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007c40:	3301      	adds	r3, #1
 8007c42:	b2db      	uxtb	r3, r3
 8007c44:	b25a      	sxtb	r2, r3
 8007c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007c50:	e001      	b.n	8007c56 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007c52:	2300      	movs	r3, #0
 8007c54:	637b      	str	r3, [r7, #52]	; 0x34
 8007c56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c58:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007c5a:	693b      	ldr	r3, [r7, #16]
 8007c5c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007c60:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007c62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007c64:	4618      	mov	r0, r3
 8007c66:	3738      	adds	r7, #56	; 0x38
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}

08007c6c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b08e      	sub	sp, #56	; 0x38
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
 8007c74:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d10a      	bne.n	8007c96 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8007c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c84:	f383 8811 	msr	BASEPRI, r3
 8007c88:	f3bf 8f6f 	isb	sy
 8007c8c:	f3bf 8f4f 	dsb	sy
 8007c90:	623b      	str	r3, [r7, #32]
}
 8007c92:	bf00      	nop
 8007c94:	e7fe      	b.n	8007c94 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d00a      	beq.n	8007cb4 <xQueueGiveFromISR+0x48>
	__asm volatile
 8007c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca2:	f383 8811 	msr	BASEPRI, r3
 8007ca6:	f3bf 8f6f 	isb	sy
 8007caa:	f3bf 8f4f 	dsb	sy
 8007cae:	61fb      	str	r3, [r7, #28]
}
 8007cb0:	bf00      	nop
 8007cb2:	e7fe      	b.n	8007cb2 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8007cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d103      	bne.n	8007cc4 <xQueueGiveFromISR+0x58>
 8007cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cbe:	685b      	ldr	r3, [r3, #4]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d101      	bne.n	8007cc8 <xQueueGiveFromISR+0x5c>
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	e000      	b.n	8007cca <xQueueGiveFromISR+0x5e>
 8007cc8:	2300      	movs	r3, #0
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d10a      	bne.n	8007ce4 <xQueueGiveFromISR+0x78>
	__asm volatile
 8007cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd2:	f383 8811 	msr	BASEPRI, r3
 8007cd6:	f3bf 8f6f 	isb	sy
 8007cda:	f3bf 8f4f 	dsb	sy
 8007cde:	61bb      	str	r3, [r7, #24]
}
 8007ce0:	bf00      	nop
 8007ce2:	e7fe      	b.n	8007ce2 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007ce4:	f001 fdcc 	bl	8009880 <vPortValidateInterruptPriority>
	__asm volatile
 8007ce8:	f3ef 8211 	mrs	r2, BASEPRI
 8007cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cf0:	f383 8811 	msr	BASEPRI, r3
 8007cf4:	f3bf 8f6f 	isb	sy
 8007cf8:	f3bf 8f4f 	dsb	sy
 8007cfc:	617a      	str	r2, [r7, #20]
 8007cfe:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007d00:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007d02:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d08:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d10:	429a      	cmp	r2, r3
 8007d12:	d22b      	bcs.n	8007d6c <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d16:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007d1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d20:	1c5a      	adds	r2, r3, #1
 8007d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d24:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007d26:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d2e:	d112      	bne.n	8007d56 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d016      	beq.n	8007d66 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d3a:	3324      	adds	r3, #36	; 0x24
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	f000 ffe3 	bl	8008d08 <xTaskRemoveFromEventList>
 8007d42:	4603      	mov	r3, r0
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d00e      	beq.n	8007d66 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d00b      	beq.n	8007d66 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	2201      	movs	r2, #1
 8007d52:	601a      	str	r2, [r3, #0]
 8007d54:	e007      	b.n	8007d66 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007d56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007d5a:	3301      	adds	r3, #1
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	b25a      	sxtb	r2, r3
 8007d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007d66:	2301      	movs	r3, #1
 8007d68:	637b      	str	r3, [r7, #52]	; 0x34
 8007d6a:	e001      	b.n	8007d70 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	637b      	str	r3, [r7, #52]	; 0x34
 8007d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d72:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f383 8811 	msr	BASEPRI, r3
}
 8007d7a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007d7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3738      	adds	r7, #56	; 0x38
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}
	...

08007d88 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b08c      	sub	sp, #48	; 0x30
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	60f8      	str	r0, [r7, #12]
 8007d90:	60b9      	str	r1, [r7, #8]
 8007d92:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007d94:	2300      	movs	r3, #0
 8007d96:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d10a      	bne.n	8007db8 <xQueueReceive+0x30>
	__asm volatile
 8007da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007da6:	f383 8811 	msr	BASEPRI, r3
 8007daa:	f3bf 8f6f 	isb	sy
 8007dae:	f3bf 8f4f 	dsb	sy
 8007db2:	623b      	str	r3, [r7, #32]
}
 8007db4:	bf00      	nop
 8007db6:	e7fe      	b.n	8007db6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d103      	bne.n	8007dc6 <xQueueReceive+0x3e>
 8007dbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d101      	bne.n	8007dca <xQueueReceive+0x42>
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	e000      	b.n	8007dcc <xQueueReceive+0x44>
 8007dca:	2300      	movs	r3, #0
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d10a      	bne.n	8007de6 <xQueueReceive+0x5e>
	__asm volatile
 8007dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dd4:	f383 8811 	msr	BASEPRI, r3
 8007dd8:	f3bf 8f6f 	isb	sy
 8007ddc:	f3bf 8f4f 	dsb	sy
 8007de0:	61fb      	str	r3, [r7, #28]
}
 8007de2:	bf00      	nop
 8007de4:	e7fe      	b.n	8007de4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007de6:	f001 f953 	bl	8009090 <xTaskGetSchedulerState>
 8007dea:	4603      	mov	r3, r0
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d102      	bne.n	8007df6 <xQueueReceive+0x6e>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d101      	bne.n	8007dfa <xQueueReceive+0x72>
 8007df6:	2301      	movs	r3, #1
 8007df8:	e000      	b.n	8007dfc <xQueueReceive+0x74>
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d10a      	bne.n	8007e16 <xQueueReceive+0x8e>
	__asm volatile
 8007e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e04:	f383 8811 	msr	BASEPRI, r3
 8007e08:	f3bf 8f6f 	isb	sy
 8007e0c:	f3bf 8f4f 	dsb	sy
 8007e10:	61bb      	str	r3, [r7, #24]
}
 8007e12:	bf00      	nop
 8007e14:	e7fe      	b.n	8007e14 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8007e16:	f001 fc71 	bl	80096fc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e1e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d01f      	beq.n	8007e66 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007e26:	68b9      	ldr	r1, [r7, #8]
 8007e28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e2a:	f000 fa9a 	bl	8008362 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e30:	1e5a      	subs	r2, r3, #1
 8007e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e34:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e38:	691b      	ldr	r3, [r3, #16]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d00f      	beq.n	8007e5e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e40:	3310      	adds	r3, #16
 8007e42:	4618      	mov	r0, r3
 8007e44:	f000 ff60 	bl	8008d08 <xTaskRemoveFromEventList>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d007      	beq.n	8007e5e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007e4e:	4b3d      	ldr	r3, [pc, #244]	; (8007f44 <xQueueReceive+0x1bc>)
 8007e50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e54:	601a      	str	r2, [r3, #0]
 8007e56:	f3bf 8f4f 	dsb	sy
 8007e5a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007e5e:	f001 fc7d 	bl	800975c <vPortExitCritical>
				return pdPASS;
 8007e62:	2301      	movs	r3, #1
 8007e64:	e069      	b.n	8007f3a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d103      	bne.n	8007e74 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007e6c:	f001 fc76 	bl	800975c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007e70:	2300      	movs	r3, #0
 8007e72:	e062      	b.n	8007f3a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d106      	bne.n	8007e88 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007e7a:	f107 0310 	add.w	r3, r7, #16
 8007e7e:	4618      	mov	r0, r3
 8007e80:	f000 ffa4 	bl	8008dcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007e84:	2301      	movs	r3, #1
 8007e86:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007e88:	f001 fc68 	bl	800975c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007e8c:	f000 fd4e 	bl	800892c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007e90:	f001 fc34 	bl	80096fc <vPortEnterCritical>
 8007e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e96:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007e9a:	b25b      	sxtb	r3, r3
 8007e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ea0:	d103      	bne.n	8007eaa <xQueueReceive+0x122>
 8007ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007eb0:	b25b      	sxtb	r3, r3
 8007eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eb6:	d103      	bne.n	8007ec0 <xQueueReceive+0x138>
 8007eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eba:	2200      	movs	r2, #0
 8007ebc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007ec0:	f001 fc4c 	bl	800975c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007ec4:	1d3a      	adds	r2, r7, #4
 8007ec6:	f107 0310 	add.w	r3, r7, #16
 8007eca:	4611      	mov	r1, r2
 8007ecc:	4618      	mov	r0, r3
 8007ece:	f000 ff93 	bl	8008df8 <xTaskCheckForTimeOut>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d123      	bne.n	8007f20 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007ed8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007eda:	f000 faba 	bl	8008452 <prvIsQueueEmpty>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d017      	beq.n	8007f14 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ee6:	3324      	adds	r3, #36	; 0x24
 8007ee8:	687a      	ldr	r2, [r7, #4]
 8007eea:	4611      	mov	r1, r2
 8007eec:	4618      	mov	r0, r3
 8007eee:	f000 fee7 	bl	8008cc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007ef2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ef4:	f000 fa5b 	bl	80083ae <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007ef8:	f000 fd26 	bl	8008948 <xTaskResumeAll>
 8007efc:	4603      	mov	r3, r0
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d189      	bne.n	8007e16 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007f02:	4b10      	ldr	r3, [pc, #64]	; (8007f44 <xQueueReceive+0x1bc>)
 8007f04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f08:	601a      	str	r2, [r3, #0]
 8007f0a:	f3bf 8f4f 	dsb	sy
 8007f0e:	f3bf 8f6f 	isb	sy
 8007f12:	e780      	b.n	8007e16 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007f14:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f16:	f000 fa4a 	bl	80083ae <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007f1a:	f000 fd15 	bl	8008948 <xTaskResumeAll>
 8007f1e:	e77a      	b.n	8007e16 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007f20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f22:	f000 fa44 	bl	80083ae <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007f26:	f000 fd0f 	bl	8008948 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f2c:	f000 fa91 	bl	8008452 <prvIsQueueEmpty>
 8007f30:	4603      	mov	r3, r0
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	f43f af6f 	beq.w	8007e16 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007f38:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	3730      	adds	r7, #48	; 0x30
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}
 8007f42:	bf00      	nop
 8007f44:	e000ed04 	.word	0xe000ed04

08007f48 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b08e      	sub	sp, #56	; 0x38
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
 8007f50:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007f52:	2300      	movs	r3, #0
 8007f54:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d10a      	bne.n	8007f7a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8007f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f68:	f383 8811 	msr	BASEPRI, r3
 8007f6c:	f3bf 8f6f 	isb	sy
 8007f70:	f3bf 8f4f 	dsb	sy
 8007f74:	623b      	str	r3, [r7, #32]
}
 8007f76:	bf00      	nop
 8007f78:	e7fe      	b.n	8007f78 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d00a      	beq.n	8007f98 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8007f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f86:	f383 8811 	msr	BASEPRI, r3
 8007f8a:	f3bf 8f6f 	isb	sy
 8007f8e:	f3bf 8f4f 	dsb	sy
 8007f92:	61fb      	str	r3, [r7, #28]
}
 8007f94:	bf00      	nop
 8007f96:	e7fe      	b.n	8007f96 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007f98:	f001 f87a 	bl	8009090 <xTaskGetSchedulerState>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d102      	bne.n	8007fa8 <xQueueSemaphoreTake+0x60>
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d101      	bne.n	8007fac <xQueueSemaphoreTake+0x64>
 8007fa8:	2301      	movs	r3, #1
 8007faa:	e000      	b.n	8007fae <xQueueSemaphoreTake+0x66>
 8007fac:	2300      	movs	r3, #0
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d10a      	bne.n	8007fc8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8007fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fb6:	f383 8811 	msr	BASEPRI, r3
 8007fba:	f3bf 8f6f 	isb	sy
 8007fbe:	f3bf 8f4f 	dsb	sy
 8007fc2:	61bb      	str	r3, [r7, #24]
}
 8007fc4:	bf00      	nop
 8007fc6:	e7fe      	b.n	8007fc6 <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8007fc8:	f001 fb98 	bl	80096fc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fd0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d024      	beq.n	8008022 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fda:	1e5a      	subs	r2, r3, #1
 8007fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fde:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d104      	bne.n	8007ff2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8007fe8:	f001 fa1c 	bl	8009424 <pvTaskIncrementMutexHeldCount>
 8007fec:	4602      	mov	r2, r0
 8007fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ff0:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ff4:	691b      	ldr	r3, [r3, #16]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d00f      	beq.n	800801a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ffc:	3310      	adds	r3, #16
 8007ffe:	4618      	mov	r0, r3
 8008000:	f000 fe82 	bl	8008d08 <xTaskRemoveFromEventList>
 8008004:	4603      	mov	r3, r0
 8008006:	2b00      	cmp	r3, #0
 8008008:	d007      	beq.n	800801a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800800a:	4b54      	ldr	r3, [pc, #336]	; (800815c <xQueueSemaphoreTake+0x214>)
 800800c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008010:	601a      	str	r2, [r3, #0]
 8008012:	f3bf 8f4f 	dsb	sy
 8008016:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800801a:	f001 fb9f 	bl	800975c <vPortExitCritical>
				return pdPASS;
 800801e:	2301      	movs	r3, #1
 8008020:	e097      	b.n	8008152 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d111      	bne.n	800804c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800802a:	2b00      	cmp	r3, #0
 800802c:	d00a      	beq.n	8008044 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800802e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008032:	f383 8811 	msr	BASEPRI, r3
 8008036:	f3bf 8f6f 	isb	sy
 800803a:	f3bf 8f4f 	dsb	sy
 800803e:	617b      	str	r3, [r7, #20]
}
 8008040:	bf00      	nop
 8008042:	e7fe      	b.n	8008042 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008044:	f001 fb8a 	bl	800975c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008048:	2300      	movs	r3, #0
 800804a:	e082      	b.n	8008152 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800804c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800804e:	2b00      	cmp	r3, #0
 8008050:	d106      	bne.n	8008060 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008052:	f107 030c 	add.w	r3, r7, #12
 8008056:	4618      	mov	r0, r3
 8008058:	f000 feb8 	bl	8008dcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800805c:	2301      	movs	r3, #1
 800805e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008060:	f001 fb7c 	bl	800975c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008064:	f000 fc62 	bl	800892c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008068:	f001 fb48 	bl	80096fc <vPortEnterCritical>
 800806c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800806e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008072:	b25b      	sxtb	r3, r3
 8008074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008078:	d103      	bne.n	8008082 <xQueueSemaphoreTake+0x13a>
 800807a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800807c:	2200      	movs	r2, #0
 800807e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008084:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008088:	b25b      	sxtb	r3, r3
 800808a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800808e:	d103      	bne.n	8008098 <xQueueSemaphoreTake+0x150>
 8008090:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008092:	2200      	movs	r2, #0
 8008094:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008098:	f001 fb60 	bl	800975c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800809c:	463a      	mov	r2, r7
 800809e:	f107 030c 	add.w	r3, r7, #12
 80080a2:	4611      	mov	r1, r2
 80080a4:	4618      	mov	r0, r3
 80080a6:	f000 fea7 	bl	8008df8 <xTaskCheckForTimeOut>
 80080aa:	4603      	mov	r3, r0
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d132      	bne.n	8008116 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080b0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80080b2:	f000 f9ce 	bl	8008452 <prvIsQueueEmpty>
 80080b6:	4603      	mov	r3, r0
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d026      	beq.n	800810a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80080bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d109      	bne.n	80080d8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80080c4:	f001 fb1a 	bl	80096fc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80080c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080ca:	685b      	ldr	r3, [r3, #4]
 80080cc:	4618      	mov	r0, r3
 80080ce:	f000 fffd 	bl	80090cc <xTaskPriorityInherit>
 80080d2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80080d4:	f001 fb42 	bl	800975c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80080d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080da:	3324      	adds	r3, #36	; 0x24
 80080dc:	683a      	ldr	r2, [r7, #0]
 80080de:	4611      	mov	r1, r2
 80080e0:	4618      	mov	r0, r3
 80080e2:	f000 fded 	bl	8008cc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80080e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80080e8:	f000 f961 	bl	80083ae <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80080ec:	f000 fc2c 	bl	8008948 <xTaskResumeAll>
 80080f0:	4603      	mov	r3, r0
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	f47f af68 	bne.w	8007fc8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80080f8:	4b18      	ldr	r3, [pc, #96]	; (800815c <xQueueSemaphoreTake+0x214>)
 80080fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080fe:	601a      	str	r2, [r3, #0]
 8008100:	f3bf 8f4f 	dsb	sy
 8008104:	f3bf 8f6f 	isb	sy
 8008108:	e75e      	b.n	8007fc8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800810a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800810c:	f000 f94f 	bl	80083ae <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008110:	f000 fc1a 	bl	8008948 <xTaskResumeAll>
 8008114:	e758      	b.n	8007fc8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008116:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008118:	f000 f949 	bl	80083ae <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800811c:	f000 fc14 	bl	8008948 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008120:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008122:	f000 f996 	bl	8008452 <prvIsQueueEmpty>
 8008126:	4603      	mov	r3, r0
 8008128:	2b00      	cmp	r3, #0
 800812a:	f43f af4d 	beq.w	8007fc8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800812e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008130:	2b00      	cmp	r3, #0
 8008132:	d00d      	beq.n	8008150 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8008134:	f001 fae2 	bl	80096fc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008138:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800813a:	f000 f891 	bl	8008260 <prvGetDisinheritPriorityAfterTimeout>
 800813e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8008140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008146:	4618      	mov	r0, r3
 8008148:	f001 f8cc 	bl	80092e4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800814c:	f001 fb06 	bl	800975c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008150:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8008152:	4618      	mov	r0, r3
 8008154:	3738      	adds	r7, #56	; 0x38
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}
 800815a:	bf00      	nop
 800815c:	e000ed04 	.word	0xe000ed04

08008160 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b08e      	sub	sp, #56	; 0x38
 8008164:	af00      	add	r7, sp, #0
 8008166:	60f8      	str	r0, [r7, #12]
 8008168:	60b9      	str	r1, [r7, #8]
 800816a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008172:	2b00      	cmp	r3, #0
 8008174:	d10a      	bne.n	800818c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8008176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800817a:	f383 8811 	msr	BASEPRI, r3
 800817e:	f3bf 8f6f 	isb	sy
 8008182:	f3bf 8f4f 	dsb	sy
 8008186:	623b      	str	r3, [r7, #32]
}
 8008188:	bf00      	nop
 800818a:	e7fe      	b.n	800818a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d103      	bne.n	800819a <xQueueReceiveFromISR+0x3a>
 8008192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008196:	2b00      	cmp	r3, #0
 8008198:	d101      	bne.n	800819e <xQueueReceiveFromISR+0x3e>
 800819a:	2301      	movs	r3, #1
 800819c:	e000      	b.n	80081a0 <xQueueReceiveFromISR+0x40>
 800819e:	2300      	movs	r3, #0
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d10a      	bne.n	80081ba <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80081a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081a8:	f383 8811 	msr	BASEPRI, r3
 80081ac:	f3bf 8f6f 	isb	sy
 80081b0:	f3bf 8f4f 	dsb	sy
 80081b4:	61fb      	str	r3, [r7, #28]
}
 80081b6:	bf00      	nop
 80081b8:	e7fe      	b.n	80081b8 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80081ba:	f001 fb61 	bl	8009880 <vPortValidateInterruptPriority>
	__asm volatile
 80081be:	f3ef 8211 	mrs	r2, BASEPRI
 80081c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081c6:	f383 8811 	msr	BASEPRI, r3
 80081ca:	f3bf 8f6f 	isb	sy
 80081ce:	f3bf 8f4f 	dsb	sy
 80081d2:	61ba      	str	r2, [r7, #24]
 80081d4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80081d6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80081d8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80081da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081de:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80081e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d02f      	beq.n	8008246 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80081e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80081ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80081f0:	68b9      	ldr	r1, [r7, #8]
 80081f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80081f4:	f000 f8b5 	bl	8008362 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80081f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081fa:	1e5a      	subs	r2, r3, #1
 80081fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081fe:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008200:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008204:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008208:	d112      	bne.n	8008230 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800820a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800820c:	691b      	ldr	r3, [r3, #16]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d016      	beq.n	8008240 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008214:	3310      	adds	r3, #16
 8008216:	4618      	mov	r0, r3
 8008218:	f000 fd76 	bl	8008d08 <xTaskRemoveFromEventList>
 800821c:	4603      	mov	r3, r0
 800821e:	2b00      	cmp	r3, #0
 8008220:	d00e      	beq.n	8008240 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d00b      	beq.n	8008240 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2201      	movs	r2, #1
 800822c:	601a      	str	r2, [r3, #0]
 800822e:	e007      	b.n	8008240 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008230:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008234:	3301      	adds	r3, #1
 8008236:	b2db      	uxtb	r3, r3
 8008238:	b25a      	sxtb	r2, r3
 800823a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800823c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8008240:	2301      	movs	r3, #1
 8008242:	637b      	str	r3, [r7, #52]	; 0x34
 8008244:	e001      	b.n	800824a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8008246:	2300      	movs	r3, #0
 8008248:	637b      	str	r3, [r7, #52]	; 0x34
 800824a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800824c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	f383 8811 	msr	BASEPRI, r3
}
 8008254:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008256:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008258:	4618      	mov	r0, r3
 800825a:	3738      	adds	r7, #56	; 0x38
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}

08008260 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008260:	b480      	push	{r7}
 8008262:	b085      	sub	sp, #20
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800826c:	2b00      	cmp	r3, #0
 800826e:	d006      	beq.n	800827e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f1c3 0307 	rsb	r3, r3, #7
 800827a:	60fb      	str	r3, [r7, #12]
 800827c:	e001      	b.n	8008282 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800827e:	2300      	movs	r3, #0
 8008280:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008282:	68fb      	ldr	r3, [r7, #12]
	}
 8008284:	4618      	mov	r0, r3
 8008286:	3714      	adds	r7, #20
 8008288:	46bd      	mov	sp, r7
 800828a:	bc80      	pop	{r7}
 800828c:	4770      	bx	lr

0800828e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800828e:	b580      	push	{r7, lr}
 8008290:	b086      	sub	sp, #24
 8008292:	af00      	add	r7, sp, #0
 8008294:	60f8      	str	r0, [r7, #12]
 8008296:	60b9      	str	r1, [r7, #8]
 8008298:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800829a:	2300      	movs	r3, #0
 800829c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082a2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d10d      	bne.n	80082c8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d14d      	bne.n	8008350 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	4618      	mov	r0, r3
 80082ba:	f000 ff8d 	bl	80091d8 <xTaskPriorityDisinherit>
 80082be:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	2200      	movs	r2, #0
 80082c4:	605a      	str	r2, [r3, #4]
 80082c6:	e043      	b.n	8008350 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d119      	bne.n	8008302 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	6898      	ldr	r0, [r3, #8]
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082d6:	461a      	mov	r2, r3
 80082d8:	68b9      	ldr	r1, [r7, #8]
 80082da:	f001 fe1b 	bl	8009f14 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	689a      	ldr	r2, [r3, #8]
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082e6:	441a      	add	r2, r3
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	689a      	ldr	r2, [r3, #8]
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	685b      	ldr	r3, [r3, #4]
 80082f4:	429a      	cmp	r2, r3
 80082f6:	d32b      	bcc.n	8008350 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681a      	ldr	r2, [r3, #0]
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	609a      	str	r2, [r3, #8]
 8008300:	e026      	b.n	8008350 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	68d8      	ldr	r0, [r3, #12]
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800830a:	461a      	mov	r2, r3
 800830c:	68b9      	ldr	r1, [r7, #8]
 800830e:	f001 fe01 	bl	8009f14 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	68da      	ldr	r2, [r3, #12]
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800831a:	425b      	negs	r3, r3
 800831c:	441a      	add	r2, r3
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	68da      	ldr	r2, [r3, #12]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	429a      	cmp	r2, r3
 800832c:	d207      	bcs.n	800833e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	685a      	ldr	r2, [r3, #4]
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008336:	425b      	negs	r3, r3
 8008338:	441a      	add	r2, r3
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2b02      	cmp	r3, #2
 8008342:	d105      	bne.n	8008350 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d002      	beq.n	8008350 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800834a:	693b      	ldr	r3, [r7, #16]
 800834c:	3b01      	subs	r3, #1
 800834e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	1c5a      	adds	r2, r3, #1
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008358:	697b      	ldr	r3, [r7, #20]
}
 800835a:	4618      	mov	r0, r3
 800835c:	3718      	adds	r7, #24
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}

08008362 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008362:	b580      	push	{r7, lr}
 8008364:	b082      	sub	sp, #8
 8008366:	af00      	add	r7, sp, #0
 8008368:	6078      	str	r0, [r7, #4]
 800836a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008370:	2b00      	cmp	r3, #0
 8008372:	d018      	beq.n	80083a6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	68da      	ldr	r2, [r3, #12]
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800837c:	441a      	add	r2, r3
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	68da      	ldr	r2, [r3, #12]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	429a      	cmp	r2, r3
 800838c:	d303      	bcc.n	8008396 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681a      	ldr	r2, [r3, #0]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	68d9      	ldr	r1, [r3, #12]
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800839e:	461a      	mov	r2, r3
 80083a0:	6838      	ldr	r0, [r7, #0]
 80083a2:	f001 fdb7 	bl	8009f14 <memcpy>
	}
}
 80083a6:	bf00      	nop
 80083a8:	3708      	adds	r7, #8
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}

080083ae <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80083ae:	b580      	push	{r7, lr}
 80083b0:	b084      	sub	sp, #16
 80083b2:	af00      	add	r7, sp, #0
 80083b4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80083b6:	f001 f9a1 	bl	80096fc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80083c0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80083c2:	e011      	b.n	80083e8 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d012      	beq.n	80083f2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	3324      	adds	r3, #36	; 0x24
 80083d0:	4618      	mov	r0, r3
 80083d2:	f000 fc99 	bl	8008d08 <xTaskRemoveFromEventList>
 80083d6:	4603      	mov	r3, r0
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d001      	beq.n	80083e0 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80083dc:	f000 fd6e 	bl	8008ebc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80083e0:	7bfb      	ldrb	r3, [r7, #15]
 80083e2:	3b01      	subs	r3, #1
 80083e4:	b2db      	uxtb	r3, r3
 80083e6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80083e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	dce9      	bgt.n	80083c4 <prvUnlockQueue+0x16>
 80083f0:	e000      	b.n	80083f4 <prvUnlockQueue+0x46>
					break;
 80083f2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	22ff      	movs	r2, #255	; 0xff
 80083f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80083fc:	f001 f9ae 	bl	800975c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008400:	f001 f97c 	bl	80096fc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800840a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800840c:	e011      	b.n	8008432 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	691b      	ldr	r3, [r3, #16]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d012      	beq.n	800843c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	3310      	adds	r3, #16
 800841a:	4618      	mov	r0, r3
 800841c:	f000 fc74 	bl	8008d08 <xTaskRemoveFromEventList>
 8008420:	4603      	mov	r3, r0
 8008422:	2b00      	cmp	r3, #0
 8008424:	d001      	beq.n	800842a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008426:	f000 fd49 	bl	8008ebc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800842a:	7bbb      	ldrb	r3, [r7, #14]
 800842c:	3b01      	subs	r3, #1
 800842e:	b2db      	uxtb	r3, r3
 8008430:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008432:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008436:	2b00      	cmp	r3, #0
 8008438:	dce9      	bgt.n	800840e <prvUnlockQueue+0x60>
 800843a:	e000      	b.n	800843e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800843c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	22ff      	movs	r2, #255	; 0xff
 8008442:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008446:	f001 f989 	bl	800975c <vPortExitCritical>
}
 800844a:	bf00      	nop
 800844c:	3710      	adds	r7, #16
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}

08008452 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008452:	b580      	push	{r7, lr}
 8008454:	b084      	sub	sp, #16
 8008456:	af00      	add	r7, sp, #0
 8008458:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800845a:	f001 f94f 	bl	80096fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008462:	2b00      	cmp	r3, #0
 8008464:	d102      	bne.n	800846c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008466:	2301      	movs	r3, #1
 8008468:	60fb      	str	r3, [r7, #12]
 800846a:	e001      	b.n	8008470 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800846c:	2300      	movs	r3, #0
 800846e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008470:	f001 f974 	bl	800975c <vPortExitCritical>

	return xReturn;
 8008474:	68fb      	ldr	r3, [r7, #12]
}
 8008476:	4618      	mov	r0, r3
 8008478:	3710      	adds	r7, #16
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}

0800847e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800847e:	b580      	push	{r7, lr}
 8008480:	b084      	sub	sp, #16
 8008482:	af00      	add	r7, sp, #0
 8008484:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008486:	f001 f939 	bl	80096fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008492:	429a      	cmp	r2, r3
 8008494:	d102      	bne.n	800849c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008496:	2301      	movs	r3, #1
 8008498:	60fb      	str	r3, [r7, #12]
 800849a:	e001      	b.n	80084a0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800849c:	2300      	movs	r3, #0
 800849e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80084a0:	f001 f95c 	bl	800975c <vPortExitCritical>

	return xReturn;
 80084a4:	68fb      	ldr	r3, [r7, #12]
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	3710      	adds	r7, #16
 80084aa:	46bd      	mov	sp, r7
 80084ac:	bd80      	pop	{r7, pc}

080084ae <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80084ae:	b580      	push	{r7, lr}
 80084b0:	b08e      	sub	sp, #56	; 0x38
 80084b2:	af04      	add	r7, sp, #16
 80084b4:	60f8      	str	r0, [r7, #12]
 80084b6:	60b9      	str	r1, [r7, #8]
 80084b8:	607a      	str	r2, [r7, #4]
 80084ba:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80084bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d10a      	bne.n	80084d8 <xTaskCreateStatic+0x2a>
	__asm volatile
 80084c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084c6:	f383 8811 	msr	BASEPRI, r3
 80084ca:	f3bf 8f6f 	isb	sy
 80084ce:	f3bf 8f4f 	dsb	sy
 80084d2:	623b      	str	r3, [r7, #32]
}
 80084d4:	bf00      	nop
 80084d6:	e7fe      	b.n	80084d6 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80084d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d10a      	bne.n	80084f4 <xTaskCreateStatic+0x46>
	__asm volatile
 80084de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e2:	f383 8811 	msr	BASEPRI, r3
 80084e6:	f3bf 8f6f 	isb	sy
 80084ea:	f3bf 8f4f 	dsb	sy
 80084ee:	61fb      	str	r3, [r7, #28]
}
 80084f0:	bf00      	nop
 80084f2:	e7fe      	b.n	80084f2 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80084f4:	23b4      	movs	r3, #180	; 0xb4
 80084f6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	2bb4      	cmp	r3, #180	; 0xb4
 80084fc:	d00a      	beq.n	8008514 <xTaskCreateStatic+0x66>
	__asm volatile
 80084fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008502:	f383 8811 	msr	BASEPRI, r3
 8008506:	f3bf 8f6f 	isb	sy
 800850a:	f3bf 8f4f 	dsb	sy
 800850e:	61bb      	str	r3, [r7, #24]
}
 8008510:	bf00      	nop
 8008512:	e7fe      	b.n	8008512 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008516:	2b00      	cmp	r3, #0
 8008518:	d01e      	beq.n	8008558 <xTaskCreateStatic+0xaa>
 800851a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800851c:	2b00      	cmp	r3, #0
 800851e:	d01b      	beq.n	8008558 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008522:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008526:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008528:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800852a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800852c:	2202      	movs	r2, #2
 800852e:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008532:	2300      	movs	r3, #0
 8008534:	9303      	str	r3, [sp, #12]
 8008536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008538:	9302      	str	r3, [sp, #8]
 800853a:	f107 0314 	add.w	r3, r7, #20
 800853e:	9301      	str	r3, [sp, #4]
 8008540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008542:	9300      	str	r3, [sp, #0]
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	687a      	ldr	r2, [r7, #4]
 8008548:	68b9      	ldr	r1, [r7, #8]
 800854a:	68f8      	ldr	r0, [r7, #12]
 800854c:	f000 f850 	bl	80085f0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008550:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008552:	f000 f8e3 	bl	800871c <prvAddNewTaskToReadyList>
 8008556:	e001      	b.n	800855c <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8008558:	2300      	movs	r3, #0
 800855a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800855c:	697b      	ldr	r3, [r7, #20]
	}
 800855e:	4618      	mov	r0, r3
 8008560:	3728      	adds	r7, #40	; 0x28
 8008562:	46bd      	mov	sp, r7
 8008564:	bd80      	pop	{r7, pc}

08008566 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008566:	b580      	push	{r7, lr}
 8008568:	b08c      	sub	sp, #48	; 0x30
 800856a:	af04      	add	r7, sp, #16
 800856c:	60f8      	str	r0, [r7, #12]
 800856e:	60b9      	str	r1, [r7, #8]
 8008570:	603b      	str	r3, [r7, #0]
 8008572:	4613      	mov	r3, r2
 8008574:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008576:	88fb      	ldrh	r3, [r7, #6]
 8008578:	009b      	lsls	r3, r3, #2
 800857a:	4618      	mov	r0, r3
 800857c:	f001 f9be 	bl	80098fc <pvPortMalloc>
 8008580:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008582:	697b      	ldr	r3, [r7, #20]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d00e      	beq.n	80085a6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8008588:	20b4      	movs	r0, #180	; 0xb4
 800858a:	f001 f9b7 	bl	80098fc <pvPortMalloc>
 800858e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008590:	69fb      	ldr	r3, [r7, #28]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d003      	beq.n	800859e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008596:	69fb      	ldr	r3, [r7, #28]
 8008598:	697a      	ldr	r2, [r7, #20]
 800859a:	631a      	str	r2, [r3, #48]	; 0x30
 800859c:	e005      	b.n	80085aa <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800859e:	6978      	ldr	r0, [r7, #20]
 80085a0:	f001 fa70 	bl	8009a84 <vPortFree>
 80085a4:	e001      	b.n	80085aa <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80085a6:	2300      	movs	r3, #0
 80085a8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80085aa:	69fb      	ldr	r3, [r7, #28]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d017      	beq.n	80085e0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80085b0:	69fb      	ldr	r3, [r7, #28]
 80085b2:	2200      	movs	r2, #0
 80085b4:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80085b8:	88fa      	ldrh	r2, [r7, #6]
 80085ba:	2300      	movs	r3, #0
 80085bc:	9303      	str	r3, [sp, #12]
 80085be:	69fb      	ldr	r3, [r7, #28]
 80085c0:	9302      	str	r3, [sp, #8]
 80085c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085c4:	9301      	str	r3, [sp, #4]
 80085c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085c8:	9300      	str	r3, [sp, #0]
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	68b9      	ldr	r1, [r7, #8]
 80085ce:	68f8      	ldr	r0, [r7, #12]
 80085d0:	f000 f80e 	bl	80085f0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80085d4:	69f8      	ldr	r0, [r7, #28]
 80085d6:	f000 f8a1 	bl	800871c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80085da:	2301      	movs	r3, #1
 80085dc:	61bb      	str	r3, [r7, #24]
 80085de:	e002      	b.n	80085e6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80085e0:	f04f 33ff 	mov.w	r3, #4294967295
 80085e4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80085e6:	69bb      	ldr	r3, [r7, #24]
	}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3720      	adds	r7, #32
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}

080085f0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b088      	sub	sp, #32
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	60b9      	str	r1, [r7, #8]
 80085fa:	607a      	str	r2, [r7, #4]
 80085fc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80085fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008600:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008608:	3b01      	subs	r3, #1
 800860a:	009b      	lsls	r3, r3, #2
 800860c:	4413      	add	r3, r2
 800860e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8008610:	69bb      	ldr	r3, [r7, #24]
 8008612:	f023 0307 	bic.w	r3, r3, #7
 8008616:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008618:	69bb      	ldr	r3, [r7, #24]
 800861a:	f003 0307 	and.w	r3, r3, #7
 800861e:	2b00      	cmp	r3, #0
 8008620:	d00a      	beq.n	8008638 <prvInitialiseNewTask+0x48>
	__asm volatile
 8008622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008626:	f383 8811 	msr	BASEPRI, r3
 800862a:	f3bf 8f6f 	isb	sy
 800862e:	f3bf 8f4f 	dsb	sy
 8008632:	617b      	str	r3, [r7, #20]
}
 8008634:	bf00      	nop
 8008636:	e7fe      	b.n	8008636 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008638:	2300      	movs	r3, #0
 800863a:	61fb      	str	r3, [r7, #28]
 800863c:	e012      	b.n	8008664 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800863e:	68ba      	ldr	r2, [r7, #8]
 8008640:	69fb      	ldr	r3, [r7, #28]
 8008642:	4413      	add	r3, r2
 8008644:	7819      	ldrb	r1, [r3, #0]
 8008646:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008648:	69fb      	ldr	r3, [r7, #28]
 800864a:	4413      	add	r3, r2
 800864c:	3334      	adds	r3, #52	; 0x34
 800864e:	460a      	mov	r2, r1
 8008650:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8008652:	68ba      	ldr	r2, [r7, #8]
 8008654:	69fb      	ldr	r3, [r7, #28]
 8008656:	4413      	add	r3, r2
 8008658:	781b      	ldrb	r3, [r3, #0]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d006      	beq.n	800866c <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800865e:	69fb      	ldr	r3, [r7, #28]
 8008660:	3301      	adds	r3, #1
 8008662:	61fb      	str	r3, [r7, #28]
 8008664:	69fb      	ldr	r3, [r7, #28]
 8008666:	2b0f      	cmp	r3, #15
 8008668:	d9e9      	bls.n	800863e <prvInitialiseNewTask+0x4e>
 800866a:	e000      	b.n	800866e <prvInitialiseNewTask+0x7e>
		{
			break;
 800866c:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800866e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008670:	2200      	movs	r2, #0
 8008672:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008678:	2b06      	cmp	r3, #6
 800867a:	d901      	bls.n	8008680 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800867c:	2306      	movs	r3, #6
 800867e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008682:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008684:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008688:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800868a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800868c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800868e:	2200      	movs	r2, #0
 8008690:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008694:	3304      	adds	r3, #4
 8008696:	4618      	mov	r0, r3
 8008698:	f7fe ff85 	bl	80075a6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800869c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800869e:	3318      	adds	r3, #24
 80086a0:	4618      	mov	r0, r3
 80086a2:	f7fe ff80 	bl	80075a6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80086a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086aa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ae:	f1c3 0207 	rsb	r2, r3, #7
 80086b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086b4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80086b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086ba:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80086bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086be:	2200      	movs	r2, #0
 80086c0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80086c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086c6:	2200      	movs	r2, #0
 80086c8:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80086cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ce:	334c      	adds	r3, #76	; 0x4c
 80086d0:	2260      	movs	r2, #96	; 0x60
 80086d2:	2100      	movs	r1, #0
 80086d4:	4618      	mov	r0, r3
 80086d6:	f001 fc2b 	bl	8009f30 <memset>
 80086da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086dc:	4a0c      	ldr	r2, [pc, #48]	; (8008710 <prvInitialiseNewTask+0x120>)
 80086de:	651a      	str	r2, [r3, #80]	; 0x50
 80086e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086e2:	4a0c      	ldr	r2, [pc, #48]	; (8008714 <prvInitialiseNewTask+0x124>)
 80086e4:	655a      	str	r2, [r3, #84]	; 0x54
 80086e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086e8:	4a0b      	ldr	r2, [pc, #44]	; (8008718 <prvInitialiseNewTask+0x128>)
 80086ea:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80086ec:	683a      	ldr	r2, [r7, #0]
 80086ee:	68f9      	ldr	r1, [r7, #12]
 80086f0:	69b8      	ldr	r0, [r7, #24]
 80086f2:	f000 ff11 	bl	8009518 <pxPortInitialiseStack>
 80086f6:	4602      	mov	r2, r0
 80086f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086fa:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80086fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d002      	beq.n	8008708 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008704:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008706:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008708:	bf00      	nop
 800870a:	3720      	adds	r7, #32
 800870c:	46bd      	mov	sp, r7
 800870e:	bd80      	pop	{r7, pc}
 8008710:	0800e990 	.word	0x0800e990
 8008714:	0800e9b0 	.word	0x0800e9b0
 8008718:	0800e970 	.word	0x0800e970

0800871c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b082      	sub	sp, #8
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008724:	f000 ffea 	bl	80096fc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008728:	4b2a      	ldr	r3, [pc, #168]	; (80087d4 <prvAddNewTaskToReadyList+0xb8>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	3301      	adds	r3, #1
 800872e:	4a29      	ldr	r2, [pc, #164]	; (80087d4 <prvAddNewTaskToReadyList+0xb8>)
 8008730:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008732:	4b29      	ldr	r3, [pc, #164]	; (80087d8 <prvAddNewTaskToReadyList+0xbc>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d109      	bne.n	800874e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800873a:	4a27      	ldr	r2, [pc, #156]	; (80087d8 <prvAddNewTaskToReadyList+0xbc>)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008740:	4b24      	ldr	r3, [pc, #144]	; (80087d4 <prvAddNewTaskToReadyList+0xb8>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	2b01      	cmp	r3, #1
 8008746:	d110      	bne.n	800876a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008748:	f000 fbdc 	bl	8008f04 <prvInitialiseTaskLists>
 800874c:	e00d      	b.n	800876a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800874e:	4b23      	ldr	r3, [pc, #140]	; (80087dc <prvAddNewTaskToReadyList+0xc0>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d109      	bne.n	800876a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008756:	4b20      	ldr	r3, [pc, #128]	; (80087d8 <prvAddNewTaskToReadyList+0xbc>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008760:	429a      	cmp	r2, r3
 8008762:	d802      	bhi.n	800876a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008764:	4a1c      	ldr	r2, [pc, #112]	; (80087d8 <prvAddNewTaskToReadyList+0xbc>)
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800876a:	4b1d      	ldr	r3, [pc, #116]	; (80087e0 <prvAddNewTaskToReadyList+0xc4>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	3301      	adds	r3, #1
 8008770:	4a1b      	ldr	r2, [pc, #108]	; (80087e0 <prvAddNewTaskToReadyList+0xc4>)
 8008772:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008778:	2201      	movs	r2, #1
 800877a:	409a      	lsls	r2, r3
 800877c:	4b19      	ldr	r3, [pc, #100]	; (80087e4 <prvAddNewTaskToReadyList+0xc8>)
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4313      	orrs	r3, r2
 8008782:	4a18      	ldr	r2, [pc, #96]	; (80087e4 <prvAddNewTaskToReadyList+0xc8>)
 8008784:	6013      	str	r3, [r2, #0]
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800878a:	4613      	mov	r3, r2
 800878c:	009b      	lsls	r3, r3, #2
 800878e:	4413      	add	r3, r2
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	4a15      	ldr	r2, [pc, #84]	; (80087e8 <prvAddNewTaskToReadyList+0xcc>)
 8008794:	441a      	add	r2, r3
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	3304      	adds	r3, #4
 800879a:	4619      	mov	r1, r3
 800879c:	4610      	mov	r0, r2
 800879e:	f7fe ff0e 	bl	80075be <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80087a2:	f000 ffdb 	bl	800975c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80087a6:	4b0d      	ldr	r3, [pc, #52]	; (80087dc <prvAddNewTaskToReadyList+0xc0>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d00e      	beq.n	80087cc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80087ae:	4b0a      	ldr	r3, [pc, #40]	; (80087d8 <prvAddNewTaskToReadyList+0xbc>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087b8:	429a      	cmp	r2, r3
 80087ba:	d207      	bcs.n	80087cc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80087bc:	4b0b      	ldr	r3, [pc, #44]	; (80087ec <prvAddNewTaskToReadyList+0xd0>)
 80087be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087c2:	601a      	str	r2, [r3, #0]
 80087c4:	f3bf 8f4f 	dsb	sy
 80087c8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80087cc:	bf00      	nop
 80087ce:	3708      	adds	r7, #8
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}
 80087d4:	20001acc 	.word	0x20001acc
 80087d8:	200019cc 	.word	0x200019cc
 80087dc:	20001ad8 	.word	0x20001ad8
 80087e0:	20001ae8 	.word	0x20001ae8
 80087e4:	20001ad4 	.word	0x20001ad4
 80087e8:	200019d0 	.word	0x200019d0
 80087ec:	e000ed04 	.word	0xe000ed04

080087f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b084      	sub	sp, #16
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80087f8:	2300      	movs	r3, #0
 80087fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d017      	beq.n	8008832 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008802:	4b13      	ldr	r3, [pc, #76]	; (8008850 <vTaskDelay+0x60>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d00a      	beq.n	8008820 <vTaskDelay+0x30>
	__asm volatile
 800880a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800880e:	f383 8811 	msr	BASEPRI, r3
 8008812:	f3bf 8f6f 	isb	sy
 8008816:	f3bf 8f4f 	dsb	sy
 800881a:	60bb      	str	r3, [r7, #8]
}
 800881c:	bf00      	nop
 800881e:	e7fe      	b.n	800881e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008820:	f000 f884 	bl	800892c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008824:	2100      	movs	r1, #0
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f000 fe10 	bl	800944c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800882c:	f000 f88c 	bl	8008948 <xTaskResumeAll>
 8008830:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d107      	bne.n	8008848 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008838:	4b06      	ldr	r3, [pc, #24]	; (8008854 <vTaskDelay+0x64>)
 800883a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800883e:	601a      	str	r2, [r3, #0]
 8008840:	f3bf 8f4f 	dsb	sy
 8008844:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008848:	bf00      	nop
 800884a:	3710      	adds	r7, #16
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}
 8008850:	20001af4 	.word	0x20001af4
 8008854:	e000ed04 	.word	0xe000ed04

08008858 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b08a      	sub	sp, #40	; 0x28
 800885c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800885e:	2300      	movs	r3, #0
 8008860:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008862:	2300      	movs	r3, #0
 8008864:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008866:	463a      	mov	r2, r7
 8008868:	1d39      	adds	r1, r7, #4
 800886a:	f107 0308 	add.w	r3, r7, #8
 800886e:	4618      	mov	r0, r3
 8008870:	f7f9 fe9e 	bl	80025b0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008874:	6839      	ldr	r1, [r7, #0]
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	68ba      	ldr	r2, [r7, #8]
 800887a:	9202      	str	r2, [sp, #8]
 800887c:	9301      	str	r3, [sp, #4]
 800887e:	2300      	movs	r3, #0
 8008880:	9300      	str	r3, [sp, #0]
 8008882:	2300      	movs	r3, #0
 8008884:	460a      	mov	r2, r1
 8008886:	4921      	ldr	r1, [pc, #132]	; (800890c <vTaskStartScheduler+0xb4>)
 8008888:	4821      	ldr	r0, [pc, #132]	; (8008910 <vTaskStartScheduler+0xb8>)
 800888a:	f7ff fe10 	bl	80084ae <xTaskCreateStatic>
 800888e:	4603      	mov	r3, r0
 8008890:	4a20      	ldr	r2, [pc, #128]	; (8008914 <vTaskStartScheduler+0xbc>)
 8008892:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008894:	4b1f      	ldr	r3, [pc, #124]	; (8008914 <vTaskStartScheduler+0xbc>)
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d002      	beq.n	80088a2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800889c:	2301      	movs	r3, #1
 800889e:	617b      	str	r3, [r7, #20]
 80088a0:	e001      	b.n	80088a6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80088a2:	2300      	movs	r3, #0
 80088a4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	2b01      	cmp	r3, #1
 80088aa:	d11b      	bne.n	80088e4 <vTaskStartScheduler+0x8c>
	__asm volatile
 80088ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088b0:	f383 8811 	msr	BASEPRI, r3
 80088b4:	f3bf 8f6f 	isb	sy
 80088b8:	f3bf 8f4f 	dsb	sy
 80088bc:	613b      	str	r3, [r7, #16]
}
 80088be:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80088c0:	4b15      	ldr	r3, [pc, #84]	; (8008918 <vTaskStartScheduler+0xc0>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	334c      	adds	r3, #76	; 0x4c
 80088c6:	4a15      	ldr	r2, [pc, #84]	; (800891c <vTaskStartScheduler+0xc4>)
 80088c8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80088ca:	4b15      	ldr	r3, [pc, #84]	; (8008920 <vTaskStartScheduler+0xc8>)
 80088cc:	f04f 32ff 	mov.w	r2, #4294967295
 80088d0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80088d2:	4b14      	ldr	r3, [pc, #80]	; (8008924 <vTaskStartScheduler+0xcc>)
 80088d4:	2201      	movs	r2, #1
 80088d6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80088d8:	4b13      	ldr	r3, [pc, #76]	; (8008928 <vTaskStartScheduler+0xd0>)
 80088da:	2200      	movs	r2, #0
 80088dc:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80088de:	f000 fe9b 	bl	8009618 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80088e2:	e00e      	b.n	8008902 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80088e4:	697b      	ldr	r3, [r7, #20]
 80088e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088ea:	d10a      	bne.n	8008902 <vTaskStartScheduler+0xaa>
	__asm volatile
 80088ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088f0:	f383 8811 	msr	BASEPRI, r3
 80088f4:	f3bf 8f6f 	isb	sy
 80088f8:	f3bf 8f4f 	dsb	sy
 80088fc:	60fb      	str	r3, [r7, #12]
}
 80088fe:	bf00      	nop
 8008900:	e7fe      	b.n	8008900 <vTaskStartScheduler+0xa8>
}
 8008902:	bf00      	nop
 8008904:	3718      	adds	r7, #24
 8008906:	46bd      	mov	sp, r7
 8008908:	bd80      	pop	{r7, pc}
 800890a:	bf00      	nop
 800890c:	0800e950 	.word	0x0800e950
 8008910:	08008ed5 	.word	0x08008ed5
 8008914:	20001af0 	.word	0x20001af0
 8008918:	200019cc 	.word	0x200019cc
 800891c:	2000024c 	.word	0x2000024c
 8008920:	20001aec 	.word	0x20001aec
 8008924:	20001ad8 	.word	0x20001ad8
 8008928:	20001ad0 	.word	0x20001ad0

0800892c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800892c:	b480      	push	{r7}
 800892e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008930:	4b04      	ldr	r3, [pc, #16]	; (8008944 <vTaskSuspendAll+0x18>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	3301      	adds	r3, #1
 8008936:	4a03      	ldr	r2, [pc, #12]	; (8008944 <vTaskSuspendAll+0x18>)
 8008938:	6013      	str	r3, [r2, #0]
}
 800893a:	bf00      	nop
 800893c:	46bd      	mov	sp, r7
 800893e:	bc80      	pop	{r7}
 8008940:	4770      	bx	lr
 8008942:	bf00      	nop
 8008944:	20001af4 	.word	0x20001af4

08008948 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b084      	sub	sp, #16
 800894c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800894e:	2300      	movs	r3, #0
 8008950:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008952:	2300      	movs	r3, #0
 8008954:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008956:	4b41      	ldr	r3, [pc, #260]	; (8008a5c <xTaskResumeAll+0x114>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d10a      	bne.n	8008974 <xTaskResumeAll+0x2c>
	__asm volatile
 800895e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008962:	f383 8811 	msr	BASEPRI, r3
 8008966:	f3bf 8f6f 	isb	sy
 800896a:	f3bf 8f4f 	dsb	sy
 800896e:	603b      	str	r3, [r7, #0]
}
 8008970:	bf00      	nop
 8008972:	e7fe      	b.n	8008972 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008974:	f000 fec2 	bl	80096fc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008978:	4b38      	ldr	r3, [pc, #224]	; (8008a5c <xTaskResumeAll+0x114>)
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	3b01      	subs	r3, #1
 800897e:	4a37      	ldr	r2, [pc, #220]	; (8008a5c <xTaskResumeAll+0x114>)
 8008980:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008982:	4b36      	ldr	r3, [pc, #216]	; (8008a5c <xTaskResumeAll+0x114>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d161      	bne.n	8008a4e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800898a:	4b35      	ldr	r3, [pc, #212]	; (8008a60 <xTaskResumeAll+0x118>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d05d      	beq.n	8008a4e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008992:	e02e      	b.n	80089f2 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8008994:	4b33      	ldr	r3, [pc, #204]	; (8008a64 <xTaskResumeAll+0x11c>)
 8008996:	68db      	ldr	r3, [r3, #12]
 8008998:	68db      	ldr	r3, [r3, #12]
 800899a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	3318      	adds	r3, #24
 80089a0:	4618      	mov	r0, r3
 80089a2:	f7fe fe67 	bl	8007674 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	3304      	adds	r3, #4
 80089aa:	4618      	mov	r0, r3
 80089ac:	f7fe fe62 	bl	8007674 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089b4:	2201      	movs	r2, #1
 80089b6:	409a      	lsls	r2, r3
 80089b8:	4b2b      	ldr	r3, [pc, #172]	; (8008a68 <xTaskResumeAll+0x120>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4313      	orrs	r3, r2
 80089be:	4a2a      	ldr	r2, [pc, #168]	; (8008a68 <xTaskResumeAll+0x120>)
 80089c0:	6013      	str	r3, [r2, #0]
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089c6:	4613      	mov	r3, r2
 80089c8:	009b      	lsls	r3, r3, #2
 80089ca:	4413      	add	r3, r2
 80089cc:	009b      	lsls	r3, r3, #2
 80089ce:	4a27      	ldr	r2, [pc, #156]	; (8008a6c <xTaskResumeAll+0x124>)
 80089d0:	441a      	add	r2, r3
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	3304      	adds	r3, #4
 80089d6:	4619      	mov	r1, r3
 80089d8:	4610      	mov	r0, r2
 80089da:	f7fe fdf0 	bl	80075be <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089e2:	4b23      	ldr	r3, [pc, #140]	; (8008a70 <xTaskResumeAll+0x128>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089e8:	429a      	cmp	r2, r3
 80089ea:	d302      	bcc.n	80089f2 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80089ec:	4b21      	ldr	r3, [pc, #132]	; (8008a74 <xTaskResumeAll+0x12c>)
 80089ee:	2201      	movs	r2, #1
 80089f0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80089f2:	4b1c      	ldr	r3, [pc, #112]	; (8008a64 <xTaskResumeAll+0x11c>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d1cc      	bne.n	8008994 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d001      	beq.n	8008a04 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008a00:	f000 fb22 	bl	8009048 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008a04:	4b1c      	ldr	r3, [pc, #112]	; (8008a78 <xTaskResumeAll+0x130>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d010      	beq.n	8008a32 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008a10:	f000 f836 	bl	8008a80 <xTaskIncrementTick>
 8008a14:	4603      	mov	r3, r0
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d002      	beq.n	8008a20 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8008a1a:	4b16      	ldr	r3, [pc, #88]	; (8008a74 <xTaskResumeAll+0x12c>)
 8008a1c:	2201      	movs	r2, #1
 8008a1e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	3b01      	subs	r3, #1
 8008a24:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d1f1      	bne.n	8008a10 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8008a2c:	4b12      	ldr	r3, [pc, #72]	; (8008a78 <xTaskResumeAll+0x130>)
 8008a2e:	2200      	movs	r2, #0
 8008a30:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008a32:	4b10      	ldr	r3, [pc, #64]	; (8008a74 <xTaskResumeAll+0x12c>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d009      	beq.n	8008a4e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008a3e:	4b0f      	ldr	r3, [pc, #60]	; (8008a7c <xTaskResumeAll+0x134>)
 8008a40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a44:	601a      	str	r2, [r3, #0]
 8008a46:	f3bf 8f4f 	dsb	sy
 8008a4a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008a4e:	f000 fe85 	bl	800975c <vPortExitCritical>

	return xAlreadyYielded;
 8008a52:	68bb      	ldr	r3, [r7, #8]
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3710      	adds	r7, #16
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}
 8008a5c:	20001af4 	.word	0x20001af4
 8008a60:	20001acc 	.word	0x20001acc
 8008a64:	20001a8c 	.word	0x20001a8c
 8008a68:	20001ad4 	.word	0x20001ad4
 8008a6c:	200019d0 	.word	0x200019d0
 8008a70:	200019cc 	.word	0x200019cc
 8008a74:	20001ae0 	.word	0x20001ae0
 8008a78:	20001adc 	.word	0x20001adc
 8008a7c:	e000ed04 	.word	0xe000ed04

08008a80 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b086      	sub	sp, #24
 8008a84:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008a86:	2300      	movs	r3, #0
 8008a88:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a8a:	4b51      	ldr	r3, [pc, #324]	; (8008bd0 <xTaskIncrementTick+0x150>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	f040 808d 	bne.w	8008bae <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008a94:	4b4f      	ldr	r3, [pc, #316]	; (8008bd4 <xTaskIncrementTick+0x154>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	3301      	adds	r3, #1
 8008a9a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008a9c:	4a4d      	ldr	r2, [pc, #308]	; (8008bd4 <xTaskIncrementTick+0x154>)
 8008a9e:	693b      	ldr	r3, [r7, #16]
 8008aa0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008aa2:	693b      	ldr	r3, [r7, #16]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d120      	bne.n	8008aea <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008aa8:	4b4b      	ldr	r3, [pc, #300]	; (8008bd8 <xTaskIncrementTick+0x158>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d00a      	beq.n	8008ac8 <xTaskIncrementTick+0x48>
	__asm volatile
 8008ab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ab6:	f383 8811 	msr	BASEPRI, r3
 8008aba:	f3bf 8f6f 	isb	sy
 8008abe:	f3bf 8f4f 	dsb	sy
 8008ac2:	603b      	str	r3, [r7, #0]
}
 8008ac4:	bf00      	nop
 8008ac6:	e7fe      	b.n	8008ac6 <xTaskIncrementTick+0x46>
 8008ac8:	4b43      	ldr	r3, [pc, #268]	; (8008bd8 <xTaskIncrementTick+0x158>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	60fb      	str	r3, [r7, #12]
 8008ace:	4b43      	ldr	r3, [pc, #268]	; (8008bdc <xTaskIncrementTick+0x15c>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a41      	ldr	r2, [pc, #260]	; (8008bd8 <xTaskIncrementTick+0x158>)
 8008ad4:	6013      	str	r3, [r2, #0]
 8008ad6:	4a41      	ldr	r2, [pc, #260]	; (8008bdc <xTaskIncrementTick+0x15c>)
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	6013      	str	r3, [r2, #0]
 8008adc:	4b40      	ldr	r3, [pc, #256]	; (8008be0 <xTaskIncrementTick+0x160>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	3301      	adds	r3, #1
 8008ae2:	4a3f      	ldr	r2, [pc, #252]	; (8008be0 <xTaskIncrementTick+0x160>)
 8008ae4:	6013      	str	r3, [r2, #0]
 8008ae6:	f000 faaf 	bl	8009048 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008aea:	4b3e      	ldr	r3, [pc, #248]	; (8008be4 <xTaskIncrementTick+0x164>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	693a      	ldr	r2, [r7, #16]
 8008af0:	429a      	cmp	r2, r3
 8008af2:	d34d      	bcc.n	8008b90 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008af4:	4b38      	ldr	r3, [pc, #224]	; (8008bd8 <xTaskIncrementTick+0x158>)
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d101      	bne.n	8008b02 <xTaskIncrementTick+0x82>
 8008afe:	2301      	movs	r3, #1
 8008b00:	e000      	b.n	8008b04 <xTaskIncrementTick+0x84>
 8008b02:	2300      	movs	r3, #0
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d004      	beq.n	8008b12 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b08:	4b36      	ldr	r3, [pc, #216]	; (8008be4 <xTaskIncrementTick+0x164>)
 8008b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8008b0e:	601a      	str	r2, [r3, #0]
					break;
 8008b10:	e03e      	b.n	8008b90 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008b12:	4b31      	ldr	r3, [pc, #196]	; (8008bd8 <xTaskIncrementTick+0x158>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	68db      	ldr	r3, [r3, #12]
 8008b18:	68db      	ldr	r3, [r3, #12]
 8008b1a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	685b      	ldr	r3, [r3, #4]
 8008b20:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008b22:	693a      	ldr	r2, [r7, #16]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	429a      	cmp	r2, r3
 8008b28:	d203      	bcs.n	8008b32 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008b2a:	4a2e      	ldr	r2, [pc, #184]	; (8008be4 <xTaskIncrementTick+0x164>)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6013      	str	r3, [r2, #0]
						break;
 8008b30:	e02e      	b.n	8008b90 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b32:	68bb      	ldr	r3, [r7, #8]
 8008b34:	3304      	adds	r3, #4
 8008b36:	4618      	mov	r0, r3
 8008b38:	f7fe fd9c 	bl	8007674 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d004      	beq.n	8008b4e <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	3318      	adds	r3, #24
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f7fe fd93 	bl	8007674 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b52:	2201      	movs	r2, #1
 8008b54:	409a      	lsls	r2, r3
 8008b56:	4b24      	ldr	r3, [pc, #144]	; (8008be8 <xTaskIncrementTick+0x168>)
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4313      	orrs	r3, r2
 8008b5c:	4a22      	ldr	r2, [pc, #136]	; (8008be8 <xTaskIncrementTick+0x168>)
 8008b5e:	6013      	str	r3, [r2, #0]
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b64:	4613      	mov	r3, r2
 8008b66:	009b      	lsls	r3, r3, #2
 8008b68:	4413      	add	r3, r2
 8008b6a:	009b      	lsls	r3, r3, #2
 8008b6c:	4a1f      	ldr	r2, [pc, #124]	; (8008bec <xTaskIncrementTick+0x16c>)
 8008b6e:	441a      	add	r2, r3
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	3304      	adds	r3, #4
 8008b74:	4619      	mov	r1, r3
 8008b76:	4610      	mov	r0, r2
 8008b78:	f7fe fd21 	bl	80075be <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b80:	4b1b      	ldr	r3, [pc, #108]	; (8008bf0 <xTaskIncrementTick+0x170>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b86:	429a      	cmp	r2, r3
 8008b88:	d3b4      	bcc.n	8008af4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b8e:	e7b1      	b.n	8008af4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008b90:	4b17      	ldr	r3, [pc, #92]	; (8008bf0 <xTaskIncrementTick+0x170>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b96:	4915      	ldr	r1, [pc, #84]	; (8008bec <xTaskIncrementTick+0x16c>)
 8008b98:	4613      	mov	r3, r2
 8008b9a:	009b      	lsls	r3, r3, #2
 8008b9c:	4413      	add	r3, r2
 8008b9e:	009b      	lsls	r3, r3, #2
 8008ba0:	440b      	add	r3, r1
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	2b01      	cmp	r3, #1
 8008ba6:	d907      	bls.n	8008bb8 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	617b      	str	r3, [r7, #20]
 8008bac:	e004      	b.n	8008bb8 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008bae:	4b11      	ldr	r3, [pc, #68]	; (8008bf4 <xTaskIncrementTick+0x174>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	4a0f      	ldr	r2, [pc, #60]	; (8008bf4 <xTaskIncrementTick+0x174>)
 8008bb6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008bb8:	4b0f      	ldr	r3, [pc, #60]	; (8008bf8 <xTaskIncrementTick+0x178>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d001      	beq.n	8008bc4 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008bc4:	697b      	ldr	r3, [r7, #20]
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3718      	adds	r7, #24
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	bf00      	nop
 8008bd0:	20001af4 	.word	0x20001af4
 8008bd4:	20001ad0 	.word	0x20001ad0
 8008bd8:	20001a84 	.word	0x20001a84
 8008bdc:	20001a88 	.word	0x20001a88
 8008be0:	20001ae4 	.word	0x20001ae4
 8008be4:	20001aec 	.word	0x20001aec
 8008be8:	20001ad4 	.word	0x20001ad4
 8008bec:	200019d0 	.word	0x200019d0
 8008bf0:	200019cc 	.word	0x200019cc
 8008bf4:	20001adc 	.word	0x20001adc
 8008bf8:	20001ae0 	.word	0x20001ae0

08008bfc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b087      	sub	sp, #28
 8008c00:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008c02:	4b29      	ldr	r3, [pc, #164]	; (8008ca8 <vTaskSwitchContext+0xac>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d003      	beq.n	8008c12 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008c0a:	4b28      	ldr	r3, [pc, #160]	; (8008cac <vTaskSwitchContext+0xb0>)
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008c10:	e044      	b.n	8008c9c <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8008c12:	4b26      	ldr	r3, [pc, #152]	; (8008cac <vTaskSwitchContext+0xb0>)
 8008c14:	2200      	movs	r2, #0
 8008c16:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008c18:	4b25      	ldr	r3, [pc, #148]	; (8008cb0 <vTaskSwitchContext+0xb4>)
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	fab3 f383 	clz	r3, r3
 8008c24:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008c26:	7afb      	ldrb	r3, [r7, #11]
 8008c28:	f1c3 031f 	rsb	r3, r3, #31
 8008c2c:	617b      	str	r3, [r7, #20]
 8008c2e:	4921      	ldr	r1, [pc, #132]	; (8008cb4 <vTaskSwitchContext+0xb8>)
 8008c30:	697a      	ldr	r2, [r7, #20]
 8008c32:	4613      	mov	r3, r2
 8008c34:	009b      	lsls	r3, r3, #2
 8008c36:	4413      	add	r3, r2
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	440b      	add	r3, r1
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d10a      	bne.n	8008c58 <vTaskSwitchContext+0x5c>
	__asm volatile
 8008c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c46:	f383 8811 	msr	BASEPRI, r3
 8008c4a:	f3bf 8f6f 	isb	sy
 8008c4e:	f3bf 8f4f 	dsb	sy
 8008c52:	607b      	str	r3, [r7, #4]
}
 8008c54:	bf00      	nop
 8008c56:	e7fe      	b.n	8008c56 <vTaskSwitchContext+0x5a>
 8008c58:	697a      	ldr	r2, [r7, #20]
 8008c5a:	4613      	mov	r3, r2
 8008c5c:	009b      	lsls	r3, r3, #2
 8008c5e:	4413      	add	r3, r2
 8008c60:	009b      	lsls	r3, r3, #2
 8008c62:	4a14      	ldr	r2, [pc, #80]	; (8008cb4 <vTaskSwitchContext+0xb8>)
 8008c64:	4413      	add	r3, r2
 8008c66:	613b      	str	r3, [r7, #16]
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	685b      	ldr	r3, [r3, #4]
 8008c6c:	685a      	ldr	r2, [r3, #4]
 8008c6e:	693b      	ldr	r3, [r7, #16]
 8008c70:	605a      	str	r2, [r3, #4]
 8008c72:	693b      	ldr	r3, [r7, #16]
 8008c74:	685a      	ldr	r2, [r3, #4]
 8008c76:	693b      	ldr	r3, [r7, #16]
 8008c78:	3308      	adds	r3, #8
 8008c7a:	429a      	cmp	r2, r3
 8008c7c:	d104      	bne.n	8008c88 <vTaskSwitchContext+0x8c>
 8008c7e:	693b      	ldr	r3, [r7, #16]
 8008c80:	685b      	ldr	r3, [r3, #4]
 8008c82:	685a      	ldr	r2, [r3, #4]
 8008c84:	693b      	ldr	r3, [r7, #16]
 8008c86:	605a      	str	r2, [r3, #4]
 8008c88:	693b      	ldr	r3, [r7, #16]
 8008c8a:	685b      	ldr	r3, [r3, #4]
 8008c8c:	68db      	ldr	r3, [r3, #12]
 8008c8e:	4a0a      	ldr	r2, [pc, #40]	; (8008cb8 <vTaskSwitchContext+0xbc>)
 8008c90:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008c92:	4b09      	ldr	r3, [pc, #36]	; (8008cb8 <vTaskSwitchContext+0xbc>)
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	334c      	adds	r3, #76	; 0x4c
 8008c98:	4a08      	ldr	r2, [pc, #32]	; (8008cbc <vTaskSwitchContext+0xc0>)
 8008c9a:	6013      	str	r3, [r2, #0]
}
 8008c9c:	bf00      	nop
 8008c9e:	371c      	adds	r7, #28
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bc80      	pop	{r7}
 8008ca4:	4770      	bx	lr
 8008ca6:	bf00      	nop
 8008ca8:	20001af4 	.word	0x20001af4
 8008cac:	20001ae0 	.word	0x20001ae0
 8008cb0:	20001ad4 	.word	0x20001ad4
 8008cb4:	200019d0 	.word	0x200019d0
 8008cb8:	200019cc 	.word	0x200019cc
 8008cbc:	2000024c 	.word	0x2000024c

08008cc0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b084      	sub	sp, #16
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
 8008cc8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d10a      	bne.n	8008ce6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cd4:	f383 8811 	msr	BASEPRI, r3
 8008cd8:	f3bf 8f6f 	isb	sy
 8008cdc:	f3bf 8f4f 	dsb	sy
 8008ce0:	60fb      	str	r3, [r7, #12]
}
 8008ce2:	bf00      	nop
 8008ce4:	e7fe      	b.n	8008ce4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008ce6:	4b07      	ldr	r3, [pc, #28]	; (8008d04 <vTaskPlaceOnEventList+0x44>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	3318      	adds	r3, #24
 8008cec:	4619      	mov	r1, r3
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f7fe fc88 	bl	8007604 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008cf4:	2101      	movs	r1, #1
 8008cf6:	6838      	ldr	r0, [r7, #0]
 8008cf8:	f000 fba8 	bl	800944c <prvAddCurrentTaskToDelayedList>
}
 8008cfc:	bf00      	nop
 8008cfe:	3710      	adds	r7, #16
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}
 8008d04:	200019cc 	.word	0x200019cc

08008d08 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b086      	sub	sp, #24
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	68db      	ldr	r3, [r3, #12]
 8008d14:	68db      	ldr	r3, [r3, #12]
 8008d16:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008d18:	693b      	ldr	r3, [r7, #16]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d10a      	bne.n	8008d34 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d22:	f383 8811 	msr	BASEPRI, r3
 8008d26:	f3bf 8f6f 	isb	sy
 8008d2a:	f3bf 8f4f 	dsb	sy
 8008d2e:	60fb      	str	r3, [r7, #12]
}
 8008d30:	bf00      	nop
 8008d32:	e7fe      	b.n	8008d32 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008d34:	693b      	ldr	r3, [r7, #16]
 8008d36:	3318      	adds	r3, #24
 8008d38:	4618      	mov	r0, r3
 8008d3a:	f7fe fc9b 	bl	8007674 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d3e:	4b1d      	ldr	r3, [pc, #116]	; (8008db4 <xTaskRemoveFromEventList+0xac>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d11c      	bne.n	8008d80 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008d46:	693b      	ldr	r3, [r7, #16]
 8008d48:	3304      	adds	r3, #4
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	f7fe fc92 	bl	8007674 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008d50:	693b      	ldr	r3, [r7, #16]
 8008d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d54:	2201      	movs	r2, #1
 8008d56:	409a      	lsls	r2, r3
 8008d58:	4b17      	ldr	r3, [pc, #92]	; (8008db8 <xTaskRemoveFromEventList+0xb0>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	4a16      	ldr	r2, [pc, #88]	; (8008db8 <xTaskRemoveFromEventList+0xb0>)
 8008d60:	6013      	str	r3, [r2, #0]
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d66:	4613      	mov	r3, r2
 8008d68:	009b      	lsls	r3, r3, #2
 8008d6a:	4413      	add	r3, r2
 8008d6c:	009b      	lsls	r3, r3, #2
 8008d6e:	4a13      	ldr	r2, [pc, #76]	; (8008dbc <xTaskRemoveFromEventList+0xb4>)
 8008d70:	441a      	add	r2, r3
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	3304      	adds	r3, #4
 8008d76:	4619      	mov	r1, r3
 8008d78:	4610      	mov	r0, r2
 8008d7a:	f7fe fc20 	bl	80075be <vListInsertEnd>
 8008d7e:	e005      	b.n	8008d8c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	3318      	adds	r3, #24
 8008d84:	4619      	mov	r1, r3
 8008d86:	480e      	ldr	r0, [pc, #56]	; (8008dc0 <xTaskRemoveFromEventList+0xb8>)
 8008d88:	f7fe fc19 	bl	80075be <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d90:	4b0c      	ldr	r3, [pc, #48]	; (8008dc4 <xTaskRemoveFromEventList+0xbc>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d96:	429a      	cmp	r2, r3
 8008d98:	d905      	bls.n	8008da6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008d9e:	4b0a      	ldr	r3, [pc, #40]	; (8008dc8 <xTaskRemoveFromEventList+0xc0>)
 8008da0:	2201      	movs	r2, #1
 8008da2:	601a      	str	r2, [r3, #0]
 8008da4:	e001      	b.n	8008daa <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8008da6:	2300      	movs	r3, #0
 8008da8:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8008daa:	697b      	ldr	r3, [r7, #20]
}
 8008dac:	4618      	mov	r0, r3
 8008dae:	3718      	adds	r7, #24
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bd80      	pop	{r7, pc}
 8008db4:	20001af4 	.word	0x20001af4
 8008db8:	20001ad4 	.word	0x20001ad4
 8008dbc:	200019d0 	.word	0x200019d0
 8008dc0:	20001a8c 	.word	0x20001a8c
 8008dc4:	200019cc 	.word	0x200019cc
 8008dc8:	20001ae0 	.word	0x20001ae0

08008dcc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b083      	sub	sp, #12
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008dd4:	4b06      	ldr	r3, [pc, #24]	; (8008df0 <vTaskInternalSetTimeOutState+0x24>)
 8008dd6:	681a      	ldr	r2, [r3, #0]
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008ddc:	4b05      	ldr	r3, [pc, #20]	; (8008df4 <vTaskInternalSetTimeOutState+0x28>)
 8008dde:	681a      	ldr	r2, [r3, #0]
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	605a      	str	r2, [r3, #4]
}
 8008de4:	bf00      	nop
 8008de6:	370c      	adds	r7, #12
 8008de8:	46bd      	mov	sp, r7
 8008dea:	bc80      	pop	{r7}
 8008dec:	4770      	bx	lr
 8008dee:	bf00      	nop
 8008df0:	20001ae4 	.word	0x20001ae4
 8008df4:	20001ad0 	.word	0x20001ad0

08008df8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b088      	sub	sp, #32
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
 8008e00:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d10a      	bne.n	8008e1e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e0c:	f383 8811 	msr	BASEPRI, r3
 8008e10:	f3bf 8f6f 	isb	sy
 8008e14:	f3bf 8f4f 	dsb	sy
 8008e18:	613b      	str	r3, [r7, #16]
}
 8008e1a:	bf00      	nop
 8008e1c:	e7fe      	b.n	8008e1c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d10a      	bne.n	8008e3a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008e24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e28:	f383 8811 	msr	BASEPRI, r3
 8008e2c:	f3bf 8f6f 	isb	sy
 8008e30:	f3bf 8f4f 	dsb	sy
 8008e34:	60fb      	str	r3, [r7, #12]
}
 8008e36:	bf00      	nop
 8008e38:	e7fe      	b.n	8008e38 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8008e3a:	f000 fc5f 	bl	80096fc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008e3e:	4b1d      	ldr	r3, [pc, #116]	; (8008eb4 <xTaskCheckForTimeOut+0xbc>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	69ba      	ldr	r2, [r7, #24]
 8008e4a:	1ad3      	subs	r3, r2, r3
 8008e4c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e56:	d102      	bne.n	8008e5e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008e58:	2300      	movs	r3, #0
 8008e5a:	61fb      	str	r3, [r7, #28]
 8008e5c:	e023      	b.n	8008ea6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681a      	ldr	r2, [r3, #0]
 8008e62:	4b15      	ldr	r3, [pc, #84]	; (8008eb8 <xTaskCheckForTimeOut+0xc0>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	429a      	cmp	r2, r3
 8008e68:	d007      	beq.n	8008e7a <xTaskCheckForTimeOut+0x82>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	685b      	ldr	r3, [r3, #4]
 8008e6e:	69ba      	ldr	r2, [r7, #24]
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d302      	bcc.n	8008e7a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008e74:	2301      	movs	r3, #1
 8008e76:	61fb      	str	r3, [r7, #28]
 8008e78:	e015      	b.n	8008ea6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	697a      	ldr	r2, [r7, #20]
 8008e80:	429a      	cmp	r2, r3
 8008e82:	d20b      	bcs.n	8008e9c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	681a      	ldr	r2, [r3, #0]
 8008e88:	697b      	ldr	r3, [r7, #20]
 8008e8a:	1ad2      	subs	r2, r2, r3
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f7ff ff9b 	bl	8008dcc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008e96:	2300      	movs	r3, #0
 8008e98:	61fb      	str	r3, [r7, #28]
 8008e9a:	e004      	b.n	8008ea6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008ea6:	f000 fc59 	bl	800975c <vPortExitCritical>

	return xReturn;
 8008eaa:	69fb      	ldr	r3, [r7, #28]
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	3720      	adds	r7, #32
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}
 8008eb4:	20001ad0 	.word	0x20001ad0
 8008eb8:	20001ae4 	.word	0x20001ae4

08008ebc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008ec0:	4b03      	ldr	r3, [pc, #12]	; (8008ed0 <vTaskMissedYield+0x14>)
 8008ec2:	2201      	movs	r2, #1
 8008ec4:	601a      	str	r2, [r3, #0]
}
 8008ec6:	bf00      	nop
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bc80      	pop	{r7}
 8008ecc:	4770      	bx	lr
 8008ece:	bf00      	nop
 8008ed0:	20001ae0 	.word	0x20001ae0

08008ed4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b082      	sub	sp, #8
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008edc:	f000 f852 	bl	8008f84 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008ee0:	4b06      	ldr	r3, [pc, #24]	; (8008efc <prvIdleTask+0x28>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	2b01      	cmp	r3, #1
 8008ee6:	d9f9      	bls.n	8008edc <prvIdleTask+0x8>
			{
				taskYIELD();
 8008ee8:	4b05      	ldr	r3, [pc, #20]	; (8008f00 <prvIdleTask+0x2c>)
 8008eea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008eee:	601a      	str	r2, [r3, #0]
 8008ef0:	f3bf 8f4f 	dsb	sy
 8008ef4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008ef8:	e7f0      	b.n	8008edc <prvIdleTask+0x8>
 8008efa:	bf00      	nop
 8008efc:	200019d0 	.word	0x200019d0
 8008f00:	e000ed04 	.word	0xe000ed04

08008f04 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b082      	sub	sp, #8
 8008f08:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	607b      	str	r3, [r7, #4]
 8008f0e:	e00c      	b.n	8008f2a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008f10:	687a      	ldr	r2, [r7, #4]
 8008f12:	4613      	mov	r3, r2
 8008f14:	009b      	lsls	r3, r3, #2
 8008f16:	4413      	add	r3, r2
 8008f18:	009b      	lsls	r3, r3, #2
 8008f1a:	4a12      	ldr	r2, [pc, #72]	; (8008f64 <prvInitialiseTaskLists+0x60>)
 8008f1c:	4413      	add	r3, r2
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f7fe fb22 	bl	8007568 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	3301      	adds	r3, #1
 8008f28:	607b      	str	r3, [r7, #4]
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2b06      	cmp	r3, #6
 8008f2e:	d9ef      	bls.n	8008f10 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008f30:	480d      	ldr	r0, [pc, #52]	; (8008f68 <prvInitialiseTaskLists+0x64>)
 8008f32:	f7fe fb19 	bl	8007568 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008f36:	480d      	ldr	r0, [pc, #52]	; (8008f6c <prvInitialiseTaskLists+0x68>)
 8008f38:	f7fe fb16 	bl	8007568 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008f3c:	480c      	ldr	r0, [pc, #48]	; (8008f70 <prvInitialiseTaskLists+0x6c>)
 8008f3e:	f7fe fb13 	bl	8007568 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008f42:	480c      	ldr	r0, [pc, #48]	; (8008f74 <prvInitialiseTaskLists+0x70>)
 8008f44:	f7fe fb10 	bl	8007568 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008f48:	480b      	ldr	r0, [pc, #44]	; (8008f78 <prvInitialiseTaskLists+0x74>)
 8008f4a:	f7fe fb0d 	bl	8007568 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008f4e:	4b0b      	ldr	r3, [pc, #44]	; (8008f7c <prvInitialiseTaskLists+0x78>)
 8008f50:	4a05      	ldr	r2, [pc, #20]	; (8008f68 <prvInitialiseTaskLists+0x64>)
 8008f52:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008f54:	4b0a      	ldr	r3, [pc, #40]	; (8008f80 <prvInitialiseTaskLists+0x7c>)
 8008f56:	4a05      	ldr	r2, [pc, #20]	; (8008f6c <prvInitialiseTaskLists+0x68>)
 8008f58:	601a      	str	r2, [r3, #0]
}
 8008f5a:	bf00      	nop
 8008f5c:	3708      	adds	r7, #8
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	bd80      	pop	{r7, pc}
 8008f62:	bf00      	nop
 8008f64:	200019d0 	.word	0x200019d0
 8008f68:	20001a5c 	.word	0x20001a5c
 8008f6c:	20001a70 	.word	0x20001a70
 8008f70:	20001a8c 	.word	0x20001a8c
 8008f74:	20001aa0 	.word	0x20001aa0
 8008f78:	20001ab8 	.word	0x20001ab8
 8008f7c:	20001a84 	.word	0x20001a84
 8008f80:	20001a88 	.word	0x20001a88

08008f84 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b082      	sub	sp, #8
 8008f88:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008f8a:	e019      	b.n	8008fc0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008f8c:	f000 fbb6 	bl	80096fc <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8008f90:	4b10      	ldr	r3, [pc, #64]	; (8008fd4 <prvCheckTasksWaitingTermination+0x50>)
 8008f92:	68db      	ldr	r3, [r3, #12]
 8008f94:	68db      	ldr	r3, [r3, #12]
 8008f96:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	3304      	adds	r3, #4
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f7fe fb69 	bl	8007674 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008fa2:	4b0d      	ldr	r3, [pc, #52]	; (8008fd8 <prvCheckTasksWaitingTermination+0x54>)
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	3b01      	subs	r3, #1
 8008fa8:	4a0b      	ldr	r2, [pc, #44]	; (8008fd8 <prvCheckTasksWaitingTermination+0x54>)
 8008faa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008fac:	4b0b      	ldr	r3, [pc, #44]	; (8008fdc <prvCheckTasksWaitingTermination+0x58>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	3b01      	subs	r3, #1
 8008fb2:	4a0a      	ldr	r2, [pc, #40]	; (8008fdc <prvCheckTasksWaitingTermination+0x58>)
 8008fb4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008fb6:	f000 fbd1 	bl	800975c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 f810 	bl	8008fe0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008fc0:	4b06      	ldr	r3, [pc, #24]	; (8008fdc <prvCheckTasksWaitingTermination+0x58>)
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d1e1      	bne.n	8008f8c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008fc8:	bf00      	nop
 8008fca:	bf00      	nop
 8008fcc:	3708      	adds	r7, #8
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	bd80      	pop	{r7, pc}
 8008fd2:	bf00      	nop
 8008fd4:	20001aa0 	.word	0x20001aa0
 8008fd8:	20001acc 	.word	0x20001acc
 8008fdc:	20001ab4 	.word	0x20001ab4

08008fe0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b084      	sub	sp, #16
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	334c      	adds	r3, #76	; 0x4c
 8008fec:	4618      	mov	r0, r3
 8008fee:	f001 fcf1 	bl	800a9d4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d108      	bne.n	800900e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009000:	4618      	mov	r0, r3
 8009002:	f000 fd3f 	bl	8009a84 <vPortFree>
				vPortFree( pxTCB );
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f000 fd3c 	bl	8009a84 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800900c:	e018      	b.n	8009040 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8009014:	2b01      	cmp	r3, #1
 8009016:	d103      	bne.n	8009020 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f000 fd33 	bl	8009a84 <vPortFree>
	}
 800901e:	e00f      	b.n	8009040 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8009026:	2b02      	cmp	r3, #2
 8009028:	d00a      	beq.n	8009040 <prvDeleteTCB+0x60>
	__asm volatile
 800902a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800902e:	f383 8811 	msr	BASEPRI, r3
 8009032:	f3bf 8f6f 	isb	sy
 8009036:	f3bf 8f4f 	dsb	sy
 800903a:	60fb      	str	r3, [r7, #12]
}
 800903c:	bf00      	nop
 800903e:	e7fe      	b.n	800903e <prvDeleteTCB+0x5e>
	}
 8009040:	bf00      	nop
 8009042:	3710      	adds	r7, #16
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009048:	b480      	push	{r7}
 800904a:	b083      	sub	sp, #12
 800904c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800904e:	4b0e      	ldr	r3, [pc, #56]	; (8009088 <prvResetNextTaskUnblockTime+0x40>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d101      	bne.n	800905c <prvResetNextTaskUnblockTime+0x14>
 8009058:	2301      	movs	r3, #1
 800905a:	e000      	b.n	800905e <prvResetNextTaskUnblockTime+0x16>
 800905c:	2300      	movs	r3, #0
 800905e:	2b00      	cmp	r3, #0
 8009060:	d004      	beq.n	800906c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009062:	4b0a      	ldr	r3, [pc, #40]	; (800908c <prvResetNextTaskUnblockTime+0x44>)
 8009064:	f04f 32ff 	mov.w	r2, #4294967295
 8009068:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800906a:	e008      	b.n	800907e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800906c:	4b06      	ldr	r3, [pc, #24]	; (8009088 <prvResetNextTaskUnblockTime+0x40>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	68db      	ldr	r3, [r3, #12]
 8009072:	68db      	ldr	r3, [r3, #12]
 8009074:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	685b      	ldr	r3, [r3, #4]
 800907a:	4a04      	ldr	r2, [pc, #16]	; (800908c <prvResetNextTaskUnblockTime+0x44>)
 800907c:	6013      	str	r3, [r2, #0]
}
 800907e:	bf00      	nop
 8009080:	370c      	adds	r7, #12
 8009082:	46bd      	mov	sp, r7
 8009084:	bc80      	pop	{r7}
 8009086:	4770      	bx	lr
 8009088:	20001a84 	.word	0x20001a84
 800908c:	20001aec 	.word	0x20001aec

08009090 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009090:	b480      	push	{r7}
 8009092:	b083      	sub	sp, #12
 8009094:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009096:	4b0b      	ldr	r3, [pc, #44]	; (80090c4 <xTaskGetSchedulerState+0x34>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d102      	bne.n	80090a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800909e:	2301      	movs	r3, #1
 80090a0:	607b      	str	r3, [r7, #4]
 80090a2:	e008      	b.n	80090b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80090a4:	4b08      	ldr	r3, [pc, #32]	; (80090c8 <xTaskGetSchedulerState+0x38>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d102      	bne.n	80090b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80090ac:	2302      	movs	r3, #2
 80090ae:	607b      	str	r3, [r7, #4]
 80090b0:	e001      	b.n	80090b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80090b2:	2300      	movs	r3, #0
 80090b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80090b6:	687b      	ldr	r3, [r7, #4]
	}
 80090b8:	4618      	mov	r0, r3
 80090ba:	370c      	adds	r7, #12
 80090bc:	46bd      	mov	sp, r7
 80090be:	bc80      	pop	{r7}
 80090c0:	4770      	bx	lr
 80090c2:	bf00      	nop
 80090c4:	20001ad8 	.word	0x20001ad8
 80090c8:	20001af4 	.word	0x20001af4

080090cc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b084      	sub	sp, #16
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80090d8:	2300      	movs	r3, #0
 80090da:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d06e      	beq.n	80091c0 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090e6:	4b39      	ldr	r3, [pc, #228]	; (80091cc <xTaskPriorityInherit+0x100>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090ec:	429a      	cmp	r2, r3
 80090ee:	d25e      	bcs.n	80091ae <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	699b      	ldr	r3, [r3, #24]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	db06      	blt.n	8009106 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090f8:	4b34      	ldr	r3, [pc, #208]	; (80091cc <xTaskPriorityInherit+0x100>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090fe:	f1c3 0207 	rsb	r2, r3, #7
 8009102:	68bb      	ldr	r3, [r7, #8]
 8009104:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	6959      	ldr	r1, [r3, #20]
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800910e:	4613      	mov	r3, r2
 8009110:	009b      	lsls	r3, r3, #2
 8009112:	4413      	add	r3, r2
 8009114:	009b      	lsls	r3, r3, #2
 8009116:	4a2e      	ldr	r2, [pc, #184]	; (80091d0 <xTaskPriorityInherit+0x104>)
 8009118:	4413      	add	r3, r2
 800911a:	4299      	cmp	r1, r3
 800911c:	d101      	bne.n	8009122 <xTaskPriorityInherit+0x56>
 800911e:	2301      	movs	r3, #1
 8009120:	e000      	b.n	8009124 <xTaskPriorityInherit+0x58>
 8009122:	2300      	movs	r3, #0
 8009124:	2b00      	cmp	r3, #0
 8009126:	d03a      	beq.n	800919e <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	3304      	adds	r3, #4
 800912c:	4618      	mov	r0, r3
 800912e:	f7fe faa1 	bl	8007674 <uxListRemove>
 8009132:	4603      	mov	r3, r0
 8009134:	2b00      	cmp	r3, #0
 8009136:	d115      	bne.n	8009164 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8009138:	68bb      	ldr	r3, [r7, #8]
 800913a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800913c:	4924      	ldr	r1, [pc, #144]	; (80091d0 <xTaskPriorityInherit+0x104>)
 800913e:	4613      	mov	r3, r2
 8009140:	009b      	lsls	r3, r3, #2
 8009142:	4413      	add	r3, r2
 8009144:	009b      	lsls	r3, r3, #2
 8009146:	440b      	add	r3, r1
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d10a      	bne.n	8009164 <xTaskPriorityInherit+0x98>
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009152:	2201      	movs	r2, #1
 8009154:	fa02 f303 	lsl.w	r3, r2, r3
 8009158:	43da      	mvns	r2, r3
 800915a:	4b1e      	ldr	r3, [pc, #120]	; (80091d4 <xTaskPriorityInherit+0x108>)
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	4013      	ands	r3, r2
 8009160:	4a1c      	ldr	r2, [pc, #112]	; (80091d4 <xTaskPriorityInherit+0x108>)
 8009162:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009164:	4b19      	ldr	r3, [pc, #100]	; (80091cc <xTaskPriorityInherit+0x100>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009172:	2201      	movs	r2, #1
 8009174:	409a      	lsls	r2, r3
 8009176:	4b17      	ldr	r3, [pc, #92]	; (80091d4 <xTaskPriorityInherit+0x108>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	4313      	orrs	r3, r2
 800917c:	4a15      	ldr	r2, [pc, #84]	; (80091d4 <xTaskPriorityInherit+0x108>)
 800917e:	6013      	str	r3, [r2, #0]
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009184:	4613      	mov	r3, r2
 8009186:	009b      	lsls	r3, r3, #2
 8009188:	4413      	add	r3, r2
 800918a:	009b      	lsls	r3, r3, #2
 800918c:	4a10      	ldr	r2, [pc, #64]	; (80091d0 <xTaskPriorityInherit+0x104>)
 800918e:	441a      	add	r2, r3
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	3304      	adds	r3, #4
 8009194:	4619      	mov	r1, r3
 8009196:	4610      	mov	r0, r2
 8009198:	f7fe fa11 	bl	80075be <vListInsertEnd>
 800919c:	e004      	b.n	80091a8 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800919e:	4b0b      	ldr	r3, [pc, #44]	; (80091cc <xTaskPriorityInherit+0x100>)
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80091a8:	2301      	movs	r3, #1
 80091aa:	60fb      	str	r3, [r7, #12]
 80091ac:	e008      	b.n	80091c0 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80091b2:	4b06      	ldr	r3, [pc, #24]	; (80091cc <xTaskPriorityInherit+0x100>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091b8:	429a      	cmp	r2, r3
 80091ba:	d201      	bcs.n	80091c0 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80091bc:	2301      	movs	r3, #1
 80091be:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80091c0:	68fb      	ldr	r3, [r7, #12]
	}
 80091c2:	4618      	mov	r0, r3
 80091c4:	3710      	adds	r7, #16
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}
 80091ca:	bf00      	nop
 80091cc:	200019cc 	.word	0x200019cc
 80091d0:	200019d0 	.word	0x200019d0
 80091d4:	20001ad4 	.word	0x20001ad4

080091d8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b086      	sub	sp, #24
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80091e4:	2300      	movs	r3, #0
 80091e6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d06e      	beq.n	80092cc <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80091ee:	4b3a      	ldr	r3, [pc, #232]	; (80092d8 <xTaskPriorityDisinherit+0x100>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	693a      	ldr	r2, [r7, #16]
 80091f4:	429a      	cmp	r2, r3
 80091f6:	d00a      	beq.n	800920e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80091f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091fc:	f383 8811 	msr	BASEPRI, r3
 8009200:	f3bf 8f6f 	isb	sy
 8009204:	f3bf 8f4f 	dsb	sy
 8009208:	60fb      	str	r3, [r7, #12]
}
 800920a:	bf00      	nop
 800920c:	e7fe      	b.n	800920c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800920e:	693b      	ldr	r3, [r7, #16]
 8009210:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009212:	2b00      	cmp	r3, #0
 8009214:	d10a      	bne.n	800922c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800921a:	f383 8811 	msr	BASEPRI, r3
 800921e:	f3bf 8f6f 	isb	sy
 8009222:	f3bf 8f4f 	dsb	sy
 8009226:	60bb      	str	r3, [r7, #8]
}
 8009228:	bf00      	nop
 800922a:	e7fe      	b.n	800922a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800922c:	693b      	ldr	r3, [r7, #16]
 800922e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009230:	1e5a      	subs	r2, r3, #1
 8009232:	693b      	ldr	r3, [r7, #16]
 8009234:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009236:	693b      	ldr	r3, [r7, #16]
 8009238:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800923a:	693b      	ldr	r3, [r7, #16]
 800923c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800923e:	429a      	cmp	r2, r3
 8009240:	d044      	beq.n	80092cc <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009242:	693b      	ldr	r3, [r7, #16]
 8009244:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009246:	2b00      	cmp	r3, #0
 8009248:	d140      	bne.n	80092cc <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	3304      	adds	r3, #4
 800924e:	4618      	mov	r0, r3
 8009250:	f7fe fa10 	bl	8007674 <uxListRemove>
 8009254:	4603      	mov	r3, r0
 8009256:	2b00      	cmp	r3, #0
 8009258:	d115      	bne.n	8009286 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800925e:	491f      	ldr	r1, [pc, #124]	; (80092dc <xTaskPriorityDisinherit+0x104>)
 8009260:	4613      	mov	r3, r2
 8009262:	009b      	lsls	r3, r3, #2
 8009264:	4413      	add	r3, r2
 8009266:	009b      	lsls	r3, r3, #2
 8009268:	440b      	add	r3, r1
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d10a      	bne.n	8009286 <xTaskPriorityDisinherit+0xae>
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009274:	2201      	movs	r2, #1
 8009276:	fa02 f303 	lsl.w	r3, r2, r3
 800927a:	43da      	mvns	r2, r3
 800927c:	4b18      	ldr	r3, [pc, #96]	; (80092e0 <xTaskPriorityDisinherit+0x108>)
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	4013      	ands	r3, r2
 8009282:	4a17      	ldr	r2, [pc, #92]	; (80092e0 <xTaskPriorityDisinherit+0x108>)
 8009284:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009286:	693b      	ldr	r3, [r7, #16]
 8009288:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009292:	f1c3 0207 	rsb	r2, r3, #7
 8009296:	693b      	ldr	r3, [r7, #16]
 8009298:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800929a:	693b      	ldr	r3, [r7, #16]
 800929c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800929e:	2201      	movs	r2, #1
 80092a0:	409a      	lsls	r2, r3
 80092a2:	4b0f      	ldr	r3, [pc, #60]	; (80092e0 <xTaskPriorityDisinherit+0x108>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	4313      	orrs	r3, r2
 80092a8:	4a0d      	ldr	r2, [pc, #52]	; (80092e0 <xTaskPriorityDisinherit+0x108>)
 80092aa:	6013      	str	r3, [r2, #0]
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092b0:	4613      	mov	r3, r2
 80092b2:	009b      	lsls	r3, r3, #2
 80092b4:	4413      	add	r3, r2
 80092b6:	009b      	lsls	r3, r3, #2
 80092b8:	4a08      	ldr	r2, [pc, #32]	; (80092dc <xTaskPriorityDisinherit+0x104>)
 80092ba:	441a      	add	r2, r3
 80092bc:	693b      	ldr	r3, [r7, #16]
 80092be:	3304      	adds	r3, #4
 80092c0:	4619      	mov	r1, r3
 80092c2:	4610      	mov	r0, r2
 80092c4:	f7fe f97b 	bl	80075be <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80092c8:	2301      	movs	r3, #1
 80092ca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80092cc:	697b      	ldr	r3, [r7, #20]
	}
 80092ce:	4618      	mov	r0, r3
 80092d0:	3718      	adds	r7, #24
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}
 80092d6:	bf00      	nop
 80092d8:	200019cc 	.word	0x200019cc
 80092dc:	200019d0 	.word	0x200019d0
 80092e0:	20001ad4 	.word	0x20001ad4

080092e4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b088      	sub	sp, #32
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
 80092ec:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80092f2:	2301      	movs	r3, #1
 80092f4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	f000 8088 	beq.w	800940e <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80092fe:	69bb      	ldr	r3, [r7, #24]
 8009300:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009302:	2b00      	cmp	r3, #0
 8009304:	d10a      	bne.n	800931c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800930a:	f383 8811 	msr	BASEPRI, r3
 800930e:	f3bf 8f6f 	isb	sy
 8009312:	f3bf 8f4f 	dsb	sy
 8009316:	60fb      	str	r3, [r7, #12]
}
 8009318:	bf00      	nop
 800931a:	e7fe      	b.n	800931a <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800931c:	69bb      	ldr	r3, [r7, #24]
 800931e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009320:	683a      	ldr	r2, [r7, #0]
 8009322:	429a      	cmp	r2, r3
 8009324:	d902      	bls.n	800932c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	61fb      	str	r3, [r7, #28]
 800932a:	e002      	b.n	8009332 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800932c:	69bb      	ldr	r3, [r7, #24]
 800932e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009330:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009332:	69bb      	ldr	r3, [r7, #24]
 8009334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009336:	69fa      	ldr	r2, [r7, #28]
 8009338:	429a      	cmp	r2, r3
 800933a:	d068      	beq.n	800940e <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800933c:	69bb      	ldr	r3, [r7, #24]
 800933e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009340:	697a      	ldr	r2, [r7, #20]
 8009342:	429a      	cmp	r2, r3
 8009344:	d163      	bne.n	800940e <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009346:	4b34      	ldr	r3, [pc, #208]	; (8009418 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	69ba      	ldr	r2, [r7, #24]
 800934c:	429a      	cmp	r2, r3
 800934e:	d10a      	bne.n	8009366 <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 8009350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009354:	f383 8811 	msr	BASEPRI, r3
 8009358:	f3bf 8f6f 	isb	sy
 800935c:	f3bf 8f4f 	dsb	sy
 8009360:	60bb      	str	r3, [r7, #8]
}
 8009362:	bf00      	nop
 8009364:	e7fe      	b.n	8009364 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009366:	69bb      	ldr	r3, [r7, #24]
 8009368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800936a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800936c:	69bb      	ldr	r3, [r7, #24]
 800936e:	69fa      	ldr	r2, [r7, #28]
 8009370:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009372:	69bb      	ldr	r3, [r7, #24]
 8009374:	699b      	ldr	r3, [r3, #24]
 8009376:	2b00      	cmp	r3, #0
 8009378:	db04      	blt.n	8009384 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800937a:	69fb      	ldr	r3, [r7, #28]
 800937c:	f1c3 0207 	rsb	r2, r3, #7
 8009380:	69bb      	ldr	r3, [r7, #24]
 8009382:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009384:	69bb      	ldr	r3, [r7, #24]
 8009386:	6959      	ldr	r1, [r3, #20]
 8009388:	693a      	ldr	r2, [r7, #16]
 800938a:	4613      	mov	r3, r2
 800938c:	009b      	lsls	r3, r3, #2
 800938e:	4413      	add	r3, r2
 8009390:	009b      	lsls	r3, r3, #2
 8009392:	4a22      	ldr	r2, [pc, #136]	; (800941c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8009394:	4413      	add	r3, r2
 8009396:	4299      	cmp	r1, r3
 8009398:	d101      	bne.n	800939e <vTaskPriorityDisinheritAfterTimeout+0xba>
 800939a:	2301      	movs	r3, #1
 800939c:	e000      	b.n	80093a0 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 800939e:	2300      	movs	r3, #0
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d034      	beq.n	800940e <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80093a4:	69bb      	ldr	r3, [r7, #24]
 80093a6:	3304      	adds	r3, #4
 80093a8:	4618      	mov	r0, r3
 80093aa:	f7fe f963 	bl	8007674 <uxListRemove>
 80093ae:	4603      	mov	r3, r0
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d115      	bne.n	80093e0 <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80093b4:	69bb      	ldr	r3, [r7, #24]
 80093b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093b8:	4918      	ldr	r1, [pc, #96]	; (800941c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80093ba:	4613      	mov	r3, r2
 80093bc:	009b      	lsls	r3, r3, #2
 80093be:	4413      	add	r3, r2
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	440b      	add	r3, r1
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d10a      	bne.n	80093e0 <vTaskPriorityDisinheritAfterTimeout+0xfc>
 80093ca:	69bb      	ldr	r3, [r7, #24]
 80093cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093ce:	2201      	movs	r2, #1
 80093d0:	fa02 f303 	lsl.w	r3, r2, r3
 80093d4:	43da      	mvns	r2, r3
 80093d6:	4b12      	ldr	r3, [pc, #72]	; (8009420 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	4013      	ands	r3, r2
 80093dc:	4a10      	ldr	r2, [pc, #64]	; (8009420 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80093de:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80093e0:	69bb      	ldr	r3, [r7, #24]
 80093e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093e4:	2201      	movs	r2, #1
 80093e6:	409a      	lsls	r2, r3
 80093e8:	4b0d      	ldr	r3, [pc, #52]	; (8009420 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	4313      	orrs	r3, r2
 80093ee:	4a0c      	ldr	r2, [pc, #48]	; (8009420 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80093f0:	6013      	str	r3, [r2, #0]
 80093f2:	69bb      	ldr	r3, [r7, #24]
 80093f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093f6:	4613      	mov	r3, r2
 80093f8:	009b      	lsls	r3, r3, #2
 80093fa:	4413      	add	r3, r2
 80093fc:	009b      	lsls	r3, r3, #2
 80093fe:	4a07      	ldr	r2, [pc, #28]	; (800941c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8009400:	441a      	add	r2, r3
 8009402:	69bb      	ldr	r3, [r7, #24]
 8009404:	3304      	adds	r3, #4
 8009406:	4619      	mov	r1, r3
 8009408:	4610      	mov	r0, r2
 800940a:	f7fe f8d8 	bl	80075be <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800940e:	bf00      	nop
 8009410:	3720      	adds	r7, #32
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}
 8009416:	bf00      	nop
 8009418:	200019cc 	.word	0x200019cc
 800941c:	200019d0 	.word	0x200019d0
 8009420:	20001ad4 	.word	0x20001ad4

08009424 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8009424:	b480      	push	{r7}
 8009426:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009428:	4b07      	ldr	r3, [pc, #28]	; (8009448 <pvTaskIncrementMutexHeldCount+0x24>)
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d004      	beq.n	800943a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009430:	4b05      	ldr	r3, [pc, #20]	; (8009448 <pvTaskIncrementMutexHeldCount+0x24>)
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009436:	3201      	adds	r2, #1
 8009438:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800943a:	4b03      	ldr	r3, [pc, #12]	; (8009448 <pvTaskIncrementMutexHeldCount+0x24>)
 800943c:	681b      	ldr	r3, [r3, #0]
	}
 800943e:	4618      	mov	r0, r3
 8009440:	46bd      	mov	sp, r7
 8009442:	bc80      	pop	{r7}
 8009444:	4770      	bx	lr
 8009446:	bf00      	nop
 8009448:	200019cc 	.word	0x200019cc

0800944c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b084      	sub	sp, #16
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
 8009454:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009456:	4b29      	ldr	r3, [pc, #164]	; (80094fc <prvAddCurrentTaskToDelayedList+0xb0>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800945c:	4b28      	ldr	r3, [pc, #160]	; (8009500 <prvAddCurrentTaskToDelayedList+0xb4>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	3304      	adds	r3, #4
 8009462:	4618      	mov	r0, r3
 8009464:	f7fe f906 	bl	8007674 <uxListRemove>
 8009468:	4603      	mov	r3, r0
 800946a:	2b00      	cmp	r3, #0
 800946c:	d10b      	bne.n	8009486 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800946e:	4b24      	ldr	r3, [pc, #144]	; (8009500 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009474:	2201      	movs	r2, #1
 8009476:	fa02 f303 	lsl.w	r3, r2, r3
 800947a:	43da      	mvns	r2, r3
 800947c:	4b21      	ldr	r3, [pc, #132]	; (8009504 <prvAddCurrentTaskToDelayedList+0xb8>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	4013      	ands	r3, r2
 8009482:	4a20      	ldr	r2, [pc, #128]	; (8009504 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009484:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800948c:	d10a      	bne.n	80094a4 <prvAddCurrentTaskToDelayedList+0x58>
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d007      	beq.n	80094a4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009494:	4b1a      	ldr	r3, [pc, #104]	; (8009500 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	3304      	adds	r3, #4
 800949a:	4619      	mov	r1, r3
 800949c:	481a      	ldr	r0, [pc, #104]	; (8009508 <prvAddCurrentTaskToDelayedList+0xbc>)
 800949e:	f7fe f88e 	bl	80075be <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80094a2:	e026      	b.n	80094f2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80094a4:	68fa      	ldr	r2, [r7, #12]
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	4413      	add	r3, r2
 80094aa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80094ac:	4b14      	ldr	r3, [pc, #80]	; (8009500 <prvAddCurrentTaskToDelayedList+0xb4>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	68ba      	ldr	r2, [r7, #8]
 80094b2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80094b4:	68ba      	ldr	r2, [r7, #8]
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	429a      	cmp	r2, r3
 80094ba:	d209      	bcs.n	80094d0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80094bc:	4b13      	ldr	r3, [pc, #76]	; (800950c <prvAddCurrentTaskToDelayedList+0xc0>)
 80094be:	681a      	ldr	r2, [r3, #0]
 80094c0:	4b0f      	ldr	r3, [pc, #60]	; (8009500 <prvAddCurrentTaskToDelayedList+0xb4>)
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	3304      	adds	r3, #4
 80094c6:	4619      	mov	r1, r3
 80094c8:	4610      	mov	r0, r2
 80094ca:	f7fe f89b 	bl	8007604 <vListInsert>
}
 80094ce:	e010      	b.n	80094f2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80094d0:	4b0f      	ldr	r3, [pc, #60]	; (8009510 <prvAddCurrentTaskToDelayedList+0xc4>)
 80094d2:	681a      	ldr	r2, [r3, #0]
 80094d4:	4b0a      	ldr	r3, [pc, #40]	; (8009500 <prvAddCurrentTaskToDelayedList+0xb4>)
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	3304      	adds	r3, #4
 80094da:	4619      	mov	r1, r3
 80094dc:	4610      	mov	r0, r2
 80094de:	f7fe f891 	bl	8007604 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80094e2:	4b0c      	ldr	r3, [pc, #48]	; (8009514 <prvAddCurrentTaskToDelayedList+0xc8>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	68ba      	ldr	r2, [r7, #8]
 80094e8:	429a      	cmp	r2, r3
 80094ea:	d202      	bcs.n	80094f2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80094ec:	4a09      	ldr	r2, [pc, #36]	; (8009514 <prvAddCurrentTaskToDelayedList+0xc8>)
 80094ee:	68bb      	ldr	r3, [r7, #8]
 80094f0:	6013      	str	r3, [r2, #0]
}
 80094f2:	bf00      	nop
 80094f4:	3710      	adds	r7, #16
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}
 80094fa:	bf00      	nop
 80094fc:	20001ad0 	.word	0x20001ad0
 8009500:	200019cc 	.word	0x200019cc
 8009504:	20001ad4 	.word	0x20001ad4
 8009508:	20001ab8 	.word	0x20001ab8
 800950c:	20001a88 	.word	0x20001a88
 8009510:	20001a84 	.word	0x20001a84
 8009514:	20001aec 	.word	0x20001aec

08009518 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009518:	b480      	push	{r7}
 800951a:	b085      	sub	sp, #20
 800951c:	af00      	add	r7, sp, #0
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	3b04      	subs	r3, #4
 8009528:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009530:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	3b04      	subs	r3, #4
 8009536:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	f023 0201 	bic.w	r2, r3, #1
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	3b04      	subs	r3, #4
 8009546:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009548:	4a08      	ldr	r2, [pc, #32]	; (800956c <pxPortInitialiseStack+0x54>)
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	3b14      	subs	r3, #20
 8009552:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009554:	687a      	ldr	r2, [r7, #4]
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	3b20      	subs	r3, #32
 800955e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009560:	68fb      	ldr	r3, [r7, #12]
}
 8009562:	4618      	mov	r0, r3
 8009564:	3714      	adds	r7, #20
 8009566:	46bd      	mov	sp, r7
 8009568:	bc80      	pop	{r7}
 800956a:	4770      	bx	lr
 800956c:	08009571 	.word	0x08009571

08009570 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009570:	b480      	push	{r7}
 8009572:	b085      	sub	sp, #20
 8009574:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009576:	2300      	movs	r3, #0
 8009578:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800957a:	4b12      	ldr	r3, [pc, #72]	; (80095c4 <prvTaskExitError+0x54>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009582:	d00a      	beq.n	800959a <prvTaskExitError+0x2a>
	__asm volatile
 8009584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009588:	f383 8811 	msr	BASEPRI, r3
 800958c:	f3bf 8f6f 	isb	sy
 8009590:	f3bf 8f4f 	dsb	sy
 8009594:	60fb      	str	r3, [r7, #12]
}
 8009596:	bf00      	nop
 8009598:	e7fe      	b.n	8009598 <prvTaskExitError+0x28>
	__asm volatile
 800959a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800959e:	f383 8811 	msr	BASEPRI, r3
 80095a2:	f3bf 8f6f 	isb	sy
 80095a6:	f3bf 8f4f 	dsb	sy
 80095aa:	60bb      	str	r3, [r7, #8]
}
 80095ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80095ae:	bf00      	nop
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d0fc      	beq.n	80095b0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80095b6:	bf00      	nop
 80095b8:	bf00      	nop
 80095ba:	3714      	adds	r7, #20
 80095bc:	46bd      	mov	sp, r7
 80095be:	bc80      	pop	{r7}
 80095c0:	4770      	bx	lr
 80095c2:	bf00      	nop
 80095c4:	20000248 	.word	0x20000248
	...

080095d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80095d0:	4b07      	ldr	r3, [pc, #28]	; (80095f0 <pxCurrentTCBConst2>)
 80095d2:	6819      	ldr	r1, [r3, #0]
 80095d4:	6808      	ldr	r0, [r1, #0]
 80095d6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80095da:	f380 8809 	msr	PSP, r0
 80095de:	f3bf 8f6f 	isb	sy
 80095e2:	f04f 0000 	mov.w	r0, #0
 80095e6:	f380 8811 	msr	BASEPRI, r0
 80095ea:	f04e 0e0d 	orr.w	lr, lr, #13
 80095ee:	4770      	bx	lr

080095f0 <pxCurrentTCBConst2>:
 80095f0:	200019cc 	.word	0x200019cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80095f4:	bf00      	nop
 80095f6:	bf00      	nop

080095f8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80095f8:	4806      	ldr	r0, [pc, #24]	; (8009614 <prvPortStartFirstTask+0x1c>)
 80095fa:	6800      	ldr	r0, [r0, #0]
 80095fc:	6800      	ldr	r0, [r0, #0]
 80095fe:	f380 8808 	msr	MSP, r0
 8009602:	b662      	cpsie	i
 8009604:	b661      	cpsie	f
 8009606:	f3bf 8f4f 	dsb	sy
 800960a:	f3bf 8f6f 	isb	sy
 800960e:	df00      	svc	0
 8009610:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009612:	bf00      	nop
 8009614:	e000ed08 	.word	0xe000ed08

08009618 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b084      	sub	sp, #16
 800961c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800961e:	4b32      	ldr	r3, [pc, #200]	; (80096e8 <xPortStartScheduler+0xd0>)
 8009620:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	781b      	ldrb	r3, [r3, #0]
 8009626:	b2db      	uxtb	r3, r3
 8009628:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	22ff      	movs	r2, #255	; 0xff
 800962e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	781b      	ldrb	r3, [r3, #0]
 8009634:	b2db      	uxtb	r3, r3
 8009636:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009638:	78fb      	ldrb	r3, [r7, #3]
 800963a:	b2db      	uxtb	r3, r3
 800963c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009640:	b2da      	uxtb	r2, r3
 8009642:	4b2a      	ldr	r3, [pc, #168]	; (80096ec <xPortStartScheduler+0xd4>)
 8009644:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009646:	4b2a      	ldr	r3, [pc, #168]	; (80096f0 <xPortStartScheduler+0xd8>)
 8009648:	2207      	movs	r2, #7
 800964a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800964c:	e009      	b.n	8009662 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800964e:	4b28      	ldr	r3, [pc, #160]	; (80096f0 <xPortStartScheduler+0xd8>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	3b01      	subs	r3, #1
 8009654:	4a26      	ldr	r2, [pc, #152]	; (80096f0 <xPortStartScheduler+0xd8>)
 8009656:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009658:	78fb      	ldrb	r3, [r7, #3]
 800965a:	b2db      	uxtb	r3, r3
 800965c:	005b      	lsls	r3, r3, #1
 800965e:	b2db      	uxtb	r3, r3
 8009660:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009662:	78fb      	ldrb	r3, [r7, #3]
 8009664:	b2db      	uxtb	r3, r3
 8009666:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800966a:	2b80      	cmp	r3, #128	; 0x80
 800966c:	d0ef      	beq.n	800964e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800966e:	4b20      	ldr	r3, [pc, #128]	; (80096f0 <xPortStartScheduler+0xd8>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f1c3 0307 	rsb	r3, r3, #7
 8009676:	2b04      	cmp	r3, #4
 8009678:	d00a      	beq.n	8009690 <xPortStartScheduler+0x78>
	__asm volatile
 800967a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800967e:	f383 8811 	msr	BASEPRI, r3
 8009682:	f3bf 8f6f 	isb	sy
 8009686:	f3bf 8f4f 	dsb	sy
 800968a:	60bb      	str	r3, [r7, #8]
}
 800968c:	bf00      	nop
 800968e:	e7fe      	b.n	800968e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009690:	4b17      	ldr	r3, [pc, #92]	; (80096f0 <xPortStartScheduler+0xd8>)
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	021b      	lsls	r3, r3, #8
 8009696:	4a16      	ldr	r2, [pc, #88]	; (80096f0 <xPortStartScheduler+0xd8>)
 8009698:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800969a:	4b15      	ldr	r3, [pc, #84]	; (80096f0 <xPortStartScheduler+0xd8>)
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80096a2:	4a13      	ldr	r2, [pc, #76]	; (80096f0 <xPortStartScheduler+0xd8>)
 80096a4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	b2da      	uxtb	r2, r3
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80096ae:	4b11      	ldr	r3, [pc, #68]	; (80096f4 <xPortStartScheduler+0xdc>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	4a10      	ldr	r2, [pc, #64]	; (80096f4 <xPortStartScheduler+0xdc>)
 80096b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80096b8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80096ba:	4b0e      	ldr	r3, [pc, #56]	; (80096f4 <xPortStartScheduler+0xdc>)
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	4a0d      	ldr	r2, [pc, #52]	; (80096f4 <xPortStartScheduler+0xdc>)
 80096c0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80096c4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80096c6:	f000 f8b9 	bl	800983c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80096ca:	4b0b      	ldr	r3, [pc, #44]	; (80096f8 <xPortStartScheduler+0xe0>)
 80096cc:	2200      	movs	r2, #0
 80096ce:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80096d0:	f7ff ff92 	bl	80095f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80096d4:	f7ff fa92 	bl	8008bfc <vTaskSwitchContext>
	prvTaskExitError();
 80096d8:	f7ff ff4a 	bl	8009570 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80096dc:	2300      	movs	r3, #0
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3710      	adds	r7, #16
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}
 80096e6:	bf00      	nop
 80096e8:	e000e400 	.word	0xe000e400
 80096ec:	20001af8 	.word	0x20001af8
 80096f0:	20001afc 	.word	0x20001afc
 80096f4:	e000ed20 	.word	0xe000ed20
 80096f8:	20000248 	.word	0x20000248

080096fc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80096fc:	b480      	push	{r7}
 80096fe:	b083      	sub	sp, #12
 8009700:	af00      	add	r7, sp, #0
	__asm volatile
 8009702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009706:	f383 8811 	msr	BASEPRI, r3
 800970a:	f3bf 8f6f 	isb	sy
 800970e:	f3bf 8f4f 	dsb	sy
 8009712:	607b      	str	r3, [r7, #4]
}
 8009714:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009716:	4b0f      	ldr	r3, [pc, #60]	; (8009754 <vPortEnterCritical+0x58>)
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	3301      	adds	r3, #1
 800971c:	4a0d      	ldr	r2, [pc, #52]	; (8009754 <vPortEnterCritical+0x58>)
 800971e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009720:	4b0c      	ldr	r3, [pc, #48]	; (8009754 <vPortEnterCritical+0x58>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	2b01      	cmp	r3, #1
 8009726:	d10f      	bne.n	8009748 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009728:	4b0b      	ldr	r3, [pc, #44]	; (8009758 <vPortEnterCritical+0x5c>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	b2db      	uxtb	r3, r3
 800972e:	2b00      	cmp	r3, #0
 8009730:	d00a      	beq.n	8009748 <vPortEnterCritical+0x4c>
	__asm volatile
 8009732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009736:	f383 8811 	msr	BASEPRI, r3
 800973a:	f3bf 8f6f 	isb	sy
 800973e:	f3bf 8f4f 	dsb	sy
 8009742:	603b      	str	r3, [r7, #0]
}
 8009744:	bf00      	nop
 8009746:	e7fe      	b.n	8009746 <vPortEnterCritical+0x4a>
	}
}
 8009748:	bf00      	nop
 800974a:	370c      	adds	r7, #12
 800974c:	46bd      	mov	sp, r7
 800974e:	bc80      	pop	{r7}
 8009750:	4770      	bx	lr
 8009752:	bf00      	nop
 8009754:	20000248 	.word	0x20000248
 8009758:	e000ed04 	.word	0xe000ed04

0800975c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800975c:	b480      	push	{r7}
 800975e:	b083      	sub	sp, #12
 8009760:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009762:	4b11      	ldr	r3, [pc, #68]	; (80097a8 <vPortExitCritical+0x4c>)
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d10a      	bne.n	8009780 <vPortExitCritical+0x24>
	__asm volatile
 800976a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800976e:	f383 8811 	msr	BASEPRI, r3
 8009772:	f3bf 8f6f 	isb	sy
 8009776:	f3bf 8f4f 	dsb	sy
 800977a:	607b      	str	r3, [r7, #4]
}
 800977c:	bf00      	nop
 800977e:	e7fe      	b.n	800977e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009780:	4b09      	ldr	r3, [pc, #36]	; (80097a8 <vPortExitCritical+0x4c>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	3b01      	subs	r3, #1
 8009786:	4a08      	ldr	r2, [pc, #32]	; (80097a8 <vPortExitCritical+0x4c>)
 8009788:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800978a:	4b07      	ldr	r3, [pc, #28]	; (80097a8 <vPortExitCritical+0x4c>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d105      	bne.n	800979e <vPortExitCritical+0x42>
 8009792:	2300      	movs	r3, #0
 8009794:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	f383 8811 	msr	BASEPRI, r3
}
 800979c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800979e:	bf00      	nop
 80097a0:	370c      	adds	r7, #12
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bc80      	pop	{r7}
 80097a6:	4770      	bx	lr
 80097a8:	20000248 	.word	0x20000248
 80097ac:	00000000 	.word	0x00000000

080097b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80097b0:	f3ef 8009 	mrs	r0, PSP
 80097b4:	f3bf 8f6f 	isb	sy
 80097b8:	4b0d      	ldr	r3, [pc, #52]	; (80097f0 <pxCurrentTCBConst>)
 80097ba:	681a      	ldr	r2, [r3, #0]
 80097bc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80097c0:	6010      	str	r0, [r2, #0]
 80097c2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80097c6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80097ca:	f380 8811 	msr	BASEPRI, r0
 80097ce:	f7ff fa15 	bl	8008bfc <vTaskSwitchContext>
 80097d2:	f04f 0000 	mov.w	r0, #0
 80097d6:	f380 8811 	msr	BASEPRI, r0
 80097da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80097de:	6819      	ldr	r1, [r3, #0]
 80097e0:	6808      	ldr	r0, [r1, #0]
 80097e2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80097e6:	f380 8809 	msr	PSP, r0
 80097ea:	f3bf 8f6f 	isb	sy
 80097ee:	4770      	bx	lr

080097f0 <pxCurrentTCBConst>:
 80097f0:	200019cc 	.word	0x200019cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80097f4:	bf00      	nop
 80097f6:	bf00      	nop

080097f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b082      	sub	sp, #8
 80097fc:	af00      	add	r7, sp, #0
	__asm volatile
 80097fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009802:	f383 8811 	msr	BASEPRI, r3
 8009806:	f3bf 8f6f 	isb	sy
 800980a:	f3bf 8f4f 	dsb	sy
 800980e:	607b      	str	r3, [r7, #4]
}
 8009810:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009812:	f7ff f935 	bl	8008a80 <xTaskIncrementTick>
 8009816:	4603      	mov	r3, r0
 8009818:	2b00      	cmp	r3, #0
 800981a:	d003      	beq.n	8009824 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800981c:	4b06      	ldr	r3, [pc, #24]	; (8009838 <SysTick_Handler+0x40>)
 800981e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009822:	601a      	str	r2, [r3, #0]
 8009824:	2300      	movs	r3, #0
 8009826:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	f383 8811 	msr	BASEPRI, r3
}
 800982e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009830:	bf00      	nop
 8009832:	3708      	adds	r7, #8
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}
 8009838:	e000ed04 	.word	0xe000ed04

0800983c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800983c:	b480      	push	{r7}
 800983e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009840:	4b0a      	ldr	r3, [pc, #40]	; (800986c <vPortSetupTimerInterrupt+0x30>)
 8009842:	2200      	movs	r2, #0
 8009844:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009846:	4b0a      	ldr	r3, [pc, #40]	; (8009870 <vPortSetupTimerInterrupt+0x34>)
 8009848:	2200      	movs	r2, #0
 800984a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800984c:	4b09      	ldr	r3, [pc, #36]	; (8009874 <vPortSetupTimerInterrupt+0x38>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	4a09      	ldr	r2, [pc, #36]	; (8009878 <vPortSetupTimerInterrupt+0x3c>)
 8009852:	fba2 2303 	umull	r2, r3, r2, r3
 8009856:	099b      	lsrs	r3, r3, #6
 8009858:	4a08      	ldr	r2, [pc, #32]	; (800987c <vPortSetupTimerInterrupt+0x40>)
 800985a:	3b01      	subs	r3, #1
 800985c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800985e:	4b03      	ldr	r3, [pc, #12]	; (800986c <vPortSetupTimerInterrupt+0x30>)
 8009860:	2207      	movs	r2, #7
 8009862:	601a      	str	r2, [r3, #0]
}
 8009864:	bf00      	nop
 8009866:	46bd      	mov	sp, r7
 8009868:	bc80      	pop	{r7}
 800986a:	4770      	bx	lr
 800986c:	e000e010 	.word	0xe000e010
 8009870:	e000e018 	.word	0xe000e018
 8009874:	2000023c 	.word	0x2000023c
 8009878:	10624dd3 	.word	0x10624dd3
 800987c:	e000e014 	.word	0xe000e014

08009880 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009880:	b480      	push	{r7}
 8009882:	b085      	sub	sp, #20
 8009884:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009886:	f3ef 8305 	mrs	r3, IPSR
 800988a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2b0f      	cmp	r3, #15
 8009890:	d914      	bls.n	80098bc <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009892:	4a16      	ldr	r2, [pc, #88]	; (80098ec <vPortValidateInterruptPriority+0x6c>)
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	4413      	add	r3, r2
 8009898:	781b      	ldrb	r3, [r3, #0]
 800989a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800989c:	4b14      	ldr	r3, [pc, #80]	; (80098f0 <vPortValidateInterruptPriority+0x70>)
 800989e:	781b      	ldrb	r3, [r3, #0]
 80098a0:	7afa      	ldrb	r2, [r7, #11]
 80098a2:	429a      	cmp	r2, r3
 80098a4:	d20a      	bcs.n	80098bc <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80098a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098aa:	f383 8811 	msr	BASEPRI, r3
 80098ae:	f3bf 8f6f 	isb	sy
 80098b2:	f3bf 8f4f 	dsb	sy
 80098b6:	607b      	str	r3, [r7, #4]
}
 80098b8:	bf00      	nop
 80098ba:	e7fe      	b.n	80098ba <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80098bc:	4b0d      	ldr	r3, [pc, #52]	; (80098f4 <vPortValidateInterruptPriority+0x74>)
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80098c4:	4b0c      	ldr	r3, [pc, #48]	; (80098f8 <vPortValidateInterruptPriority+0x78>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	429a      	cmp	r2, r3
 80098ca:	d90a      	bls.n	80098e2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80098cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098d0:	f383 8811 	msr	BASEPRI, r3
 80098d4:	f3bf 8f6f 	isb	sy
 80098d8:	f3bf 8f4f 	dsb	sy
 80098dc:	603b      	str	r3, [r7, #0]
}
 80098de:	bf00      	nop
 80098e0:	e7fe      	b.n	80098e0 <vPortValidateInterruptPriority+0x60>
	}
 80098e2:	bf00      	nop
 80098e4:	3714      	adds	r7, #20
 80098e6:	46bd      	mov	sp, r7
 80098e8:	bc80      	pop	{r7}
 80098ea:	4770      	bx	lr
 80098ec:	e000e3f0 	.word	0xe000e3f0
 80098f0:	20001af8 	.word	0x20001af8
 80098f4:	e000ed0c 	.word	0xe000ed0c
 80098f8:	20001afc 	.word	0x20001afc

080098fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b08a      	sub	sp, #40	; 0x28
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009904:	2300      	movs	r3, #0
 8009906:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009908:	f7ff f810 	bl	800892c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800990c:	4b58      	ldr	r3, [pc, #352]	; (8009a70 <pvPortMalloc+0x174>)
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d101      	bne.n	8009918 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009914:	f000 f910 	bl	8009b38 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009918:	4b56      	ldr	r3, [pc, #344]	; (8009a74 <pvPortMalloc+0x178>)
 800991a:	681a      	ldr	r2, [r3, #0]
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	4013      	ands	r3, r2
 8009920:	2b00      	cmp	r3, #0
 8009922:	f040 808e 	bne.w	8009a42 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d01d      	beq.n	8009968 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800992c:	2208      	movs	r2, #8
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	4413      	add	r3, r2
 8009932:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	f003 0307 	and.w	r3, r3, #7
 800993a:	2b00      	cmp	r3, #0
 800993c:	d014      	beq.n	8009968 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f023 0307 	bic.w	r3, r3, #7
 8009944:	3308      	adds	r3, #8
 8009946:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f003 0307 	and.w	r3, r3, #7
 800994e:	2b00      	cmp	r3, #0
 8009950:	d00a      	beq.n	8009968 <pvPortMalloc+0x6c>
	__asm volatile
 8009952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009956:	f383 8811 	msr	BASEPRI, r3
 800995a:	f3bf 8f6f 	isb	sy
 800995e:	f3bf 8f4f 	dsb	sy
 8009962:	617b      	str	r3, [r7, #20]
}
 8009964:	bf00      	nop
 8009966:	e7fe      	b.n	8009966 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d069      	beq.n	8009a42 <pvPortMalloc+0x146>
 800996e:	4b42      	ldr	r3, [pc, #264]	; (8009a78 <pvPortMalloc+0x17c>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	687a      	ldr	r2, [r7, #4]
 8009974:	429a      	cmp	r2, r3
 8009976:	d864      	bhi.n	8009a42 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009978:	4b40      	ldr	r3, [pc, #256]	; (8009a7c <pvPortMalloc+0x180>)
 800997a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800997c:	4b3f      	ldr	r3, [pc, #252]	; (8009a7c <pvPortMalloc+0x180>)
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009982:	e004      	b.n	800998e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009986:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800998e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009990:	685b      	ldr	r3, [r3, #4]
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	429a      	cmp	r2, r3
 8009996:	d903      	bls.n	80099a0 <pvPortMalloc+0xa4>
 8009998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d1f1      	bne.n	8009984 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80099a0:	4b33      	ldr	r3, [pc, #204]	; (8009a70 <pvPortMalloc+0x174>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099a6:	429a      	cmp	r2, r3
 80099a8:	d04b      	beq.n	8009a42 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80099aa:	6a3b      	ldr	r3, [r7, #32]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	2208      	movs	r2, #8
 80099b0:	4413      	add	r3, r2
 80099b2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80099b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099b6:	681a      	ldr	r2, [r3, #0]
 80099b8:	6a3b      	ldr	r3, [r7, #32]
 80099ba:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80099bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099be:	685a      	ldr	r2, [r3, #4]
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	1ad2      	subs	r2, r2, r3
 80099c4:	2308      	movs	r3, #8
 80099c6:	005b      	lsls	r3, r3, #1
 80099c8:	429a      	cmp	r2, r3
 80099ca:	d91f      	bls.n	8009a0c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80099cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	4413      	add	r3, r2
 80099d2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80099d4:	69bb      	ldr	r3, [r7, #24]
 80099d6:	f003 0307 	and.w	r3, r3, #7
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d00a      	beq.n	80099f4 <pvPortMalloc+0xf8>
	__asm volatile
 80099de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099e2:	f383 8811 	msr	BASEPRI, r3
 80099e6:	f3bf 8f6f 	isb	sy
 80099ea:	f3bf 8f4f 	dsb	sy
 80099ee:	613b      	str	r3, [r7, #16]
}
 80099f0:	bf00      	nop
 80099f2:	e7fe      	b.n	80099f2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80099f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f6:	685a      	ldr	r2, [r3, #4]
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	1ad2      	subs	r2, r2, r3
 80099fc:	69bb      	ldr	r3, [r7, #24]
 80099fe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a02:	687a      	ldr	r2, [r7, #4]
 8009a04:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009a06:	69b8      	ldr	r0, [r7, #24]
 8009a08:	f000 f8f8 	bl	8009bfc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009a0c:	4b1a      	ldr	r3, [pc, #104]	; (8009a78 <pvPortMalloc+0x17c>)
 8009a0e:	681a      	ldr	r2, [r3, #0]
 8009a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a12:	685b      	ldr	r3, [r3, #4]
 8009a14:	1ad3      	subs	r3, r2, r3
 8009a16:	4a18      	ldr	r2, [pc, #96]	; (8009a78 <pvPortMalloc+0x17c>)
 8009a18:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009a1a:	4b17      	ldr	r3, [pc, #92]	; (8009a78 <pvPortMalloc+0x17c>)
 8009a1c:	681a      	ldr	r2, [r3, #0]
 8009a1e:	4b18      	ldr	r3, [pc, #96]	; (8009a80 <pvPortMalloc+0x184>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	429a      	cmp	r2, r3
 8009a24:	d203      	bcs.n	8009a2e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009a26:	4b14      	ldr	r3, [pc, #80]	; (8009a78 <pvPortMalloc+0x17c>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	4a15      	ldr	r2, [pc, #84]	; (8009a80 <pvPortMalloc+0x184>)
 8009a2c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a30:	685a      	ldr	r2, [r3, #4]
 8009a32:	4b10      	ldr	r3, [pc, #64]	; (8009a74 <pvPortMalloc+0x178>)
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	431a      	orrs	r2, r3
 8009a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a3a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a3e:	2200      	movs	r2, #0
 8009a40:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009a42:	f7fe ff81 	bl	8008948 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a46:	69fb      	ldr	r3, [r7, #28]
 8009a48:	f003 0307 	and.w	r3, r3, #7
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d00a      	beq.n	8009a66 <pvPortMalloc+0x16a>
	__asm volatile
 8009a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a54:	f383 8811 	msr	BASEPRI, r3
 8009a58:	f3bf 8f6f 	isb	sy
 8009a5c:	f3bf 8f4f 	dsb	sy
 8009a60:	60fb      	str	r3, [r7, #12]
}
 8009a62:	bf00      	nop
 8009a64:	e7fe      	b.n	8009a64 <pvPortMalloc+0x168>
	return pvReturn;
 8009a66:	69fb      	ldr	r3, [r7, #28]
}
 8009a68:	4618      	mov	r0, r3
 8009a6a:	3728      	adds	r7, #40	; 0x28
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	bd80      	pop	{r7, pc}
 8009a70:	2000a3c0 	.word	0x2000a3c0
 8009a74:	2000a3cc 	.word	0x2000a3cc
 8009a78:	2000a3c4 	.word	0x2000a3c4
 8009a7c:	2000a3b8 	.word	0x2000a3b8
 8009a80:	2000a3c8 	.word	0x2000a3c8

08009a84 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b086      	sub	sp, #24
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d048      	beq.n	8009b28 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009a96:	2308      	movs	r3, #8
 8009a98:	425b      	negs	r3, r3
 8009a9a:	697a      	ldr	r2, [r7, #20]
 8009a9c:	4413      	add	r3, r2
 8009a9e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	685a      	ldr	r2, [r3, #4]
 8009aa8:	4b21      	ldr	r3, [pc, #132]	; (8009b30 <vPortFree+0xac>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4013      	ands	r3, r2
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d10a      	bne.n	8009ac8 <vPortFree+0x44>
	__asm volatile
 8009ab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ab6:	f383 8811 	msr	BASEPRI, r3
 8009aba:	f3bf 8f6f 	isb	sy
 8009abe:	f3bf 8f4f 	dsb	sy
 8009ac2:	60fb      	str	r3, [r7, #12]
}
 8009ac4:	bf00      	nop
 8009ac6:	e7fe      	b.n	8009ac6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009ac8:	693b      	ldr	r3, [r7, #16]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d00a      	beq.n	8009ae6 <vPortFree+0x62>
	__asm volatile
 8009ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad4:	f383 8811 	msr	BASEPRI, r3
 8009ad8:	f3bf 8f6f 	isb	sy
 8009adc:	f3bf 8f4f 	dsb	sy
 8009ae0:	60bb      	str	r3, [r7, #8]
}
 8009ae2:	bf00      	nop
 8009ae4:	e7fe      	b.n	8009ae4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009ae6:	693b      	ldr	r3, [r7, #16]
 8009ae8:	685a      	ldr	r2, [r3, #4]
 8009aea:	4b11      	ldr	r3, [pc, #68]	; (8009b30 <vPortFree+0xac>)
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	4013      	ands	r3, r2
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d019      	beq.n	8009b28 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009af4:	693b      	ldr	r3, [r7, #16]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d115      	bne.n	8009b28 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	685a      	ldr	r2, [r3, #4]
 8009b00:	4b0b      	ldr	r3, [pc, #44]	; (8009b30 <vPortFree+0xac>)
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	43db      	mvns	r3, r3
 8009b06:	401a      	ands	r2, r3
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009b0c:	f7fe ff0e 	bl	800892c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009b10:	693b      	ldr	r3, [r7, #16]
 8009b12:	685a      	ldr	r2, [r3, #4]
 8009b14:	4b07      	ldr	r3, [pc, #28]	; (8009b34 <vPortFree+0xb0>)
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	4413      	add	r3, r2
 8009b1a:	4a06      	ldr	r2, [pc, #24]	; (8009b34 <vPortFree+0xb0>)
 8009b1c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009b1e:	6938      	ldr	r0, [r7, #16]
 8009b20:	f000 f86c 	bl	8009bfc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009b24:	f7fe ff10 	bl	8008948 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009b28:	bf00      	nop
 8009b2a:	3718      	adds	r7, #24
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	bd80      	pop	{r7, pc}
 8009b30:	2000a3cc 	.word	0x2000a3cc
 8009b34:	2000a3c4 	.word	0x2000a3c4

08009b38 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b085      	sub	sp, #20
 8009b3c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009b3e:	f648 03b8 	movw	r3, #35000	; 0x88b8
 8009b42:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009b44:	4b27      	ldr	r3, [pc, #156]	; (8009be4 <prvHeapInit+0xac>)
 8009b46:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	f003 0307 	and.w	r3, r3, #7
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d00c      	beq.n	8009b6c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	3307      	adds	r3, #7
 8009b56:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	f023 0307 	bic.w	r3, r3, #7
 8009b5e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009b60:	68ba      	ldr	r2, [r7, #8]
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	1ad3      	subs	r3, r2, r3
 8009b66:	4a1f      	ldr	r2, [pc, #124]	; (8009be4 <prvHeapInit+0xac>)
 8009b68:	4413      	add	r3, r2
 8009b6a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009b70:	4a1d      	ldr	r2, [pc, #116]	; (8009be8 <prvHeapInit+0xb0>)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009b76:	4b1c      	ldr	r3, [pc, #112]	; (8009be8 <prvHeapInit+0xb0>)
 8009b78:	2200      	movs	r2, #0
 8009b7a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	68ba      	ldr	r2, [r7, #8]
 8009b80:	4413      	add	r3, r2
 8009b82:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009b84:	2208      	movs	r2, #8
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	1a9b      	subs	r3, r3, r2
 8009b8a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	f023 0307 	bic.w	r3, r3, #7
 8009b92:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	4a15      	ldr	r2, [pc, #84]	; (8009bec <prvHeapInit+0xb4>)
 8009b98:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009b9a:	4b14      	ldr	r3, [pc, #80]	; (8009bec <prvHeapInit+0xb4>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009ba2:	4b12      	ldr	r3, [pc, #72]	; (8009bec <prvHeapInit+0xb4>)
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	68fa      	ldr	r2, [r7, #12]
 8009bb2:	1ad2      	subs	r2, r2, r3
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009bb8:	4b0c      	ldr	r3, [pc, #48]	; (8009bec <prvHeapInit+0xb4>)
 8009bba:	681a      	ldr	r2, [r3, #0]
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	685b      	ldr	r3, [r3, #4]
 8009bc4:	4a0a      	ldr	r2, [pc, #40]	; (8009bf0 <prvHeapInit+0xb8>)
 8009bc6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	685b      	ldr	r3, [r3, #4]
 8009bcc:	4a09      	ldr	r2, [pc, #36]	; (8009bf4 <prvHeapInit+0xbc>)
 8009bce:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009bd0:	4b09      	ldr	r3, [pc, #36]	; (8009bf8 <prvHeapInit+0xc0>)
 8009bd2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009bd6:	601a      	str	r2, [r3, #0]
}
 8009bd8:	bf00      	nop
 8009bda:	3714      	adds	r7, #20
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bc80      	pop	{r7}
 8009be0:	4770      	bx	lr
 8009be2:	bf00      	nop
 8009be4:	20001b00 	.word	0x20001b00
 8009be8:	2000a3b8 	.word	0x2000a3b8
 8009bec:	2000a3c0 	.word	0x2000a3c0
 8009bf0:	2000a3c8 	.word	0x2000a3c8
 8009bf4:	2000a3c4 	.word	0x2000a3c4
 8009bf8:	2000a3cc 	.word	0x2000a3cc

08009bfc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	b085      	sub	sp, #20
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009c04:	4b27      	ldr	r3, [pc, #156]	; (8009ca4 <prvInsertBlockIntoFreeList+0xa8>)
 8009c06:	60fb      	str	r3, [r7, #12]
 8009c08:	e002      	b.n	8009c10 <prvInsertBlockIntoFreeList+0x14>
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	60fb      	str	r3, [r7, #12]
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	687a      	ldr	r2, [r7, #4]
 8009c16:	429a      	cmp	r2, r3
 8009c18:	d8f7      	bhi.n	8009c0a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	685b      	ldr	r3, [r3, #4]
 8009c22:	68ba      	ldr	r2, [r7, #8]
 8009c24:	4413      	add	r3, r2
 8009c26:	687a      	ldr	r2, [r7, #4]
 8009c28:	429a      	cmp	r2, r3
 8009c2a:	d108      	bne.n	8009c3e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	685a      	ldr	r2, [r3, #4]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	685b      	ldr	r3, [r3, #4]
 8009c34:	441a      	add	r2, r3
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	685b      	ldr	r3, [r3, #4]
 8009c46:	68ba      	ldr	r2, [r7, #8]
 8009c48:	441a      	add	r2, r3
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	429a      	cmp	r2, r3
 8009c50:	d118      	bne.n	8009c84 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681a      	ldr	r2, [r3, #0]
 8009c56:	4b14      	ldr	r3, [pc, #80]	; (8009ca8 <prvInsertBlockIntoFreeList+0xac>)
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	429a      	cmp	r2, r3
 8009c5c:	d00d      	beq.n	8009c7a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	685a      	ldr	r2, [r3, #4]
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	685b      	ldr	r3, [r3, #4]
 8009c68:	441a      	add	r2, r3
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	681a      	ldr	r2, [r3, #0]
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	601a      	str	r2, [r3, #0]
 8009c78:	e008      	b.n	8009c8c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009c7a:	4b0b      	ldr	r3, [pc, #44]	; (8009ca8 <prvInsertBlockIntoFreeList+0xac>)
 8009c7c:	681a      	ldr	r2, [r3, #0]
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	601a      	str	r2, [r3, #0]
 8009c82:	e003      	b.n	8009c8c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681a      	ldr	r2, [r3, #0]
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009c8c:	68fa      	ldr	r2, [r7, #12]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	429a      	cmp	r2, r3
 8009c92:	d002      	beq.n	8009c9a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	687a      	ldr	r2, [r7, #4]
 8009c98:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c9a:	bf00      	nop
 8009c9c:	3714      	adds	r7, #20
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bc80      	pop	{r7}
 8009ca2:	4770      	bx	lr
 8009ca4:	2000a3b8 	.word	0x2000a3b8
 8009ca8:	2000a3c0 	.word	0x2000a3c0

08009cac <__errno>:
 8009cac:	4b01      	ldr	r3, [pc, #4]	; (8009cb4 <__errno+0x8>)
 8009cae:	6818      	ldr	r0, [r3, #0]
 8009cb0:	4770      	bx	lr
 8009cb2:	bf00      	nop
 8009cb4:	2000024c 	.word	0x2000024c

08009cb8 <std>:
 8009cb8:	2300      	movs	r3, #0
 8009cba:	b510      	push	{r4, lr}
 8009cbc:	4604      	mov	r4, r0
 8009cbe:	e9c0 3300 	strd	r3, r3, [r0]
 8009cc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009cc6:	6083      	str	r3, [r0, #8]
 8009cc8:	8181      	strh	r1, [r0, #12]
 8009cca:	6643      	str	r3, [r0, #100]	; 0x64
 8009ccc:	81c2      	strh	r2, [r0, #14]
 8009cce:	6183      	str	r3, [r0, #24]
 8009cd0:	4619      	mov	r1, r3
 8009cd2:	2208      	movs	r2, #8
 8009cd4:	305c      	adds	r0, #92	; 0x5c
 8009cd6:	f000 f92b 	bl	8009f30 <memset>
 8009cda:	4b05      	ldr	r3, [pc, #20]	; (8009cf0 <std+0x38>)
 8009cdc:	6224      	str	r4, [r4, #32]
 8009cde:	6263      	str	r3, [r4, #36]	; 0x24
 8009ce0:	4b04      	ldr	r3, [pc, #16]	; (8009cf4 <std+0x3c>)
 8009ce2:	62a3      	str	r3, [r4, #40]	; 0x28
 8009ce4:	4b04      	ldr	r3, [pc, #16]	; (8009cf8 <std+0x40>)
 8009ce6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009ce8:	4b04      	ldr	r3, [pc, #16]	; (8009cfc <std+0x44>)
 8009cea:	6323      	str	r3, [r4, #48]	; 0x30
 8009cec:	bd10      	pop	{r4, pc}
 8009cee:	bf00      	nop
 8009cf0:	0800aaed 	.word	0x0800aaed
 8009cf4:	0800ab0f 	.word	0x0800ab0f
 8009cf8:	0800ab47 	.word	0x0800ab47
 8009cfc:	0800ab6b 	.word	0x0800ab6b

08009d00 <_cleanup_r>:
 8009d00:	4901      	ldr	r1, [pc, #4]	; (8009d08 <_cleanup_r+0x8>)
 8009d02:	f000 b8af 	b.w	8009e64 <_fwalk_reent>
 8009d06:	bf00      	nop
 8009d08:	0800c9b9 	.word	0x0800c9b9

08009d0c <__sfmoreglue>:
 8009d0c:	2268      	movs	r2, #104	; 0x68
 8009d0e:	b570      	push	{r4, r5, r6, lr}
 8009d10:	1e4d      	subs	r5, r1, #1
 8009d12:	4355      	muls	r5, r2
 8009d14:	460e      	mov	r6, r1
 8009d16:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009d1a:	f000 f979 	bl	800a010 <_malloc_r>
 8009d1e:	4604      	mov	r4, r0
 8009d20:	b140      	cbz	r0, 8009d34 <__sfmoreglue+0x28>
 8009d22:	2100      	movs	r1, #0
 8009d24:	e9c0 1600 	strd	r1, r6, [r0]
 8009d28:	300c      	adds	r0, #12
 8009d2a:	60a0      	str	r0, [r4, #8]
 8009d2c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009d30:	f000 f8fe 	bl	8009f30 <memset>
 8009d34:	4620      	mov	r0, r4
 8009d36:	bd70      	pop	{r4, r5, r6, pc}

08009d38 <__sfp_lock_acquire>:
 8009d38:	4801      	ldr	r0, [pc, #4]	; (8009d40 <__sfp_lock_acquire+0x8>)
 8009d3a:	f000 b8d8 	b.w	8009eee <__retarget_lock_acquire_recursive>
 8009d3e:	bf00      	nop
 8009d40:	2000a3d1 	.word	0x2000a3d1

08009d44 <__sfp_lock_release>:
 8009d44:	4801      	ldr	r0, [pc, #4]	; (8009d4c <__sfp_lock_release+0x8>)
 8009d46:	f000 b8d3 	b.w	8009ef0 <__retarget_lock_release_recursive>
 8009d4a:	bf00      	nop
 8009d4c:	2000a3d1 	.word	0x2000a3d1

08009d50 <__sinit_lock_acquire>:
 8009d50:	4801      	ldr	r0, [pc, #4]	; (8009d58 <__sinit_lock_acquire+0x8>)
 8009d52:	f000 b8cc 	b.w	8009eee <__retarget_lock_acquire_recursive>
 8009d56:	bf00      	nop
 8009d58:	2000a3d2 	.word	0x2000a3d2

08009d5c <__sinit_lock_release>:
 8009d5c:	4801      	ldr	r0, [pc, #4]	; (8009d64 <__sinit_lock_release+0x8>)
 8009d5e:	f000 b8c7 	b.w	8009ef0 <__retarget_lock_release_recursive>
 8009d62:	bf00      	nop
 8009d64:	2000a3d2 	.word	0x2000a3d2

08009d68 <__sinit>:
 8009d68:	b510      	push	{r4, lr}
 8009d6a:	4604      	mov	r4, r0
 8009d6c:	f7ff fff0 	bl	8009d50 <__sinit_lock_acquire>
 8009d70:	69a3      	ldr	r3, [r4, #24]
 8009d72:	b11b      	cbz	r3, 8009d7c <__sinit+0x14>
 8009d74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d78:	f7ff bff0 	b.w	8009d5c <__sinit_lock_release>
 8009d7c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009d80:	6523      	str	r3, [r4, #80]	; 0x50
 8009d82:	4b13      	ldr	r3, [pc, #76]	; (8009dd0 <__sinit+0x68>)
 8009d84:	4a13      	ldr	r2, [pc, #76]	; (8009dd4 <__sinit+0x6c>)
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	62a2      	str	r2, [r4, #40]	; 0x28
 8009d8a:	42a3      	cmp	r3, r4
 8009d8c:	bf08      	it	eq
 8009d8e:	2301      	moveq	r3, #1
 8009d90:	4620      	mov	r0, r4
 8009d92:	bf08      	it	eq
 8009d94:	61a3      	streq	r3, [r4, #24]
 8009d96:	f000 f81f 	bl	8009dd8 <__sfp>
 8009d9a:	6060      	str	r0, [r4, #4]
 8009d9c:	4620      	mov	r0, r4
 8009d9e:	f000 f81b 	bl	8009dd8 <__sfp>
 8009da2:	60a0      	str	r0, [r4, #8]
 8009da4:	4620      	mov	r0, r4
 8009da6:	f000 f817 	bl	8009dd8 <__sfp>
 8009daa:	2200      	movs	r2, #0
 8009dac:	2104      	movs	r1, #4
 8009dae:	60e0      	str	r0, [r4, #12]
 8009db0:	6860      	ldr	r0, [r4, #4]
 8009db2:	f7ff ff81 	bl	8009cb8 <std>
 8009db6:	2201      	movs	r2, #1
 8009db8:	2109      	movs	r1, #9
 8009dba:	68a0      	ldr	r0, [r4, #8]
 8009dbc:	f7ff ff7c 	bl	8009cb8 <std>
 8009dc0:	2202      	movs	r2, #2
 8009dc2:	2112      	movs	r1, #18
 8009dc4:	68e0      	ldr	r0, [r4, #12]
 8009dc6:	f7ff ff77 	bl	8009cb8 <std>
 8009dca:	2301      	movs	r3, #1
 8009dcc:	61a3      	str	r3, [r4, #24]
 8009dce:	e7d1      	b.n	8009d74 <__sinit+0xc>
 8009dd0:	0800e9d0 	.word	0x0800e9d0
 8009dd4:	08009d01 	.word	0x08009d01

08009dd8 <__sfp>:
 8009dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dda:	4607      	mov	r7, r0
 8009ddc:	f7ff ffac 	bl	8009d38 <__sfp_lock_acquire>
 8009de0:	4b1e      	ldr	r3, [pc, #120]	; (8009e5c <__sfp+0x84>)
 8009de2:	681e      	ldr	r6, [r3, #0]
 8009de4:	69b3      	ldr	r3, [r6, #24]
 8009de6:	b913      	cbnz	r3, 8009dee <__sfp+0x16>
 8009de8:	4630      	mov	r0, r6
 8009dea:	f7ff ffbd 	bl	8009d68 <__sinit>
 8009dee:	3648      	adds	r6, #72	; 0x48
 8009df0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009df4:	3b01      	subs	r3, #1
 8009df6:	d503      	bpl.n	8009e00 <__sfp+0x28>
 8009df8:	6833      	ldr	r3, [r6, #0]
 8009dfa:	b30b      	cbz	r3, 8009e40 <__sfp+0x68>
 8009dfc:	6836      	ldr	r6, [r6, #0]
 8009dfe:	e7f7      	b.n	8009df0 <__sfp+0x18>
 8009e00:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009e04:	b9d5      	cbnz	r5, 8009e3c <__sfp+0x64>
 8009e06:	4b16      	ldr	r3, [pc, #88]	; (8009e60 <__sfp+0x88>)
 8009e08:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009e0c:	60e3      	str	r3, [r4, #12]
 8009e0e:	6665      	str	r5, [r4, #100]	; 0x64
 8009e10:	f000 f86c 	bl	8009eec <__retarget_lock_init_recursive>
 8009e14:	f7ff ff96 	bl	8009d44 <__sfp_lock_release>
 8009e18:	2208      	movs	r2, #8
 8009e1a:	4629      	mov	r1, r5
 8009e1c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009e20:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009e24:	6025      	str	r5, [r4, #0]
 8009e26:	61a5      	str	r5, [r4, #24]
 8009e28:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009e2c:	f000 f880 	bl	8009f30 <memset>
 8009e30:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009e34:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009e38:	4620      	mov	r0, r4
 8009e3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e3c:	3468      	adds	r4, #104	; 0x68
 8009e3e:	e7d9      	b.n	8009df4 <__sfp+0x1c>
 8009e40:	2104      	movs	r1, #4
 8009e42:	4638      	mov	r0, r7
 8009e44:	f7ff ff62 	bl	8009d0c <__sfmoreglue>
 8009e48:	4604      	mov	r4, r0
 8009e4a:	6030      	str	r0, [r6, #0]
 8009e4c:	2800      	cmp	r0, #0
 8009e4e:	d1d5      	bne.n	8009dfc <__sfp+0x24>
 8009e50:	f7ff ff78 	bl	8009d44 <__sfp_lock_release>
 8009e54:	230c      	movs	r3, #12
 8009e56:	603b      	str	r3, [r7, #0]
 8009e58:	e7ee      	b.n	8009e38 <__sfp+0x60>
 8009e5a:	bf00      	nop
 8009e5c:	0800e9d0 	.word	0x0800e9d0
 8009e60:	ffff0001 	.word	0xffff0001

08009e64 <_fwalk_reent>:
 8009e64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e68:	4606      	mov	r6, r0
 8009e6a:	4688      	mov	r8, r1
 8009e6c:	2700      	movs	r7, #0
 8009e6e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009e72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009e76:	f1b9 0901 	subs.w	r9, r9, #1
 8009e7a:	d505      	bpl.n	8009e88 <_fwalk_reent+0x24>
 8009e7c:	6824      	ldr	r4, [r4, #0]
 8009e7e:	2c00      	cmp	r4, #0
 8009e80:	d1f7      	bne.n	8009e72 <_fwalk_reent+0xe>
 8009e82:	4638      	mov	r0, r7
 8009e84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e88:	89ab      	ldrh	r3, [r5, #12]
 8009e8a:	2b01      	cmp	r3, #1
 8009e8c:	d907      	bls.n	8009e9e <_fwalk_reent+0x3a>
 8009e8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009e92:	3301      	adds	r3, #1
 8009e94:	d003      	beq.n	8009e9e <_fwalk_reent+0x3a>
 8009e96:	4629      	mov	r1, r5
 8009e98:	4630      	mov	r0, r6
 8009e9a:	47c0      	blx	r8
 8009e9c:	4307      	orrs	r7, r0
 8009e9e:	3568      	adds	r5, #104	; 0x68
 8009ea0:	e7e9      	b.n	8009e76 <_fwalk_reent+0x12>
	...

08009ea4 <__libc_init_array>:
 8009ea4:	b570      	push	{r4, r5, r6, lr}
 8009ea6:	2600      	movs	r6, #0
 8009ea8:	4d0c      	ldr	r5, [pc, #48]	; (8009edc <__libc_init_array+0x38>)
 8009eaa:	4c0d      	ldr	r4, [pc, #52]	; (8009ee0 <__libc_init_array+0x3c>)
 8009eac:	1b64      	subs	r4, r4, r5
 8009eae:	10a4      	asrs	r4, r4, #2
 8009eb0:	42a6      	cmp	r6, r4
 8009eb2:	d109      	bne.n	8009ec8 <__libc_init_array+0x24>
 8009eb4:	f004 fb18 	bl	800e4e8 <_init>
 8009eb8:	2600      	movs	r6, #0
 8009eba:	4d0a      	ldr	r5, [pc, #40]	; (8009ee4 <__libc_init_array+0x40>)
 8009ebc:	4c0a      	ldr	r4, [pc, #40]	; (8009ee8 <__libc_init_array+0x44>)
 8009ebe:	1b64      	subs	r4, r4, r5
 8009ec0:	10a4      	asrs	r4, r4, #2
 8009ec2:	42a6      	cmp	r6, r4
 8009ec4:	d105      	bne.n	8009ed2 <__libc_init_array+0x2e>
 8009ec6:	bd70      	pop	{r4, r5, r6, pc}
 8009ec8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ecc:	4798      	blx	r3
 8009ece:	3601      	adds	r6, #1
 8009ed0:	e7ee      	b.n	8009eb0 <__libc_init_array+0xc>
 8009ed2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ed6:	4798      	blx	r3
 8009ed8:	3601      	adds	r6, #1
 8009eda:	e7f2      	b.n	8009ec2 <__libc_init_array+0x1e>
 8009edc:	0800ee70 	.word	0x0800ee70
 8009ee0:	0800ee70 	.word	0x0800ee70
 8009ee4:	0800ee70 	.word	0x0800ee70
 8009ee8:	0800ee74 	.word	0x0800ee74

08009eec <__retarget_lock_init_recursive>:
 8009eec:	4770      	bx	lr

08009eee <__retarget_lock_acquire_recursive>:
 8009eee:	4770      	bx	lr

08009ef0 <__retarget_lock_release_recursive>:
 8009ef0:	4770      	bx	lr
	...

08009ef4 <malloc>:
 8009ef4:	4b02      	ldr	r3, [pc, #8]	; (8009f00 <malloc+0xc>)
 8009ef6:	4601      	mov	r1, r0
 8009ef8:	6818      	ldr	r0, [r3, #0]
 8009efa:	f000 b889 	b.w	800a010 <_malloc_r>
 8009efe:	bf00      	nop
 8009f00:	2000024c 	.word	0x2000024c

08009f04 <free>:
 8009f04:	4b02      	ldr	r3, [pc, #8]	; (8009f10 <free+0xc>)
 8009f06:	4601      	mov	r1, r0
 8009f08:	6818      	ldr	r0, [r3, #0]
 8009f0a:	f000 b819 	b.w	8009f40 <_free_r>
 8009f0e:	bf00      	nop
 8009f10:	2000024c 	.word	0x2000024c

08009f14 <memcpy>:
 8009f14:	440a      	add	r2, r1
 8009f16:	4291      	cmp	r1, r2
 8009f18:	f100 33ff 	add.w	r3, r0, #4294967295
 8009f1c:	d100      	bne.n	8009f20 <memcpy+0xc>
 8009f1e:	4770      	bx	lr
 8009f20:	b510      	push	{r4, lr}
 8009f22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f26:	4291      	cmp	r1, r2
 8009f28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f2c:	d1f9      	bne.n	8009f22 <memcpy+0xe>
 8009f2e:	bd10      	pop	{r4, pc}

08009f30 <memset>:
 8009f30:	4603      	mov	r3, r0
 8009f32:	4402      	add	r2, r0
 8009f34:	4293      	cmp	r3, r2
 8009f36:	d100      	bne.n	8009f3a <memset+0xa>
 8009f38:	4770      	bx	lr
 8009f3a:	f803 1b01 	strb.w	r1, [r3], #1
 8009f3e:	e7f9      	b.n	8009f34 <memset+0x4>

08009f40 <_free_r>:
 8009f40:	b538      	push	{r3, r4, r5, lr}
 8009f42:	4605      	mov	r5, r0
 8009f44:	2900      	cmp	r1, #0
 8009f46:	d040      	beq.n	8009fca <_free_r+0x8a>
 8009f48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f4c:	1f0c      	subs	r4, r1, #4
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	bfb8      	it	lt
 8009f52:	18e4      	addlt	r4, r4, r3
 8009f54:	f003 f91a 	bl	800d18c <__malloc_lock>
 8009f58:	4a1c      	ldr	r2, [pc, #112]	; (8009fcc <_free_r+0x8c>)
 8009f5a:	6813      	ldr	r3, [r2, #0]
 8009f5c:	b933      	cbnz	r3, 8009f6c <_free_r+0x2c>
 8009f5e:	6063      	str	r3, [r4, #4]
 8009f60:	6014      	str	r4, [r2, #0]
 8009f62:	4628      	mov	r0, r5
 8009f64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f68:	f003 b916 	b.w	800d198 <__malloc_unlock>
 8009f6c:	42a3      	cmp	r3, r4
 8009f6e:	d908      	bls.n	8009f82 <_free_r+0x42>
 8009f70:	6820      	ldr	r0, [r4, #0]
 8009f72:	1821      	adds	r1, r4, r0
 8009f74:	428b      	cmp	r3, r1
 8009f76:	bf01      	itttt	eq
 8009f78:	6819      	ldreq	r1, [r3, #0]
 8009f7a:	685b      	ldreq	r3, [r3, #4]
 8009f7c:	1809      	addeq	r1, r1, r0
 8009f7e:	6021      	streq	r1, [r4, #0]
 8009f80:	e7ed      	b.n	8009f5e <_free_r+0x1e>
 8009f82:	461a      	mov	r2, r3
 8009f84:	685b      	ldr	r3, [r3, #4]
 8009f86:	b10b      	cbz	r3, 8009f8c <_free_r+0x4c>
 8009f88:	42a3      	cmp	r3, r4
 8009f8a:	d9fa      	bls.n	8009f82 <_free_r+0x42>
 8009f8c:	6811      	ldr	r1, [r2, #0]
 8009f8e:	1850      	adds	r0, r2, r1
 8009f90:	42a0      	cmp	r0, r4
 8009f92:	d10b      	bne.n	8009fac <_free_r+0x6c>
 8009f94:	6820      	ldr	r0, [r4, #0]
 8009f96:	4401      	add	r1, r0
 8009f98:	1850      	adds	r0, r2, r1
 8009f9a:	4283      	cmp	r3, r0
 8009f9c:	6011      	str	r1, [r2, #0]
 8009f9e:	d1e0      	bne.n	8009f62 <_free_r+0x22>
 8009fa0:	6818      	ldr	r0, [r3, #0]
 8009fa2:	685b      	ldr	r3, [r3, #4]
 8009fa4:	4401      	add	r1, r0
 8009fa6:	6011      	str	r1, [r2, #0]
 8009fa8:	6053      	str	r3, [r2, #4]
 8009faa:	e7da      	b.n	8009f62 <_free_r+0x22>
 8009fac:	d902      	bls.n	8009fb4 <_free_r+0x74>
 8009fae:	230c      	movs	r3, #12
 8009fb0:	602b      	str	r3, [r5, #0]
 8009fb2:	e7d6      	b.n	8009f62 <_free_r+0x22>
 8009fb4:	6820      	ldr	r0, [r4, #0]
 8009fb6:	1821      	adds	r1, r4, r0
 8009fb8:	428b      	cmp	r3, r1
 8009fba:	bf01      	itttt	eq
 8009fbc:	6819      	ldreq	r1, [r3, #0]
 8009fbe:	685b      	ldreq	r3, [r3, #4]
 8009fc0:	1809      	addeq	r1, r1, r0
 8009fc2:	6021      	streq	r1, [r4, #0]
 8009fc4:	6063      	str	r3, [r4, #4]
 8009fc6:	6054      	str	r4, [r2, #4]
 8009fc8:	e7cb      	b.n	8009f62 <_free_r+0x22>
 8009fca:	bd38      	pop	{r3, r4, r5, pc}
 8009fcc:	2000a3d4 	.word	0x2000a3d4

08009fd0 <sbrk_aligned>:
 8009fd0:	b570      	push	{r4, r5, r6, lr}
 8009fd2:	4e0e      	ldr	r6, [pc, #56]	; (800a00c <sbrk_aligned+0x3c>)
 8009fd4:	460c      	mov	r4, r1
 8009fd6:	6831      	ldr	r1, [r6, #0]
 8009fd8:	4605      	mov	r5, r0
 8009fda:	b911      	cbnz	r1, 8009fe2 <sbrk_aligned+0x12>
 8009fdc:	f000 fd56 	bl	800aa8c <_sbrk_r>
 8009fe0:	6030      	str	r0, [r6, #0]
 8009fe2:	4621      	mov	r1, r4
 8009fe4:	4628      	mov	r0, r5
 8009fe6:	f000 fd51 	bl	800aa8c <_sbrk_r>
 8009fea:	1c43      	adds	r3, r0, #1
 8009fec:	d00a      	beq.n	800a004 <sbrk_aligned+0x34>
 8009fee:	1cc4      	adds	r4, r0, #3
 8009ff0:	f024 0403 	bic.w	r4, r4, #3
 8009ff4:	42a0      	cmp	r0, r4
 8009ff6:	d007      	beq.n	800a008 <sbrk_aligned+0x38>
 8009ff8:	1a21      	subs	r1, r4, r0
 8009ffa:	4628      	mov	r0, r5
 8009ffc:	f000 fd46 	bl	800aa8c <_sbrk_r>
 800a000:	3001      	adds	r0, #1
 800a002:	d101      	bne.n	800a008 <sbrk_aligned+0x38>
 800a004:	f04f 34ff 	mov.w	r4, #4294967295
 800a008:	4620      	mov	r0, r4
 800a00a:	bd70      	pop	{r4, r5, r6, pc}
 800a00c:	2000a3d8 	.word	0x2000a3d8

0800a010 <_malloc_r>:
 800a010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a014:	1ccd      	adds	r5, r1, #3
 800a016:	f025 0503 	bic.w	r5, r5, #3
 800a01a:	3508      	adds	r5, #8
 800a01c:	2d0c      	cmp	r5, #12
 800a01e:	bf38      	it	cc
 800a020:	250c      	movcc	r5, #12
 800a022:	2d00      	cmp	r5, #0
 800a024:	4607      	mov	r7, r0
 800a026:	db01      	blt.n	800a02c <_malloc_r+0x1c>
 800a028:	42a9      	cmp	r1, r5
 800a02a:	d905      	bls.n	800a038 <_malloc_r+0x28>
 800a02c:	230c      	movs	r3, #12
 800a02e:	2600      	movs	r6, #0
 800a030:	603b      	str	r3, [r7, #0]
 800a032:	4630      	mov	r0, r6
 800a034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a038:	4e2e      	ldr	r6, [pc, #184]	; (800a0f4 <_malloc_r+0xe4>)
 800a03a:	f003 f8a7 	bl	800d18c <__malloc_lock>
 800a03e:	6833      	ldr	r3, [r6, #0]
 800a040:	461c      	mov	r4, r3
 800a042:	bb34      	cbnz	r4, 800a092 <_malloc_r+0x82>
 800a044:	4629      	mov	r1, r5
 800a046:	4638      	mov	r0, r7
 800a048:	f7ff ffc2 	bl	8009fd0 <sbrk_aligned>
 800a04c:	1c43      	adds	r3, r0, #1
 800a04e:	4604      	mov	r4, r0
 800a050:	d14d      	bne.n	800a0ee <_malloc_r+0xde>
 800a052:	6834      	ldr	r4, [r6, #0]
 800a054:	4626      	mov	r6, r4
 800a056:	2e00      	cmp	r6, #0
 800a058:	d140      	bne.n	800a0dc <_malloc_r+0xcc>
 800a05a:	6823      	ldr	r3, [r4, #0]
 800a05c:	4631      	mov	r1, r6
 800a05e:	4638      	mov	r0, r7
 800a060:	eb04 0803 	add.w	r8, r4, r3
 800a064:	f000 fd12 	bl	800aa8c <_sbrk_r>
 800a068:	4580      	cmp	r8, r0
 800a06a:	d13a      	bne.n	800a0e2 <_malloc_r+0xd2>
 800a06c:	6821      	ldr	r1, [r4, #0]
 800a06e:	3503      	adds	r5, #3
 800a070:	1a6d      	subs	r5, r5, r1
 800a072:	f025 0503 	bic.w	r5, r5, #3
 800a076:	3508      	adds	r5, #8
 800a078:	2d0c      	cmp	r5, #12
 800a07a:	bf38      	it	cc
 800a07c:	250c      	movcc	r5, #12
 800a07e:	4638      	mov	r0, r7
 800a080:	4629      	mov	r1, r5
 800a082:	f7ff ffa5 	bl	8009fd0 <sbrk_aligned>
 800a086:	3001      	adds	r0, #1
 800a088:	d02b      	beq.n	800a0e2 <_malloc_r+0xd2>
 800a08a:	6823      	ldr	r3, [r4, #0]
 800a08c:	442b      	add	r3, r5
 800a08e:	6023      	str	r3, [r4, #0]
 800a090:	e00e      	b.n	800a0b0 <_malloc_r+0xa0>
 800a092:	6822      	ldr	r2, [r4, #0]
 800a094:	1b52      	subs	r2, r2, r5
 800a096:	d41e      	bmi.n	800a0d6 <_malloc_r+0xc6>
 800a098:	2a0b      	cmp	r2, #11
 800a09a:	d916      	bls.n	800a0ca <_malloc_r+0xba>
 800a09c:	1961      	adds	r1, r4, r5
 800a09e:	42a3      	cmp	r3, r4
 800a0a0:	6025      	str	r5, [r4, #0]
 800a0a2:	bf18      	it	ne
 800a0a4:	6059      	strne	r1, [r3, #4]
 800a0a6:	6863      	ldr	r3, [r4, #4]
 800a0a8:	bf08      	it	eq
 800a0aa:	6031      	streq	r1, [r6, #0]
 800a0ac:	5162      	str	r2, [r4, r5]
 800a0ae:	604b      	str	r3, [r1, #4]
 800a0b0:	4638      	mov	r0, r7
 800a0b2:	f104 060b 	add.w	r6, r4, #11
 800a0b6:	f003 f86f 	bl	800d198 <__malloc_unlock>
 800a0ba:	f026 0607 	bic.w	r6, r6, #7
 800a0be:	1d23      	adds	r3, r4, #4
 800a0c0:	1af2      	subs	r2, r6, r3
 800a0c2:	d0b6      	beq.n	800a032 <_malloc_r+0x22>
 800a0c4:	1b9b      	subs	r3, r3, r6
 800a0c6:	50a3      	str	r3, [r4, r2]
 800a0c8:	e7b3      	b.n	800a032 <_malloc_r+0x22>
 800a0ca:	6862      	ldr	r2, [r4, #4]
 800a0cc:	42a3      	cmp	r3, r4
 800a0ce:	bf0c      	ite	eq
 800a0d0:	6032      	streq	r2, [r6, #0]
 800a0d2:	605a      	strne	r2, [r3, #4]
 800a0d4:	e7ec      	b.n	800a0b0 <_malloc_r+0xa0>
 800a0d6:	4623      	mov	r3, r4
 800a0d8:	6864      	ldr	r4, [r4, #4]
 800a0da:	e7b2      	b.n	800a042 <_malloc_r+0x32>
 800a0dc:	4634      	mov	r4, r6
 800a0de:	6876      	ldr	r6, [r6, #4]
 800a0e0:	e7b9      	b.n	800a056 <_malloc_r+0x46>
 800a0e2:	230c      	movs	r3, #12
 800a0e4:	4638      	mov	r0, r7
 800a0e6:	603b      	str	r3, [r7, #0]
 800a0e8:	f003 f856 	bl	800d198 <__malloc_unlock>
 800a0ec:	e7a1      	b.n	800a032 <_malloc_r+0x22>
 800a0ee:	6025      	str	r5, [r4, #0]
 800a0f0:	e7de      	b.n	800a0b0 <_malloc_r+0xa0>
 800a0f2:	bf00      	nop
 800a0f4:	2000a3d4 	.word	0x2000a3d4

0800a0f8 <__cvt>:
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0fe:	461f      	mov	r7, r3
 800a100:	bfbb      	ittet	lt
 800a102:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800a106:	461f      	movlt	r7, r3
 800a108:	2300      	movge	r3, #0
 800a10a:	232d      	movlt	r3, #45	; 0x2d
 800a10c:	b088      	sub	sp, #32
 800a10e:	4614      	mov	r4, r2
 800a110:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a112:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800a114:	7013      	strb	r3, [r2, #0]
 800a116:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a118:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800a11c:	f023 0820 	bic.w	r8, r3, #32
 800a120:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a124:	d005      	beq.n	800a132 <__cvt+0x3a>
 800a126:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a12a:	d100      	bne.n	800a12e <__cvt+0x36>
 800a12c:	3501      	adds	r5, #1
 800a12e:	2302      	movs	r3, #2
 800a130:	e000      	b.n	800a134 <__cvt+0x3c>
 800a132:	2303      	movs	r3, #3
 800a134:	aa07      	add	r2, sp, #28
 800a136:	9204      	str	r2, [sp, #16]
 800a138:	aa06      	add	r2, sp, #24
 800a13a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800a13e:	e9cd 3500 	strd	r3, r5, [sp]
 800a142:	4622      	mov	r2, r4
 800a144:	463b      	mov	r3, r7
 800a146:	f001 fdc7 	bl	800bcd8 <_dtoa_r>
 800a14a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a14e:	4606      	mov	r6, r0
 800a150:	d102      	bne.n	800a158 <__cvt+0x60>
 800a152:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a154:	07db      	lsls	r3, r3, #31
 800a156:	d522      	bpl.n	800a19e <__cvt+0xa6>
 800a158:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a15c:	eb06 0905 	add.w	r9, r6, r5
 800a160:	d110      	bne.n	800a184 <__cvt+0x8c>
 800a162:	7833      	ldrb	r3, [r6, #0]
 800a164:	2b30      	cmp	r3, #48	; 0x30
 800a166:	d10a      	bne.n	800a17e <__cvt+0x86>
 800a168:	2200      	movs	r2, #0
 800a16a:	2300      	movs	r3, #0
 800a16c:	4620      	mov	r0, r4
 800a16e:	4639      	mov	r1, r7
 800a170:	f7f6 fc94 	bl	8000a9c <__aeabi_dcmpeq>
 800a174:	b918      	cbnz	r0, 800a17e <__cvt+0x86>
 800a176:	f1c5 0501 	rsb	r5, r5, #1
 800a17a:	f8ca 5000 	str.w	r5, [sl]
 800a17e:	f8da 3000 	ldr.w	r3, [sl]
 800a182:	4499      	add	r9, r3
 800a184:	2200      	movs	r2, #0
 800a186:	2300      	movs	r3, #0
 800a188:	4620      	mov	r0, r4
 800a18a:	4639      	mov	r1, r7
 800a18c:	f7f6 fc86 	bl	8000a9c <__aeabi_dcmpeq>
 800a190:	b108      	cbz	r0, 800a196 <__cvt+0x9e>
 800a192:	f8cd 901c 	str.w	r9, [sp, #28]
 800a196:	2230      	movs	r2, #48	; 0x30
 800a198:	9b07      	ldr	r3, [sp, #28]
 800a19a:	454b      	cmp	r3, r9
 800a19c:	d307      	bcc.n	800a1ae <__cvt+0xb6>
 800a19e:	4630      	mov	r0, r6
 800a1a0:	9b07      	ldr	r3, [sp, #28]
 800a1a2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a1a4:	1b9b      	subs	r3, r3, r6
 800a1a6:	6013      	str	r3, [r2, #0]
 800a1a8:	b008      	add	sp, #32
 800a1aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1ae:	1c59      	adds	r1, r3, #1
 800a1b0:	9107      	str	r1, [sp, #28]
 800a1b2:	701a      	strb	r2, [r3, #0]
 800a1b4:	e7f0      	b.n	800a198 <__cvt+0xa0>

0800a1b6 <__exponent>:
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a1ba:	2900      	cmp	r1, #0
 800a1bc:	f803 2b02 	strb.w	r2, [r3], #2
 800a1c0:	bfb6      	itet	lt
 800a1c2:	222d      	movlt	r2, #45	; 0x2d
 800a1c4:	222b      	movge	r2, #43	; 0x2b
 800a1c6:	4249      	neglt	r1, r1
 800a1c8:	2909      	cmp	r1, #9
 800a1ca:	7042      	strb	r2, [r0, #1]
 800a1cc:	dd2b      	ble.n	800a226 <__exponent+0x70>
 800a1ce:	f10d 0407 	add.w	r4, sp, #7
 800a1d2:	46a4      	mov	ip, r4
 800a1d4:	270a      	movs	r7, #10
 800a1d6:	fb91 f6f7 	sdiv	r6, r1, r7
 800a1da:	460a      	mov	r2, r1
 800a1dc:	46a6      	mov	lr, r4
 800a1de:	fb07 1516 	mls	r5, r7, r6, r1
 800a1e2:	2a63      	cmp	r2, #99	; 0x63
 800a1e4:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800a1e8:	4631      	mov	r1, r6
 800a1ea:	f104 34ff 	add.w	r4, r4, #4294967295
 800a1ee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a1f2:	dcf0      	bgt.n	800a1d6 <__exponent+0x20>
 800a1f4:	3130      	adds	r1, #48	; 0x30
 800a1f6:	f1ae 0502 	sub.w	r5, lr, #2
 800a1fa:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a1fe:	4629      	mov	r1, r5
 800a200:	1c44      	adds	r4, r0, #1
 800a202:	4561      	cmp	r1, ip
 800a204:	d30a      	bcc.n	800a21c <__exponent+0x66>
 800a206:	f10d 0209 	add.w	r2, sp, #9
 800a20a:	eba2 020e 	sub.w	r2, r2, lr
 800a20e:	4565      	cmp	r5, ip
 800a210:	bf88      	it	hi
 800a212:	2200      	movhi	r2, #0
 800a214:	4413      	add	r3, r2
 800a216:	1a18      	subs	r0, r3, r0
 800a218:	b003      	add	sp, #12
 800a21a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a21c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a220:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a224:	e7ed      	b.n	800a202 <__exponent+0x4c>
 800a226:	2330      	movs	r3, #48	; 0x30
 800a228:	3130      	adds	r1, #48	; 0x30
 800a22a:	7083      	strb	r3, [r0, #2]
 800a22c:	70c1      	strb	r1, [r0, #3]
 800a22e:	1d03      	adds	r3, r0, #4
 800a230:	e7f1      	b.n	800a216 <__exponent+0x60>
	...

0800a234 <_printf_float>:
 800a234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a238:	b091      	sub	sp, #68	; 0x44
 800a23a:	460c      	mov	r4, r1
 800a23c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800a240:	4616      	mov	r6, r2
 800a242:	461f      	mov	r7, r3
 800a244:	4605      	mov	r5, r0
 800a246:	f002 ff6b 	bl	800d120 <_localeconv_r>
 800a24a:	6803      	ldr	r3, [r0, #0]
 800a24c:	4618      	mov	r0, r3
 800a24e:	9309      	str	r3, [sp, #36]	; 0x24
 800a250:	f7f5 fff8 	bl	8000244 <strlen>
 800a254:	2300      	movs	r3, #0
 800a256:	930e      	str	r3, [sp, #56]	; 0x38
 800a258:	f8d8 3000 	ldr.w	r3, [r8]
 800a25c:	900a      	str	r0, [sp, #40]	; 0x28
 800a25e:	3307      	adds	r3, #7
 800a260:	f023 0307 	bic.w	r3, r3, #7
 800a264:	f103 0208 	add.w	r2, r3, #8
 800a268:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a26c:	f8d4 b000 	ldr.w	fp, [r4]
 800a270:	f8c8 2000 	str.w	r2, [r8]
 800a274:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a278:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a27c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800a280:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800a284:	930b      	str	r3, [sp, #44]	; 0x2c
 800a286:	f04f 32ff 	mov.w	r2, #4294967295
 800a28a:	4640      	mov	r0, r8
 800a28c:	4b9c      	ldr	r3, [pc, #624]	; (800a500 <_printf_float+0x2cc>)
 800a28e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a290:	f7f6 fc36 	bl	8000b00 <__aeabi_dcmpun>
 800a294:	bb70      	cbnz	r0, 800a2f4 <_printf_float+0xc0>
 800a296:	f04f 32ff 	mov.w	r2, #4294967295
 800a29a:	4640      	mov	r0, r8
 800a29c:	4b98      	ldr	r3, [pc, #608]	; (800a500 <_printf_float+0x2cc>)
 800a29e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a2a0:	f7f6 fc10 	bl	8000ac4 <__aeabi_dcmple>
 800a2a4:	bb30      	cbnz	r0, 800a2f4 <_printf_float+0xc0>
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	4640      	mov	r0, r8
 800a2ac:	4651      	mov	r1, sl
 800a2ae:	f7f6 fbff 	bl	8000ab0 <__aeabi_dcmplt>
 800a2b2:	b110      	cbz	r0, 800a2ba <_printf_float+0x86>
 800a2b4:	232d      	movs	r3, #45	; 0x2d
 800a2b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a2ba:	4b92      	ldr	r3, [pc, #584]	; (800a504 <_printf_float+0x2d0>)
 800a2bc:	4892      	ldr	r0, [pc, #584]	; (800a508 <_printf_float+0x2d4>)
 800a2be:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800a2c2:	bf94      	ite	ls
 800a2c4:	4698      	movls	r8, r3
 800a2c6:	4680      	movhi	r8, r0
 800a2c8:	2303      	movs	r3, #3
 800a2ca:	f04f 0a00 	mov.w	sl, #0
 800a2ce:	6123      	str	r3, [r4, #16]
 800a2d0:	f02b 0304 	bic.w	r3, fp, #4
 800a2d4:	6023      	str	r3, [r4, #0]
 800a2d6:	4633      	mov	r3, r6
 800a2d8:	4621      	mov	r1, r4
 800a2da:	4628      	mov	r0, r5
 800a2dc:	9700      	str	r7, [sp, #0]
 800a2de:	aa0f      	add	r2, sp, #60	; 0x3c
 800a2e0:	f000 f9d4 	bl	800a68c <_printf_common>
 800a2e4:	3001      	adds	r0, #1
 800a2e6:	f040 8090 	bne.w	800a40a <_printf_float+0x1d6>
 800a2ea:	f04f 30ff 	mov.w	r0, #4294967295
 800a2ee:	b011      	add	sp, #68	; 0x44
 800a2f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2f4:	4642      	mov	r2, r8
 800a2f6:	4653      	mov	r3, sl
 800a2f8:	4640      	mov	r0, r8
 800a2fa:	4651      	mov	r1, sl
 800a2fc:	f7f6 fc00 	bl	8000b00 <__aeabi_dcmpun>
 800a300:	b148      	cbz	r0, 800a316 <_printf_float+0xe2>
 800a302:	f1ba 0f00 	cmp.w	sl, #0
 800a306:	bfb8      	it	lt
 800a308:	232d      	movlt	r3, #45	; 0x2d
 800a30a:	4880      	ldr	r0, [pc, #512]	; (800a50c <_printf_float+0x2d8>)
 800a30c:	bfb8      	it	lt
 800a30e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a312:	4b7f      	ldr	r3, [pc, #508]	; (800a510 <_printf_float+0x2dc>)
 800a314:	e7d3      	b.n	800a2be <_printf_float+0x8a>
 800a316:	6863      	ldr	r3, [r4, #4]
 800a318:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800a31c:	1c5a      	adds	r2, r3, #1
 800a31e:	d142      	bne.n	800a3a6 <_printf_float+0x172>
 800a320:	2306      	movs	r3, #6
 800a322:	6063      	str	r3, [r4, #4]
 800a324:	2200      	movs	r2, #0
 800a326:	9206      	str	r2, [sp, #24]
 800a328:	aa0e      	add	r2, sp, #56	; 0x38
 800a32a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800a32e:	aa0d      	add	r2, sp, #52	; 0x34
 800a330:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800a334:	9203      	str	r2, [sp, #12]
 800a336:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800a33a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800a33e:	6023      	str	r3, [r4, #0]
 800a340:	6863      	ldr	r3, [r4, #4]
 800a342:	4642      	mov	r2, r8
 800a344:	9300      	str	r3, [sp, #0]
 800a346:	4628      	mov	r0, r5
 800a348:	4653      	mov	r3, sl
 800a34a:	910b      	str	r1, [sp, #44]	; 0x2c
 800a34c:	f7ff fed4 	bl	800a0f8 <__cvt>
 800a350:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a352:	4680      	mov	r8, r0
 800a354:	2947      	cmp	r1, #71	; 0x47
 800a356:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a358:	d108      	bne.n	800a36c <_printf_float+0x138>
 800a35a:	1cc8      	adds	r0, r1, #3
 800a35c:	db02      	blt.n	800a364 <_printf_float+0x130>
 800a35e:	6863      	ldr	r3, [r4, #4]
 800a360:	4299      	cmp	r1, r3
 800a362:	dd40      	ble.n	800a3e6 <_printf_float+0x1b2>
 800a364:	f1a9 0902 	sub.w	r9, r9, #2
 800a368:	fa5f f989 	uxtb.w	r9, r9
 800a36c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a370:	d81f      	bhi.n	800a3b2 <_printf_float+0x17e>
 800a372:	464a      	mov	r2, r9
 800a374:	3901      	subs	r1, #1
 800a376:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a37a:	910d      	str	r1, [sp, #52]	; 0x34
 800a37c:	f7ff ff1b 	bl	800a1b6 <__exponent>
 800a380:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a382:	4682      	mov	sl, r0
 800a384:	1813      	adds	r3, r2, r0
 800a386:	2a01      	cmp	r2, #1
 800a388:	6123      	str	r3, [r4, #16]
 800a38a:	dc02      	bgt.n	800a392 <_printf_float+0x15e>
 800a38c:	6822      	ldr	r2, [r4, #0]
 800a38e:	07d2      	lsls	r2, r2, #31
 800a390:	d501      	bpl.n	800a396 <_printf_float+0x162>
 800a392:	3301      	adds	r3, #1
 800a394:	6123      	str	r3, [r4, #16]
 800a396:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d09b      	beq.n	800a2d6 <_printf_float+0xa2>
 800a39e:	232d      	movs	r3, #45	; 0x2d
 800a3a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3a4:	e797      	b.n	800a2d6 <_printf_float+0xa2>
 800a3a6:	2947      	cmp	r1, #71	; 0x47
 800a3a8:	d1bc      	bne.n	800a324 <_printf_float+0xf0>
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d1ba      	bne.n	800a324 <_printf_float+0xf0>
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	e7b7      	b.n	800a322 <_printf_float+0xee>
 800a3b2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800a3b6:	d118      	bne.n	800a3ea <_printf_float+0x1b6>
 800a3b8:	2900      	cmp	r1, #0
 800a3ba:	6863      	ldr	r3, [r4, #4]
 800a3bc:	dd0b      	ble.n	800a3d6 <_printf_float+0x1a2>
 800a3be:	6121      	str	r1, [r4, #16]
 800a3c0:	b913      	cbnz	r3, 800a3c8 <_printf_float+0x194>
 800a3c2:	6822      	ldr	r2, [r4, #0]
 800a3c4:	07d0      	lsls	r0, r2, #31
 800a3c6:	d502      	bpl.n	800a3ce <_printf_float+0x19a>
 800a3c8:	3301      	adds	r3, #1
 800a3ca:	440b      	add	r3, r1
 800a3cc:	6123      	str	r3, [r4, #16]
 800a3ce:	f04f 0a00 	mov.w	sl, #0
 800a3d2:	65a1      	str	r1, [r4, #88]	; 0x58
 800a3d4:	e7df      	b.n	800a396 <_printf_float+0x162>
 800a3d6:	b913      	cbnz	r3, 800a3de <_printf_float+0x1aa>
 800a3d8:	6822      	ldr	r2, [r4, #0]
 800a3da:	07d2      	lsls	r2, r2, #31
 800a3dc:	d501      	bpl.n	800a3e2 <_printf_float+0x1ae>
 800a3de:	3302      	adds	r3, #2
 800a3e0:	e7f4      	b.n	800a3cc <_printf_float+0x198>
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	e7f2      	b.n	800a3cc <_printf_float+0x198>
 800a3e6:	f04f 0967 	mov.w	r9, #103	; 0x67
 800a3ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a3ec:	4299      	cmp	r1, r3
 800a3ee:	db05      	blt.n	800a3fc <_printf_float+0x1c8>
 800a3f0:	6823      	ldr	r3, [r4, #0]
 800a3f2:	6121      	str	r1, [r4, #16]
 800a3f4:	07d8      	lsls	r0, r3, #31
 800a3f6:	d5ea      	bpl.n	800a3ce <_printf_float+0x19a>
 800a3f8:	1c4b      	adds	r3, r1, #1
 800a3fa:	e7e7      	b.n	800a3cc <_printf_float+0x198>
 800a3fc:	2900      	cmp	r1, #0
 800a3fe:	bfcc      	ite	gt
 800a400:	2201      	movgt	r2, #1
 800a402:	f1c1 0202 	rsble	r2, r1, #2
 800a406:	4413      	add	r3, r2
 800a408:	e7e0      	b.n	800a3cc <_printf_float+0x198>
 800a40a:	6823      	ldr	r3, [r4, #0]
 800a40c:	055a      	lsls	r2, r3, #21
 800a40e:	d407      	bmi.n	800a420 <_printf_float+0x1ec>
 800a410:	6923      	ldr	r3, [r4, #16]
 800a412:	4642      	mov	r2, r8
 800a414:	4631      	mov	r1, r6
 800a416:	4628      	mov	r0, r5
 800a418:	47b8      	blx	r7
 800a41a:	3001      	adds	r0, #1
 800a41c:	d12b      	bne.n	800a476 <_printf_float+0x242>
 800a41e:	e764      	b.n	800a2ea <_printf_float+0xb6>
 800a420:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a424:	f240 80dd 	bls.w	800a5e2 <_printf_float+0x3ae>
 800a428:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a42c:	2200      	movs	r2, #0
 800a42e:	2300      	movs	r3, #0
 800a430:	f7f6 fb34 	bl	8000a9c <__aeabi_dcmpeq>
 800a434:	2800      	cmp	r0, #0
 800a436:	d033      	beq.n	800a4a0 <_printf_float+0x26c>
 800a438:	2301      	movs	r3, #1
 800a43a:	4631      	mov	r1, r6
 800a43c:	4628      	mov	r0, r5
 800a43e:	4a35      	ldr	r2, [pc, #212]	; (800a514 <_printf_float+0x2e0>)
 800a440:	47b8      	blx	r7
 800a442:	3001      	adds	r0, #1
 800a444:	f43f af51 	beq.w	800a2ea <_printf_float+0xb6>
 800a448:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a44c:	429a      	cmp	r2, r3
 800a44e:	db02      	blt.n	800a456 <_printf_float+0x222>
 800a450:	6823      	ldr	r3, [r4, #0]
 800a452:	07d8      	lsls	r0, r3, #31
 800a454:	d50f      	bpl.n	800a476 <_printf_float+0x242>
 800a456:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a45a:	4631      	mov	r1, r6
 800a45c:	4628      	mov	r0, r5
 800a45e:	47b8      	blx	r7
 800a460:	3001      	adds	r0, #1
 800a462:	f43f af42 	beq.w	800a2ea <_printf_float+0xb6>
 800a466:	f04f 0800 	mov.w	r8, #0
 800a46a:	f104 091a 	add.w	r9, r4, #26
 800a46e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a470:	3b01      	subs	r3, #1
 800a472:	4543      	cmp	r3, r8
 800a474:	dc09      	bgt.n	800a48a <_printf_float+0x256>
 800a476:	6823      	ldr	r3, [r4, #0]
 800a478:	079b      	lsls	r3, r3, #30
 800a47a:	f100 8102 	bmi.w	800a682 <_printf_float+0x44e>
 800a47e:	68e0      	ldr	r0, [r4, #12]
 800a480:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a482:	4298      	cmp	r0, r3
 800a484:	bfb8      	it	lt
 800a486:	4618      	movlt	r0, r3
 800a488:	e731      	b.n	800a2ee <_printf_float+0xba>
 800a48a:	2301      	movs	r3, #1
 800a48c:	464a      	mov	r2, r9
 800a48e:	4631      	mov	r1, r6
 800a490:	4628      	mov	r0, r5
 800a492:	47b8      	blx	r7
 800a494:	3001      	adds	r0, #1
 800a496:	f43f af28 	beq.w	800a2ea <_printf_float+0xb6>
 800a49a:	f108 0801 	add.w	r8, r8, #1
 800a49e:	e7e6      	b.n	800a46e <_printf_float+0x23a>
 800a4a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	dc38      	bgt.n	800a518 <_printf_float+0x2e4>
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	4631      	mov	r1, r6
 800a4aa:	4628      	mov	r0, r5
 800a4ac:	4a19      	ldr	r2, [pc, #100]	; (800a514 <_printf_float+0x2e0>)
 800a4ae:	47b8      	blx	r7
 800a4b0:	3001      	adds	r0, #1
 800a4b2:	f43f af1a 	beq.w	800a2ea <_printf_float+0xb6>
 800a4b6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a4ba:	4313      	orrs	r3, r2
 800a4bc:	d102      	bne.n	800a4c4 <_printf_float+0x290>
 800a4be:	6823      	ldr	r3, [r4, #0]
 800a4c0:	07d9      	lsls	r1, r3, #31
 800a4c2:	d5d8      	bpl.n	800a476 <_printf_float+0x242>
 800a4c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a4c8:	4631      	mov	r1, r6
 800a4ca:	4628      	mov	r0, r5
 800a4cc:	47b8      	blx	r7
 800a4ce:	3001      	adds	r0, #1
 800a4d0:	f43f af0b 	beq.w	800a2ea <_printf_float+0xb6>
 800a4d4:	f04f 0900 	mov.w	r9, #0
 800a4d8:	f104 0a1a 	add.w	sl, r4, #26
 800a4dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4de:	425b      	negs	r3, r3
 800a4e0:	454b      	cmp	r3, r9
 800a4e2:	dc01      	bgt.n	800a4e8 <_printf_float+0x2b4>
 800a4e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a4e6:	e794      	b.n	800a412 <_printf_float+0x1de>
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	4652      	mov	r2, sl
 800a4ec:	4631      	mov	r1, r6
 800a4ee:	4628      	mov	r0, r5
 800a4f0:	47b8      	blx	r7
 800a4f2:	3001      	adds	r0, #1
 800a4f4:	f43f aef9 	beq.w	800a2ea <_printf_float+0xb6>
 800a4f8:	f109 0901 	add.w	r9, r9, #1
 800a4fc:	e7ee      	b.n	800a4dc <_printf_float+0x2a8>
 800a4fe:	bf00      	nop
 800a500:	7fefffff 	.word	0x7fefffff
 800a504:	0800e9d4 	.word	0x0800e9d4
 800a508:	0800e9d8 	.word	0x0800e9d8
 800a50c:	0800e9e0 	.word	0x0800e9e0
 800a510:	0800e9dc 	.word	0x0800e9dc
 800a514:	0800e9e4 	.word	0x0800e9e4
 800a518:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a51a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a51c:	429a      	cmp	r2, r3
 800a51e:	bfa8      	it	ge
 800a520:	461a      	movge	r2, r3
 800a522:	2a00      	cmp	r2, #0
 800a524:	4691      	mov	r9, r2
 800a526:	dc37      	bgt.n	800a598 <_printf_float+0x364>
 800a528:	f04f 0b00 	mov.w	fp, #0
 800a52c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a530:	f104 021a 	add.w	r2, r4, #26
 800a534:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800a538:	ebaa 0309 	sub.w	r3, sl, r9
 800a53c:	455b      	cmp	r3, fp
 800a53e:	dc33      	bgt.n	800a5a8 <_printf_float+0x374>
 800a540:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a544:	429a      	cmp	r2, r3
 800a546:	db3b      	blt.n	800a5c0 <_printf_float+0x38c>
 800a548:	6823      	ldr	r3, [r4, #0]
 800a54a:	07da      	lsls	r2, r3, #31
 800a54c:	d438      	bmi.n	800a5c0 <_printf_float+0x38c>
 800a54e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a550:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a552:	eba3 020a 	sub.w	r2, r3, sl
 800a556:	eba3 0901 	sub.w	r9, r3, r1
 800a55a:	4591      	cmp	r9, r2
 800a55c:	bfa8      	it	ge
 800a55e:	4691      	movge	r9, r2
 800a560:	f1b9 0f00 	cmp.w	r9, #0
 800a564:	dc34      	bgt.n	800a5d0 <_printf_float+0x39c>
 800a566:	f04f 0800 	mov.w	r8, #0
 800a56a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a56e:	f104 0a1a 	add.w	sl, r4, #26
 800a572:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a576:	1a9b      	subs	r3, r3, r2
 800a578:	eba3 0309 	sub.w	r3, r3, r9
 800a57c:	4543      	cmp	r3, r8
 800a57e:	f77f af7a 	ble.w	800a476 <_printf_float+0x242>
 800a582:	2301      	movs	r3, #1
 800a584:	4652      	mov	r2, sl
 800a586:	4631      	mov	r1, r6
 800a588:	4628      	mov	r0, r5
 800a58a:	47b8      	blx	r7
 800a58c:	3001      	adds	r0, #1
 800a58e:	f43f aeac 	beq.w	800a2ea <_printf_float+0xb6>
 800a592:	f108 0801 	add.w	r8, r8, #1
 800a596:	e7ec      	b.n	800a572 <_printf_float+0x33e>
 800a598:	4613      	mov	r3, r2
 800a59a:	4631      	mov	r1, r6
 800a59c:	4642      	mov	r2, r8
 800a59e:	4628      	mov	r0, r5
 800a5a0:	47b8      	blx	r7
 800a5a2:	3001      	adds	r0, #1
 800a5a4:	d1c0      	bne.n	800a528 <_printf_float+0x2f4>
 800a5a6:	e6a0      	b.n	800a2ea <_printf_float+0xb6>
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	4631      	mov	r1, r6
 800a5ac:	4628      	mov	r0, r5
 800a5ae:	920b      	str	r2, [sp, #44]	; 0x2c
 800a5b0:	47b8      	blx	r7
 800a5b2:	3001      	adds	r0, #1
 800a5b4:	f43f ae99 	beq.w	800a2ea <_printf_float+0xb6>
 800a5b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a5ba:	f10b 0b01 	add.w	fp, fp, #1
 800a5be:	e7b9      	b.n	800a534 <_printf_float+0x300>
 800a5c0:	4631      	mov	r1, r6
 800a5c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a5c6:	4628      	mov	r0, r5
 800a5c8:	47b8      	blx	r7
 800a5ca:	3001      	adds	r0, #1
 800a5cc:	d1bf      	bne.n	800a54e <_printf_float+0x31a>
 800a5ce:	e68c      	b.n	800a2ea <_printf_float+0xb6>
 800a5d0:	464b      	mov	r3, r9
 800a5d2:	4631      	mov	r1, r6
 800a5d4:	4628      	mov	r0, r5
 800a5d6:	eb08 020a 	add.w	r2, r8, sl
 800a5da:	47b8      	blx	r7
 800a5dc:	3001      	adds	r0, #1
 800a5de:	d1c2      	bne.n	800a566 <_printf_float+0x332>
 800a5e0:	e683      	b.n	800a2ea <_printf_float+0xb6>
 800a5e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a5e4:	2a01      	cmp	r2, #1
 800a5e6:	dc01      	bgt.n	800a5ec <_printf_float+0x3b8>
 800a5e8:	07db      	lsls	r3, r3, #31
 800a5ea:	d537      	bpl.n	800a65c <_printf_float+0x428>
 800a5ec:	2301      	movs	r3, #1
 800a5ee:	4642      	mov	r2, r8
 800a5f0:	4631      	mov	r1, r6
 800a5f2:	4628      	mov	r0, r5
 800a5f4:	47b8      	blx	r7
 800a5f6:	3001      	adds	r0, #1
 800a5f8:	f43f ae77 	beq.w	800a2ea <_printf_float+0xb6>
 800a5fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a600:	4631      	mov	r1, r6
 800a602:	4628      	mov	r0, r5
 800a604:	47b8      	blx	r7
 800a606:	3001      	adds	r0, #1
 800a608:	f43f ae6f 	beq.w	800a2ea <_printf_float+0xb6>
 800a60c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a610:	2200      	movs	r2, #0
 800a612:	2300      	movs	r3, #0
 800a614:	f7f6 fa42 	bl	8000a9c <__aeabi_dcmpeq>
 800a618:	b9d8      	cbnz	r0, 800a652 <_printf_float+0x41e>
 800a61a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a61c:	f108 0201 	add.w	r2, r8, #1
 800a620:	3b01      	subs	r3, #1
 800a622:	4631      	mov	r1, r6
 800a624:	4628      	mov	r0, r5
 800a626:	47b8      	blx	r7
 800a628:	3001      	adds	r0, #1
 800a62a:	d10e      	bne.n	800a64a <_printf_float+0x416>
 800a62c:	e65d      	b.n	800a2ea <_printf_float+0xb6>
 800a62e:	2301      	movs	r3, #1
 800a630:	464a      	mov	r2, r9
 800a632:	4631      	mov	r1, r6
 800a634:	4628      	mov	r0, r5
 800a636:	47b8      	blx	r7
 800a638:	3001      	adds	r0, #1
 800a63a:	f43f ae56 	beq.w	800a2ea <_printf_float+0xb6>
 800a63e:	f108 0801 	add.w	r8, r8, #1
 800a642:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a644:	3b01      	subs	r3, #1
 800a646:	4543      	cmp	r3, r8
 800a648:	dcf1      	bgt.n	800a62e <_printf_float+0x3fa>
 800a64a:	4653      	mov	r3, sl
 800a64c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a650:	e6e0      	b.n	800a414 <_printf_float+0x1e0>
 800a652:	f04f 0800 	mov.w	r8, #0
 800a656:	f104 091a 	add.w	r9, r4, #26
 800a65a:	e7f2      	b.n	800a642 <_printf_float+0x40e>
 800a65c:	2301      	movs	r3, #1
 800a65e:	4642      	mov	r2, r8
 800a660:	e7df      	b.n	800a622 <_printf_float+0x3ee>
 800a662:	2301      	movs	r3, #1
 800a664:	464a      	mov	r2, r9
 800a666:	4631      	mov	r1, r6
 800a668:	4628      	mov	r0, r5
 800a66a:	47b8      	blx	r7
 800a66c:	3001      	adds	r0, #1
 800a66e:	f43f ae3c 	beq.w	800a2ea <_printf_float+0xb6>
 800a672:	f108 0801 	add.w	r8, r8, #1
 800a676:	68e3      	ldr	r3, [r4, #12]
 800a678:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a67a:	1a5b      	subs	r3, r3, r1
 800a67c:	4543      	cmp	r3, r8
 800a67e:	dcf0      	bgt.n	800a662 <_printf_float+0x42e>
 800a680:	e6fd      	b.n	800a47e <_printf_float+0x24a>
 800a682:	f04f 0800 	mov.w	r8, #0
 800a686:	f104 0919 	add.w	r9, r4, #25
 800a68a:	e7f4      	b.n	800a676 <_printf_float+0x442>

0800a68c <_printf_common>:
 800a68c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a690:	4616      	mov	r6, r2
 800a692:	4699      	mov	r9, r3
 800a694:	688a      	ldr	r2, [r1, #8]
 800a696:	690b      	ldr	r3, [r1, #16]
 800a698:	4607      	mov	r7, r0
 800a69a:	4293      	cmp	r3, r2
 800a69c:	bfb8      	it	lt
 800a69e:	4613      	movlt	r3, r2
 800a6a0:	6033      	str	r3, [r6, #0]
 800a6a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a6a6:	460c      	mov	r4, r1
 800a6a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a6ac:	b10a      	cbz	r2, 800a6b2 <_printf_common+0x26>
 800a6ae:	3301      	adds	r3, #1
 800a6b0:	6033      	str	r3, [r6, #0]
 800a6b2:	6823      	ldr	r3, [r4, #0]
 800a6b4:	0699      	lsls	r1, r3, #26
 800a6b6:	bf42      	ittt	mi
 800a6b8:	6833      	ldrmi	r3, [r6, #0]
 800a6ba:	3302      	addmi	r3, #2
 800a6bc:	6033      	strmi	r3, [r6, #0]
 800a6be:	6825      	ldr	r5, [r4, #0]
 800a6c0:	f015 0506 	ands.w	r5, r5, #6
 800a6c4:	d106      	bne.n	800a6d4 <_printf_common+0x48>
 800a6c6:	f104 0a19 	add.w	sl, r4, #25
 800a6ca:	68e3      	ldr	r3, [r4, #12]
 800a6cc:	6832      	ldr	r2, [r6, #0]
 800a6ce:	1a9b      	subs	r3, r3, r2
 800a6d0:	42ab      	cmp	r3, r5
 800a6d2:	dc28      	bgt.n	800a726 <_printf_common+0x9a>
 800a6d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a6d8:	1e13      	subs	r3, r2, #0
 800a6da:	6822      	ldr	r2, [r4, #0]
 800a6dc:	bf18      	it	ne
 800a6de:	2301      	movne	r3, #1
 800a6e0:	0692      	lsls	r2, r2, #26
 800a6e2:	d42d      	bmi.n	800a740 <_printf_common+0xb4>
 800a6e4:	4649      	mov	r1, r9
 800a6e6:	4638      	mov	r0, r7
 800a6e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a6ec:	47c0      	blx	r8
 800a6ee:	3001      	adds	r0, #1
 800a6f0:	d020      	beq.n	800a734 <_printf_common+0xa8>
 800a6f2:	6823      	ldr	r3, [r4, #0]
 800a6f4:	68e5      	ldr	r5, [r4, #12]
 800a6f6:	f003 0306 	and.w	r3, r3, #6
 800a6fa:	2b04      	cmp	r3, #4
 800a6fc:	bf18      	it	ne
 800a6fe:	2500      	movne	r5, #0
 800a700:	6832      	ldr	r2, [r6, #0]
 800a702:	f04f 0600 	mov.w	r6, #0
 800a706:	68a3      	ldr	r3, [r4, #8]
 800a708:	bf08      	it	eq
 800a70a:	1aad      	subeq	r5, r5, r2
 800a70c:	6922      	ldr	r2, [r4, #16]
 800a70e:	bf08      	it	eq
 800a710:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a714:	4293      	cmp	r3, r2
 800a716:	bfc4      	itt	gt
 800a718:	1a9b      	subgt	r3, r3, r2
 800a71a:	18ed      	addgt	r5, r5, r3
 800a71c:	341a      	adds	r4, #26
 800a71e:	42b5      	cmp	r5, r6
 800a720:	d11a      	bne.n	800a758 <_printf_common+0xcc>
 800a722:	2000      	movs	r0, #0
 800a724:	e008      	b.n	800a738 <_printf_common+0xac>
 800a726:	2301      	movs	r3, #1
 800a728:	4652      	mov	r2, sl
 800a72a:	4649      	mov	r1, r9
 800a72c:	4638      	mov	r0, r7
 800a72e:	47c0      	blx	r8
 800a730:	3001      	adds	r0, #1
 800a732:	d103      	bne.n	800a73c <_printf_common+0xb0>
 800a734:	f04f 30ff 	mov.w	r0, #4294967295
 800a738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a73c:	3501      	adds	r5, #1
 800a73e:	e7c4      	b.n	800a6ca <_printf_common+0x3e>
 800a740:	2030      	movs	r0, #48	; 0x30
 800a742:	18e1      	adds	r1, r4, r3
 800a744:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a748:	1c5a      	adds	r2, r3, #1
 800a74a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a74e:	4422      	add	r2, r4
 800a750:	3302      	adds	r3, #2
 800a752:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a756:	e7c5      	b.n	800a6e4 <_printf_common+0x58>
 800a758:	2301      	movs	r3, #1
 800a75a:	4622      	mov	r2, r4
 800a75c:	4649      	mov	r1, r9
 800a75e:	4638      	mov	r0, r7
 800a760:	47c0      	blx	r8
 800a762:	3001      	adds	r0, #1
 800a764:	d0e6      	beq.n	800a734 <_printf_common+0xa8>
 800a766:	3601      	adds	r6, #1
 800a768:	e7d9      	b.n	800a71e <_printf_common+0x92>
	...

0800a76c <_printf_i>:
 800a76c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a770:	7e0f      	ldrb	r7, [r1, #24]
 800a772:	4691      	mov	r9, r2
 800a774:	2f78      	cmp	r7, #120	; 0x78
 800a776:	4680      	mov	r8, r0
 800a778:	460c      	mov	r4, r1
 800a77a:	469a      	mov	sl, r3
 800a77c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a77e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a782:	d807      	bhi.n	800a794 <_printf_i+0x28>
 800a784:	2f62      	cmp	r7, #98	; 0x62
 800a786:	d80a      	bhi.n	800a79e <_printf_i+0x32>
 800a788:	2f00      	cmp	r7, #0
 800a78a:	f000 80d9 	beq.w	800a940 <_printf_i+0x1d4>
 800a78e:	2f58      	cmp	r7, #88	; 0x58
 800a790:	f000 80a4 	beq.w	800a8dc <_printf_i+0x170>
 800a794:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a798:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a79c:	e03a      	b.n	800a814 <_printf_i+0xa8>
 800a79e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a7a2:	2b15      	cmp	r3, #21
 800a7a4:	d8f6      	bhi.n	800a794 <_printf_i+0x28>
 800a7a6:	a101      	add	r1, pc, #4	; (adr r1, 800a7ac <_printf_i+0x40>)
 800a7a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a7ac:	0800a805 	.word	0x0800a805
 800a7b0:	0800a819 	.word	0x0800a819
 800a7b4:	0800a795 	.word	0x0800a795
 800a7b8:	0800a795 	.word	0x0800a795
 800a7bc:	0800a795 	.word	0x0800a795
 800a7c0:	0800a795 	.word	0x0800a795
 800a7c4:	0800a819 	.word	0x0800a819
 800a7c8:	0800a795 	.word	0x0800a795
 800a7cc:	0800a795 	.word	0x0800a795
 800a7d0:	0800a795 	.word	0x0800a795
 800a7d4:	0800a795 	.word	0x0800a795
 800a7d8:	0800a927 	.word	0x0800a927
 800a7dc:	0800a849 	.word	0x0800a849
 800a7e0:	0800a909 	.word	0x0800a909
 800a7e4:	0800a795 	.word	0x0800a795
 800a7e8:	0800a795 	.word	0x0800a795
 800a7ec:	0800a949 	.word	0x0800a949
 800a7f0:	0800a795 	.word	0x0800a795
 800a7f4:	0800a849 	.word	0x0800a849
 800a7f8:	0800a795 	.word	0x0800a795
 800a7fc:	0800a795 	.word	0x0800a795
 800a800:	0800a911 	.word	0x0800a911
 800a804:	682b      	ldr	r3, [r5, #0]
 800a806:	1d1a      	adds	r2, r3, #4
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	602a      	str	r2, [r5, #0]
 800a80c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a810:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a814:	2301      	movs	r3, #1
 800a816:	e0a4      	b.n	800a962 <_printf_i+0x1f6>
 800a818:	6820      	ldr	r0, [r4, #0]
 800a81a:	6829      	ldr	r1, [r5, #0]
 800a81c:	0606      	lsls	r6, r0, #24
 800a81e:	f101 0304 	add.w	r3, r1, #4
 800a822:	d50a      	bpl.n	800a83a <_printf_i+0xce>
 800a824:	680e      	ldr	r6, [r1, #0]
 800a826:	602b      	str	r3, [r5, #0]
 800a828:	2e00      	cmp	r6, #0
 800a82a:	da03      	bge.n	800a834 <_printf_i+0xc8>
 800a82c:	232d      	movs	r3, #45	; 0x2d
 800a82e:	4276      	negs	r6, r6
 800a830:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a834:	230a      	movs	r3, #10
 800a836:	485e      	ldr	r0, [pc, #376]	; (800a9b0 <_printf_i+0x244>)
 800a838:	e019      	b.n	800a86e <_printf_i+0x102>
 800a83a:	680e      	ldr	r6, [r1, #0]
 800a83c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a840:	602b      	str	r3, [r5, #0]
 800a842:	bf18      	it	ne
 800a844:	b236      	sxthne	r6, r6
 800a846:	e7ef      	b.n	800a828 <_printf_i+0xbc>
 800a848:	682b      	ldr	r3, [r5, #0]
 800a84a:	6820      	ldr	r0, [r4, #0]
 800a84c:	1d19      	adds	r1, r3, #4
 800a84e:	6029      	str	r1, [r5, #0]
 800a850:	0601      	lsls	r1, r0, #24
 800a852:	d501      	bpl.n	800a858 <_printf_i+0xec>
 800a854:	681e      	ldr	r6, [r3, #0]
 800a856:	e002      	b.n	800a85e <_printf_i+0xf2>
 800a858:	0646      	lsls	r6, r0, #25
 800a85a:	d5fb      	bpl.n	800a854 <_printf_i+0xe8>
 800a85c:	881e      	ldrh	r6, [r3, #0]
 800a85e:	2f6f      	cmp	r7, #111	; 0x6f
 800a860:	bf0c      	ite	eq
 800a862:	2308      	moveq	r3, #8
 800a864:	230a      	movne	r3, #10
 800a866:	4852      	ldr	r0, [pc, #328]	; (800a9b0 <_printf_i+0x244>)
 800a868:	2100      	movs	r1, #0
 800a86a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a86e:	6865      	ldr	r5, [r4, #4]
 800a870:	2d00      	cmp	r5, #0
 800a872:	bfa8      	it	ge
 800a874:	6821      	ldrge	r1, [r4, #0]
 800a876:	60a5      	str	r5, [r4, #8]
 800a878:	bfa4      	itt	ge
 800a87a:	f021 0104 	bicge.w	r1, r1, #4
 800a87e:	6021      	strge	r1, [r4, #0]
 800a880:	b90e      	cbnz	r6, 800a886 <_printf_i+0x11a>
 800a882:	2d00      	cmp	r5, #0
 800a884:	d04d      	beq.n	800a922 <_printf_i+0x1b6>
 800a886:	4615      	mov	r5, r2
 800a888:	fbb6 f1f3 	udiv	r1, r6, r3
 800a88c:	fb03 6711 	mls	r7, r3, r1, r6
 800a890:	5dc7      	ldrb	r7, [r0, r7]
 800a892:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a896:	4637      	mov	r7, r6
 800a898:	42bb      	cmp	r3, r7
 800a89a:	460e      	mov	r6, r1
 800a89c:	d9f4      	bls.n	800a888 <_printf_i+0x11c>
 800a89e:	2b08      	cmp	r3, #8
 800a8a0:	d10b      	bne.n	800a8ba <_printf_i+0x14e>
 800a8a2:	6823      	ldr	r3, [r4, #0]
 800a8a4:	07de      	lsls	r6, r3, #31
 800a8a6:	d508      	bpl.n	800a8ba <_printf_i+0x14e>
 800a8a8:	6923      	ldr	r3, [r4, #16]
 800a8aa:	6861      	ldr	r1, [r4, #4]
 800a8ac:	4299      	cmp	r1, r3
 800a8ae:	bfde      	ittt	le
 800a8b0:	2330      	movle	r3, #48	; 0x30
 800a8b2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a8b6:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a8ba:	1b52      	subs	r2, r2, r5
 800a8bc:	6122      	str	r2, [r4, #16]
 800a8be:	464b      	mov	r3, r9
 800a8c0:	4621      	mov	r1, r4
 800a8c2:	4640      	mov	r0, r8
 800a8c4:	f8cd a000 	str.w	sl, [sp]
 800a8c8:	aa03      	add	r2, sp, #12
 800a8ca:	f7ff fedf 	bl	800a68c <_printf_common>
 800a8ce:	3001      	adds	r0, #1
 800a8d0:	d14c      	bne.n	800a96c <_printf_i+0x200>
 800a8d2:	f04f 30ff 	mov.w	r0, #4294967295
 800a8d6:	b004      	add	sp, #16
 800a8d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8dc:	4834      	ldr	r0, [pc, #208]	; (800a9b0 <_printf_i+0x244>)
 800a8de:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a8e2:	6829      	ldr	r1, [r5, #0]
 800a8e4:	6823      	ldr	r3, [r4, #0]
 800a8e6:	f851 6b04 	ldr.w	r6, [r1], #4
 800a8ea:	6029      	str	r1, [r5, #0]
 800a8ec:	061d      	lsls	r5, r3, #24
 800a8ee:	d514      	bpl.n	800a91a <_printf_i+0x1ae>
 800a8f0:	07df      	lsls	r7, r3, #31
 800a8f2:	bf44      	itt	mi
 800a8f4:	f043 0320 	orrmi.w	r3, r3, #32
 800a8f8:	6023      	strmi	r3, [r4, #0]
 800a8fa:	b91e      	cbnz	r6, 800a904 <_printf_i+0x198>
 800a8fc:	6823      	ldr	r3, [r4, #0]
 800a8fe:	f023 0320 	bic.w	r3, r3, #32
 800a902:	6023      	str	r3, [r4, #0]
 800a904:	2310      	movs	r3, #16
 800a906:	e7af      	b.n	800a868 <_printf_i+0xfc>
 800a908:	6823      	ldr	r3, [r4, #0]
 800a90a:	f043 0320 	orr.w	r3, r3, #32
 800a90e:	6023      	str	r3, [r4, #0]
 800a910:	2378      	movs	r3, #120	; 0x78
 800a912:	4828      	ldr	r0, [pc, #160]	; (800a9b4 <_printf_i+0x248>)
 800a914:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a918:	e7e3      	b.n	800a8e2 <_printf_i+0x176>
 800a91a:	0659      	lsls	r1, r3, #25
 800a91c:	bf48      	it	mi
 800a91e:	b2b6      	uxthmi	r6, r6
 800a920:	e7e6      	b.n	800a8f0 <_printf_i+0x184>
 800a922:	4615      	mov	r5, r2
 800a924:	e7bb      	b.n	800a89e <_printf_i+0x132>
 800a926:	682b      	ldr	r3, [r5, #0]
 800a928:	6826      	ldr	r6, [r4, #0]
 800a92a:	1d18      	adds	r0, r3, #4
 800a92c:	6961      	ldr	r1, [r4, #20]
 800a92e:	6028      	str	r0, [r5, #0]
 800a930:	0635      	lsls	r5, r6, #24
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	d501      	bpl.n	800a93a <_printf_i+0x1ce>
 800a936:	6019      	str	r1, [r3, #0]
 800a938:	e002      	b.n	800a940 <_printf_i+0x1d4>
 800a93a:	0670      	lsls	r0, r6, #25
 800a93c:	d5fb      	bpl.n	800a936 <_printf_i+0x1ca>
 800a93e:	8019      	strh	r1, [r3, #0]
 800a940:	2300      	movs	r3, #0
 800a942:	4615      	mov	r5, r2
 800a944:	6123      	str	r3, [r4, #16]
 800a946:	e7ba      	b.n	800a8be <_printf_i+0x152>
 800a948:	682b      	ldr	r3, [r5, #0]
 800a94a:	2100      	movs	r1, #0
 800a94c:	1d1a      	adds	r2, r3, #4
 800a94e:	602a      	str	r2, [r5, #0]
 800a950:	681d      	ldr	r5, [r3, #0]
 800a952:	6862      	ldr	r2, [r4, #4]
 800a954:	4628      	mov	r0, r5
 800a956:	f002 fc0b 	bl	800d170 <memchr>
 800a95a:	b108      	cbz	r0, 800a960 <_printf_i+0x1f4>
 800a95c:	1b40      	subs	r0, r0, r5
 800a95e:	6060      	str	r0, [r4, #4]
 800a960:	6863      	ldr	r3, [r4, #4]
 800a962:	6123      	str	r3, [r4, #16]
 800a964:	2300      	movs	r3, #0
 800a966:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a96a:	e7a8      	b.n	800a8be <_printf_i+0x152>
 800a96c:	462a      	mov	r2, r5
 800a96e:	4649      	mov	r1, r9
 800a970:	4640      	mov	r0, r8
 800a972:	6923      	ldr	r3, [r4, #16]
 800a974:	47d0      	blx	sl
 800a976:	3001      	adds	r0, #1
 800a978:	d0ab      	beq.n	800a8d2 <_printf_i+0x166>
 800a97a:	6823      	ldr	r3, [r4, #0]
 800a97c:	079b      	lsls	r3, r3, #30
 800a97e:	d413      	bmi.n	800a9a8 <_printf_i+0x23c>
 800a980:	68e0      	ldr	r0, [r4, #12]
 800a982:	9b03      	ldr	r3, [sp, #12]
 800a984:	4298      	cmp	r0, r3
 800a986:	bfb8      	it	lt
 800a988:	4618      	movlt	r0, r3
 800a98a:	e7a4      	b.n	800a8d6 <_printf_i+0x16a>
 800a98c:	2301      	movs	r3, #1
 800a98e:	4632      	mov	r2, r6
 800a990:	4649      	mov	r1, r9
 800a992:	4640      	mov	r0, r8
 800a994:	47d0      	blx	sl
 800a996:	3001      	adds	r0, #1
 800a998:	d09b      	beq.n	800a8d2 <_printf_i+0x166>
 800a99a:	3501      	adds	r5, #1
 800a99c:	68e3      	ldr	r3, [r4, #12]
 800a99e:	9903      	ldr	r1, [sp, #12]
 800a9a0:	1a5b      	subs	r3, r3, r1
 800a9a2:	42ab      	cmp	r3, r5
 800a9a4:	dcf2      	bgt.n	800a98c <_printf_i+0x220>
 800a9a6:	e7eb      	b.n	800a980 <_printf_i+0x214>
 800a9a8:	2500      	movs	r5, #0
 800a9aa:	f104 0619 	add.w	r6, r4, #25
 800a9ae:	e7f5      	b.n	800a99c <_printf_i+0x230>
 800a9b0:	0800e9e6 	.word	0x0800e9e6
 800a9b4:	0800e9f7 	.word	0x0800e9f7

0800a9b8 <cleanup_glue>:
 800a9b8:	b538      	push	{r3, r4, r5, lr}
 800a9ba:	460c      	mov	r4, r1
 800a9bc:	6809      	ldr	r1, [r1, #0]
 800a9be:	4605      	mov	r5, r0
 800a9c0:	b109      	cbz	r1, 800a9c6 <cleanup_glue+0xe>
 800a9c2:	f7ff fff9 	bl	800a9b8 <cleanup_glue>
 800a9c6:	4621      	mov	r1, r4
 800a9c8:	4628      	mov	r0, r5
 800a9ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9ce:	f7ff bab7 	b.w	8009f40 <_free_r>
	...

0800a9d4 <_reclaim_reent>:
 800a9d4:	4b2c      	ldr	r3, [pc, #176]	; (800aa88 <_reclaim_reent+0xb4>)
 800a9d6:	b570      	push	{r4, r5, r6, lr}
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	4604      	mov	r4, r0
 800a9dc:	4283      	cmp	r3, r0
 800a9de:	d051      	beq.n	800aa84 <_reclaim_reent+0xb0>
 800a9e0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800a9e2:	b143      	cbz	r3, 800a9f6 <_reclaim_reent+0x22>
 800a9e4:	68db      	ldr	r3, [r3, #12]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d14a      	bne.n	800aa80 <_reclaim_reent+0xac>
 800a9ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a9ec:	6819      	ldr	r1, [r3, #0]
 800a9ee:	b111      	cbz	r1, 800a9f6 <_reclaim_reent+0x22>
 800a9f0:	4620      	mov	r0, r4
 800a9f2:	f7ff faa5 	bl	8009f40 <_free_r>
 800a9f6:	6961      	ldr	r1, [r4, #20]
 800a9f8:	b111      	cbz	r1, 800aa00 <_reclaim_reent+0x2c>
 800a9fa:	4620      	mov	r0, r4
 800a9fc:	f7ff faa0 	bl	8009f40 <_free_r>
 800aa00:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800aa02:	b111      	cbz	r1, 800aa0a <_reclaim_reent+0x36>
 800aa04:	4620      	mov	r0, r4
 800aa06:	f7ff fa9b 	bl	8009f40 <_free_r>
 800aa0a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800aa0c:	b111      	cbz	r1, 800aa14 <_reclaim_reent+0x40>
 800aa0e:	4620      	mov	r0, r4
 800aa10:	f7ff fa96 	bl	8009f40 <_free_r>
 800aa14:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800aa16:	b111      	cbz	r1, 800aa1e <_reclaim_reent+0x4a>
 800aa18:	4620      	mov	r0, r4
 800aa1a:	f7ff fa91 	bl	8009f40 <_free_r>
 800aa1e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800aa20:	b111      	cbz	r1, 800aa28 <_reclaim_reent+0x54>
 800aa22:	4620      	mov	r0, r4
 800aa24:	f7ff fa8c 	bl	8009f40 <_free_r>
 800aa28:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800aa2a:	b111      	cbz	r1, 800aa32 <_reclaim_reent+0x5e>
 800aa2c:	4620      	mov	r0, r4
 800aa2e:	f7ff fa87 	bl	8009f40 <_free_r>
 800aa32:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800aa34:	b111      	cbz	r1, 800aa3c <_reclaim_reent+0x68>
 800aa36:	4620      	mov	r0, r4
 800aa38:	f7ff fa82 	bl	8009f40 <_free_r>
 800aa3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aa3e:	b111      	cbz	r1, 800aa46 <_reclaim_reent+0x72>
 800aa40:	4620      	mov	r0, r4
 800aa42:	f7ff fa7d 	bl	8009f40 <_free_r>
 800aa46:	69a3      	ldr	r3, [r4, #24]
 800aa48:	b1e3      	cbz	r3, 800aa84 <_reclaim_reent+0xb0>
 800aa4a:	4620      	mov	r0, r4
 800aa4c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800aa4e:	4798      	blx	r3
 800aa50:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800aa52:	b1b9      	cbz	r1, 800aa84 <_reclaim_reent+0xb0>
 800aa54:	4620      	mov	r0, r4
 800aa56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aa5a:	f7ff bfad 	b.w	800a9b8 <cleanup_glue>
 800aa5e:	5949      	ldr	r1, [r1, r5]
 800aa60:	b941      	cbnz	r1, 800aa74 <_reclaim_reent+0xa0>
 800aa62:	3504      	adds	r5, #4
 800aa64:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa66:	2d80      	cmp	r5, #128	; 0x80
 800aa68:	68d9      	ldr	r1, [r3, #12]
 800aa6a:	d1f8      	bne.n	800aa5e <_reclaim_reent+0x8a>
 800aa6c:	4620      	mov	r0, r4
 800aa6e:	f7ff fa67 	bl	8009f40 <_free_r>
 800aa72:	e7ba      	b.n	800a9ea <_reclaim_reent+0x16>
 800aa74:	680e      	ldr	r6, [r1, #0]
 800aa76:	4620      	mov	r0, r4
 800aa78:	f7ff fa62 	bl	8009f40 <_free_r>
 800aa7c:	4631      	mov	r1, r6
 800aa7e:	e7ef      	b.n	800aa60 <_reclaim_reent+0x8c>
 800aa80:	2500      	movs	r5, #0
 800aa82:	e7ef      	b.n	800aa64 <_reclaim_reent+0x90>
 800aa84:	bd70      	pop	{r4, r5, r6, pc}
 800aa86:	bf00      	nop
 800aa88:	2000024c 	.word	0x2000024c

0800aa8c <_sbrk_r>:
 800aa8c:	b538      	push	{r3, r4, r5, lr}
 800aa8e:	2300      	movs	r3, #0
 800aa90:	4d05      	ldr	r5, [pc, #20]	; (800aaa8 <_sbrk_r+0x1c>)
 800aa92:	4604      	mov	r4, r0
 800aa94:	4608      	mov	r0, r1
 800aa96:	602b      	str	r3, [r5, #0]
 800aa98:	f7fa f9c4 	bl	8004e24 <_sbrk>
 800aa9c:	1c43      	adds	r3, r0, #1
 800aa9e:	d102      	bne.n	800aaa6 <_sbrk_r+0x1a>
 800aaa0:	682b      	ldr	r3, [r5, #0]
 800aaa2:	b103      	cbz	r3, 800aaa6 <_sbrk_r+0x1a>
 800aaa4:	6023      	str	r3, [r4, #0]
 800aaa6:	bd38      	pop	{r3, r4, r5, pc}
 800aaa8:	2000a3dc 	.word	0x2000a3dc

0800aaac <siprintf>:
 800aaac:	b40e      	push	{r1, r2, r3}
 800aaae:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800aab2:	b500      	push	{lr}
 800aab4:	b09c      	sub	sp, #112	; 0x70
 800aab6:	ab1d      	add	r3, sp, #116	; 0x74
 800aab8:	9002      	str	r0, [sp, #8]
 800aaba:	9006      	str	r0, [sp, #24]
 800aabc:	9107      	str	r1, [sp, #28]
 800aabe:	9104      	str	r1, [sp, #16]
 800aac0:	4808      	ldr	r0, [pc, #32]	; (800aae4 <siprintf+0x38>)
 800aac2:	4909      	ldr	r1, [pc, #36]	; (800aae8 <siprintf+0x3c>)
 800aac4:	f853 2b04 	ldr.w	r2, [r3], #4
 800aac8:	9105      	str	r1, [sp, #20]
 800aaca:	6800      	ldr	r0, [r0, #0]
 800aacc:	a902      	add	r1, sp, #8
 800aace:	9301      	str	r3, [sp, #4]
 800aad0:	f003 f890 	bl	800dbf4 <_svfiprintf_r>
 800aad4:	2200      	movs	r2, #0
 800aad6:	9b02      	ldr	r3, [sp, #8]
 800aad8:	701a      	strb	r2, [r3, #0]
 800aada:	b01c      	add	sp, #112	; 0x70
 800aadc:	f85d eb04 	ldr.w	lr, [sp], #4
 800aae0:	b003      	add	sp, #12
 800aae2:	4770      	bx	lr
 800aae4:	2000024c 	.word	0x2000024c
 800aae8:	ffff0208 	.word	0xffff0208

0800aaec <__sread>:
 800aaec:	b510      	push	{r4, lr}
 800aaee:	460c      	mov	r4, r1
 800aaf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaf4:	f003 fad6 	bl	800e0a4 <_read_r>
 800aaf8:	2800      	cmp	r0, #0
 800aafa:	bfab      	itete	ge
 800aafc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aafe:	89a3      	ldrhlt	r3, [r4, #12]
 800ab00:	181b      	addge	r3, r3, r0
 800ab02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ab06:	bfac      	ite	ge
 800ab08:	6563      	strge	r3, [r4, #84]	; 0x54
 800ab0a:	81a3      	strhlt	r3, [r4, #12]
 800ab0c:	bd10      	pop	{r4, pc}

0800ab0e <__swrite>:
 800ab0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab12:	461f      	mov	r7, r3
 800ab14:	898b      	ldrh	r3, [r1, #12]
 800ab16:	4605      	mov	r5, r0
 800ab18:	05db      	lsls	r3, r3, #23
 800ab1a:	460c      	mov	r4, r1
 800ab1c:	4616      	mov	r6, r2
 800ab1e:	d505      	bpl.n	800ab2c <__swrite+0x1e>
 800ab20:	2302      	movs	r3, #2
 800ab22:	2200      	movs	r2, #0
 800ab24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab28:	f002 fafe 	bl	800d128 <_lseek_r>
 800ab2c:	89a3      	ldrh	r3, [r4, #12]
 800ab2e:	4632      	mov	r2, r6
 800ab30:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ab34:	81a3      	strh	r3, [r4, #12]
 800ab36:	4628      	mov	r0, r5
 800ab38:	463b      	mov	r3, r7
 800ab3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab42:	f000 bffd 	b.w	800bb40 <_write_r>

0800ab46 <__sseek>:
 800ab46:	b510      	push	{r4, lr}
 800ab48:	460c      	mov	r4, r1
 800ab4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab4e:	f002 faeb 	bl	800d128 <_lseek_r>
 800ab52:	1c43      	adds	r3, r0, #1
 800ab54:	89a3      	ldrh	r3, [r4, #12]
 800ab56:	bf15      	itete	ne
 800ab58:	6560      	strne	r0, [r4, #84]	; 0x54
 800ab5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ab5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ab62:	81a3      	strheq	r3, [r4, #12]
 800ab64:	bf18      	it	ne
 800ab66:	81a3      	strhne	r3, [r4, #12]
 800ab68:	bd10      	pop	{r4, pc}

0800ab6a <__sclose>:
 800ab6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab6e:	f001 b817 	b.w	800bba0 <_close_r>

0800ab72 <strcat>:
 800ab72:	4602      	mov	r2, r0
 800ab74:	b510      	push	{r4, lr}
 800ab76:	7814      	ldrb	r4, [r2, #0]
 800ab78:	4613      	mov	r3, r2
 800ab7a:	3201      	adds	r2, #1
 800ab7c:	2c00      	cmp	r4, #0
 800ab7e:	d1fa      	bne.n	800ab76 <strcat+0x4>
 800ab80:	3b01      	subs	r3, #1
 800ab82:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ab86:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ab8a:	2a00      	cmp	r2, #0
 800ab8c:	d1f9      	bne.n	800ab82 <strcat+0x10>
 800ab8e:	bd10      	pop	{r4, pc}

0800ab90 <strcpy>:
 800ab90:	4603      	mov	r3, r0
 800ab92:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ab96:	f803 2b01 	strb.w	r2, [r3], #1
 800ab9a:	2a00      	cmp	r2, #0
 800ab9c:	d1f9      	bne.n	800ab92 <strcpy+0x2>
 800ab9e:	4770      	bx	lr

0800aba0 <strstr>:
 800aba0:	780a      	ldrb	r2, [r1, #0]
 800aba2:	b570      	push	{r4, r5, r6, lr}
 800aba4:	b96a      	cbnz	r2, 800abc2 <strstr+0x22>
 800aba6:	bd70      	pop	{r4, r5, r6, pc}
 800aba8:	429a      	cmp	r2, r3
 800abaa:	d109      	bne.n	800abc0 <strstr+0x20>
 800abac:	460c      	mov	r4, r1
 800abae:	4605      	mov	r5, r0
 800abb0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d0f6      	beq.n	800aba6 <strstr+0x6>
 800abb8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800abbc:	429e      	cmp	r6, r3
 800abbe:	d0f7      	beq.n	800abb0 <strstr+0x10>
 800abc0:	3001      	adds	r0, #1
 800abc2:	7803      	ldrb	r3, [r0, #0]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d1ef      	bne.n	800aba8 <strstr+0x8>
 800abc8:	4618      	mov	r0, r3
 800abca:	e7ec      	b.n	800aba6 <strstr+0x6>

0800abcc <sulp>:
 800abcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abd0:	460f      	mov	r7, r1
 800abd2:	4690      	mov	r8, r2
 800abd4:	f002 fe56 	bl	800d884 <__ulp>
 800abd8:	4604      	mov	r4, r0
 800abda:	460d      	mov	r5, r1
 800abdc:	f1b8 0f00 	cmp.w	r8, #0
 800abe0:	d011      	beq.n	800ac06 <sulp+0x3a>
 800abe2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800abe6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800abea:	2b00      	cmp	r3, #0
 800abec:	dd0b      	ble.n	800ac06 <sulp+0x3a>
 800abee:	2400      	movs	r4, #0
 800abf0:	051b      	lsls	r3, r3, #20
 800abf2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800abf6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800abfa:	4622      	mov	r2, r4
 800abfc:	462b      	mov	r3, r5
 800abfe:	f7f5 fce5 	bl	80005cc <__aeabi_dmul>
 800ac02:	4604      	mov	r4, r0
 800ac04:	460d      	mov	r5, r1
 800ac06:	4620      	mov	r0, r4
 800ac08:	4629      	mov	r1, r5
 800ac0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800ac10 <_strtod_l>:
 800ac10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac14:	469b      	mov	fp, r3
 800ac16:	2300      	movs	r3, #0
 800ac18:	b09f      	sub	sp, #124	; 0x7c
 800ac1a:	931a      	str	r3, [sp, #104]	; 0x68
 800ac1c:	4b9e      	ldr	r3, [pc, #632]	; (800ae98 <_strtod_l+0x288>)
 800ac1e:	4682      	mov	sl, r0
 800ac20:	681f      	ldr	r7, [r3, #0]
 800ac22:	460e      	mov	r6, r1
 800ac24:	4638      	mov	r0, r7
 800ac26:	9215      	str	r2, [sp, #84]	; 0x54
 800ac28:	f7f5 fb0c 	bl	8000244 <strlen>
 800ac2c:	f04f 0800 	mov.w	r8, #0
 800ac30:	4604      	mov	r4, r0
 800ac32:	f04f 0900 	mov.w	r9, #0
 800ac36:	9619      	str	r6, [sp, #100]	; 0x64
 800ac38:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ac3a:	781a      	ldrb	r2, [r3, #0]
 800ac3c:	2a2b      	cmp	r2, #43	; 0x2b
 800ac3e:	d04c      	beq.n	800acda <_strtod_l+0xca>
 800ac40:	d83a      	bhi.n	800acb8 <_strtod_l+0xa8>
 800ac42:	2a0d      	cmp	r2, #13
 800ac44:	d833      	bhi.n	800acae <_strtod_l+0x9e>
 800ac46:	2a08      	cmp	r2, #8
 800ac48:	d833      	bhi.n	800acb2 <_strtod_l+0xa2>
 800ac4a:	2a00      	cmp	r2, #0
 800ac4c:	d03d      	beq.n	800acca <_strtod_l+0xba>
 800ac4e:	2300      	movs	r3, #0
 800ac50:	930a      	str	r3, [sp, #40]	; 0x28
 800ac52:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800ac54:	782b      	ldrb	r3, [r5, #0]
 800ac56:	2b30      	cmp	r3, #48	; 0x30
 800ac58:	f040 80aa 	bne.w	800adb0 <_strtod_l+0x1a0>
 800ac5c:	786b      	ldrb	r3, [r5, #1]
 800ac5e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ac62:	2b58      	cmp	r3, #88	; 0x58
 800ac64:	d166      	bne.n	800ad34 <_strtod_l+0x124>
 800ac66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac68:	4650      	mov	r0, sl
 800ac6a:	9301      	str	r3, [sp, #4]
 800ac6c:	ab1a      	add	r3, sp, #104	; 0x68
 800ac6e:	9300      	str	r3, [sp, #0]
 800ac70:	4a8a      	ldr	r2, [pc, #552]	; (800ae9c <_strtod_l+0x28c>)
 800ac72:	f8cd b008 	str.w	fp, [sp, #8]
 800ac76:	ab1b      	add	r3, sp, #108	; 0x6c
 800ac78:	a919      	add	r1, sp, #100	; 0x64
 800ac7a:	f001 ff53 	bl	800cb24 <__gethex>
 800ac7e:	f010 0607 	ands.w	r6, r0, #7
 800ac82:	4604      	mov	r4, r0
 800ac84:	d005      	beq.n	800ac92 <_strtod_l+0x82>
 800ac86:	2e06      	cmp	r6, #6
 800ac88:	d129      	bne.n	800acde <_strtod_l+0xce>
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	3501      	adds	r5, #1
 800ac8e:	9519      	str	r5, [sp, #100]	; 0x64
 800ac90:	930a      	str	r3, [sp, #40]	; 0x28
 800ac92:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	f040 858a 	bne.w	800b7ae <_strtod_l+0xb9e>
 800ac9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac9c:	b1d3      	cbz	r3, 800acd4 <_strtod_l+0xc4>
 800ac9e:	4642      	mov	r2, r8
 800aca0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800aca4:	4610      	mov	r0, r2
 800aca6:	4619      	mov	r1, r3
 800aca8:	b01f      	add	sp, #124	; 0x7c
 800acaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acae:	2a20      	cmp	r2, #32
 800acb0:	d1cd      	bne.n	800ac4e <_strtod_l+0x3e>
 800acb2:	3301      	adds	r3, #1
 800acb4:	9319      	str	r3, [sp, #100]	; 0x64
 800acb6:	e7bf      	b.n	800ac38 <_strtod_l+0x28>
 800acb8:	2a2d      	cmp	r2, #45	; 0x2d
 800acba:	d1c8      	bne.n	800ac4e <_strtod_l+0x3e>
 800acbc:	2201      	movs	r2, #1
 800acbe:	920a      	str	r2, [sp, #40]	; 0x28
 800acc0:	1c5a      	adds	r2, r3, #1
 800acc2:	9219      	str	r2, [sp, #100]	; 0x64
 800acc4:	785b      	ldrb	r3, [r3, #1]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d1c3      	bne.n	800ac52 <_strtod_l+0x42>
 800acca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800accc:	9619      	str	r6, [sp, #100]	; 0x64
 800acce:	2b00      	cmp	r3, #0
 800acd0:	f040 856b 	bne.w	800b7aa <_strtod_l+0xb9a>
 800acd4:	4642      	mov	r2, r8
 800acd6:	464b      	mov	r3, r9
 800acd8:	e7e4      	b.n	800aca4 <_strtod_l+0x94>
 800acda:	2200      	movs	r2, #0
 800acdc:	e7ef      	b.n	800acbe <_strtod_l+0xae>
 800acde:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ace0:	b13a      	cbz	r2, 800acf2 <_strtod_l+0xe2>
 800ace2:	2135      	movs	r1, #53	; 0x35
 800ace4:	a81c      	add	r0, sp, #112	; 0x70
 800ace6:	f002 fed1 	bl	800da8c <__copybits>
 800acea:	4650      	mov	r0, sl
 800acec:	991a      	ldr	r1, [sp, #104]	; 0x68
 800acee:	f002 fa99 	bl	800d224 <_Bfree>
 800acf2:	3e01      	subs	r6, #1
 800acf4:	2e04      	cmp	r6, #4
 800acf6:	d806      	bhi.n	800ad06 <_strtod_l+0xf6>
 800acf8:	e8df f006 	tbb	[pc, r6]
 800acfc:	1714030a 	.word	0x1714030a
 800ad00:	0a          	.byte	0x0a
 800ad01:	00          	.byte	0x00
 800ad02:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800ad06:	0721      	lsls	r1, r4, #28
 800ad08:	d5c3      	bpl.n	800ac92 <_strtod_l+0x82>
 800ad0a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800ad0e:	e7c0      	b.n	800ac92 <_strtod_l+0x82>
 800ad10:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800ad12:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800ad16:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ad1a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ad1e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800ad22:	e7f0      	b.n	800ad06 <_strtod_l+0xf6>
 800ad24:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800aea0 <_strtod_l+0x290>
 800ad28:	e7ed      	b.n	800ad06 <_strtod_l+0xf6>
 800ad2a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800ad2e:	f04f 38ff 	mov.w	r8, #4294967295
 800ad32:	e7e8      	b.n	800ad06 <_strtod_l+0xf6>
 800ad34:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ad36:	1c5a      	adds	r2, r3, #1
 800ad38:	9219      	str	r2, [sp, #100]	; 0x64
 800ad3a:	785b      	ldrb	r3, [r3, #1]
 800ad3c:	2b30      	cmp	r3, #48	; 0x30
 800ad3e:	d0f9      	beq.n	800ad34 <_strtod_l+0x124>
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d0a6      	beq.n	800ac92 <_strtod_l+0x82>
 800ad44:	2301      	movs	r3, #1
 800ad46:	9307      	str	r3, [sp, #28]
 800ad48:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ad4a:	220a      	movs	r2, #10
 800ad4c:	9308      	str	r3, [sp, #32]
 800ad4e:	2300      	movs	r3, #0
 800ad50:	469b      	mov	fp, r3
 800ad52:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800ad56:	9819      	ldr	r0, [sp, #100]	; 0x64
 800ad58:	7805      	ldrb	r5, [r0, #0]
 800ad5a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800ad5e:	b2d9      	uxtb	r1, r3
 800ad60:	2909      	cmp	r1, #9
 800ad62:	d927      	bls.n	800adb4 <_strtod_l+0x1a4>
 800ad64:	4622      	mov	r2, r4
 800ad66:	4639      	mov	r1, r7
 800ad68:	f003 f9b8 	bl	800e0dc <strncmp>
 800ad6c:	2800      	cmp	r0, #0
 800ad6e:	d033      	beq.n	800add8 <_strtod_l+0x1c8>
 800ad70:	2000      	movs	r0, #0
 800ad72:	462a      	mov	r2, r5
 800ad74:	465c      	mov	r4, fp
 800ad76:	4603      	mov	r3, r0
 800ad78:	9004      	str	r0, [sp, #16]
 800ad7a:	2a65      	cmp	r2, #101	; 0x65
 800ad7c:	d001      	beq.n	800ad82 <_strtod_l+0x172>
 800ad7e:	2a45      	cmp	r2, #69	; 0x45
 800ad80:	d114      	bne.n	800adac <_strtod_l+0x19c>
 800ad82:	b91c      	cbnz	r4, 800ad8c <_strtod_l+0x17c>
 800ad84:	9a07      	ldr	r2, [sp, #28]
 800ad86:	4302      	orrs	r2, r0
 800ad88:	d09f      	beq.n	800acca <_strtod_l+0xba>
 800ad8a:	2400      	movs	r4, #0
 800ad8c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800ad8e:	1c72      	adds	r2, r6, #1
 800ad90:	9219      	str	r2, [sp, #100]	; 0x64
 800ad92:	7872      	ldrb	r2, [r6, #1]
 800ad94:	2a2b      	cmp	r2, #43	; 0x2b
 800ad96:	d079      	beq.n	800ae8c <_strtod_l+0x27c>
 800ad98:	2a2d      	cmp	r2, #45	; 0x2d
 800ad9a:	f000 8083 	beq.w	800aea4 <_strtod_l+0x294>
 800ad9e:	2700      	movs	r7, #0
 800ada0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800ada4:	2909      	cmp	r1, #9
 800ada6:	f240 8083 	bls.w	800aeb0 <_strtod_l+0x2a0>
 800adaa:	9619      	str	r6, [sp, #100]	; 0x64
 800adac:	2500      	movs	r5, #0
 800adae:	e09f      	b.n	800aef0 <_strtod_l+0x2e0>
 800adb0:	2300      	movs	r3, #0
 800adb2:	e7c8      	b.n	800ad46 <_strtod_l+0x136>
 800adb4:	f1bb 0f08 	cmp.w	fp, #8
 800adb8:	bfd5      	itete	le
 800adba:	9906      	ldrle	r1, [sp, #24]
 800adbc:	9905      	ldrgt	r1, [sp, #20]
 800adbe:	fb02 3301 	mlale	r3, r2, r1, r3
 800adc2:	fb02 3301 	mlagt	r3, r2, r1, r3
 800adc6:	f100 0001 	add.w	r0, r0, #1
 800adca:	bfd4      	ite	le
 800adcc:	9306      	strle	r3, [sp, #24]
 800adce:	9305      	strgt	r3, [sp, #20]
 800add0:	f10b 0b01 	add.w	fp, fp, #1
 800add4:	9019      	str	r0, [sp, #100]	; 0x64
 800add6:	e7be      	b.n	800ad56 <_strtod_l+0x146>
 800add8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800adda:	191a      	adds	r2, r3, r4
 800addc:	9219      	str	r2, [sp, #100]	; 0x64
 800adde:	5d1a      	ldrb	r2, [r3, r4]
 800ade0:	f1bb 0f00 	cmp.w	fp, #0
 800ade4:	d036      	beq.n	800ae54 <_strtod_l+0x244>
 800ade6:	465c      	mov	r4, fp
 800ade8:	9004      	str	r0, [sp, #16]
 800adea:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800adee:	2b09      	cmp	r3, #9
 800adf0:	d912      	bls.n	800ae18 <_strtod_l+0x208>
 800adf2:	2301      	movs	r3, #1
 800adf4:	e7c1      	b.n	800ad7a <_strtod_l+0x16a>
 800adf6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800adf8:	3001      	adds	r0, #1
 800adfa:	1c5a      	adds	r2, r3, #1
 800adfc:	9219      	str	r2, [sp, #100]	; 0x64
 800adfe:	785a      	ldrb	r2, [r3, #1]
 800ae00:	2a30      	cmp	r2, #48	; 0x30
 800ae02:	d0f8      	beq.n	800adf6 <_strtod_l+0x1e6>
 800ae04:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800ae08:	2b08      	cmp	r3, #8
 800ae0a:	f200 84d5 	bhi.w	800b7b8 <_strtod_l+0xba8>
 800ae0e:	9004      	str	r0, [sp, #16]
 800ae10:	2000      	movs	r0, #0
 800ae12:	4604      	mov	r4, r0
 800ae14:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ae16:	9308      	str	r3, [sp, #32]
 800ae18:	3a30      	subs	r2, #48	; 0x30
 800ae1a:	f100 0301 	add.w	r3, r0, #1
 800ae1e:	d013      	beq.n	800ae48 <_strtod_l+0x238>
 800ae20:	9904      	ldr	r1, [sp, #16]
 800ae22:	1905      	adds	r5, r0, r4
 800ae24:	4419      	add	r1, r3
 800ae26:	9104      	str	r1, [sp, #16]
 800ae28:	4623      	mov	r3, r4
 800ae2a:	210a      	movs	r1, #10
 800ae2c:	42ab      	cmp	r3, r5
 800ae2e:	d113      	bne.n	800ae58 <_strtod_l+0x248>
 800ae30:	1823      	adds	r3, r4, r0
 800ae32:	2b08      	cmp	r3, #8
 800ae34:	f104 0401 	add.w	r4, r4, #1
 800ae38:	4404      	add	r4, r0
 800ae3a:	dc1b      	bgt.n	800ae74 <_strtod_l+0x264>
 800ae3c:	230a      	movs	r3, #10
 800ae3e:	9906      	ldr	r1, [sp, #24]
 800ae40:	fb03 2301 	mla	r3, r3, r1, r2
 800ae44:	9306      	str	r3, [sp, #24]
 800ae46:	2300      	movs	r3, #0
 800ae48:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	1c51      	adds	r1, r2, #1
 800ae4e:	9119      	str	r1, [sp, #100]	; 0x64
 800ae50:	7852      	ldrb	r2, [r2, #1]
 800ae52:	e7ca      	b.n	800adea <_strtod_l+0x1da>
 800ae54:	4658      	mov	r0, fp
 800ae56:	e7d3      	b.n	800ae00 <_strtod_l+0x1f0>
 800ae58:	2b08      	cmp	r3, #8
 800ae5a:	dc04      	bgt.n	800ae66 <_strtod_l+0x256>
 800ae5c:	9f06      	ldr	r7, [sp, #24]
 800ae5e:	434f      	muls	r7, r1
 800ae60:	9706      	str	r7, [sp, #24]
 800ae62:	3301      	adds	r3, #1
 800ae64:	e7e2      	b.n	800ae2c <_strtod_l+0x21c>
 800ae66:	1c5f      	adds	r7, r3, #1
 800ae68:	2f10      	cmp	r7, #16
 800ae6a:	bfde      	ittt	le
 800ae6c:	9f05      	ldrle	r7, [sp, #20]
 800ae6e:	434f      	mulle	r7, r1
 800ae70:	9705      	strle	r7, [sp, #20]
 800ae72:	e7f6      	b.n	800ae62 <_strtod_l+0x252>
 800ae74:	2c10      	cmp	r4, #16
 800ae76:	bfdf      	itttt	le
 800ae78:	230a      	movle	r3, #10
 800ae7a:	9905      	ldrle	r1, [sp, #20]
 800ae7c:	fb03 2301 	mlale	r3, r3, r1, r2
 800ae80:	9305      	strle	r3, [sp, #20]
 800ae82:	e7e0      	b.n	800ae46 <_strtod_l+0x236>
 800ae84:	2300      	movs	r3, #0
 800ae86:	9304      	str	r3, [sp, #16]
 800ae88:	2301      	movs	r3, #1
 800ae8a:	e77b      	b.n	800ad84 <_strtod_l+0x174>
 800ae8c:	2700      	movs	r7, #0
 800ae8e:	1cb2      	adds	r2, r6, #2
 800ae90:	9219      	str	r2, [sp, #100]	; 0x64
 800ae92:	78b2      	ldrb	r2, [r6, #2]
 800ae94:	e784      	b.n	800ada0 <_strtod_l+0x190>
 800ae96:	bf00      	nop
 800ae98:	0800ece8 	.word	0x0800ece8
 800ae9c:	0800ea08 	.word	0x0800ea08
 800aea0:	7ff00000 	.word	0x7ff00000
 800aea4:	2701      	movs	r7, #1
 800aea6:	e7f2      	b.n	800ae8e <_strtod_l+0x27e>
 800aea8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800aeaa:	1c51      	adds	r1, r2, #1
 800aeac:	9119      	str	r1, [sp, #100]	; 0x64
 800aeae:	7852      	ldrb	r2, [r2, #1]
 800aeb0:	2a30      	cmp	r2, #48	; 0x30
 800aeb2:	d0f9      	beq.n	800aea8 <_strtod_l+0x298>
 800aeb4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800aeb8:	2908      	cmp	r1, #8
 800aeba:	f63f af77 	bhi.w	800adac <_strtod_l+0x19c>
 800aebe:	f04f 0e0a 	mov.w	lr, #10
 800aec2:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800aec6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800aec8:	9209      	str	r2, [sp, #36]	; 0x24
 800aeca:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800aecc:	1c51      	adds	r1, r2, #1
 800aece:	9119      	str	r1, [sp, #100]	; 0x64
 800aed0:	7852      	ldrb	r2, [r2, #1]
 800aed2:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800aed6:	2d09      	cmp	r5, #9
 800aed8:	d935      	bls.n	800af46 <_strtod_l+0x336>
 800aeda:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800aedc:	1b49      	subs	r1, r1, r5
 800aede:	2908      	cmp	r1, #8
 800aee0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800aee4:	dc02      	bgt.n	800aeec <_strtod_l+0x2dc>
 800aee6:	4565      	cmp	r5, ip
 800aee8:	bfa8      	it	ge
 800aeea:	4665      	movge	r5, ip
 800aeec:	b107      	cbz	r7, 800aef0 <_strtod_l+0x2e0>
 800aeee:	426d      	negs	r5, r5
 800aef0:	2c00      	cmp	r4, #0
 800aef2:	d14c      	bne.n	800af8e <_strtod_l+0x37e>
 800aef4:	9907      	ldr	r1, [sp, #28]
 800aef6:	4301      	orrs	r1, r0
 800aef8:	f47f aecb 	bne.w	800ac92 <_strtod_l+0x82>
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	f47f aee4 	bne.w	800acca <_strtod_l+0xba>
 800af02:	2a69      	cmp	r2, #105	; 0x69
 800af04:	d026      	beq.n	800af54 <_strtod_l+0x344>
 800af06:	dc23      	bgt.n	800af50 <_strtod_l+0x340>
 800af08:	2a49      	cmp	r2, #73	; 0x49
 800af0a:	d023      	beq.n	800af54 <_strtod_l+0x344>
 800af0c:	2a4e      	cmp	r2, #78	; 0x4e
 800af0e:	f47f aedc 	bne.w	800acca <_strtod_l+0xba>
 800af12:	499d      	ldr	r1, [pc, #628]	; (800b188 <_strtod_l+0x578>)
 800af14:	a819      	add	r0, sp, #100	; 0x64
 800af16:	f002 f853 	bl	800cfc0 <__match>
 800af1a:	2800      	cmp	r0, #0
 800af1c:	f43f aed5 	beq.w	800acca <_strtod_l+0xba>
 800af20:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800af22:	781b      	ldrb	r3, [r3, #0]
 800af24:	2b28      	cmp	r3, #40	; 0x28
 800af26:	d12c      	bne.n	800af82 <_strtod_l+0x372>
 800af28:	4998      	ldr	r1, [pc, #608]	; (800b18c <_strtod_l+0x57c>)
 800af2a:	aa1c      	add	r2, sp, #112	; 0x70
 800af2c:	a819      	add	r0, sp, #100	; 0x64
 800af2e:	f002 f85b 	bl	800cfe8 <__hexnan>
 800af32:	2805      	cmp	r0, #5
 800af34:	d125      	bne.n	800af82 <_strtod_l+0x372>
 800af36:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800af38:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800af3c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800af40:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800af44:	e6a5      	b.n	800ac92 <_strtod_l+0x82>
 800af46:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800af4a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800af4e:	e7bc      	b.n	800aeca <_strtod_l+0x2ba>
 800af50:	2a6e      	cmp	r2, #110	; 0x6e
 800af52:	e7dc      	b.n	800af0e <_strtod_l+0x2fe>
 800af54:	498e      	ldr	r1, [pc, #568]	; (800b190 <_strtod_l+0x580>)
 800af56:	a819      	add	r0, sp, #100	; 0x64
 800af58:	f002 f832 	bl	800cfc0 <__match>
 800af5c:	2800      	cmp	r0, #0
 800af5e:	f43f aeb4 	beq.w	800acca <_strtod_l+0xba>
 800af62:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800af64:	498b      	ldr	r1, [pc, #556]	; (800b194 <_strtod_l+0x584>)
 800af66:	3b01      	subs	r3, #1
 800af68:	a819      	add	r0, sp, #100	; 0x64
 800af6a:	9319      	str	r3, [sp, #100]	; 0x64
 800af6c:	f002 f828 	bl	800cfc0 <__match>
 800af70:	b910      	cbnz	r0, 800af78 <_strtod_l+0x368>
 800af72:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800af74:	3301      	adds	r3, #1
 800af76:	9319      	str	r3, [sp, #100]	; 0x64
 800af78:	f04f 0800 	mov.w	r8, #0
 800af7c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 800b198 <_strtod_l+0x588>
 800af80:	e687      	b.n	800ac92 <_strtod_l+0x82>
 800af82:	4886      	ldr	r0, [pc, #536]	; (800b19c <_strtod_l+0x58c>)
 800af84:	f003 f8a0 	bl	800e0c8 <nan>
 800af88:	4680      	mov	r8, r0
 800af8a:	4689      	mov	r9, r1
 800af8c:	e681      	b.n	800ac92 <_strtod_l+0x82>
 800af8e:	9b04      	ldr	r3, [sp, #16]
 800af90:	f1bb 0f00 	cmp.w	fp, #0
 800af94:	bf08      	it	eq
 800af96:	46a3      	moveq	fp, r4
 800af98:	1aeb      	subs	r3, r5, r3
 800af9a:	2c10      	cmp	r4, #16
 800af9c:	9806      	ldr	r0, [sp, #24]
 800af9e:	4626      	mov	r6, r4
 800afa0:	9307      	str	r3, [sp, #28]
 800afa2:	bfa8      	it	ge
 800afa4:	2610      	movge	r6, #16
 800afa6:	f7f5 fa97 	bl	80004d8 <__aeabi_ui2d>
 800afaa:	2c09      	cmp	r4, #9
 800afac:	4680      	mov	r8, r0
 800afae:	4689      	mov	r9, r1
 800afb0:	dd13      	ble.n	800afda <_strtod_l+0x3ca>
 800afb2:	4b7b      	ldr	r3, [pc, #492]	; (800b1a0 <_strtod_l+0x590>)
 800afb4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800afb8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800afbc:	f7f5 fb06 	bl	80005cc <__aeabi_dmul>
 800afc0:	4680      	mov	r8, r0
 800afc2:	9805      	ldr	r0, [sp, #20]
 800afc4:	4689      	mov	r9, r1
 800afc6:	f7f5 fa87 	bl	80004d8 <__aeabi_ui2d>
 800afca:	4602      	mov	r2, r0
 800afcc:	460b      	mov	r3, r1
 800afce:	4640      	mov	r0, r8
 800afd0:	4649      	mov	r1, r9
 800afd2:	f7f5 f945 	bl	8000260 <__adddf3>
 800afd6:	4680      	mov	r8, r0
 800afd8:	4689      	mov	r9, r1
 800afda:	2c0f      	cmp	r4, #15
 800afdc:	dc36      	bgt.n	800b04c <_strtod_l+0x43c>
 800afde:	9b07      	ldr	r3, [sp, #28]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	f43f ae56 	beq.w	800ac92 <_strtod_l+0x82>
 800afe6:	dd22      	ble.n	800b02e <_strtod_l+0x41e>
 800afe8:	2b16      	cmp	r3, #22
 800afea:	dc09      	bgt.n	800b000 <_strtod_l+0x3f0>
 800afec:	496c      	ldr	r1, [pc, #432]	; (800b1a0 <_strtod_l+0x590>)
 800afee:	4642      	mov	r2, r8
 800aff0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800aff4:	464b      	mov	r3, r9
 800aff6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800affa:	f7f5 fae7 	bl	80005cc <__aeabi_dmul>
 800affe:	e7c3      	b.n	800af88 <_strtod_l+0x378>
 800b000:	9a07      	ldr	r2, [sp, #28]
 800b002:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800b006:	4293      	cmp	r3, r2
 800b008:	db20      	blt.n	800b04c <_strtod_l+0x43c>
 800b00a:	4d65      	ldr	r5, [pc, #404]	; (800b1a0 <_strtod_l+0x590>)
 800b00c:	f1c4 040f 	rsb	r4, r4, #15
 800b010:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800b014:	4642      	mov	r2, r8
 800b016:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b01a:	464b      	mov	r3, r9
 800b01c:	f7f5 fad6 	bl	80005cc <__aeabi_dmul>
 800b020:	9b07      	ldr	r3, [sp, #28]
 800b022:	1b1c      	subs	r4, r3, r4
 800b024:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800b028:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b02c:	e7e5      	b.n	800affa <_strtod_l+0x3ea>
 800b02e:	9b07      	ldr	r3, [sp, #28]
 800b030:	3316      	adds	r3, #22
 800b032:	db0b      	blt.n	800b04c <_strtod_l+0x43c>
 800b034:	9b04      	ldr	r3, [sp, #16]
 800b036:	4640      	mov	r0, r8
 800b038:	1b5d      	subs	r5, r3, r5
 800b03a:	4b59      	ldr	r3, [pc, #356]	; (800b1a0 <_strtod_l+0x590>)
 800b03c:	4649      	mov	r1, r9
 800b03e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800b042:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b046:	f7f5 fbeb 	bl	8000820 <__aeabi_ddiv>
 800b04a:	e79d      	b.n	800af88 <_strtod_l+0x378>
 800b04c:	9b07      	ldr	r3, [sp, #28]
 800b04e:	1ba6      	subs	r6, r4, r6
 800b050:	441e      	add	r6, r3
 800b052:	2e00      	cmp	r6, #0
 800b054:	dd74      	ble.n	800b140 <_strtod_l+0x530>
 800b056:	f016 030f 	ands.w	r3, r6, #15
 800b05a:	d00a      	beq.n	800b072 <_strtod_l+0x462>
 800b05c:	4950      	ldr	r1, [pc, #320]	; (800b1a0 <_strtod_l+0x590>)
 800b05e:	4642      	mov	r2, r8
 800b060:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b064:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b068:	464b      	mov	r3, r9
 800b06a:	f7f5 faaf 	bl	80005cc <__aeabi_dmul>
 800b06e:	4680      	mov	r8, r0
 800b070:	4689      	mov	r9, r1
 800b072:	f036 060f 	bics.w	r6, r6, #15
 800b076:	d052      	beq.n	800b11e <_strtod_l+0x50e>
 800b078:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800b07c:	dd27      	ble.n	800b0ce <_strtod_l+0x4be>
 800b07e:	f04f 0b00 	mov.w	fp, #0
 800b082:	f8cd b010 	str.w	fp, [sp, #16]
 800b086:	f8cd b020 	str.w	fp, [sp, #32]
 800b08a:	f8cd b018 	str.w	fp, [sp, #24]
 800b08e:	2322      	movs	r3, #34	; 0x22
 800b090:	f04f 0800 	mov.w	r8, #0
 800b094:	f8df 9100 	ldr.w	r9, [pc, #256]	; 800b198 <_strtod_l+0x588>
 800b098:	f8ca 3000 	str.w	r3, [sl]
 800b09c:	9b08      	ldr	r3, [sp, #32]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	f43f adf7 	beq.w	800ac92 <_strtod_l+0x82>
 800b0a4:	4650      	mov	r0, sl
 800b0a6:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b0a8:	f002 f8bc 	bl	800d224 <_Bfree>
 800b0ac:	4650      	mov	r0, sl
 800b0ae:	9906      	ldr	r1, [sp, #24]
 800b0b0:	f002 f8b8 	bl	800d224 <_Bfree>
 800b0b4:	4650      	mov	r0, sl
 800b0b6:	9904      	ldr	r1, [sp, #16]
 800b0b8:	f002 f8b4 	bl	800d224 <_Bfree>
 800b0bc:	4650      	mov	r0, sl
 800b0be:	9908      	ldr	r1, [sp, #32]
 800b0c0:	f002 f8b0 	bl	800d224 <_Bfree>
 800b0c4:	4659      	mov	r1, fp
 800b0c6:	4650      	mov	r0, sl
 800b0c8:	f002 f8ac 	bl	800d224 <_Bfree>
 800b0cc:	e5e1      	b.n	800ac92 <_strtod_l+0x82>
 800b0ce:	4b35      	ldr	r3, [pc, #212]	; (800b1a4 <_strtod_l+0x594>)
 800b0d0:	4640      	mov	r0, r8
 800b0d2:	9305      	str	r3, [sp, #20]
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	4649      	mov	r1, r9
 800b0d8:	461f      	mov	r7, r3
 800b0da:	1136      	asrs	r6, r6, #4
 800b0dc:	2e01      	cmp	r6, #1
 800b0de:	dc21      	bgt.n	800b124 <_strtod_l+0x514>
 800b0e0:	b10b      	cbz	r3, 800b0e6 <_strtod_l+0x4d6>
 800b0e2:	4680      	mov	r8, r0
 800b0e4:	4689      	mov	r9, r1
 800b0e6:	4b2f      	ldr	r3, [pc, #188]	; (800b1a4 <_strtod_l+0x594>)
 800b0e8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800b0ec:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800b0f0:	4642      	mov	r2, r8
 800b0f2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b0f6:	464b      	mov	r3, r9
 800b0f8:	f7f5 fa68 	bl	80005cc <__aeabi_dmul>
 800b0fc:	4b26      	ldr	r3, [pc, #152]	; (800b198 <_strtod_l+0x588>)
 800b0fe:	460a      	mov	r2, r1
 800b100:	400b      	ands	r3, r1
 800b102:	4929      	ldr	r1, [pc, #164]	; (800b1a8 <_strtod_l+0x598>)
 800b104:	4680      	mov	r8, r0
 800b106:	428b      	cmp	r3, r1
 800b108:	d8b9      	bhi.n	800b07e <_strtod_l+0x46e>
 800b10a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b10e:	428b      	cmp	r3, r1
 800b110:	bf86      	itte	hi
 800b112:	f04f 38ff 	movhi.w	r8, #4294967295
 800b116:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800b1ac <_strtod_l+0x59c>
 800b11a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800b11e:	2300      	movs	r3, #0
 800b120:	9305      	str	r3, [sp, #20]
 800b122:	e07f      	b.n	800b224 <_strtod_l+0x614>
 800b124:	07f2      	lsls	r2, r6, #31
 800b126:	d505      	bpl.n	800b134 <_strtod_l+0x524>
 800b128:	9b05      	ldr	r3, [sp, #20]
 800b12a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b12e:	f7f5 fa4d 	bl	80005cc <__aeabi_dmul>
 800b132:	2301      	movs	r3, #1
 800b134:	9a05      	ldr	r2, [sp, #20]
 800b136:	3701      	adds	r7, #1
 800b138:	3208      	adds	r2, #8
 800b13a:	1076      	asrs	r6, r6, #1
 800b13c:	9205      	str	r2, [sp, #20]
 800b13e:	e7cd      	b.n	800b0dc <_strtod_l+0x4cc>
 800b140:	d0ed      	beq.n	800b11e <_strtod_l+0x50e>
 800b142:	4276      	negs	r6, r6
 800b144:	f016 020f 	ands.w	r2, r6, #15
 800b148:	d00a      	beq.n	800b160 <_strtod_l+0x550>
 800b14a:	4b15      	ldr	r3, [pc, #84]	; (800b1a0 <_strtod_l+0x590>)
 800b14c:	4640      	mov	r0, r8
 800b14e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b152:	4649      	mov	r1, r9
 800b154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b158:	f7f5 fb62 	bl	8000820 <__aeabi_ddiv>
 800b15c:	4680      	mov	r8, r0
 800b15e:	4689      	mov	r9, r1
 800b160:	1136      	asrs	r6, r6, #4
 800b162:	d0dc      	beq.n	800b11e <_strtod_l+0x50e>
 800b164:	2e1f      	cmp	r6, #31
 800b166:	dd23      	ble.n	800b1b0 <_strtod_l+0x5a0>
 800b168:	f04f 0b00 	mov.w	fp, #0
 800b16c:	f8cd b010 	str.w	fp, [sp, #16]
 800b170:	f8cd b020 	str.w	fp, [sp, #32]
 800b174:	f8cd b018 	str.w	fp, [sp, #24]
 800b178:	2322      	movs	r3, #34	; 0x22
 800b17a:	f04f 0800 	mov.w	r8, #0
 800b17e:	f04f 0900 	mov.w	r9, #0
 800b182:	f8ca 3000 	str.w	r3, [sl]
 800b186:	e789      	b.n	800b09c <_strtod_l+0x48c>
 800b188:	0800e9e1 	.word	0x0800e9e1
 800b18c:	0800ea1c 	.word	0x0800ea1c
 800b190:	0800e9d9 	.word	0x0800e9d9
 800b194:	0800ec0c 	.word	0x0800ec0c
 800b198:	7ff00000 	.word	0x7ff00000
 800b19c:	0800eb07 	.word	0x0800eb07
 800b1a0:	0800ed80 	.word	0x0800ed80
 800b1a4:	0800ed58 	.word	0x0800ed58
 800b1a8:	7ca00000 	.word	0x7ca00000
 800b1ac:	7fefffff 	.word	0x7fefffff
 800b1b0:	f016 0310 	ands.w	r3, r6, #16
 800b1b4:	bf18      	it	ne
 800b1b6:	236a      	movne	r3, #106	; 0x6a
 800b1b8:	4640      	mov	r0, r8
 800b1ba:	9305      	str	r3, [sp, #20]
 800b1bc:	4649      	mov	r1, r9
 800b1be:	2300      	movs	r3, #0
 800b1c0:	4fb0      	ldr	r7, [pc, #704]	; (800b484 <_strtod_l+0x874>)
 800b1c2:	07f2      	lsls	r2, r6, #31
 800b1c4:	d504      	bpl.n	800b1d0 <_strtod_l+0x5c0>
 800b1c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b1ca:	f7f5 f9ff 	bl	80005cc <__aeabi_dmul>
 800b1ce:	2301      	movs	r3, #1
 800b1d0:	1076      	asrs	r6, r6, #1
 800b1d2:	f107 0708 	add.w	r7, r7, #8
 800b1d6:	d1f4      	bne.n	800b1c2 <_strtod_l+0x5b2>
 800b1d8:	b10b      	cbz	r3, 800b1de <_strtod_l+0x5ce>
 800b1da:	4680      	mov	r8, r0
 800b1dc:	4689      	mov	r9, r1
 800b1de:	9b05      	ldr	r3, [sp, #20]
 800b1e0:	b1c3      	cbz	r3, 800b214 <_strtod_l+0x604>
 800b1e2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800b1e6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	4649      	mov	r1, r9
 800b1ee:	dd11      	ble.n	800b214 <_strtod_l+0x604>
 800b1f0:	2b1f      	cmp	r3, #31
 800b1f2:	f340 8127 	ble.w	800b444 <_strtod_l+0x834>
 800b1f6:	2b34      	cmp	r3, #52	; 0x34
 800b1f8:	bfd8      	it	le
 800b1fa:	f04f 33ff 	movle.w	r3, #4294967295
 800b1fe:	f04f 0800 	mov.w	r8, #0
 800b202:	bfcf      	iteee	gt
 800b204:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800b208:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b20c:	fa03 f202 	lslle.w	r2, r3, r2
 800b210:	ea02 0901 	andle.w	r9, r2, r1
 800b214:	2200      	movs	r2, #0
 800b216:	2300      	movs	r3, #0
 800b218:	4640      	mov	r0, r8
 800b21a:	4649      	mov	r1, r9
 800b21c:	f7f5 fc3e 	bl	8000a9c <__aeabi_dcmpeq>
 800b220:	2800      	cmp	r0, #0
 800b222:	d1a1      	bne.n	800b168 <_strtod_l+0x558>
 800b224:	9b06      	ldr	r3, [sp, #24]
 800b226:	465a      	mov	r2, fp
 800b228:	9300      	str	r3, [sp, #0]
 800b22a:	4650      	mov	r0, sl
 800b22c:	4623      	mov	r3, r4
 800b22e:	9908      	ldr	r1, [sp, #32]
 800b230:	f002 f860 	bl	800d2f4 <__s2b>
 800b234:	9008      	str	r0, [sp, #32]
 800b236:	2800      	cmp	r0, #0
 800b238:	f43f af21 	beq.w	800b07e <_strtod_l+0x46e>
 800b23c:	9b04      	ldr	r3, [sp, #16]
 800b23e:	f04f 0b00 	mov.w	fp, #0
 800b242:	1b5d      	subs	r5, r3, r5
 800b244:	9b07      	ldr	r3, [sp, #28]
 800b246:	f8cd b010 	str.w	fp, [sp, #16]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	bfb4      	ite	lt
 800b24e:	462b      	movlt	r3, r5
 800b250:	2300      	movge	r3, #0
 800b252:	930e      	str	r3, [sp, #56]	; 0x38
 800b254:	9b07      	ldr	r3, [sp, #28]
 800b256:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b25a:	9314      	str	r3, [sp, #80]	; 0x50
 800b25c:	9b08      	ldr	r3, [sp, #32]
 800b25e:	4650      	mov	r0, sl
 800b260:	6859      	ldr	r1, [r3, #4]
 800b262:	f001 ff9f 	bl	800d1a4 <_Balloc>
 800b266:	9006      	str	r0, [sp, #24]
 800b268:	2800      	cmp	r0, #0
 800b26a:	f43f af10 	beq.w	800b08e <_strtod_l+0x47e>
 800b26e:	9b08      	ldr	r3, [sp, #32]
 800b270:	300c      	adds	r0, #12
 800b272:	691a      	ldr	r2, [r3, #16]
 800b274:	f103 010c 	add.w	r1, r3, #12
 800b278:	3202      	adds	r2, #2
 800b27a:	0092      	lsls	r2, r2, #2
 800b27c:	f7fe fe4a 	bl	8009f14 <memcpy>
 800b280:	ab1c      	add	r3, sp, #112	; 0x70
 800b282:	9301      	str	r3, [sp, #4]
 800b284:	ab1b      	add	r3, sp, #108	; 0x6c
 800b286:	9300      	str	r3, [sp, #0]
 800b288:	4642      	mov	r2, r8
 800b28a:	464b      	mov	r3, r9
 800b28c:	4650      	mov	r0, sl
 800b28e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800b292:	f002 fb71 	bl	800d978 <__d2b>
 800b296:	901a      	str	r0, [sp, #104]	; 0x68
 800b298:	2800      	cmp	r0, #0
 800b29a:	f43f aef8 	beq.w	800b08e <_strtod_l+0x47e>
 800b29e:	2101      	movs	r1, #1
 800b2a0:	4650      	mov	r0, sl
 800b2a2:	f002 f8bf 	bl	800d424 <__i2b>
 800b2a6:	4603      	mov	r3, r0
 800b2a8:	9004      	str	r0, [sp, #16]
 800b2aa:	2800      	cmp	r0, #0
 800b2ac:	f43f aeef 	beq.w	800b08e <_strtod_l+0x47e>
 800b2b0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800b2b2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b2b4:	2d00      	cmp	r5, #0
 800b2b6:	bfab      	itete	ge
 800b2b8:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800b2ba:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800b2bc:	18ee      	addge	r6, r5, r3
 800b2be:	1b5c      	sublt	r4, r3, r5
 800b2c0:	9b05      	ldr	r3, [sp, #20]
 800b2c2:	bfa8      	it	ge
 800b2c4:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800b2c6:	eba5 0503 	sub.w	r5, r5, r3
 800b2ca:	4415      	add	r5, r2
 800b2cc:	4b6e      	ldr	r3, [pc, #440]	; (800b488 <_strtod_l+0x878>)
 800b2ce:	f105 35ff 	add.w	r5, r5, #4294967295
 800b2d2:	bfb8      	it	lt
 800b2d4:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800b2d6:	429d      	cmp	r5, r3
 800b2d8:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b2dc:	f280 80c4 	bge.w	800b468 <_strtod_l+0x858>
 800b2e0:	1b5b      	subs	r3, r3, r5
 800b2e2:	2b1f      	cmp	r3, #31
 800b2e4:	f04f 0701 	mov.w	r7, #1
 800b2e8:	eba2 0203 	sub.w	r2, r2, r3
 800b2ec:	f300 80b1 	bgt.w	800b452 <_strtod_l+0x842>
 800b2f0:	2500      	movs	r5, #0
 800b2f2:	fa07 f303 	lsl.w	r3, r7, r3
 800b2f6:	930f      	str	r3, [sp, #60]	; 0x3c
 800b2f8:	18b7      	adds	r7, r6, r2
 800b2fa:	9b05      	ldr	r3, [sp, #20]
 800b2fc:	42be      	cmp	r6, r7
 800b2fe:	4414      	add	r4, r2
 800b300:	441c      	add	r4, r3
 800b302:	4633      	mov	r3, r6
 800b304:	bfa8      	it	ge
 800b306:	463b      	movge	r3, r7
 800b308:	42a3      	cmp	r3, r4
 800b30a:	bfa8      	it	ge
 800b30c:	4623      	movge	r3, r4
 800b30e:	2b00      	cmp	r3, #0
 800b310:	bfc2      	ittt	gt
 800b312:	1aff      	subgt	r7, r7, r3
 800b314:	1ae4      	subgt	r4, r4, r3
 800b316:	1af6      	subgt	r6, r6, r3
 800b318:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	dd17      	ble.n	800b34e <_strtod_l+0x73e>
 800b31e:	461a      	mov	r2, r3
 800b320:	4650      	mov	r0, sl
 800b322:	9904      	ldr	r1, [sp, #16]
 800b324:	f002 f93c 	bl	800d5a0 <__pow5mult>
 800b328:	9004      	str	r0, [sp, #16]
 800b32a:	2800      	cmp	r0, #0
 800b32c:	f43f aeaf 	beq.w	800b08e <_strtod_l+0x47e>
 800b330:	4601      	mov	r1, r0
 800b332:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b334:	4650      	mov	r0, sl
 800b336:	f002 f88b 	bl	800d450 <__multiply>
 800b33a:	9009      	str	r0, [sp, #36]	; 0x24
 800b33c:	2800      	cmp	r0, #0
 800b33e:	f43f aea6 	beq.w	800b08e <_strtod_l+0x47e>
 800b342:	4650      	mov	r0, sl
 800b344:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b346:	f001 ff6d 	bl	800d224 <_Bfree>
 800b34a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b34c:	931a      	str	r3, [sp, #104]	; 0x68
 800b34e:	2f00      	cmp	r7, #0
 800b350:	f300 808e 	bgt.w	800b470 <_strtod_l+0x860>
 800b354:	9b07      	ldr	r3, [sp, #28]
 800b356:	2b00      	cmp	r3, #0
 800b358:	dd08      	ble.n	800b36c <_strtod_l+0x75c>
 800b35a:	4650      	mov	r0, sl
 800b35c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b35e:	9906      	ldr	r1, [sp, #24]
 800b360:	f002 f91e 	bl	800d5a0 <__pow5mult>
 800b364:	9006      	str	r0, [sp, #24]
 800b366:	2800      	cmp	r0, #0
 800b368:	f43f ae91 	beq.w	800b08e <_strtod_l+0x47e>
 800b36c:	2c00      	cmp	r4, #0
 800b36e:	dd08      	ble.n	800b382 <_strtod_l+0x772>
 800b370:	4622      	mov	r2, r4
 800b372:	4650      	mov	r0, sl
 800b374:	9906      	ldr	r1, [sp, #24]
 800b376:	f002 f96d 	bl	800d654 <__lshift>
 800b37a:	9006      	str	r0, [sp, #24]
 800b37c:	2800      	cmp	r0, #0
 800b37e:	f43f ae86 	beq.w	800b08e <_strtod_l+0x47e>
 800b382:	2e00      	cmp	r6, #0
 800b384:	dd08      	ble.n	800b398 <_strtod_l+0x788>
 800b386:	4632      	mov	r2, r6
 800b388:	4650      	mov	r0, sl
 800b38a:	9904      	ldr	r1, [sp, #16]
 800b38c:	f002 f962 	bl	800d654 <__lshift>
 800b390:	9004      	str	r0, [sp, #16]
 800b392:	2800      	cmp	r0, #0
 800b394:	f43f ae7b 	beq.w	800b08e <_strtod_l+0x47e>
 800b398:	4650      	mov	r0, sl
 800b39a:	9a06      	ldr	r2, [sp, #24]
 800b39c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b39e:	f002 f9e5 	bl	800d76c <__mdiff>
 800b3a2:	4683      	mov	fp, r0
 800b3a4:	2800      	cmp	r0, #0
 800b3a6:	f43f ae72 	beq.w	800b08e <_strtod_l+0x47e>
 800b3aa:	2400      	movs	r4, #0
 800b3ac:	68c3      	ldr	r3, [r0, #12]
 800b3ae:	9904      	ldr	r1, [sp, #16]
 800b3b0:	60c4      	str	r4, [r0, #12]
 800b3b2:	930b      	str	r3, [sp, #44]	; 0x2c
 800b3b4:	f002 f9be 	bl	800d734 <__mcmp>
 800b3b8:	42a0      	cmp	r0, r4
 800b3ba:	da6b      	bge.n	800b494 <_strtod_l+0x884>
 800b3bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3be:	ea53 0308 	orrs.w	r3, r3, r8
 800b3c2:	f040 8091 	bne.w	800b4e8 <_strtod_l+0x8d8>
 800b3c6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	f040 808c 	bne.w	800b4e8 <_strtod_l+0x8d8>
 800b3d0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b3d4:	0d1b      	lsrs	r3, r3, #20
 800b3d6:	051b      	lsls	r3, r3, #20
 800b3d8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b3dc:	f240 8084 	bls.w	800b4e8 <_strtod_l+0x8d8>
 800b3e0:	f8db 3014 	ldr.w	r3, [fp, #20]
 800b3e4:	b91b      	cbnz	r3, 800b3ee <_strtod_l+0x7de>
 800b3e6:	f8db 3010 	ldr.w	r3, [fp, #16]
 800b3ea:	2b01      	cmp	r3, #1
 800b3ec:	dd7c      	ble.n	800b4e8 <_strtod_l+0x8d8>
 800b3ee:	4659      	mov	r1, fp
 800b3f0:	2201      	movs	r2, #1
 800b3f2:	4650      	mov	r0, sl
 800b3f4:	f002 f92e 	bl	800d654 <__lshift>
 800b3f8:	9904      	ldr	r1, [sp, #16]
 800b3fa:	4683      	mov	fp, r0
 800b3fc:	f002 f99a 	bl	800d734 <__mcmp>
 800b400:	2800      	cmp	r0, #0
 800b402:	dd71      	ble.n	800b4e8 <_strtod_l+0x8d8>
 800b404:	9905      	ldr	r1, [sp, #20]
 800b406:	464b      	mov	r3, r9
 800b408:	4a20      	ldr	r2, [pc, #128]	; (800b48c <_strtod_l+0x87c>)
 800b40a:	2900      	cmp	r1, #0
 800b40c:	f000 808c 	beq.w	800b528 <_strtod_l+0x918>
 800b410:	ea02 0109 	and.w	r1, r2, r9
 800b414:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b418:	f300 8086 	bgt.w	800b528 <_strtod_l+0x918>
 800b41c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b420:	f77f aeaa 	ble.w	800b178 <_strtod_l+0x568>
 800b424:	4640      	mov	r0, r8
 800b426:	4649      	mov	r1, r9
 800b428:	4b19      	ldr	r3, [pc, #100]	; (800b490 <_strtod_l+0x880>)
 800b42a:	2200      	movs	r2, #0
 800b42c:	f7f5 f8ce 	bl	80005cc <__aeabi_dmul>
 800b430:	460b      	mov	r3, r1
 800b432:	4303      	orrs	r3, r0
 800b434:	bf08      	it	eq
 800b436:	2322      	moveq	r3, #34	; 0x22
 800b438:	4680      	mov	r8, r0
 800b43a:	4689      	mov	r9, r1
 800b43c:	bf08      	it	eq
 800b43e:	f8ca 3000 	streq.w	r3, [sl]
 800b442:	e62f      	b.n	800b0a4 <_strtod_l+0x494>
 800b444:	f04f 32ff 	mov.w	r2, #4294967295
 800b448:	fa02 f303 	lsl.w	r3, r2, r3
 800b44c:	ea03 0808 	and.w	r8, r3, r8
 800b450:	e6e0      	b.n	800b214 <_strtod_l+0x604>
 800b452:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800b456:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800b45a:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800b45e:	35e2      	adds	r5, #226	; 0xe2
 800b460:	fa07 f505 	lsl.w	r5, r7, r5
 800b464:	970f      	str	r7, [sp, #60]	; 0x3c
 800b466:	e747      	b.n	800b2f8 <_strtod_l+0x6e8>
 800b468:	2301      	movs	r3, #1
 800b46a:	2500      	movs	r5, #0
 800b46c:	930f      	str	r3, [sp, #60]	; 0x3c
 800b46e:	e743      	b.n	800b2f8 <_strtod_l+0x6e8>
 800b470:	463a      	mov	r2, r7
 800b472:	4650      	mov	r0, sl
 800b474:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b476:	f002 f8ed 	bl	800d654 <__lshift>
 800b47a:	901a      	str	r0, [sp, #104]	; 0x68
 800b47c:	2800      	cmp	r0, #0
 800b47e:	f47f af69 	bne.w	800b354 <_strtod_l+0x744>
 800b482:	e604      	b.n	800b08e <_strtod_l+0x47e>
 800b484:	0800ea30 	.word	0x0800ea30
 800b488:	fffffc02 	.word	0xfffffc02
 800b48c:	7ff00000 	.word	0x7ff00000
 800b490:	39500000 	.word	0x39500000
 800b494:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800b498:	d165      	bne.n	800b566 <_strtod_l+0x956>
 800b49a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b49c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b4a0:	b35a      	cbz	r2, 800b4fa <_strtod_l+0x8ea>
 800b4a2:	4a99      	ldr	r2, [pc, #612]	; (800b708 <_strtod_l+0xaf8>)
 800b4a4:	4293      	cmp	r3, r2
 800b4a6:	d12b      	bne.n	800b500 <_strtod_l+0x8f0>
 800b4a8:	9b05      	ldr	r3, [sp, #20]
 800b4aa:	4641      	mov	r1, r8
 800b4ac:	b303      	cbz	r3, 800b4f0 <_strtod_l+0x8e0>
 800b4ae:	464a      	mov	r2, r9
 800b4b0:	4b96      	ldr	r3, [pc, #600]	; (800b70c <_strtod_l+0xafc>)
 800b4b2:	4013      	ands	r3, r2
 800b4b4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b4b8:	f04f 32ff 	mov.w	r2, #4294967295
 800b4bc:	d81b      	bhi.n	800b4f6 <_strtod_l+0x8e6>
 800b4be:	0d1b      	lsrs	r3, r3, #20
 800b4c0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b4c4:	fa02 f303 	lsl.w	r3, r2, r3
 800b4c8:	4299      	cmp	r1, r3
 800b4ca:	d119      	bne.n	800b500 <_strtod_l+0x8f0>
 800b4cc:	4b90      	ldr	r3, [pc, #576]	; (800b710 <_strtod_l+0xb00>)
 800b4ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4d0:	429a      	cmp	r2, r3
 800b4d2:	d102      	bne.n	800b4da <_strtod_l+0x8ca>
 800b4d4:	3101      	adds	r1, #1
 800b4d6:	f43f adda 	beq.w	800b08e <_strtod_l+0x47e>
 800b4da:	f04f 0800 	mov.w	r8, #0
 800b4de:	4b8b      	ldr	r3, [pc, #556]	; (800b70c <_strtod_l+0xafc>)
 800b4e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4e2:	401a      	ands	r2, r3
 800b4e4:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800b4e8:	9b05      	ldr	r3, [sp, #20]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d19a      	bne.n	800b424 <_strtod_l+0x814>
 800b4ee:	e5d9      	b.n	800b0a4 <_strtod_l+0x494>
 800b4f0:	f04f 33ff 	mov.w	r3, #4294967295
 800b4f4:	e7e8      	b.n	800b4c8 <_strtod_l+0x8b8>
 800b4f6:	4613      	mov	r3, r2
 800b4f8:	e7e6      	b.n	800b4c8 <_strtod_l+0x8b8>
 800b4fa:	ea53 0308 	orrs.w	r3, r3, r8
 800b4fe:	d081      	beq.n	800b404 <_strtod_l+0x7f4>
 800b500:	b1e5      	cbz	r5, 800b53c <_strtod_l+0x92c>
 800b502:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b504:	421d      	tst	r5, r3
 800b506:	d0ef      	beq.n	800b4e8 <_strtod_l+0x8d8>
 800b508:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b50a:	4640      	mov	r0, r8
 800b50c:	4649      	mov	r1, r9
 800b50e:	9a05      	ldr	r2, [sp, #20]
 800b510:	b1c3      	cbz	r3, 800b544 <_strtod_l+0x934>
 800b512:	f7ff fb5b 	bl	800abcc <sulp>
 800b516:	4602      	mov	r2, r0
 800b518:	460b      	mov	r3, r1
 800b51a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b51e:	f7f4 fe9f 	bl	8000260 <__adddf3>
 800b522:	4680      	mov	r8, r0
 800b524:	4689      	mov	r9, r1
 800b526:	e7df      	b.n	800b4e8 <_strtod_l+0x8d8>
 800b528:	4013      	ands	r3, r2
 800b52a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b52e:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800b532:	f04f 38ff 	mov.w	r8, #4294967295
 800b536:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800b53a:	e7d5      	b.n	800b4e8 <_strtod_l+0x8d8>
 800b53c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b53e:	ea13 0f08 	tst.w	r3, r8
 800b542:	e7e0      	b.n	800b506 <_strtod_l+0x8f6>
 800b544:	f7ff fb42 	bl	800abcc <sulp>
 800b548:	4602      	mov	r2, r0
 800b54a:	460b      	mov	r3, r1
 800b54c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b550:	f7f4 fe84 	bl	800025c <__aeabi_dsub>
 800b554:	2200      	movs	r2, #0
 800b556:	2300      	movs	r3, #0
 800b558:	4680      	mov	r8, r0
 800b55a:	4689      	mov	r9, r1
 800b55c:	f7f5 fa9e 	bl	8000a9c <__aeabi_dcmpeq>
 800b560:	2800      	cmp	r0, #0
 800b562:	d0c1      	beq.n	800b4e8 <_strtod_l+0x8d8>
 800b564:	e608      	b.n	800b178 <_strtod_l+0x568>
 800b566:	4658      	mov	r0, fp
 800b568:	9904      	ldr	r1, [sp, #16]
 800b56a:	f002 fa61 	bl	800da30 <__ratio>
 800b56e:	2200      	movs	r2, #0
 800b570:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b574:	4606      	mov	r6, r0
 800b576:	460f      	mov	r7, r1
 800b578:	f7f5 faa4 	bl	8000ac4 <__aeabi_dcmple>
 800b57c:	2800      	cmp	r0, #0
 800b57e:	d070      	beq.n	800b662 <_strtod_l+0xa52>
 800b580:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b582:	2b00      	cmp	r3, #0
 800b584:	d042      	beq.n	800b60c <_strtod_l+0x9fc>
 800b586:	2600      	movs	r6, #0
 800b588:	4f62      	ldr	r7, [pc, #392]	; (800b714 <_strtod_l+0xb04>)
 800b58a:	4d62      	ldr	r5, [pc, #392]	; (800b714 <_strtod_l+0xb04>)
 800b58c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b58e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b592:	0d1b      	lsrs	r3, r3, #20
 800b594:	051b      	lsls	r3, r3, #20
 800b596:	930f      	str	r3, [sp, #60]	; 0x3c
 800b598:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b59a:	4b5f      	ldr	r3, [pc, #380]	; (800b718 <_strtod_l+0xb08>)
 800b59c:	429a      	cmp	r2, r3
 800b59e:	f040 80c3 	bne.w	800b728 <_strtod_l+0xb18>
 800b5a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5a4:	4640      	mov	r0, r8
 800b5a6:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800b5aa:	4649      	mov	r1, r9
 800b5ac:	f002 f96a 	bl	800d884 <__ulp>
 800b5b0:	4602      	mov	r2, r0
 800b5b2:	460b      	mov	r3, r1
 800b5b4:	4630      	mov	r0, r6
 800b5b6:	4639      	mov	r1, r7
 800b5b8:	f7f5 f808 	bl	80005cc <__aeabi_dmul>
 800b5bc:	4642      	mov	r2, r8
 800b5be:	464b      	mov	r3, r9
 800b5c0:	f7f4 fe4e 	bl	8000260 <__adddf3>
 800b5c4:	460b      	mov	r3, r1
 800b5c6:	4951      	ldr	r1, [pc, #324]	; (800b70c <_strtod_l+0xafc>)
 800b5c8:	4a54      	ldr	r2, [pc, #336]	; (800b71c <_strtod_l+0xb0c>)
 800b5ca:	4019      	ands	r1, r3
 800b5cc:	4291      	cmp	r1, r2
 800b5ce:	4680      	mov	r8, r0
 800b5d0:	d95d      	bls.n	800b68e <_strtod_l+0xa7e>
 800b5d2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b5d4:	4b4e      	ldr	r3, [pc, #312]	; (800b710 <_strtod_l+0xb00>)
 800b5d6:	429a      	cmp	r2, r3
 800b5d8:	d103      	bne.n	800b5e2 <_strtod_l+0x9d2>
 800b5da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b5dc:	3301      	adds	r3, #1
 800b5de:	f43f ad56 	beq.w	800b08e <_strtod_l+0x47e>
 800b5e2:	f04f 38ff 	mov.w	r8, #4294967295
 800b5e6:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800b710 <_strtod_l+0xb00>
 800b5ea:	4650      	mov	r0, sl
 800b5ec:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b5ee:	f001 fe19 	bl	800d224 <_Bfree>
 800b5f2:	4650      	mov	r0, sl
 800b5f4:	9906      	ldr	r1, [sp, #24]
 800b5f6:	f001 fe15 	bl	800d224 <_Bfree>
 800b5fa:	4650      	mov	r0, sl
 800b5fc:	9904      	ldr	r1, [sp, #16]
 800b5fe:	f001 fe11 	bl	800d224 <_Bfree>
 800b602:	4659      	mov	r1, fp
 800b604:	4650      	mov	r0, sl
 800b606:	f001 fe0d 	bl	800d224 <_Bfree>
 800b60a:	e627      	b.n	800b25c <_strtod_l+0x64c>
 800b60c:	f1b8 0f00 	cmp.w	r8, #0
 800b610:	d119      	bne.n	800b646 <_strtod_l+0xa36>
 800b612:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b614:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b618:	b9e3      	cbnz	r3, 800b654 <_strtod_l+0xa44>
 800b61a:	2200      	movs	r2, #0
 800b61c:	4630      	mov	r0, r6
 800b61e:	4639      	mov	r1, r7
 800b620:	4b3c      	ldr	r3, [pc, #240]	; (800b714 <_strtod_l+0xb04>)
 800b622:	f7f5 fa45 	bl	8000ab0 <__aeabi_dcmplt>
 800b626:	b9c8      	cbnz	r0, 800b65c <_strtod_l+0xa4c>
 800b628:	2200      	movs	r2, #0
 800b62a:	4630      	mov	r0, r6
 800b62c:	4639      	mov	r1, r7
 800b62e:	4b3c      	ldr	r3, [pc, #240]	; (800b720 <_strtod_l+0xb10>)
 800b630:	f7f4 ffcc 	bl	80005cc <__aeabi_dmul>
 800b634:	4604      	mov	r4, r0
 800b636:	460d      	mov	r5, r1
 800b638:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800b63c:	9416      	str	r4, [sp, #88]	; 0x58
 800b63e:	9317      	str	r3, [sp, #92]	; 0x5c
 800b640:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800b644:	e7a2      	b.n	800b58c <_strtod_l+0x97c>
 800b646:	f1b8 0f01 	cmp.w	r8, #1
 800b64a:	d103      	bne.n	800b654 <_strtod_l+0xa44>
 800b64c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b64e:	2b00      	cmp	r3, #0
 800b650:	f43f ad92 	beq.w	800b178 <_strtod_l+0x568>
 800b654:	2600      	movs	r6, #0
 800b656:	2400      	movs	r4, #0
 800b658:	4f32      	ldr	r7, [pc, #200]	; (800b724 <_strtod_l+0xb14>)
 800b65a:	e796      	b.n	800b58a <_strtod_l+0x97a>
 800b65c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800b65e:	4d30      	ldr	r5, [pc, #192]	; (800b720 <_strtod_l+0xb10>)
 800b660:	e7ea      	b.n	800b638 <_strtod_l+0xa28>
 800b662:	4b2f      	ldr	r3, [pc, #188]	; (800b720 <_strtod_l+0xb10>)
 800b664:	2200      	movs	r2, #0
 800b666:	4630      	mov	r0, r6
 800b668:	4639      	mov	r1, r7
 800b66a:	f7f4 ffaf 	bl	80005cc <__aeabi_dmul>
 800b66e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b670:	4604      	mov	r4, r0
 800b672:	460d      	mov	r5, r1
 800b674:	b933      	cbnz	r3, 800b684 <_strtod_l+0xa74>
 800b676:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b67a:	9010      	str	r0, [sp, #64]	; 0x40
 800b67c:	9311      	str	r3, [sp, #68]	; 0x44
 800b67e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800b682:	e783      	b.n	800b58c <_strtod_l+0x97c>
 800b684:	4602      	mov	r2, r0
 800b686:	460b      	mov	r3, r1
 800b688:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800b68c:	e7f7      	b.n	800b67e <_strtod_l+0xa6e>
 800b68e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800b692:	9b05      	ldr	r3, [sp, #20]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d1a8      	bne.n	800b5ea <_strtod_l+0x9da>
 800b698:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b69c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b69e:	0d1b      	lsrs	r3, r3, #20
 800b6a0:	051b      	lsls	r3, r3, #20
 800b6a2:	429a      	cmp	r2, r3
 800b6a4:	d1a1      	bne.n	800b5ea <_strtod_l+0x9da>
 800b6a6:	4620      	mov	r0, r4
 800b6a8:	4629      	mov	r1, r5
 800b6aa:	f7f5 fdd9 	bl	8001260 <__aeabi_d2lz>
 800b6ae:	f7f4 ff5f 	bl	8000570 <__aeabi_l2d>
 800b6b2:	4602      	mov	r2, r0
 800b6b4:	460b      	mov	r3, r1
 800b6b6:	4620      	mov	r0, r4
 800b6b8:	4629      	mov	r1, r5
 800b6ba:	f7f4 fdcf 	bl	800025c <__aeabi_dsub>
 800b6be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b6c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b6c4:	ea43 0308 	orr.w	r3, r3, r8
 800b6c8:	4313      	orrs	r3, r2
 800b6ca:	4604      	mov	r4, r0
 800b6cc:	460d      	mov	r5, r1
 800b6ce:	d066      	beq.n	800b79e <_strtod_l+0xb8e>
 800b6d0:	a309      	add	r3, pc, #36	; (adr r3, 800b6f8 <_strtod_l+0xae8>)
 800b6d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6d6:	f7f5 f9eb 	bl	8000ab0 <__aeabi_dcmplt>
 800b6da:	2800      	cmp	r0, #0
 800b6dc:	f47f ace2 	bne.w	800b0a4 <_strtod_l+0x494>
 800b6e0:	a307      	add	r3, pc, #28	; (adr r3, 800b700 <_strtod_l+0xaf0>)
 800b6e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e6:	4620      	mov	r0, r4
 800b6e8:	4629      	mov	r1, r5
 800b6ea:	f7f5 f9ff 	bl	8000aec <__aeabi_dcmpgt>
 800b6ee:	2800      	cmp	r0, #0
 800b6f0:	f43f af7b 	beq.w	800b5ea <_strtod_l+0x9da>
 800b6f4:	e4d6      	b.n	800b0a4 <_strtod_l+0x494>
 800b6f6:	bf00      	nop
 800b6f8:	94a03595 	.word	0x94a03595
 800b6fc:	3fdfffff 	.word	0x3fdfffff
 800b700:	35afe535 	.word	0x35afe535
 800b704:	3fe00000 	.word	0x3fe00000
 800b708:	000fffff 	.word	0x000fffff
 800b70c:	7ff00000 	.word	0x7ff00000
 800b710:	7fefffff 	.word	0x7fefffff
 800b714:	3ff00000 	.word	0x3ff00000
 800b718:	7fe00000 	.word	0x7fe00000
 800b71c:	7c9fffff 	.word	0x7c9fffff
 800b720:	3fe00000 	.word	0x3fe00000
 800b724:	bff00000 	.word	0xbff00000
 800b728:	9b05      	ldr	r3, [sp, #20]
 800b72a:	b313      	cbz	r3, 800b772 <_strtod_l+0xb62>
 800b72c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b72e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b732:	d81e      	bhi.n	800b772 <_strtod_l+0xb62>
 800b734:	a326      	add	r3, pc, #152	; (adr r3, 800b7d0 <_strtod_l+0xbc0>)
 800b736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b73a:	4620      	mov	r0, r4
 800b73c:	4629      	mov	r1, r5
 800b73e:	f7f5 f9c1 	bl	8000ac4 <__aeabi_dcmple>
 800b742:	b190      	cbz	r0, 800b76a <_strtod_l+0xb5a>
 800b744:	4629      	mov	r1, r5
 800b746:	4620      	mov	r0, r4
 800b748:	f7f5 fa18 	bl	8000b7c <__aeabi_d2uiz>
 800b74c:	2801      	cmp	r0, #1
 800b74e:	bf38      	it	cc
 800b750:	2001      	movcc	r0, #1
 800b752:	f7f4 fec1 	bl	80004d8 <__aeabi_ui2d>
 800b756:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b758:	4604      	mov	r4, r0
 800b75a:	460d      	mov	r5, r1
 800b75c:	b9d3      	cbnz	r3, 800b794 <_strtod_l+0xb84>
 800b75e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b762:	9012      	str	r0, [sp, #72]	; 0x48
 800b764:	9313      	str	r3, [sp, #76]	; 0x4c
 800b766:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800b76a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b76c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800b770:	1a9f      	subs	r7, r3, r2
 800b772:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b776:	f002 f885 	bl	800d884 <__ulp>
 800b77a:	4602      	mov	r2, r0
 800b77c:	460b      	mov	r3, r1
 800b77e:	4630      	mov	r0, r6
 800b780:	4639      	mov	r1, r7
 800b782:	f7f4 ff23 	bl	80005cc <__aeabi_dmul>
 800b786:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b78a:	f7f4 fd69 	bl	8000260 <__adddf3>
 800b78e:	4680      	mov	r8, r0
 800b790:	4689      	mov	r9, r1
 800b792:	e77e      	b.n	800b692 <_strtod_l+0xa82>
 800b794:	4602      	mov	r2, r0
 800b796:	460b      	mov	r3, r1
 800b798:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800b79c:	e7e3      	b.n	800b766 <_strtod_l+0xb56>
 800b79e:	a30e      	add	r3, pc, #56	; (adr r3, 800b7d8 <_strtod_l+0xbc8>)
 800b7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7a4:	f7f5 f984 	bl	8000ab0 <__aeabi_dcmplt>
 800b7a8:	e7a1      	b.n	800b6ee <_strtod_l+0xade>
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	930a      	str	r3, [sp, #40]	; 0x28
 800b7ae:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b7b0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b7b2:	6013      	str	r3, [r2, #0]
 800b7b4:	f7ff ba71 	b.w	800ac9a <_strtod_l+0x8a>
 800b7b8:	2a65      	cmp	r2, #101	; 0x65
 800b7ba:	f43f ab63 	beq.w	800ae84 <_strtod_l+0x274>
 800b7be:	2a45      	cmp	r2, #69	; 0x45
 800b7c0:	f43f ab60 	beq.w	800ae84 <_strtod_l+0x274>
 800b7c4:	2301      	movs	r3, #1
 800b7c6:	f7ff bb95 	b.w	800aef4 <_strtod_l+0x2e4>
 800b7ca:	bf00      	nop
 800b7cc:	f3af 8000 	nop.w
 800b7d0:	ffc00000 	.word	0xffc00000
 800b7d4:	41dfffff 	.word	0x41dfffff
 800b7d8:	94a03595 	.word	0x94a03595
 800b7dc:	3fcfffff 	.word	0x3fcfffff

0800b7e0 <strtof>:
 800b7e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7e4:	4f22      	ldr	r7, [pc, #136]	; (800b870 <strtof+0x90>)
 800b7e6:	460a      	mov	r2, r1
 800b7e8:	4b22      	ldr	r3, [pc, #136]	; (800b874 <strtof+0x94>)
 800b7ea:	4601      	mov	r1, r0
 800b7ec:	6838      	ldr	r0, [r7, #0]
 800b7ee:	f7ff fa0f 	bl	800ac10 <_strtod_l>
 800b7f2:	4602      	mov	r2, r0
 800b7f4:	460b      	mov	r3, r1
 800b7f6:	4606      	mov	r6, r0
 800b7f8:	460c      	mov	r4, r1
 800b7fa:	f7f5 f981 	bl	8000b00 <__aeabi_dcmpun>
 800b7fe:	b168      	cbz	r0, 800b81c <strtof+0x3c>
 800b800:	2c00      	cmp	r4, #0
 800b802:	481d      	ldr	r0, [pc, #116]	; (800b878 <strtof+0x98>)
 800b804:	da06      	bge.n	800b814 <strtof+0x34>
 800b806:	f002 fc65 	bl	800e0d4 <nanf>
 800b80a:	f100 4500 	add.w	r5, r0, #2147483648	; 0x80000000
 800b80e:	4628      	mov	r0, r5
 800b810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b814:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b818:	f002 bc5c 	b.w	800e0d4 <nanf>
 800b81c:	4621      	mov	r1, r4
 800b81e:	4630      	mov	r0, r6
 800b820:	f7f5 f9cc 	bl	8000bbc <__aeabi_d2f>
 800b824:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 800b828:	4605      	mov	r5, r0
 800b82a:	4914      	ldr	r1, [pc, #80]	; (800b87c <strtof+0x9c>)
 800b82c:	4640      	mov	r0, r8
 800b82e:	f7f5 fce9 	bl	8001204 <__aeabi_fcmpun>
 800b832:	2800      	cmp	r0, #0
 800b834:	d1eb      	bne.n	800b80e <strtof+0x2e>
 800b836:	4640      	mov	r0, r8
 800b838:	4910      	ldr	r1, [pc, #64]	; (800b87c <strtof+0x9c>)
 800b83a:	f7f5 fcc5 	bl	80011c8 <__aeabi_fcmple>
 800b83e:	2800      	cmp	r0, #0
 800b840:	d1e5      	bne.n	800b80e <strtof+0x2e>
 800b842:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800b846:	f04f 32ff 	mov.w	r2, #4294967295
 800b84a:	4630      	mov	r0, r6
 800b84c:	4621      	mov	r1, r4
 800b84e:	4b0c      	ldr	r3, [pc, #48]	; (800b880 <strtof+0xa0>)
 800b850:	f7f5 f956 	bl	8000b00 <__aeabi_dcmpun>
 800b854:	b940      	cbnz	r0, 800b868 <strtof+0x88>
 800b856:	f04f 32ff 	mov.w	r2, #4294967295
 800b85a:	4630      	mov	r0, r6
 800b85c:	4621      	mov	r1, r4
 800b85e:	4b08      	ldr	r3, [pc, #32]	; (800b880 <strtof+0xa0>)
 800b860:	f7f5 f930 	bl	8000ac4 <__aeabi_dcmple>
 800b864:	2800      	cmp	r0, #0
 800b866:	d0d2      	beq.n	800b80e <strtof+0x2e>
 800b868:	2222      	movs	r2, #34	; 0x22
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	601a      	str	r2, [r3, #0]
 800b86e:	e7ce      	b.n	800b80e <strtof+0x2e>
 800b870:	2000024c 	.word	0x2000024c
 800b874:	200002b4 	.word	0x200002b4
 800b878:	0800eb07 	.word	0x0800eb07
 800b87c:	7f7fffff 	.word	0x7f7fffff
 800b880:	7fefffff 	.word	0x7fefffff

0800b884 <strtok>:
 800b884:	4b16      	ldr	r3, [pc, #88]	; (800b8e0 <strtok+0x5c>)
 800b886:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b88a:	681f      	ldr	r7, [r3, #0]
 800b88c:	4605      	mov	r5, r0
 800b88e:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 800b890:	460e      	mov	r6, r1
 800b892:	b9ec      	cbnz	r4, 800b8d0 <strtok+0x4c>
 800b894:	2050      	movs	r0, #80	; 0x50
 800b896:	f7fe fb2d 	bl	8009ef4 <malloc>
 800b89a:	4602      	mov	r2, r0
 800b89c:	65b8      	str	r0, [r7, #88]	; 0x58
 800b89e:	b920      	cbnz	r0, 800b8aa <strtok+0x26>
 800b8a0:	2157      	movs	r1, #87	; 0x57
 800b8a2:	4b10      	ldr	r3, [pc, #64]	; (800b8e4 <strtok+0x60>)
 800b8a4:	4810      	ldr	r0, [pc, #64]	; (800b8e8 <strtok+0x64>)
 800b8a6:	f000 f95d 	bl	800bb64 <__assert_func>
 800b8aa:	e9c0 4400 	strd	r4, r4, [r0]
 800b8ae:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800b8b2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800b8b6:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800b8ba:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800b8be:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800b8c2:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800b8c6:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800b8ca:	6184      	str	r4, [r0, #24]
 800b8cc:	7704      	strb	r4, [r0, #28]
 800b8ce:	6244      	str	r4, [r0, #36]	; 0x24
 800b8d0:	4631      	mov	r1, r6
 800b8d2:	4628      	mov	r0, r5
 800b8d4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b8dc:	f000 b806 	b.w	800b8ec <__strtok_r>
 800b8e0:	2000024c 	.word	0x2000024c
 800b8e4:	0800ea58 	.word	0x0800ea58
 800b8e8:	0800ea6f 	.word	0x0800ea6f

0800b8ec <__strtok_r>:
 800b8ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8ee:	b908      	cbnz	r0, 800b8f4 <__strtok_r+0x8>
 800b8f0:	6810      	ldr	r0, [r2, #0]
 800b8f2:	b188      	cbz	r0, 800b918 <__strtok_r+0x2c>
 800b8f4:	4604      	mov	r4, r0
 800b8f6:	460f      	mov	r7, r1
 800b8f8:	4620      	mov	r0, r4
 800b8fa:	f814 5b01 	ldrb.w	r5, [r4], #1
 800b8fe:	f817 6b01 	ldrb.w	r6, [r7], #1
 800b902:	b91e      	cbnz	r6, 800b90c <__strtok_r+0x20>
 800b904:	b965      	cbnz	r5, 800b920 <__strtok_r+0x34>
 800b906:	4628      	mov	r0, r5
 800b908:	6015      	str	r5, [r2, #0]
 800b90a:	e005      	b.n	800b918 <__strtok_r+0x2c>
 800b90c:	42b5      	cmp	r5, r6
 800b90e:	d1f6      	bne.n	800b8fe <__strtok_r+0x12>
 800b910:	2b00      	cmp	r3, #0
 800b912:	d1f0      	bne.n	800b8f6 <__strtok_r+0xa>
 800b914:	6014      	str	r4, [r2, #0]
 800b916:	7003      	strb	r3, [r0, #0]
 800b918:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b91a:	461c      	mov	r4, r3
 800b91c:	e00c      	b.n	800b938 <__strtok_r+0x4c>
 800b91e:	b915      	cbnz	r5, 800b926 <__strtok_r+0x3a>
 800b920:	460e      	mov	r6, r1
 800b922:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b926:	f816 5b01 	ldrb.w	r5, [r6], #1
 800b92a:	42ab      	cmp	r3, r5
 800b92c:	d1f7      	bne.n	800b91e <__strtok_r+0x32>
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d0f3      	beq.n	800b91a <__strtok_r+0x2e>
 800b932:	2300      	movs	r3, #0
 800b934:	f804 3c01 	strb.w	r3, [r4, #-1]
 800b938:	6014      	str	r4, [r2, #0]
 800b93a:	e7ed      	b.n	800b918 <__strtok_r+0x2c>

0800b93c <_strtol_l.constprop.0>:
 800b93c:	2b01      	cmp	r3, #1
 800b93e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b942:	4680      	mov	r8, r0
 800b944:	d001      	beq.n	800b94a <_strtol_l.constprop.0+0xe>
 800b946:	2b24      	cmp	r3, #36	; 0x24
 800b948:	d906      	bls.n	800b958 <_strtol_l.constprop.0+0x1c>
 800b94a:	f7fe f9af 	bl	8009cac <__errno>
 800b94e:	2316      	movs	r3, #22
 800b950:	6003      	str	r3, [r0, #0]
 800b952:	2000      	movs	r0, #0
 800b954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b958:	460d      	mov	r5, r1
 800b95a:	4f35      	ldr	r7, [pc, #212]	; (800ba30 <_strtol_l.constprop.0+0xf4>)
 800b95c:	4628      	mov	r0, r5
 800b95e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b962:	5de6      	ldrb	r6, [r4, r7]
 800b964:	f016 0608 	ands.w	r6, r6, #8
 800b968:	d1f8      	bne.n	800b95c <_strtol_l.constprop.0+0x20>
 800b96a:	2c2d      	cmp	r4, #45	; 0x2d
 800b96c:	d12f      	bne.n	800b9ce <_strtol_l.constprop.0+0x92>
 800b96e:	2601      	movs	r6, #1
 800b970:	782c      	ldrb	r4, [r5, #0]
 800b972:	1c85      	adds	r5, r0, #2
 800b974:	2b00      	cmp	r3, #0
 800b976:	d057      	beq.n	800ba28 <_strtol_l.constprop.0+0xec>
 800b978:	2b10      	cmp	r3, #16
 800b97a:	d109      	bne.n	800b990 <_strtol_l.constprop.0+0x54>
 800b97c:	2c30      	cmp	r4, #48	; 0x30
 800b97e:	d107      	bne.n	800b990 <_strtol_l.constprop.0+0x54>
 800b980:	7828      	ldrb	r0, [r5, #0]
 800b982:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b986:	2858      	cmp	r0, #88	; 0x58
 800b988:	d149      	bne.n	800ba1e <_strtol_l.constprop.0+0xe2>
 800b98a:	2310      	movs	r3, #16
 800b98c:	786c      	ldrb	r4, [r5, #1]
 800b98e:	3502      	adds	r5, #2
 800b990:	2700      	movs	r7, #0
 800b992:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800b996:	f10e 3eff 	add.w	lr, lr, #4294967295
 800b99a:	fbbe f9f3 	udiv	r9, lr, r3
 800b99e:	4638      	mov	r0, r7
 800b9a0:	fb03 ea19 	mls	sl, r3, r9, lr
 800b9a4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b9a8:	f1bc 0f09 	cmp.w	ip, #9
 800b9ac:	d814      	bhi.n	800b9d8 <_strtol_l.constprop.0+0x9c>
 800b9ae:	4664      	mov	r4, ip
 800b9b0:	42a3      	cmp	r3, r4
 800b9b2:	dd22      	ble.n	800b9fa <_strtol_l.constprop.0+0xbe>
 800b9b4:	2f00      	cmp	r7, #0
 800b9b6:	db1d      	blt.n	800b9f4 <_strtol_l.constprop.0+0xb8>
 800b9b8:	4581      	cmp	r9, r0
 800b9ba:	d31b      	bcc.n	800b9f4 <_strtol_l.constprop.0+0xb8>
 800b9bc:	d101      	bne.n	800b9c2 <_strtol_l.constprop.0+0x86>
 800b9be:	45a2      	cmp	sl, r4
 800b9c0:	db18      	blt.n	800b9f4 <_strtol_l.constprop.0+0xb8>
 800b9c2:	2701      	movs	r7, #1
 800b9c4:	fb00 4003 	mla	r0, r0, r3, r4
 800b9c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b9cc:	e7ea      	b.n	800b9a4 <_strtol_l.constprop.0+0x68>
 800b9ce:	2c2b      	cmp	r4, #43	; 0x2b
 800b9d0:	bf04      	itt	eq
 800b9d2:	782c      	ldrbeq	r4, [r5, #0]
 800b9d4:	1c85      	addeq	r5, r0, #2
 800b9d6:	e7cd      	b.n	800b974 <_strtol_l.constprop.0+0x38>
 800b9d8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b9dc:	f1bc 0f19 	cmp.w	ip, #25
 800b9e0:	d801      	bhi.n	800b9e6 <_strtol_l.constprop.0+0xaa>
 800b9e2:	3c37      	subs	r4, #55	; 0x37
 800b9e4:	e7e4      	b.n	800b9b0 <_strtol_l.constprop.0+0x74>
 800b9e6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b9ea:	f1bc 0f19 	cmp.w	ip, #25
 800b9ee:	d804      	bhi.n	800b9fa <_strtol_l.constprop.0+0xbe>
 800b9f0:	3c57      	subs	r4, #87	; 0x57
 800b9f2:	e7dd      	b.n	800b9b0 <_strtol_l.constprop.0+0x74>
 800b9f4:	f04f 37ff 	mov.w	r7, #4294967295
 800b9f8:	e7e6      	b.n	800b9c8 <_strtol_l.constprop.0+0x8c>
 800b9fa:	2f00      	cmp	r7, #0
 800b9fc:	da07      	bge.n	800ba0e <_strtol_l.constprop.0+0xd2>
 800b9fe:	2322      	movs	r3, #34	; 0x22
 800ba00:	4670      	mov	r0, lr
 800ba02:	f8c8 3000 	str.w	r3, [r8]
 800ba06:	2a00      	cmp	r2, #0
 800ba08:	d0a4      	beq.n	800b954 <_strtol_l.constprop.0+0x18>
 800ba0a:	1e69      	subs	r1, r5, #1
 800ba0c:	e005      	b.n	800ba1a <_strtol_l.constprop.0+0xde>
 800ba0e:	b106      	cbz	r6, 800ba12 <_strtol_l.constprop.0+0xd6>
 800ba10:	4240      	negs	r0, r0
 800ba12:	2a00      	cmp	r2, #0
 800ba14:	d09e      	beq.n	800b954 <_strtol_l.constprop.0+0x18>
 800ba16:	2f00      	cmp	r7, #0
 800ba18:	d1f7      	bne.n	800ba0a <_strtol_l.constprop.0+0xce>
 800ba1a:	6011      	str	r1, [r2, #0]
 800ba1c:	e79a      	b.n	800b954 <_strtol_l.constprop.0+0x18>
 800ba1e:	2430      	movs	r4, #48	; 0x30
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d1b5      	bne.n	800b990 <_strtol_l.constprop.0+0x54>
 800ba24:	2308      	movs	r3, #8
 800ba26:	e7b3      	b.n	800b990 <_strtol_l.constprop.0+0x54>
 800ba28:	2c30      	cmp	r4, #48	; 0x30
 800ba2a:	d0a9      	beq.n	800b980 <_strtol_l.constprop.0+0x44>
 800ba2c:	230a      	movs	r3, #10
 800ba2e:	e7af      	b.n	800b990 <_strtol_l.constprop.0+0x54>
 800ba30:	0800eb09 	.word	0x0800eb09

0800ba34 <strtol>:
 800ba34:	4613      	mov	r3, r2
 800ba36:	460a      	mov	r2, r1
 800ba38:	4601      	mov	r1, r0
 800ba3a:	4802      	ldr	r0, [pc, #8]	; (800ba44 <strtol+0x10>)
 800ba3c:	6800      	ldr	r0, [r0, #0]
 800ba3e:	f7ff bf7d 	b.w	800b93c <_strtol_l.constprop.0>
 800ba42:	bf00      	nop
 800ba44:	2000024c 	.word	0x2000024c

0800ba48 <_strtoul_l.constprop.0>:
 800ba48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ba4c:	4686      	mov	lr, r0
 800ba4e:	460d      	mov	r5, r1
 800ba50:	4f35      	ldr	r7, [pc, #212]	; (800bb28 <_strtoul_l.constprop.0+0xe0>)
 800ba52:	4628      	mov	r0, r5
 800ba54:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ba58:	5de6      	ldrb	r6, [r4, r7]
 800ba5a:	f016 0608 	ands.w	r6, r6, #8
 800ba5e:	d1f8      	bne.n	800ba52 <_strtoul_l.constprop.0+0xa>
 800ba60:	2c2d      	cmp	r4, #45	; 0x2d
 800ba62:	d12f      	bne.n	800bac4 <_strtoul_l.constprop.0+0x7c>
 800ba64:	2601      	movs	r6, #1
 800ba66:	782c      	ldrb	r4, [r5, #0]
 800ba68:	1c85      	adds	r5, r0, #2
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d057      	beq.n	800bb1e <_strtoul_l.constprop.0+0xd6>
 800ba6e:	2b10      	cmp	r3, #16
 800ba70:	d109      	bne.n	800ba86 <_strtoul_l.constprop.0+0x3e>
 800ba72:	2c30      	cmp	r4, #48	; 0x30
 800ba74:	d107      	bne.n	800ba86 <_strtoul_l.constprop.0+0x3e>
 800ba76:	7828      	ldrb	r0, [r5, #0]
 800ba78:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800ba7c:	2858      	cmp	r0, #88	; 0x58
 800ba7e:	d149      	bne.n	800bb14 <_strtoul_l.constprop.0+0xcc>
 800ba80:	2310      	movs	r3, #16
 800ba82:	786c      	ldrb	r4, [r5, #1]
 800ba84:	3502      	adds	r5, #2
 800ba86:	f04f 38ff 	mov.w	r8, #4294967295
 800ba8a:	fbb8 f8f3 	udiv	r8, r8, r3
 800ba8e:	2700      	movs	r7, #0
 800ba90:	fb03 f908 	mul.w	r9, r3, r8
 800ba94:	4638      	mov	r0, r7
 800ba96:	ea6f 0909 	mvn.w	r9, r9
 800ba9a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800ba9e:	f1bc 0f09 	cmp.w	ip, #9
 800baa2:	d814      	bhi.n	800bace <_strtoul_l.constprop.0+0x86>
 800baa4:	4664      	mov	r4, ip
 800baa6:	42a3      	cmp	r3, r4
 800baa8:	dd22      	ble.n	800baf0 <_strtoul_l.constprop.0+0xa8>
 800baaa:	2f00      	cmp	r7, #0
 800baac:	db1d      	blt.n	800baea <_strtoul_l.constprop.0+0xa2>
 800baae:	4580      	cmp	r8, r0
 800bab0:	d31b      	bcc.n	800baea <_strtoul_l.constprop.0+0xa2>
 800bab2:	d101      	bne.n	800bab8 <_strtoul_l.constprop.0+0x70>
 800bab4:	45a1      	cmp	r9, r4
 800bab6:	db18      	blt.n	800baea <_strtoul_l.constprop.0+0xa2>
 800bab8:	2701      	movs	r7, #1
 800baba:	fb00 4003 	mla	r0, r0, r3, r4
 800babe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bac2:	e7ea      	b.n	800ba9a <_strtoul_l.constprop.0+0x52>
 800bac4:	2c2b      	cmp	r4, #43	; 0x2b
 800bac6:	bf04      	itt	eq
 800bac8:	782c      	ldrbeq	r4, [r5, #0]
 800baca:	1c85      	addeq	r5, r0, #2
 800bacc:	e7cd      	b.n	800ba6a <_strtoul_l.constprop.0+0x22>
 800bace:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800bad2:	f1bc 0f19 	cmp.w	ip, #25
 800bad6:	d801      	bhi.n	800badc <_strtoul_l.constprop.0+0x94>
 800bad8:	3c37      	subs	r4, #55	; 0x37
 800bada:	e7e4      	b.n	800baa6 <_strtoul_l.constprop.0+0x5e>
 800badc:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800bae0:	f1bc 0f19 	cmp.w	ip, #25
 800bae4:	d804      	bhi.n	800baf0 <_strtoul_l.constprop.0+0xa8>
 800bae6:	3c57      	subs	r4, #87	; 0x57
 800bae8:	e7dd      	b.n	800baa6 <_strtoul_l.constprop.0+0x5e>
 800baea:	f04f 37ff 	mov.w	r7, #4294967295
 800baee:	e7e6      	b.n	800babe <_strtoul_l.constprop.0+0x76>
 800baf0:	2f00      	cmp	r7, #0
 800baf2:	da07      	bge.n	800bb04 <_strtoul_l.constprop.0+0xbc>
 800baf4:	2322      	movs	r3, #34	; 0x22
 800baf6:	f04f 30ff 	mov.w	r0, #4294967295
 800bafa:	f8ce 3000 	str.w	r3, [lr]
 800bafe:	b932      	cbnz	r2, 800bb0e <_strtoul_l.constprop.0+0xc6>
 800bb00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bb04:	b106      	cbz	r6, 800bb08 <_strtoul_l.constprop.0+0xc0>
 800bb06:	4240      	negs	r0, r0
 800bb08:	2a00      	cmp	r2, #0
 800bb0a:	d0f9      	beq.n	800bb00 <_strtoul_l.constprop.0+0xb8>
 800bb0c:	b107      	cbz	r7, 800bb10 <_strtoul_l.constprop.0+0xc8>
 800bb0e:	1e69      	subs	r1, r5, #1
 800bb10:	6011      	str	r1, [r2, #0]
 800bb12:	e7f5      	b.n	800bb00 <_strtoul_l.constprop.0+0xb8>
 800bb14:	2430      	movs	r4, #48	; 0x30
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d1b5      	bne.n	800ba86 <_strtoul_l.constprop.0+0x3e>
 800bb1a:	2308      	movs	r3, #8
 800bb1c:	e7b3      	b.n	800ba86 <_strtoul_l.constprop.0+0x3e>
 800bb1e:	2c30      	cmp	r4, #48	; 0x30
 800bb20:	d0a9      	beq.n	800ba76 <_strtoul_l.constprop.0+0x2e>
 800bb22:	230a      	movs	r3, #10
 800bb24:	e7af      	b.n	800ba86 <_strtoul_l.constprop.0+0x3e>
 800bb26:	bf00      	nop
 800bb28:	0800eb09 	.word	0x0800eb09

0800bb2c <strtoul>:
 800bb2c:	4613      	mov	r3, r2
 800bb2e:	460a      	mov	r2, r1
 800bb30:	4601      	mov	r1, r0
 800bb32:	4802      	ldr	r0, [pc, #8]	; (800bb3c <strtoul+0x10>)
 800bb34:	6800      	ldr	r0, [r0, #0]
 800bb36:	f7ff bf87 	b.w	800ba48 <_strtoul_l.constprop.0>
 800bb3a:	bf00      	nop
 800bb3c:	2000024c 	.word	0x2000024c

0800bb40 <_write_r>:
 800bb40:	b538      	push	{r3, r4, r5, lr}
 800bb42:	4604      	mov	r4, r0
 800bb44:	4608      	mov	r0, r1
 800bb46:	4611      	mov	r1, r2
 800bb48:	2200      	movs	r2, #0
 800bb4a:	4d05      	ldr	r5, [pc, #20]	; (800bb60 <_write_r+0x20>)
 800bb4c:	602a      	str	r2, [r5, #0]
 800bb4e:	461a      	mov	r2, r3
 800bb50:	f7f9 f91c 	bl	8004d8c <_write>
 800bb54:	1c43      	adds	r3, r0, #1
 800bb56:	d102      	bne.n	800bb5e <_write_r+0x1e>
 800bb58:	682b      	ldr	r3, [r5, #0]
 800bb5a:	b103      	cbz	r3, 800bb5e <_write_r+0x1e>
 800bb5c:	6023      	str	r3, [r4, #0]
 800bb5e:	bd38      	pop	{r3, r4, r5, pc}
 800bb60:	2000a3dc 	.word	0x2000a3dc

0800bb64 <__assert_func>:
 800bb64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bb66:	4614      	mov	r4, r2
 800bb68:	461a      	mov	r2, r3
 800bb6a:	4b09      	ldr	r3, [pc, #36]	; (800bb90 <__assert_func+0x2c>)
 800bb6c:	4605      	mov	r5, r0
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	68d8      	ldr	r0, [r3, #12]
 800bb72:	b14c      	cbz	r4, 800bb88 <__assert_func+0x24>
 800bb74:	4b07      	ldr	r3, [pc, #28]	; (800bb94 <__assert_func+0x30>)
 800bb76:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bb7a:	9100      	str	r1, [sp, #0]
 800bb7c:	462b      	mov	r3, r5
 800bb7e:	4906      	ldr	r1, [pc, #24]	; (800bb98 <__assert_func+0x34>)
 800bb80:	f000 ff56 	bl	800ca30 <fiprintf>
 800bb84:	f002 fb8c 	bl	800e2a0 <abort>
 800bb88:	4b04      	ldr	r3, [pc, #16]	; (800bb9c <__assert_func+0x38>)
 800bb8a:	461c      	mov	r4, r3
 800bb8c:	e7f3      	b.n	800bb76 <__assert_func+0x12>
 800bb8e:	bf00      	nop
 800bb90:	2000024c 	.word	0x2000024c
 800bb94:	0800eacc 	.word	0x0800eacc
 800bb98:	0800ead9 	.word	0x0800ead9
 800bb9c:	0800eb07 	.word	0x0800eb07

0800bba0 <_close_r>:
 800bba0:	b538      	push	{r3, r4, r5, lr}
 800bba2:	2300      	movs	r3, #0
 800bba4:	4d05      	ldr	r5, [pc, #20]	; (800bbbc <_close_r+0x1c>)
 800bba6:	4604      	mov	r4, r0
 800bba8:	4608      	mov	r0, r1
 800bbaa:	602b      	str	r3, [r5, #0]
 800bbac:	f7f9 f90a 	bl	8004dc4 <_close>
 800bbb0:	1c43      	adds	r3, r0, #1
 800bbb2:	d102      	bne.n	800bbba <_close_r+0x1a>
 800bbb4:	682b      	ldr	r3, [r5, #0]
 800bbb6:	b103      	cbz	r3, 800bbba <_close_r+0x1a>
 800bbb8:	6023      	str	r3, [r4, #0]
 800bbba:	bd38      	pop	{r3, r4, r5, pc}
 800bbbc:	2000a3dc 	.word	0x2000a3dc

0800bbc0 <quorem>:
 800bbc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbc4:	6903      	ldr	r3, [r0, #16]
 800bbc6:	690c      	ldr	r4, [r1, #16]
 800bbc8:	4607      	mov	r7, r0
 800bbca:	42a3      	cmp	r3, r4
 800bbcc:	f2c0 8082 	blt.w	800bcd4 <quorem+0x114>
 800bbd0:	3c01      	subs	r4, #1
 800bbd2:	f100 0514 	add.w	r5, r0, #20
 800bbd6:	f101 0814 	add.w	r8, r1, #20
 800bbda:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bbde:	9301      	str	r3, [sp, #4]
 800bbe0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bbe4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bbe8:	3301      	adds	r3, #1
 800bbea:	429a      	cmp	r2, r3
 800bbec:	fbb2 f6f3 	udiv	r6, r2, r3
 800bbf0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bbf4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bbf8:	d331      	bcc.n	800bc5e <quorem+0x9e>
 800bbfa:	f04f 0e00 	mov.w	lr, #0
 800bbfe:	4640      	mov	r0, r8
 800bc00:	46ac      	mov	ip, r5
 800bc02:	46f2      	mov	sl, lr
 800bc04:	f850 2b04 	ldr.w	r2, [r0], #4
 800bc08:	b293      	uxth	r3, r2
 800bc0a:	fb06 e303 	mla	r3, r6, r3, lr
 800bc0e:	0c12      	lsrs	r2, r2, #16
 800bc10:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800bc14:	b29b      	uxth	r3, r3
 800bc16:	fb06 e202 	mla	r2, r6, r2, lr
 800bc1a:	ebaa 0303 	sub.w	r3, sl, r3
 800bc1e:	f8dc a000 	ldr.w	sl, [ip]
 800bc22:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bc26:	fa1f fa8a 	uxth.w	sl, sl
 800bc2a:	4453      	add	r3, sl
 800bc2c:	f8dc a000 	ldr.w	sl, [ip]
 800bc30:	b292      	uxth	r2, r2
 800bc32:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bc36:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc3a:	b29b      	uxth	r3, r3
 800bc3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc40:	4581      	cmp	r9, r0
 800bc42:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bc46:	f84c 3b04 	str.w	r3, [ip], #4
 800bc4a:	d2db      	bcs.n	800bc04 <quorem+0x44>
 800bc4c:	f855 300b 	ldr.w	r3, [r5, fp]
 800bc50:	b92b      	cbnz	r3, 800bc5e <quorem+0x9e>
 800bc52:	9b01      	ldr	r3, [sp, #4]
 800bc54:	3b04      	subs	r3, #4
 800bc56:	429d      	cmp	r5, r3
 800bc58:	461a      	mov	r2, r3
 800bc5a:	d32f      	bcc.n	800bcbc <quorem+0xfc>
 800bc5c:	613c      	str	r4, [r7, #16]
 800bc5e:	4638      	mov	r0, r7
 800bc60:	f001 fd68 	bl	800d734 <__mcmp>
 800bc64:	2800      	cmp	r0, #0
 800bc66:	db25      	blt.n	800bcb4 <quorem+0xf4>
 800bc68:	4628      	mov	r0, r5
 800bc6a:	f04f 0c00 	mov.w	ip, #0
 800bc6e:	3601      	adds	r6, #1
 800bc70:	f858 1b04 	ldr.w	r1, [r8], #4
 800bc74:	f8d0 e000 	ldr.w	lr, [r0]
 800bc78:	b28b      	uxth	r3, r1
 800bc7a:	ebac 0303 	sub.w	r3, ip, r3
 800bc7e:	fa1f f28e 	uxth.w	r2, lr
 800bc82:	4413      	add	r3, r2
 800bc84:	0c0a      	lsrs	r2, r1, #16
 800bc86:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bc8a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc8e:	b29b      	uxth	r3, r3
 800bc90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc94:	45c1      	cmp	r9, r8
 800bc96:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bc9a:	f840 3b04 	str.w	r3, [r0], #4
 800bc9e:	d2e7      	bcs.n	800bc70 <quorem+0xb0>
 800bca0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bca4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bca8:	b922      	cbnz	r2, 800bcb4 <quorem+0xf4>
 800bcaa:	3b04      	subs	r3, #4
 800bcac:	429d      	cmp	r5, r3
 800bcae:	461a      	mov	r2, r3
 800bcb0:	d30a      	bcc.n	800bcc8 <quorem+0x108>
 800bcb2:	613c      	str	r4, [r7, #16]
 800bcb4:	4630      	mov	r0, r6
 800bcb6:	b003      	add	sp, #12
 800bcb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcbc:	6812      	ldr	r2, [r2, #0]
 800bcbe:	3b04      	subs	r3, #4
 800bcc0:	2a00      	cmp	r2, #0
 800bcc2:	d1cb      	bne.n	800bc5c <quorem+0x9c>
 800bcc4:	3c01      	subs	r4, #1
 800bcc6:	e7c6      	b.n	800bc56 <quorem+0x96>
 800bcc8:	6812      	ldr	r2, [r2, #0]
 800bcca:	3b04      	subs	r3, #4
 800bccc:	2a00      	cmp	r2, #0
 800bcce:	d1f0      	bne.n	800bcb2 <quorem+0xf2>
 800bcd0:	3c01      	subs	r4, #1
 800bcd2:	e7eb      	b.n	800bcac <quorem+0xec>
 800bcd4:	2000      	movs	r0, #0
 800bcd6:	e7ee      	b.n	800bcb6 <quorem+0xf6>

0800bcd8 <_dtoa_r>:
 800bcd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcdc:	4616      	mov	r6, r2
 800bcde:	461f      	mov	r7, r3
 800bce0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800bce2:	b099      	sub	sp, #100	; 0x64
 800bce4:	4605      	mov	r5, r0
 800bce6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bcea:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800bcee:	b974      	cbnz	r4, 800bd0e <_dtoa_r+0x36>
 800bcf0:	2010      	movs	r0, #16
 800bcf2:	f7fe f8ff 	bl	8009ef4 <malloc>
 800bcf6:	4602      	mov	r2, r0
 800bcf8:	6268      	str	r0, [r5, #36]	; 0x24
 800bcfa:	b920      	cbnz	r0, 800bd06 <_dtoa_r+0x2e>
 800bcfc:	21ea      	movs	r1, #234	; 0xea
 800bcfe:	4ba8      	ldr	r3, [pc, #672]	; (800bfa0 <_dtoa_r+0x2c8>)
 800bd00:	48a8      	ldr	r0, [pc, #672]	; (800bfa4 <_dtoa_r+0x2cc>)
 800bd02:	f7ff ff2f 	bl	800bb64 <__assert_func>
 800bd06:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bd0a:	6004      	str	r4, [r0, #0]
 800bd0c:	60c4      	str	r4, [r0, #12]
 800bd0e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bd10:	6819      	ldr	r1, [r3, #0]
 800bd12:	b151      	cbz	r1, 800bd2a <_dtoa_r+0x52>
 800bd14:	685a      	ldr	r2, [r3, #4]
 800bd16:	2301      	movs	r3, #1
 800bd18:	4093      	lsls	r3, r2
 800bd1a:	604a      	str	r2, [r1, #4]
 800bd1c:	608b      	str	r3, [r1, #8]
 800bd1e:	4628      	mov	r0, r5
 800bd20:	f001 fa80 	bl	800d224 <_Bfree>
 800bd24:	2200      	movs	r2, #0
 800bd26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bd28:	601a      	str	r2, [r3, #0]
 800bd2a:	1e3b      	subs	r3, r7, #0
 800bd2c:	bfaf      	iteee	ge
 800bd2e:	2300      	movge	r3, #0
 800bd30:	2201      	movlt	r2, #1
 800bd32:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bd36:	9305      	strlt	r3, [sp, #20]
 800bd38:	bfa8      	it	ge
 800bd3a:	f8c8 3000 	strge.w	r3, [r8]
 800bd3e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800bd42:	4b99      	ldr	r3, [pc, #612]	; (800bfa8 <_dtoa_r+0x2d0>)
 800bd44:	bfb8      	it	lt
 800bd46:	f8c8 2000 	strlt.w	r2, [r8]
 800bd4a:	ea33 0309 	bics.w	r3, r3, r9
 800bd4e:	d119      	bne.n	800bd84 <_dtoa_r+0xac>
 800bd50:	f242 730f 	movw	r3, #9999	; 0x270f
 800bd54:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bd56:	6013      	str	r3, [r2, #0]
 800bd58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd5c:	4333      	orrs	r3, r6
 800bd5e:	f000 857f 	beq.w	800c860 <_dtoa_r+0xb88>
 800bd62:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800bd64:	b953      	cbnz	r3, 800bd7c <_dtoa_r+0xa4>
 800bd66:	4b91      	ldr	r3, [pc, #580]	; (800bfac <_dtoa_r+0x2d4>)
 800bd68:	e022      	b.n	800bdb0 <_dtoa_r+0xd8>
 800bd6a:	4b91      	ldr	r3, [pc, #580]	; (800bfb0 <_dtoa_r+0x2d8>)
 800bd6c:	9303      	str	r3, [sp, #12]
 800bd6e:	3308      	adds	r3, #8
 800bd70:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800bd72:	6013      	str	r3, [r2, #0]
 800bd74:	9803      	ldr	r0, [sp, #12]
 800bd76:	b019      	add	sp, #100	; 0x64
 800bd78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd7c:	4b8b      	ldr	r3, [pc, #556]	; (800bfac <_dtoa_r+0x2d4>)
 800bd7e:	9303      	str	r3, [sp, #12]
 800bd80:	3303      	adds	r3, #3
 800bd82:	e7f5      	b.n	800bd70 <_dtoa_r+0x98>
 800bd84:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800bd88:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800bd8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bd90:	2200      	movs	r2, #0
 800bd92:	2300      	movs	r3, #0
 800bd94:	f7f4 fe82 	bl	8000a9c <__aeabi_dcmpeq>
 800bd98:	4680      	mov	r8, r0
 800bd9a:	b158      	cbz	r0, 800bdb4 <_dtoa_r+0xdc>
 800bd9c:	2301      	movs	r3, #1
 800bd9e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bda0:	6013      	str	r3, [r2, #0]
 800bda2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	f000 8558 	beq.w	800c85a <_dtoa_r+0xb82>
 800bdaa:	4882      	ldr	r0, [pc, #520]	; (800bfb4 <_dtoa_r+0x2dc>)
 800bdac:	6018      	str	r0, [r3, #0]
 800bdae:	1e43      	subs	r3, r0, #1
 800bdb0:	9303      	str	r3, [sp, #12]
 800bdb2:	e7df      	b.n	800bd74 <_dtoa_r+0x9c>
 800bdb4:	ab16      	add	r3, sp, #88	; 0x58
 800bdb6:	9301      	str	r3, [sp, #4]
 800bdb8:	ab17      	add	r3, sp, #92	; 0x5c
 800bdba:	9300      	str	r3, [sp, #0]
 800bdbc:	4628      	mov	r0, r5
 800bdbe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800bdc2:	f001 fdd9 	bl	800d978 <__d2b>
 800bdc6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800bdca:	4683      	mov	fp, r0
 800bdcc:	2c00      	cmp	r4, #0
 800bdce:	d07f      	beq.n	800bed0 <_dtoa_r+0x1f8>
 800bdd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bdd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bdd6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800bdda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bdde:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800bde2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800bde6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800bdea:	2200      	movs	r2, #0
 800bdec:	4b72      	ldr	r3, [pc, #456]	; (800bfb8 <_dtoa_r+0x2e0>)
 800bdee:	f7f4 fa35 	bl	800025c <__aeabi_dsub>
 800bdf2:	a365      	add	r3, pc, #404	; (adr r3, 800bf88 <_dtoa_r+0x2b0>)
 800bdf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf8:	f7f4 fbe8 	bl	80005cc <__aeabi_dmul>
 800bdfc:	a364      	add	r3, pc, #400	; (adr r3, 800bf90 <_dtoa_r+0x2b8>)
 800bdfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be02:	f7f4 fa2d 	bl	8000260 <__adddf3>
 800be06:	4606      	mov	r6, r0
 800be08:	4620      	mov	r0, r4
 800be0a:	460f      	mov	r7, r1
 800be0c:	f7f4 fb74 	bl	80004f8 <__aeabi_i2d>
 800be10:	a361      	add	r3, pc, #388	; (adr r3, 800bf98 <_dtoa_r+0x2c0>)
 800be12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be16:	f7f4 fbd9 	bl	80005cc <__aeabi_dmul>
 800be1a:	4602      	mov	r2, r0
 800be1c:	460b      	mov	r3, r1
 800be1e:	4630      	mov	r0, r6
 800be20:	4639      	mov	r1, r7
 800be22:	f7f4 fa1d 	bl	8000260 <__adddf3>
 800be26:	4606      	mov	r6, r0
 800be28:	460f      	mov	r7, r1
 800be2a:	f7f4 fe7f 	bl	8000b2c <__aeabi_d2iz>
 800be2e:	2200      	movs	r2, #0
 800be30:	4682      	mov	sl, r0
 800be32:	2300      	movs	r3, #0
 800be34:	4630      	mov	r0, r6
 800be36:	4639      	mov	r1, r7
 800be38:	f7f4 fe3a 	bl	8000ab0 <__aeabi_dcmplt>
 800be3c:	b148      	cbz	r0, 800be52 <_dtoa_r+0x17a>
 800be3e:	4650      	mov	r0, sl
 800be40:	f7f4 fb5a 	bl	80004f8 <__aeabi_i2d>
 800be44:	4632      	mov	r2, r6
 800be46:	463b      	mov	r3, r7
 800be48:	f7f4 fe28 	bl	8000a9c <__aeabi_dcmpeq>
 800be4c:	b908      	cbnz	r0, 800be52 <_dtoa_r+0x17a>
 800be4e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be52:	f1ba 0f16 	cmp.w	sl, #22
 800be56:	d858      	bhi.n	800bf0a <_dtoa_r+0x232>
 800be58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800be5c:	4b57      	ldr	r3, [pc, #348]	; (800bfbc <_dtoa_r+0x2e4>)
 800be5e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800be62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be66:	f7f4 fe23 	bl	8000ab0 <__aeabi_dcmplt>
 800be6a:	2800      	cmp	r0, #0
 800be6c:	d04f      	beq.n	800bf0e <_dtoa_r+0x236>
 800be6e:	2300      	movs	r3, #0
 800be70:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be74:	930f      	str	r3, [sp, #60]	; 0x3c
 800be76:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800be78:	1b1c      	subs	r4, r3, r4
 800be7a:	1e63      	subs	r3, r4, #1
 800be7c:	9309      	str	r3, [sp, #36]	; 0x24
 800be7e:	bf49      	itett	mi
 800be80:	f1c4 0301 	rsbmi	r3, r4, #1
 800be84:	2300      	movpl	r3, #0
 800be86:	9306      	strmi	r3, [sp, #24]
 800be88:	2300      	movmi	r3, #0
 800be8a:	bf54      	ite	pl
 800be8c:	9306      	strpl	r3, [sp, #24]
 800be8e:	9309      	strmi	r3, [sp, #36]	; 0x24
 800be90:	f1ba 0f00 	cmp.w	sl, #0
 800be94:	db3d      	blt.n	800bf12 <_dtoa_r+0x23a>
 800be96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be98:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800be9c:	4453      	add	r3, sl
 800be9e:	9309      	str	r3, [sp, #36]	; 0x24
 800bea0:	2300      	movs	r3, #0
 800bea2:	930a      	str	r3, [sp, #40]	; 0x28
 800bea4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bea6:	2b09      	cmp	r3, #9
 800bea8:	f200 808c 	bhi.w	800bfc4 <_dtoa_r+0x2ec>
 800beac:	2b05      	cmp	r3, #5
 800beae:	bfc4      	itt	gt
 800beb0:	3b04      	subgt	r3, #4
 800beb2:	9322      	strgt	r3, [sp, #136]	; 0x88
 800beb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800beb6:	bfc8      	it	gt
 800beb8:	2400      	movgt	r4, #0
 800beba:	f1a3 0302 	sub.w	r3, r3, #2
 800bebe:	bfd8      	it	le
 800bec0:	2401      	movle	r4, #1
 800bec2:	2b03      	cmp	r3, #3
 800bec4:	f200 808a 	bhi.w	800bfdc <_dtoa_r+0x304>
 800bec8:	e8df f003 	tbb	[pc, r3]
 800becc:	5b4d4f2d 	.word	0x5b4d4f2d
 800bed0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800bed4:	441c      	add	r4, r3
 800bed6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800beda:	2b20      	cmp	r3, #32
 800bedc:	bfc3      	ittte	gt
 800bede:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bee2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800bee6:	fa09 f303 	lslgt.w	r3, r9, r3
 800beea:	f1c3 0320 	rsble	r3, r3, #32
 800beee:	bfc6      	itte	gt
 800bef0:	fa26 f000 	lsrgt.w	r0, r6, r0
 800bef4:	4318      	orrgt	r0, r3
 800bef6:	fa06 f003 	lslle.w	r0, r6, r3
 800befa:	f7f4 faed 	bl	80004d8 <__aeabi_ui2d>
 800befe:	2301      	movs	r3, #1
 800bf00:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800bf04:	3c01      	subs	r4, #1
 800bf06:	9313      	str	r3, [sp, #76]	; 0x4c
 800bf08:	e76f      	b.n	800bdea <_dtoa_r+0x112>
 800bf0a:	2301      	movs	r3, #1
 800bf0c:	e7b2      	b.n	800be74 <_dtoa_r+0x19c>
 800bf0e:	900f      	str	r0, [sp, #60]	; 0x3c
 800bf10:	e7b1      	b.n	800be76 <_dtoa_r+0x19e>
 800bf12:	9b06      	ldr	r3, [sp, #24]
 800bf14:	eba3 030a 	sub.w	r3, r3, sl
 800bf18:	9306      	str	r3, [sp, #24]
 800bf1a:	f1ca 0300 	rsb	r3, sl, #0
 800bf1e:	930a      	str	r3, [sp, #40]	; 0x28
 800bf20:	2300      	movs	r3, #0
 800bf22:	930e      	str	r3, [sp, #56]	; 0x38
 800bf24:	e7be      	b.n	800bea4 <_dtoa_r+0x1cc>
 800bf26:	2300      	movs	r3, #0
 800bf28:	930b      	str	r3, [sp, #44]	; 0x2c
 800bf2a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	dc58      	bgt.n	800bfe2 <_dtoa_r+0x30a>
 800bf30:	f04f 0901 	mov.w	r9, #1
 800bf34:	464b      	mov	r3, r9
 800bf36:	f8cd 9020 	str.w	r9, [sp, #32]
 800bf3a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800bf3e:	2200      	movs	r2, #0
 800bf40:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800bf42:	6042      	str	r2, [r0, #4]
 800bf44:	2204      	movs	r2, #4
 800bf46:	f102 0614 	add.w	r6, r2, #20
 800bf4a:	429e      	cmp	r6, r3
 800bf4c:	6841      	ldr	r1, [r0, #4]
 800bf4e:	d94e      	bls.n	800bfee <_dtoa_r+0x316>
 800bf50:	4628      	mov	r0, r5
 800bf52:	f001 f927 	bl	800d1a4 <_Balloc>
 800bf56:	9003      	str	r0, [sp, #12]
 800bf58:	2800      	cmp	r0, #0
 800bf5a:	d14c      	bne.n	800bff6 <_dtoa_r+0x31e>
 800bf5c:	4602      	mov	r2, r0
 800bf5e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bf62:	4b17      	ldr	r3, [pc, #92]	; (800bfc0 <_dtoa_r+0x2e8>)
 800bf64:	e6cc      	b.n	800bd00 <_dtoa_r+0x28>
 800bf66:	2301      	movs	r3, #1
 800bf68:	e7de      	b.n	800bf28 <_dtoa_r+0x250>
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	930b      	str	r3, [sp, #44]	; 0x2c
 800bf6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bf70:	eb0a 0903 	add.w	r9, sl, r3
 800bf74:	f109 0301 	add.w	r3, r9, #1
 800bf78:	2b01      	cmp	r3, #1
 800bf7a:	9308      	str	r3, [sp, #32]
 800bf7c:	bfb8      	it	lt
 800bf7e:	2301      	movlt	r3, #1
 800bf80:	e7dd      	b.n	800bf3e <_dtoa_r+0x266>
 800bf82:	2301      	movs	r3, #1
 800bf84:	e7f2      	b.n	800bf6c <_dtoa_r+0x294>
 800bf86:	bf00      	nop
 800bf88:	636f4361 	.word	0x636f4361
 800bf8c:	3fd287a7 	.word	0x3fd287a7
 800bf90:	8b60c8b3 	.word	0x8b60c8b3
 800bf94:	3fc68a28 	.word	0x3fc68a28
 800bf98:	509f79fb 	.word	0x509f79fb
 800bf9c:	3fd34413 	.word	0x3fd34413
 800bfa0:	0800ea58 	.word	0x0800ea58
 800bfa4:	0800ec16 	.word	0x0800ec16
 800bfa8:	7ff00000 	.word	0x7ff00000
 800bfac:	0800ec12 	.word	0x0800ec12
 800bfb0:	0800ec09 	.word	0x0800ec09
 800bfb4:	0800e9e5 	.word	0x0800e9e5
 800bfb8:	3ff80000 	.word	0x3ff80000
 800bfbc:	0800ed80 	.word	0x0800ed80
 800bfc0:	0800ec71 	.word	0x0800ec71
 800bfc4:	2401      	movs	r4, #1
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	940b      	str	r4, [sp, #44]	; 0x2c
 800bfca:	9322      	str	r3, [sp, #136]	; 0x88
 800bfcc:	f04f 39ff 	mov.w	r9, #4294967295
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	2312      	movs	r3, #18
 800bfd4:	f8cd 9020 	str.w	r9, [sp, #32]
 800bfd8:	9223      	str	r2, [sp, #140]	; 0x8c
 800bfda:	e7b0      	b.n	800bf3e <_dtoa_r+0x266>
 800bfdc:	2301      	movs	r3, #1
 800bfde:	930b      	str	r3, [sp, #44]	; 0x2c
 800bfe0:	e7f4      	b.n	800bfcc <_dtoa_r+0x2f4>
 800bfe2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800bfe6:	464b      	mov	r3, r9
 800bfe8:	f8cd 9020 	str.w	r9, [sp, #32]
 800bfec:	e7a7      	b.n	800bf3e <_dtoa_r+0x266>
 800bfee:	3101      	adds	r1, #1
 800bff0:	6041      	str	r1, [r0, #4]
 800bff2:	0052      	lsls	r2, r2, #1
 800bff4:	e7a7      	b.n	800bf46 <_dtoa_r+0x26e>
 800bff6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bff8:	9a03      	ldr	r2, [sp, #12]
 800bffa:	601a      	str	r2, [r3, #0]
 800bffc:	9b08      	ldr	r3, [sp, #32]
 800bffe:	2b0e      	cmp	r3, #14
 800c000:	f200 80a8 	bhi.w	800c154 <_dtoa_r+0x47c>
 800c004:	2c00      	cmp	r4, #0
 800c006:	f000 80a5 	beq.w	800c154 <_dtoa_r+0x47c>
 800c00a:	f1ba 0f00 	cmp.w	sl, #0
 800c00e:	dd34      	ble.n	800c07a <_dtoa_r+0x3a2>
 800c010:	4a9a      	ldr	r2, [pc, #616]	; (800c27c <_dtoa_r+0x5a4>)
 800c012:	f00a 030f 	and.w	r3, sl, #15
 800c016:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c01a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800c01e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c022:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800c026:	ea4f 142a 	mov.w	r4, sl, asr #4
 800c02a:	d016      	beq.n	800c05a <_dtoa_r+0x382>
 800c02c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c030:	4b93      	ldr	r3, [pc, #588]	; (800c280 <_dtoa_r+0x5a8>)
 800c032:	2703      	movs	r7, #3
 800c034:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c038:	f7f4 fbf2 	bl	8000820 <__aeabi_ddiv>
 800c03c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c040:	f004 040f 	and.w	r4, r4, #15
 800c044:	4e8e      	ldr	r6, [pc, #568]	; (800c280 <_dtoa_r+0x5a8>)
 800c046:	b954      	cbnz	r4, 800c05e <_dtoa_r+0x386>
 800c048:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c04c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c050:	f7f4 fbe6 	bl	8000820 <__aeabi_ddiv>
 800c054:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c058:	e029      	b.n	800c0ae <_dtoa_r+0x3d6>
 800c05a:	2702      	movs	r7, #2
 800c05c:	e7f2      	b.n	800c044 <_dtoa_r+0x36c>
 800c05e:	07e1      	lsls	r1, r4, #31
 800c060:	d508      	bpl.n	800c074 <_dtoa_r+0x39c>
 800c062:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c066:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c06a:	f7f4 faaf 	bl	80005cc <__aeabi_dmul>
 800c06e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c072:	3701      	adds	r7, #1
 800c074:	1064      	asrs	r4, r4, #1
 800c076:	3608      	adds	r6, #8
 800c078:	e7e5      	b.n	800c046 <_dtoa_r+0x36e>
 800c07a:	f000 80a5 	beq.w	800c1c8 <_dtoa_r+0x4f0>
 800c07e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c082:	f1ca 0400 	rsb	r4, sl, #0
 800c086:	4b7d      	ldr	r3, [pc, #500]	; (800c27c <_dtoa_r+0x5a4>)
 800c088:	f004 020f 	and.w	r2, r4, #15
 800c08c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c090:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c094:	f7f4 fa9a 	bl	80005cc <__aeabi_dmul>
 800c098:	2702      	movs	r7, #2
 800c09a:	2300      	movs	r3, #0
 800c09c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c0a0:	4e77      	ldr	r6, [pc, #476]	; (800c280 <_dtoa_r+0x5a8>)
 800c0a2:	1124      	asrs	r4, r4, #4
 800c0a4:	2c00      	cmp	r4, #0
 800c0a6:	f040 8084 	bne.w	800c1b2 <_dtoa_r+0x4da>
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d1d2      	bne.n	800c054 <_dtoa_r+0x37c>
 800c0ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	f000 808b 	beq.w	800c1cc <_dtoa_r+0x4f4>
 800c0b6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800c0ba:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800c0be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	4b6f      	ldr	r3, [pc, #444]	; (800c284 <_dtoa_r+0x5ac>)
 800c0c6:	f7f4 fcf3 	bl	8000ab0 <__aeabi_dcmplt>
 800c0ca:	2800      	cmp	r0, #0
 800c0cc:	d07e      	beq.n	800c1cc <_dtoa_r+0x4f4>
 800c0ce:	9b08      	ldr	r3, [sp, #32]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d07b      	beq.n	800c1cc <_dtoa_r+0x4f4>
 800c0d4:	f1b9 0f00 	cmp.w	r9, #0
 800c0d8:	dd38      	ble.n	800c14c <_dtoa_r+0x474>
 800c0da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c0de:	2200      	movs	r2, #0
 800c0e0:	4b69      	ldr	r3, [pc, #420]	; (800c288 <_dtoa_r+0x5b0>)
 800c0e2:	f7f4 fa73 	bl	80005cc <__aeabi_dmul>
 800c0e6:	464c      	mov	r4, r9
 800c0e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c0ec:	f10a 38ff 	add.w	r8, sl, #4294967295
 800c0f0:	3701      	adds	r7, #1
 800c0f2:	4638      	mov	r0, r7
 800c0f4:	f7f4 fa00 	bl	80004f8 <__aeabi_i2d>
 800c0f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c0fc:	f7f4 fa66 	bl	80005cc <__aeabi_dmul>
 800c100:	2200      	movs	r2, #0
 800c102:	4b62      	ldr	r3, [pc, #392]	; (800c28c <_dtoa_r+0x5b4>)
 800c104:	f7f4 f8ac 	bl	8000260 <__adddf3>
 800c108:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c10c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c110:	9611      	str	r6, [sp, #68]	; 0x44
 800c112:	2c00      	cmp	r4, #0
 800c114:	d15d      	bne.n	800c1d2 <_dtoa_r+0x4fa>
 800c116:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c11a:	2200      	movs	r2, #0
 800c11c:	4b5c      	ldr	r3, [pc, #368]	; (800c290 <_dtoa_r+0x5b8>)
 800c11e:	f7f4 f89d 	bl	800025c <__aeabi_dsub>
 800c122:	4602      	mov	r2, r0
 800c124:	460b      	mov	r3, r1
 800c126:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c12a:	4633      	mov	r3, r6
 800c12c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c12e:	f7f4 fcdd 	bl	8000aec <__aeabi_dcmpgt>
 800c132:	2800      	cmp	r0, #0
 800c134:	f040 829c 	bne.w	800c670 <_dtoa_r+0x998>
 800c138:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c13c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c13e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c142:	f7f4 fcb5 	bl	8000ab0 <__aeabi_dcmplt>
 800c146:	2800      	cmp	r0, #0
 800c148:	f040 8290 	bne.w	800c66c <_dtoa_r+0x994>
 800c14c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800c150:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c154:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c156:	2b00      	cmp	r3, #0
 800c158:	f2c0 8152 	blt.w	800c400 <_dtoa_r+0x728>
 800c15c:	f1ba 0f0e 	cmp.w	sl, #14
 800c160:	f300 814e 	bgt.w	800c400 <_dtoa_r+0x728>
 800c164:	4b45      	ldr	r3, [pc, #276]	; (800c27c <_dtoa_r+0x5a4>)
 800c166:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c16a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c16e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800c172:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c174:	2b00      	cmp	r3, #0
 800c176:	f280 80db 	bge.w	800c330 <_dtoa_r+0x658>
 800c17a:	9b08      	ldr	r3, [sp, #32]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	f300 80d7 	bgt.w	800c330 <_dtoa_r+0x658>
 800c182:	f040 8272 	bne.w	800c66a <_dtoa_r+0x992>
 800c186:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c18a:	2200      	movs	r2, #0
 800c18c:	4b40      	ldr	r3, [pc, #256]	; (800c290 <_dtoa_r+0x5b8>)
 800c18e:	f7f4 fa1d 	bl	80005cc <__aeabi_dmul>
 800c192:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c196:	f7f4 fc9f 	bl	8000ad8 <__aeabi_dcmpge>
 800c19a:	9c08      	ldr	r4, [sp, #32]
 800c19c:	4626      	mov	r6, r4
 800c19e:	2800      	cmp	r0, #0
 800c1a0:	f040 8248 	bne.w	800c634 <_dtoa_r+0x95c>
 800c1a4:	2331      	movs	r3, #49	; 0x31
 800c1a6:	9f03      	ldr	r7, [sp, #12]
 800c1a8:	f10a 0a01 	add.w	sl, sl, #1
 800c1ac:	f807 3b01 	strb.w	r3, [r7], #1
 800c1b0:	e244      	b.n	800c63c <_dtoa_r+0x964>
 800c1b2:	07e2      	lsls	r2, r4, #31
 800c1b4:	d505      	bpl.n	800c1c2 <_dtoa_r+0x4ea>
 800c1b6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c1ba:	f7f4 fa07 	bl	80005cc <__aeabi_dmul>
 800c1be:	2301      	movs	r3, #1
 800c1c0:	3701      	adds	r7, #1
 800c1c2:	1064      	asrs	r4, r4, #1
 800c1c4:	3608      	adds	r6, #8
 800c1c6:	e76d      	b.n	800c0a4 <_dtoa_r+0x3cc>
 800c1c8:	2702      	movs	r7, #2
 800c1ca:	e770      	b.n	800c0ae <_dtoa_r+0x3d6>
 800c1cc:	46d0      	mov	r8, sl
 800c1ce:	9c08      	ldr	r4, [sp, #32]
 800c1d0:	e78f      	b.n	800c0f2 <_dtoa_r+0x41a>
 800c1d2:	9903      	ldr	r1, [sp, #12]
 800c1d4:	4b29      	ldr	r3, [pc, #164]	; (800c27c <_dtoa_r+0x5a4>)
 800c1d6:	4421      	add	r1, r4
 800c1d8:	9112      	str	r1, [sp, #72]	; 0x48
 800c1da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c1dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c1e0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800c1e4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c1e8:	2900      	cmp	r1, #0
 800c1ea:	d055      	beq.n	800c298 <_dtoa_r+0x5c0>
 800c1ec:	2000      	movs	r0, #0
 800c1ee:	4929      	ldr	r1, [pc, #164]	; (800c294 <_dtoa_r+0x5bc>)
 800c1f0:	f7f4 fb16 	bl	8000820 <__aeabi_ddiv>
 800c1f4:	463b      	mov	r3, r7
 800c1f6:	4632      	mov	r2, r6
 800c1f8:	f7f4 f830 	bl	800025c <__aeabi_dsub>
 800c1fc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c200:	9f03      	ldr	r7, [sp, #12]
 800c202:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c206:	f7f4 fc91 	bl	8000b2c <__aeabi_d2iz>
 800c20a:	4604      	mov	r4, r0
 800c20c:	f7f4 f974 	bl	80004f8 <__aeabi_i2d>
 800c210:	4602      	mov	r2, r0
 800c212:	460b      	mov	r3, r1
 800c214:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c218:	f7f4 f820 	bl	800025c <__aeabi_dsub>
 800c21c:	4602      	mov	r2, r0
 800c21e:	460b      	mov	r3, r1
 800c220:	3430      	adds	r4, #48	; 0x30
 800c222:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c226:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c22a:	f807 4b01 	strb.w	r4, [r7], #1
 800c22e:	f7f4 fc3f 	bl	8000ab0 <__aeabi_dcmplt>
 800c232:	2800      	cmp	r0, #0
 800c234:	d174      	bne.n	800c320 <_dtoa_r+0x648>
 800c236:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c23a:	2000      	movs	r0, #0
 800c23c:	4911      	ldr	r1, [pc, #68]	; (800c284 <_dtoa_r+0x5ac>)
 800c23e:	f7f4 f80d 	bl	800025c <__aeabi_dsub>
 800c242:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c246:	f7f4 fc33 	bl	8000ab0 <__aeabi_dcmplt>
 800c24a:	2800      	cmp	r0, #0
 800c24c:	f040 80b7 	bne.w	800c3be <_dtoa_r+0x6e6>
 800c250:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c252:	429f      	cmp	r7, r3
 800c254:	f43f af7a 	beq.w	800c14c <_dtoa_r+0x474>
 800c258:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c25c:	2200      	movs	r2, #0
 800c25e:	4b0a      	ldr	r3, [pc, #40]	; (800c288 <_dtoa_r+0x5b0>)
 800c260:	f7f4 f9b4 	bl	80005cc <__aeabi_dmul>
 800c264:	2200      	movs	r2, #0
 800c266:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c26a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c26e:	4b06      	ldr	r3, [pc, #24]	; (800c288 <_dtoa_r+0x5b0>)
 800c270:	f7f4 f9ac 	bl	80005cc <__aeabi_dmul>
 800c274:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c278:	e7c3      	b.n	800c202 <_dtoa_r+0x52a>
 800c27a:	bf00      	nop
 800c27c:	0800ed80 	.word	0x0800ed80
 800c280:	0800ed58 	.word	0x0800ed58
 800c284:	3ff00000 	.word	0x3ff00000
 800c288:	40240000 	.word	0x40240000
 800c28c:	401c0000 	.word	0x401c0000
 800c290:	40140000 	.word	0x40140000
 800c294:	3fe00000 	.word	0x3fe00000
 800c298:	4630      	mov	r0, r6
 800c29a:	4639      	mov	r1, r7
 800c29c:	f7f4 f996 	bl	80005cc <__aeabi_dmul>
 800c2a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c2a2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c2a6:	9c03      	ldr	r4, [sp, #12]
 800c2a8:	9314      	str	r3, [sp, #80]	; 0x50
 800c2aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c2ae:	f7f4 fc3d 	bl	8000b2c <__aeabi_d2iz>
 800c2b2:	9015      	str	r0, [sp, #84]	; 0x54
 800c2b4:	f7f4 f920 	bl	80004f8 <__aeabi_i2d>
 800c2b8:	4602      	mov	r2, r0
 800c2ba:	460b      	mov	r3, r1
 800c2bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c2c0:	f7f3 ffcc 	bl	800025c <__aeabi_dsub>
 800c2c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c2c6:	4606      	mov	r6, r0
 800c2c8:	3330      	adds	r3, #48	; 0x30
 800c2ca:	f804 3b01 	strb.w	r3, [r4], #1
 800c2ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c2d0:	460f      	mov	r7, r1
 800c2d2:	429c      	cmp	r4, r3
 800c2d4:	f04f 0200 	mov.w	r2, #0
 800c2d8:	d124      	bne.n	800c324 <_dtoa_r+0x64c>
 800c2da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c2de:	4bb0      	ldr	r3, [pc, #704]	; (800c5a0 <_dtoa_r+0x8c8>)
 800c2e0:	f7f3 ffbe 	bl	8000260 <__adddf3>
 800c2e4:	4602      	mov	r2, r0
 800c2e6:	460b      	mov	r3, r1
 800c2e8:	4630      	mov	r0, r6
 800c2ea:	4639      	mov	r1, r7
 800c2ec:	f7f4 fbfe 	bl	8000aec <__aeabi_dcmpgt>
 800c2f0:	2800      	cmp	r0, #0
 800c2f2:	d163      	bne.n	800c3bc <_dtoa_r+0x6e4>
 800c2f4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c2f8:	2000      	movs	r0, #0
 800c2fa:	49a9      	ldr	r1, [pc, #676]	; (800c5a0 <_dtoa_r+0x8c8>)
 800c2fc:	f7f3 ffae 	bl	800025c <__aeabi_dsub>
 800c300:	4602      	mov	r2, r0
 800c302:	460b      	mov	r3, r1
 800c304:	4630      	mov	r0, r6
 800c306:	4639      	mov	r1, r7
 800c308:	f7f4 fbd2 	bl	8000ab0 <__aeabi_dcmplt>
 800c30c:	2800      	cmp	r0, #0
 800c30e:	f43f af1d 	beq.w	800c14c <_dtoa_r+0x474>
 800c312:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800c314:	1e7b      	subs	r3, r7, #1
 800c316:	9314      	str	r3, [sp, #80]	; 0x50
 800c318:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800c31c:	2b30      	cmp	r3, #48	; 0x30
 800c31e:	d0f8      	beq.n	800c312 <_dtoa_r+0x63a>
 800c320:	46c2      	mov	sl, r8
 800c322:	e03b      	b.n	800c39c <_dtoa_r+0x6c4>
 800c324:	4b9f      	ldr	r3, [pc, #636]	; (800c5a4 <_dtoa_r+0x8cc>)
 800c326:	f7f4 f951 	bl	80005cc <__aeabi_dmul>
 800c32a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c32e:	e7bc      	b.n	800c2aa <_dtoa_r+0x5d2>
 800c330:	9f03      	ldr	r7, [sp, #12]
 800c332:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800c336:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c33a:	4640      	mov	r0, r8
 800c33c:	4649      	mov	r1, r9
 800c33e:	f7f4 fa6f 	bl	8000820 <__aeabi_ddiv>
 800c342:	f7f4 fbf3 	bl	8000b2c <__aeabi_d2iz>
 800c346:	4604      	mov	r4, r0
 800c348:	f7f4 f8d6 	bl	80004f8 <__aeabi_i2d>
 800c34c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c350:	f7f4 f93c 	bl	80005cc <__aeabi_dmul>
 800c354:	4602      	mov	r2, r0
 800c356:	460b      	mov	r3, r1
 800c358:	4640      	mov	r0, r8
 800c35a:	4649      	mov	r1, r9
 800c35c:	f7f3 ff7e 	bl	800025c <__aeabi_dsub>
 800c360:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800c364:	f807 6b01 	strb.w	r6, [r7], #1
 800c368:	9e03      	ldr	r6, [sp, #12]
 800c36a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800c36e:	1bbe      	subs	r6, r7, r6
 800c370:	45b4      	cmp	ip, r6
 800c372:	4602      	mov	r2, r0
 800c374:	460b      	mov	r3, r1
 800c376:	d136      	bne.n	800c3e6 <_dtoa_r+0x70e>
 800c378:	f7f3 ff72 	bl	8000260 <__adddf3>
 800c37c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c380:	4680      	mov	r8, r0
 800c382:	4689      	mov	r9, r1
 800c384:	f7f4 fbb2 	bl	8000aec <__aeabi_dcmpgt>
 800c388:	bb58      	cbnz	r0, 800c3e2 <_dtoa_r+0x70a>
 800c38a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c38e:	4640      	mov	r0, r8
 800c390:	4649      	mov	r1, r9
 800c392:	f7f4 fb83 	bl	8000a9c <__aeabi_dcmpeq>
 800c396:	b108      	cbz	r0, 800c39c <_dtoa_r+0x6c4>
 800c398:	07e1      	lsls	r1, r4, #31
 800c39a:	d422      	bmi.n	800c3e2 <_dtoa_r+0x70a>
 800c39c:	4628      	mov	r0, r5
 800c39e:	4659      	mov	r1, fp
 800c3a0:	f000 ff40 	bl	800d224 <_Bfree>
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	703b      	strb	r3, [r7, #0]
 800c3a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c3aa:	f10a 0001 	add.w	r0, sl, #1
 800c3ae:	6018      	str	r0, [r3, #0]
 800c3b0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	f43f acde 	beq.w	800bd74 <_dtoa_r+0x9c>
 800c3b8:	601f      	str	r7, [r3, #0]
 800c3ba:	e4db      	b.n	800bd74 <_dtoa_r+0x9c>
 800c3bc:	4627      	mov	r7, r4
 800c3be:	463b      	mov	r3, r7
 800c3c0:	461f      	mov	r7, r3
 800c3c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c3c6:	2a39      	cmp	r2, #57	; 0x39
 800c3c8:	d107      	bne.n	800c3da <_dtoa_r+0x702>
 800c3ca:	9a03      	ldr	r2, [sp, #12]
 800c3cc:	429a      	cmp	r2, r3
 800c3ce:	d1f7      	bne.n	800c3c0 <_dtoa_r+0x6e8>
 800c3d0:	2230      	movs	r2, #48	; 0x30
 800c3d2:	9903      	ldr	r1, [sp, #12]
 800c3d4:	f108 0801 	add.w	r8, r8, #1
 800c3d8:	700a      	strb	r2, [r1, #0]
 800c3da:	781a      	ldrb	r2, [r3, #0]
 800c3dc:	3201      	adds	r2, #1
 800c3de:	701a      	strb	r2, [r3, #0]
 800c3e0:	e79e      	b.n	800c320 <_dtoa_r+0x648>
 800c3e2:	46d0      	mov	r8, sl
 800c3e4:	e7eb      	b.n	800c3be <_dtoa_r+0x6e6>
 800c3e6:	2200      	movs	r2, #0
 800c3e8:	4b6e      	ldr	r3, [pc, #440]	; (800c5a4 <_dtoa_r+0x8cc>)
 800c3ea:	f7f4 f8ef 	bl	80005cc <__aeabi_dmul>
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	4680      	mov	r8, r0
 800c3f4:	4689      	mov	r9, r1
 800c3f6:	f7f4 fb51 	bl	8000a9c <__aeabi_dcmpeq>
 800c3fa:	2800      	cmp	r0, #0
 800c3fc:	d09b      	beq.n	800c336 <_dtoa_r+0x65e>
 800c3fe:	e7cd      	b.n	800c39c <_dtoa_r+0x6c4>
 800c400:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c402:	2a00      	cmp	r2, #0
 800c404:	f000 80d0 	beq.w	800c5a8 <_dtoa_r+0x8d0>
 800c408:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c40a:	2a01      	cmp	r2, #1
 800c40c:	f300 80ae 	bgt.w	800c56c <_dtoa_r+0x894>
 800c410:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c412:	2a00      	cmp	r2, #0
 800c414:	f000 80a6 	beq.w	800c564 <_dtoa_r+0x88c>
 800c418:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c41c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c41e:	9f06      	ldr	r7, [sp, #24]
 800c420:	9a06      	ldr	r2, [sp, #24]
 800c422:	2101      	movs	r1, #1
 800c424:	441a      	add	r2, r3
 800c426:	9206      	str	r2, [sp, #24]
 800c428:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c42a:	4628      	mov	r0, r5
 800c42c:	441a      	add	r2, r3
 800c42e:	9209      	str	r2, [sp, #36]	; 0x24
 800c430:	f000 fff8 	bl	800d424 <__i2b>
 800c434:	4606      	mov	r6, r0
 800c436:	2f00      	cmp	r7, #0
 800c438:	dd0c      	ble.n	800c454 <_dtoa_r+0x77c>
 800c43a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	dd09      	ble.n	800c454 <_dtoa_r+0x77c>
 800c440:	42bb      	cmp	r3, r7
 800c442:	bfa8      	it	ge
 800c444:	463b      	movge	r3, r7
 800c446:	9a06      	ldr	r2, [sp, #24]
 800c448:	1aff      	subs	r7, r7, r3
 800c44a:	1ad2      	subs	r2, r2, r3
 800c44c:	9206      	str	r2, [sp, #24]
 800c44e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c450:	1ad3      	subs	r3, r2, r3
 800c452:	9309      	str	r3, [sp, #36]	; 0x24
 800c454:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c456:	b1f3      	cbz	r3, 800c496 <_dtoa_r+0x7be>
 800c458:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	f000 80a8 	beq.w	800c5b0 <_dtoa_r+0x8d8>
 800c460:	2c00      	cmp	r4, #0
 800c462:	dd10      	ble.n	800c486 <_dtoa_r+0x7ae>
 800c464:	4631      	mov	r1, r6
 800c466:	4622      	mov	r2, r4
 800c468:	4628      	mov	r0, r5
 800c46a:	f001 f899 	bl	800d5a0 <__pow5mult>
 800c46e:	465a      	mov	r2, fp
 800c470:	4601      	mov	r1, r0
 800c472:	4606      	mov	r6, r0
 800c474:	4628      	mov	r0, r5
 800c476:	f000 ffeb 	bl	800d450 <__multiply>
 800c47a:	4680      	mov	r8, r0
 800c47c:	4659      	mov	r1, fp
 800c47e:	4628      	mov	r0, r5
 800c480:	f000 fed0 	bl	800d224 <_Bfree>
 800c484:	46c3      	mov	fp, r8
 800c486:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c488:	1b1a      	subs	r2, r3, r4
 800c48a:	d004      	beq.n	800c496 <_dtoa_r+0x7be>
 800c48c:	4659      	mov	r1, fp
 800c48e:	4628      	mov	r0, r5
 800c490:	f001 f886 	bl	800d5a0 <__pow5mult>
 800c494:	4683      	mov	fp, r0
 800c496:	2101      	movs	r1, #1
 800c498:	4628      	mov	r0, r5
 800c49a:	f000 ffc3 	bl	800d424 <__i2b>
 800c49e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c4a0:	4604      	mov	r4, r0
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	f340 8086 	ble.w	800c5b4 <_dtoa_r+0x8dc>
 800c4a8:	461a      	mov	r2, r3
 800c4aa:	4601      	mov	r1, r0
 800c4ac:	4628      	mov	r0, r5
 800c4ae:	f001 f877 	bl	800d5a0 <__pow5mult>
 800c4b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c4b4:	4604      	mov	r4, r0
 800c4b6:	2b01      	cmp	r3, #1
 800c4b8:	dd7f      	ble.n	800c5ba <_dtoa_r+0x8e2>
 800c4ba:	f04f 0800 	mov.w	r8, #0
 800c4be:	6923      	ldr	r3, [r4, #16]
 800c4c0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c4c4:	6918      	ldr	r0, [r3, #16]
 800c4c6:	f000 ff5f 	bl	800d388 <__hi0bits>
 800c4ca:	f1c0 0020 	rsb	r0, r0, #32
 800c4ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4d0:	4418      	add	r0, r3
 800c4d2:	f010 001f 	ands.w	r0, r0, #31
 800c4d6:	f000 8092 	beq.w	800c5fe <_dtoa_r+0x926>
 800c4da:	f1c0 0320 	rsb	r3, r0, #32
 800c4de:	2b04      	cmp	r3, #4
 800c4e0:	f340 808a 	ble.w	800c5f8 <_dtoa_r+0x920>
 800c4e4:	f1c0 001c 	rsb	r0, r0, #28
 800c4e8:	9b06      	ldr	r3, [sp, #24]
 800c4ea:	4407      	add	r7, r0
 800c4ec:	4403      	add	r3, r0
 800c4ee:	9306      	str	r3, [sp, #24]
 800c4f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4f2:	4403      	add	r3, r0
 800c4f4:	9309      	str	r3, [sp, #36]	; 0x24
 800c4f6:	9b06      	ldr	r3, [sp, #24]
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	dd05      	ble.n	800c508 <_dtoa_r+0x830>
 800c4fc:	4659      	mov	r1, fp
 800c4fe:	461a      	mov	r2, r3
 800c500:	4628      	mov	r0, r5
 800c502:	f001 f8a7 	bl	800d654 <__lshift>
 800c506:	4683      	mov	fp, r0
 800c508:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	dd05      	ble.n	800c51a <_dtoa_r+0x842>
 800c50e:	4621      	mov	r1, r4
 800c510:	461a      	mov	r2, r3
 800c512:	4628      	mov	r0, r5
 800c514:	f001 f89e 	bl	800d654 <__lshift>
 800c518:	4604      	mov	r4, r0
 800c51a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d070      	beq.n	800c602 <_dtoa_r+0x92a>
 800c520:	4621      	mov	r1, r4
 800c522:	4658      	mov	r0, fp
 800c524:	f001 f906 	bl	800d734 <__mcmp>
 800c528:	2800      	cmp	r0, #0
 800c52a:	da6a      	bge.n	800c602 <_dtoa_r+0x92a>
 800c52c:	2300      	movs	r3, #0
 800c52e:	4659      	mov	r1, fp
 800c530:	220a      	movs	r2, #10
 800c532:	4628      	mov	r0, r5
 800c534:	f000 fe98 	bl	800d268 <__multadd>
 800c538:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c53a:	4683      	mov	fp, r0
 800c53c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c540:	2b00      	cmp	r3, #0
 800c542:	f000 8194 	beq.w	800c86e <_dtoa_r+0xb96>
 800c546:	4631      	mov	r1, r6
 800c548:	2300      	movs	r3, #0
 800c54a:	220a      	movs	r2, #10
 800c54c:	4628      	mov	r0, r5
 800c54e:	f000 fe8b 	bl	800d268 <__multadd>
 800c552:	f1b9 0f00 	cmp.w	r9, #0
 800c556:	4606      	mov	r6, r0
 800c558:	f300 8093 	bgt.w	800c682 <_dtoa_r+0x9aa>
 800c55c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c55e:	2b02      	cmp	r3, #2
 800c560:	dc57      	bgt.n	800c612 <_dtoa_r+0x93a>
 800c562:	e08e      	b.n	800c682 <_dtoa_r+0x9aa>
 800c564:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c566:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c56a:	e757      	b.n	800c41c <_dtoa_r+0x744>
 800c56c:	9b08      	ldr	r3, [sp, #32]
 800c56e:	1e5c      	subs	r4, r3, #1
 800c570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c572:	42a3      	cmp	r3, r4
 800c574:	bfb7      	itett	lt
 800c576:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c578:	1b1c      	subge	r4, r3, r4
 800c57a:	1ae2      	sublt	r2, r4, r3
 800c57c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800c57e:	bfbe      	ittt	lt
 800c580:	940a      	strlt	r4, [sp, #40]	; 0x28
 800c582:	189b      	addlt	r3, r3, r2
 800c584:	930e      	strlt	r3, [sp, #56]	; 0x38
 800c586:	9b08      	ldr	r3, [sp, #32]
 800c588:	bfb8      	it	lt
 800c58a:	2400      	movlt	r4, #0
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	bfbb      	ittet	lt
 800c590:	9b06      	ldrlt	r3, [sp, #24]
 800c592:	9a08      	ldrlt	r2, [sp, #32]
 800c594:	9f06      	ldrge	r7, [sp, #24]
 800c596:	1a9f      	sublt	r7, r3, r2
 800c598:	bfac      	ite	ge
 800c59a:	9b08      	ldrge	r3, [sp, #32]
 800c59c:	2300      	movlt	r3, #0
 800c59e:	e73f      	b.n	800c420 <_dtoa_r+0x748>
 800c5a0:	3fe00000 	.word	0x3fe00000
 800c5a4:	40240000 	.word	0x40240000
 800c5a8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c5aa:	9f06      	ldr	r7, [sp, #24]
 800c5ac:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800c5ae:	e742      	b.n	800c436 <_dtoa_r+0x75e>
 800c5b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c5b2:	e76b      	b.n	800c48c <_dtoa_r+0x7b4>
 800c5b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c5b6:	2b01      	cmp	r3, #1
 800c5b8:	dc19      	bgt.n	800c5ee <_dtoa_r+0x916>
 800c5ba:	9b04      	ldr	r3, [sp, #16]
 800c5bc:	b9bb      	cbnz	r3, 800c5ee <_dtoa_r+0x916>
 800c5be:	9b05      	ldr	r3, [sp, #20]
 800c5c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c5c4:	b99b      	cbnz	r3, 800c5ee <_dtoa_r+0x916>
 800c5c6:	9b05      	ldr	r3, [sp, #20]
 800c5c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c5cc:	0d1b      	lsrs	r3, r3, #20
 800c5ce:	051b      	lsls	r3, r3, #20
 800c5d0:	b183      	cbz	r3, 800c5f4 <_dtoa_r+0x91c>
 800c5d2:	f04f 0801 	mov.w	r8, #1
 800c5d6:	9b06      	ldr	r3, [sp, #24]
 800c5d8:	3301      	adds	r3, #1
 800c5da:	9306      	str	r3, [sp, #24]
 800c5dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5de:	3301      	adds	r3, #1
 800c5e0:	9309      	str	r3, [sp, #36]	; 0x24
 800c5e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	f47f af6a 	bne.w	800c4be <_dtoa_r+0x7e6>
 800c5ea:	2001      	movs	r0, #1
 800c5ec:	e76f      	b.n	800c4ce <_dtoa_r+0x7f6>
 800c5ee:	f04f 0800 	mov.w	r8, #0
 800c5f2:	e7f6      	b.n	800c5e2 <_dtoa_r+0x90a>
 800c5f4:	4698      	mov	r8, r3
 800c5f6:	e7f4      	b.n	800c5e2 <_dtoa_r+0x90a>
 800c5f8:	f43f af7d 	beq.w	800c4f6 <_dtoa_r+0x81e>
 800c5fc:	4618      	mov	r0, r3
 800c5fe:	301c      	adds	r0, #28
 800c600:	e772      	b.n	800c4e8 <_dtoa_r+0x810>
 800c602:	9b08      	ldr	r3, [sp, #32]
 800c604:	2b00      	cmp	r3, #0
 800c606:	dc36      	bgt.n	800c676 <_dtoa_r+0x99e>
 800c608:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c60a:	2b02      	cmp	r3, #2
 800c60c:	dd33      	ble.n	800c676 <_dtoa_r+0x99e>
 800c60e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c612:	f1b9 0f00 	cmp.w	r9, #0
 800c616:	d10d      	bne.n	800c634 <_dtoa_r+0x95c>
 800c618:	4621      	mov	r1, r4
 800c61a:	464b      	mov	r3, r9
 800c61c:	2205      	movs	r2, #5
 800c61e:	4628      	mov	r0, r5
 800c620:	f000 fe22 	bl	800d268 <__multadd>
 800c624:	4601      	mov	r1, r0
 800c626:	4604      	mov	r4, r0
 800c628:	4658      	mov	r0, fp
 800c62a:	f001 f883 	bl	800d734 <__mcmp>
 800c62e:	2800      	cmp	r0, #0
 800c630:	f73f adb8 	bgt.w	800c1a4 <_dtoa_r+0x4cc>
 800c634:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c636:	9f03      	ldr	r7, [sp, #12]
 800c638:	ea6f 0a03 	mvn.w	sl, r3
 800c63c:	f04f 0800 	mov.w	r8, #0
 800c640:	4621      	mov	r1, r4
 800c642:	4628      	mov	r0, r5
 800c644:	f000 fdee 	bl	800d224 <_Bfree>
 800c648:	2e00      	cmp	r6, #0
 800c64a:	f43f aea7 	beq.w	800c39c <_dtoa_r+0x6c4>
 800c64e:	f1b8 0f00 	cmp.w	r8, #0
 800c652:	d005      	beq.n	800c660 <_dtoa_r+0x988>
 800c654:	45b0      	cmp	r8, r6
 800c656:	d003      	beq.n	800c660 <_dtoa_r+0x988>
 800c658:	4641      	mov	r1, r8
 800c65a:	4628      	mov	r0, r5
 800c65c:	f000 fde2 	bl	800d224 <_Bfree>
 800c660:	4631      	mov	r1, r6
 800c662:	4628      	mov	r0, r5
 800c664:	f000 fdde 	bl	800d224 <_Bfree>
 800c668:	e698      	b.n	800c39c <_dtoa_r+0x6c4>
 800c66a:	2400      	movs	r4, #0
 800c66c:	4626      	mov	r6, r4
 800c66e:	e7e1      	b.n	800c634 <_dtoa_r+0x95c>
 800c670:	46c2      	mov	sl, r8
 800c672:	4626      	mov	r6, r4
 800c674:	e596      	b.n	800c1a4 <_dtoa_r+0x4cc>
 800c676:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c678:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	f000 80fd 	beq.w	800c87c <_dtoa_r+0xba4>
 800c682:	2f00      	cmp	r7, #0
 800c684:	dd05      	ble.n	800c692 <_dtoa_r+0x9ba>
 800c686:	4631      	mov	r1, r6
 800c688:	463a      	mov	r2, r7
 800c68a:	4628      	mov	r0, r5
 800c68c:	f000 ffe2 	bl	800d654 <__lshift>
 800c690:	4606      	mov	r6, r0
 800c692:	f1b8 0f00 	cmp.w	r8, #0
 800c696:	d05c      	beq.n	800c752 <_dtoa_r+0xa7a>
 800c698:	4628      	mov	r0, r5
 800c69a:	6871      	ldr	r1, [r6, #4]
 800c69c:	f000 fd82 	bl	800d1a4 <_Balloc>
 800c6a0:	4607      	mov	r7, r0
 800c6a2:	b928      	cbnz	r0, 800c6b0 <_dtoa_r+0x9d8>
 800c6a4:	4602      	mov	r2, r0
 800c6a6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c6aa:	4b7f      	ldr	r3, [pc, #508]	; (800c8a8 <_dtoa_r+0xbd0>)
 800c6ac:	f7ff bb28 	b.w	800bd00 <_dtoa_r+0x28>
 800c6b0:	6932      	ldr	r2, [r6, #16]
 800c6b2:	f106 010c 	add.w	r1, r6, #12
 800c6b6:	3202      	adds	r2, #2
 800c6b8:	0092      	lsls	r2, r2, #2
 800c6ba:	300c      	adds	r0, #12
 800c6bc:	f7fd fc2a 	bl	8009f14 <memcpy>
 800c6c0:	2201      	movs	r2, #1
 800c6c2:	4639      	mov	r1, r7
 800c6c4:	4628      	mov	r0, r5
 800c6c6:	f000 ffc5 	bl	800d654 <__lshift>
 800c6ca:	46b0      	mov	r8, r6
 800c6cc:	4606      	mov	r6, r0
 800c6ce:	9b03      	ldr	r3, [sp, #12]
 800c6d0:	3301      	adds	r3, #1
 800c6d2:	9308      	str	r3, [sp, #32]
 800c6d4:	9b03      	ldr	r3, [sp, #12]
 800c6d6:	444b      	add	r3, r9
 800c6d8:	930a      	str	r3, [sp, #40]	; 0x28
 800c6da:	9b04      	ldr	r3, [sp, #16]
 800c6dc:	f003 0301 	and.w	r3, r3, #1
 800c6e0:	9309      	str	r3, [sp, #36]	; 0x24
 800c6e2:	9b08      	ldr	r3, [sp, #32]
 800c6e4:	4621      	mov	r1, r4
 800c6e6:	3b01      	subs	r3, #1
 800c6e8:	4658      	mov	r0, fp
 800c6ea:	9304      	str	r3, [sp, #16]
 800c6ec:	f7ff fa68 	bl	800bbc0 <quorem>
 800c6f0:	4603      	mov	r3, r0
 800c6f2:	4641      	mov	r1, r8
 800c6f4:	3330      	adds	r3, #48	; 0x30
 800c6f6:	9006      	str	r0, [sp, #24]
 800c6f8:	4658      	mov	r0, fp
 800c6fa:	930b      	str	r3, [sp, #44]	; 0x2c
 800c6fc:	f001 f81a 	bl	800d734 <__mcmp>
 800c700:	4632      	mov	r2, r6
 800c702:	4681      	mov	r9, r0
 800c704:	4621      	mov	r1, r4
 800c706:	4628      	mov	r0, r5
 800c708:	f001 f830 	bl	800d76c <__mdiff>
 800c70c:	68c2      	ldr	r2, [r0, #12]
 800c70e:	4607      	mov	r7, r0
 800c710:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c712:	bb02      	cbnz	r2, 800c756 <_dtoa_r+0xa7e>
 800c714:	4601      	mov	r1, r0
 800c716:	4658      	mov	r0, fp
 800c718:	f001 f80c 	bl	800d734 <__mcmp>
 800c71c:	4602      	mov	r2, r0
 800c71e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c720:	4639      	mov	r1, r7
 800c722:	4628      	mov	r0, r5
 800c724:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800c728:	f000 fd7c 	bl	800d224 <_Bfree>
 800c72c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c72e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c730:	9f08      	ldr	r7, [sp, #32]
 800c732:	ea43 0102 	orr.w	r1, r3, r2
 800c736:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c738:	430b      	orrs	r3, r1
 800c73a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c73c:	d10d      	bne.n	800c75a <_dtoa_r+0xa82>
 800c73e:	2b39      	cmp	r3, #57	; 0x39
 800c740:	d029      	beq.n	800c796 <_dtoa_r+0xabe>
 800c742:	f1b9 0f00 	cmp.w	r9, #0
 800c746:	dd01      	ble.n	800c74c <_dtoa_r+0xa74>
 800c748:	9b06      	ldr	r3, [sp, #24]
 800c74a:	3331      	adds	r3, #49	; 0x31
 800c74c:	9a04      	ldr	r2, [sp, #16]
 800c74e:	7013      	strb	r3, [r2, #0]
 800c750:	e776      	b.n	800c640 <_dtoa_r+0x968>
 800c752:	4630      	mov	r0, r6
 800c754:	e7b9      	b.n	800c6ca <_dtoa_r+0x9f2>
 800c756:	2201      	movs	r2, #1
 800c758:	e7e2      	b.n	800c720 <_dtoa_r+0xa48>
 800c75a:	f1b9 0f00 	cmp.w	r9, #0
 800c75e:	db06      	blt.n	800c76e <_dtoa_r+0xa96>
 800c760:	9922      	ldr	r1, [sp, #136]	; 0x88
 800c762:	ea41 0909 	orr.w	r9, r1, r9
 800c766:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c768:	ea59 0101 	orrs.w	r1, r9, r1
 800c76c:	d120      	bne.n	800c7b0 <_dtoa_r+0xad8>
 800c76e:	2a00      	cmp	r2, #0
 800c770:	ddec      	ble.n	800c74c <_dtoa_r+0xa74>
 800c772:	4659      	mov	r1, fp
 800c774:	2201      	movs	r2, #1
 800c776:	4628      	mov	r0, r5
 800c778:	9308      	str	r3, [sp, #32]
 800c77a:	f000 ff6b 	bl	800d654 <__lshift>
 800c77e:	4621      	mov	r1, r4
 800c780:	4683      	mov	fp, r0
 800c782:	f000 ffd7 	bl	800d734 <__mcmp>
 800c786:	2800      	cmp	r0, #0
 800c788:	9b08      	ldr	r3, [sp, #32]
 800c78a:	dc02      	bgt.n	800c792 <_dtoa_r+0xaba>
 800c78c:	d1de      	bne.n	800c74c <_dtoa_r+0xa74>
 800c78e:	07da      	lsls	r2, r3, #31
 800c790:	d5dc      	bpl.n	800c74c <_dtoa_r+0xa74>
 800c792:	2b39      	cmp	r3, #57	; 0x39
 800c794:	d1d8      	bne.n	800c748 <_dtoa_r+0xa70>
 800c796:	2339      	movs	r3, #57	; 0x39
 800c798:	9a04      	ldr	r2, [sp, #16]
 800c79a:	7013      	strb	r3, [r2, #0]
 800c79c:	463b      	mov	r3, r7
 800c79e:	461f      	mov	r7, r3
 800c7a0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800c7a4:	3b01      	subs	r3, #1
 800c7a6:	2a39      	cmp	r2, #57	; 0x39
 800c7a8:	d050      	beq.n	800c84c <_dtoa_r+0xb74>
 800c7aa:	3201      	adds	r2, #1
 800c7ac:	701a      	strb	r2, [r3, #0]
 800c7ae:	e747      	b.n	800c640 <_dtoa_r+0x968>
 800c7b0:	2a00      	cmp	r2, #0
 800c7b2:	dd03      	ble.n	800c7bc <_dtoa_r+0xae4>
 800c7b4:	2b39      	cmp	r3, #57	; 0x39
 800c7b6:	d0ee      	beq.n	800c796 <_dtoa_r+0xabe>
 800c7b8:	3301      	adds	r3, #1
 800c7ba:	e7c7      	b.n	800c74c <_dtoa_r+0xa74>
 800c7bc:	9a08      	ldr	r2, [sp, #32]
 800c7be:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c7c0:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c7c4:	428a      	cmp	r2, r1
 800c7c6:	d02a      	beq.n	800c81e <_dtoa_r+0xb46>
 800c7c8:	4659      	mov	r1, fp
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	220a      	movs	r2, #10
 800c7ce:	4628      	mov	r0, r5
 800c7d0:	f000 fd4a 	bl	800d268 <__multadd>
 800c7d4:	45b0      	cmp	r8, r6
 800c7d6:	4683      	mov	fp, r0
 800c7d8:	f04f 0300 	mov.w	r3, #0
 800c7dc:	f04f 020a 	mov.w	r2, #10
 800c7e0:	4641      	mov	r1, r8
 800c7e2:	4628      	mov	r0, r5
 800c7e4:	d107      	bne.n	800c7f6 <_dtoa_r+0xb1e>
 800c7e6:	f000 fd3f 	bl	800d268 <__multadd>
 800c7ea:	4680      	mov	r8, r0
 800c7ec:	4606      	mov	r6, r0
 800c7ee:	9b08      	ldr	r3, [sp, #32]
 800c7f0:	3301      	adds	r3, #1
 800c7f2:	9308      	str	r3, [sp, #32]
 800c7f4:	e775      	b.n	800c6e2 <_dtoa_r+0xa0a>
 800c7f6:	f000 fd37 	bl	800d268 <__multadd>
 800c7fa:	4631      	mov	r1, r6
 800c7fc:	4680      	mov	r8, r0
 800c7fe:	2300      	movs	r3, #0
 800c800:	220a      	movs	r2, #10
 800c802:	4628      	mov	r0, r5
 800c804:	f000 fd30 	bl	800d268 <__multadd>
 800c808:	4606      	mov	r6, r0
 800c80a:	e7f0      	b.n	800c7ee <_dtoa_r+0xb16>
 800c80c:	f1b9 0f00 	cmp.w	r9, #0
 800c810:	bfcc      	ite	gt
 800c812:	464f      	movgt	r7, r9
 800c814:	2701      	movle	r7, #1
 800c816:	f04f 0800 	mov.w	r8, #0
 800c81a:	9a03      	ldr	r2, [sp, #12]
 800c81c:	4417      	add	r7, r2
 800c81e:	4659      	mov	r1, fp
 800c820:	2201      	movs	r2, #1
 800c822:	4628      	mov	r0, r5
 800c824:	9308      	str	r3, [sp, #32]
 800c826:	f000 ff15 	bl	800d654 <__lshift>
 800c82a:	4621      	mov	r1, r4
 800c82c:	4683      	mov	fp, r0
 800c82e:	f000 ff81 	bl	800d734 <__mcmp>
 800c832:	2800      	cmp	r0, #0
 800c834:	dcb2      	bgt.n	800c79c <_dtoa_r+0xac4>
 800c836:	d102      	bne.n	800c83e <_dtoa_r+0xb66>
 800c838:	9b08      	ldr	r3, [sp, #32]
 800c83a:	07db      	lsls	r3, r3, #31
 800c83c:	d4ae      	bmi.n	800c79c <_dtoa_r+0xac4>
 800c83e:	463b      	mov	r3, r7
 800c840:	461f      	mov	r7, r3
 800c842:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c846:	2a30      	cmp	r2, #48	; 0x30
 800c848:	d0fa      	beq.n	800c840 <_dtoa_r+0xb68>
 800c84a:	e6f9      	b.n	800c640 <_dtoa_r+0x968>
 800c84c:	9a03      	ldr	r2, [sp, #12]
 800c84e:	429a      	cmp	r2, r3
 800c850:	d1a5      	bne.n	800c79e <_dtoa_r+0xac6>
 800c852:	2331      	movs	r3, #49	; 0x31
 800c854:	f10a 0a01 	add.w	sl, sl, #1
 800c858:	e779      	b.n	800c74e <_dtoa_r+0xa76>
 800c85a:	4b14      	ldr	r3, [pc, #80]	; (800c8ac <_dtoa_r+0xbd4>)
 800c85c:	f7ff baa8 	b.w	800bdb0 <_dtoa_r+0xd8>
 800c860:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c862:	2b00      	cmp	r3, #0
 800c864:	f47f aa81 	bne.w	800bd6a <_dtoa_r+0x92>
 800c868:	4b11      	ldr	r3, [pc, #68]	; (800c8b0 <_dtoa_r+0xbd8>)
 800c86a:	f7ff baa1 	b.w	800bdb0 <_dtoa_r+0xd8>
 800c86e:	f1b9 0f00 	cmp.w	r9, #0
 800c872:	dc03      	bgt.n	800c87c <_dtoa_r+0xba4>
 800c874:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c876:	2b02      	cmp	r3, #2
 800c878:	f73f aecb 	bgt.w	800c612 <_dtoa_r+0x93a>
 800c87c:	9f03      	ldr	r7, [sp, #12]
 800c87e:	4621      	mov	r1, r4
 800c880:	4658      	mov	r0, fp
 800c882:	f7ff f99d 	bl	800bbc0 <quorem>
 800c886:	9a03      	ldr	r2, [sp, #12]
 800c888:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c88c:	f807 3b01 	strb.w	r3, [r7], #1
 800c890:	1aba      	subs	r2, r7, r2
 800c892:	4591      	cmp	r9, r2
 800c894:	ddba      	ble.n	800c80c <_dtoa_r+0xb34>
 800c896:	4659      	mov	r1, fp
 800c898:	2300      	movs	r3, #0
 800c89a:	220a      	movs	r2, #10
 800c89c:	4628      	mov	r0, r5
 800c89e:	f000 fce3 	bl	800d268 <__multadd>
 800c8a2:	4683      	mov	fp, r0
 800c8a4:	e7eb      	b.n	800c87e <_dtoa_r+0xba6>
 800c8a6:	bf00      	nop
 800c8a8:	0800ec71 	.word	0x0800ec71
 800c8ac:	0800e9e4 	.word	0x0800e9e4
 800c8b0:	0800ec09 	.word	0x0800ec09

0800c8b4 <__sflush_r>:
 800c8b4:	898a      	ldrh	r2, [r1, #12]
 800c8b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8b8:	4605      	mov	r5, r0
 800c8ba:	0710      	lsls	r0, r2, #28
 800c8bc:	460c      	mov	r4, r1
 800c8be:	d457      	bmi.n	800c970 <__sflush_r+0xbc>
 800c8c0:	684b      	ldr	r3, [r1, #4]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	dc04      	bgt.n	800c8d0 <__sflush_r+0x1c>
 800c8c6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	dc01      	bgt.n	800c8d0 <__sflush_r+0x1c>
 800c8cc:	2000      	movs	r0, #0
 800c8ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c8d2:	2e00      	cmp	r6, #0
 800c8d4:	d0fa      	beq.n	800c8cc <__sflush_r+0x18>
 800c8d6:	2300      	movs	r3, #0
 800c8d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c8dc:	682f      	ldr	r7, [r5, #0]
 800c8de:	602b      	str	r3, [r5, #0]
 800c8e0:	d032      	beq.n	800c948 <__sflush_r+0x94>
 800c8e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c8e4:	89a3      	ldrh	r3, [r4, #12]
 800c8e6:	075a      	lsls	r2, r3, #29
 800c8e8:	d505      	bpl.n	800c8f6 <__sflush_r+0x42>
 800c8ea:	6863      	ldr	r3, [r4, #4]
 800c8ec:	1ac0      	subs	r0, r0, r3
 800c8ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c8f0:	b10b      	cbz	r3, 800c8f6 <__sflush_r+0x42>
 800c8f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c8f4:	1ac0      	subs	r0, r0, r3
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	4602      	mov	r2, r0
 800c8fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c8fc:	4628      	mov	r0, r5
 800c8fe:	6a21      	ldr	r1, [r4, #32]
 800c900:	47b0      	blx	r6
 800c902:	1c43      	adds	r3, r0, #1
 800c904:	89a3      	ldrh	r3, [r4, #12]
 800c906:	d106      	bne.n	800c916 <__sflush_r+0x62>
 800c908:	6829      	ldr	r1, [r5, #0]
 800c90a:	291d      	cmp	r1, #29
 800c90c:	d82c      	bhi.n	800c968 <__sflush_r+0xb4>
 800c90e:	4a29      	ldr	r2, [pc, #164]	; (800c9b4 <__sflush_r+0x100>)
 800c910:	40ca      	lsrs	r2, r1
 800c912:	07d6      	lsls	r6, r2, #31
 800c914:	d528      	bpl.n	800c968 <__sflush_r+0xb4>
 800c916:	2200      	movs	r2, #0
 800c918:	6062      	str	r2, [r4, #4]
 800c91a:	6922      	ldr	r2, [r4, #16]
 800c91c:	04d9      	lsls	r1, r3, #19
 800c91e:	6022      	str	r2, [r4, #0]
 800c920:	d504      	bpl.n	800c92c <__sflush_r+0x78>
 800c922:	1c42      	adds	r2, r0, #1
 800c924:	d101      	bne.n	800c92a <__sflush_r+0x76>
 800c926:	682b      	ldr	r3, [r5, #0]
 800c928:	b903      	cbnz	r3, 800c92c <__sflush_r+0x78>
 800c92a:	6560      	str	r0, [r4, #84]	; 0x54
 800c92c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c92e:	602f      	str	r7, [r5, #0]
 800c930:	2900      	cmp	r1, #0
 800c932:	d0cb      	beq.n	800c8cc <__sflush_r+0x18>
 800c934:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c938:	4299      	cmp	r1, r3
 800c93a:	d002      	beq.n	800c942 <__sflush_r+0x8e>
 800c93c:	4628      	mov	r0, r5
 800c93e:	f7fd faff 	bl	8009f40 <_free_r>
 800c942:	2000      	movs	r0, #0
 800c944:	6360      	str	r0, [r4, #52]	; 0x34
 800c946:	e7c2      	b.n	800c8ce <__sflush_r+0x1a>
 800c948:	6a21      	ldr	r1, [r4, #32]
 800c94a:	2301      	movs	r3, #1
 800c94c:	4628      	mov	r0, r5
 800c94e:	47b0      	blx	r6
 800c950:	1c41      	adds	r1, r0, #1
 800c952:	d1c7      	bne.n	800c8e4 <__sflush_r+0x30>
 800c954:	682b      	ldr	r3, [r5, #0]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d0c4      	beq.n	800c8e4 <__sflush_r+0x30>
 800c95a:	2b1d      	cmp	r3, #29
 800c95c:	d001      	beq.n	800c962 <__sflush_r+0xae>
 800c95e:	2b16      	cmp	r3, #22
 800c960:	d101      	bne.n	800c966 <__sflush_r+0xb2>
 800c962:	602f      	str	r7, [r5, #0]
 800c964:	e7b2      	b.n	800c8cc <__sflush_r+0x18>
 800c966:	89a3      	ldrh	r3, [r4, #12]
 800c968:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c96c:	81a3      	strh	r3, [r4, #12]
 800c96e:	e7ae      	b.n	800c8ce <__sflush_r+0x1a>
 800c970:	690f      	ldr	r7, [r1, #16]
 800c972:	2f00      	cmp	r7, #0
 800c974:	d0aa      	beq.n	800c8cc <__sflush_r+0x18>
 800c976:	0793      	lsls	r3, r2, #30
 800c978:	bf18      	it	ne
 800c97a:	2300      	movne	r3, #0
 800c97c:	680e      	ldr	r6, [r1, #0]
 800c97e:	bf08      	it	eq
 800c980:	694b      	ldreq	r3, [r1, #20]
 800c982:	1bf6      	subs	r6, r6, r7
 800c984:	600f      	str	r7, [r1, #0]
 800c986:	608b      	str	r3, [r1, #8]
 800c988:	2e00      	cmp	r6, #0
 800c98a:	dd9f      	ble.n	800c8cc <__sflush_r+0x18>
 800c98c:	4633      	mov	r3, r6
 800c98e:	463a      	mov	r2, r7
 800c990:	4628      	mov	r0, r5
 800c992:	6a21      	ldr	r1, [r4, #32]
 800c994:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800c998:	47e0      	blx	ip
 800c99a:	2800      	cmp	r0, #0
 800c99c:	dc06      	bgt.n	800c9ac <__sflush_r+0xf8>
 800c99e:	89a3      	ldrh	r3, [r4, #12]
 800c9a0:	f04f 30ff 	mov.w	r0, #4294967295
 800c9a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9a8:	81a3      	strh	r3, [r4, #12]
 800c9aa:	e790      	b.n	800c8ce <__sflush_r+0x1a>
 800c9ac:	4407      	add	r7, r0
 800c9ae:	1a36      	subs	r6, r6, r0
 800c9b0:	e7ea      	b.n	800c988 <__sflush_r+0xd4>
 800c9b2:	bf00      	nop
 800c9b4:	20400001 	.word	0x20400001

0800c9b8 <_fflush_r>:
 800c9b8:	b538      	push	{r3, r4, r5, lr}
 800c9ba:	690b      	ldr	r3, [r1, #16]
 800c9bc:	4605      	mov	r5, r0
 800c9be:	460c      	mov	r4, r1
 800c9c0:	b913      	cbnz	r3, 800c9c8 <_fflush_r+0x10>
 800c9c2:	2500      	movs	r5, #0
 800c9c4:	4628      	mov	r0, r5
 800c9c6:	bd38      	pop	{r3, r4, r5, pc}
 800c9c8:	b118      	cbz	r0, 800c9d2 <_fflush_r+0x1a>
 800c9ca:	6983      	ldr	r3, [r0, #24]
 800c9cc:	b90b      	cbnz	r3, 800c9d2 <_fflush_r+0x1a>
 800c9ce:	f7fd f9cb 	bl	8009d68 <__sinit>
 800c9d2:	4b14      	ldr	r3, [pc, #80]	; (800ca24 <_fflush_r+0x6c>)
 800c9d4:	429c      	cmp	r4, r3
 800c9d6:	d11b      	bne.n	800ca10 <_fflush_r+0x58>
 800c9d8:	686c      	ldr	r4, [r5, #4]
 800c9da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d0ef      	beq.n	800c9c2 <_fflush_r+0xa>
 800c9e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c9e4:	07d0      	lsls	r0, r2, #31
 800c9e6:	d404      	bmi.n	800c9f2 <_fflush_r+0x3a>
 800c9e8:	0599      	lsls	r1, r3, #22
 800c9ea:	d402      	bmi.n	800c9f2 <_fflush_r+0x3a>
 800c9ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c9ee:	f7fd fa7e 	bl	8009eee <__retarget_lock_acquire_recursive>
 800c9f2:	4628      	mov	r0, r5
 800c9f4:	4621      	mov	r1, r4
 800c9f6:	f7ff ff5d 	bl	800c8b4 <__sflush_r>
 800c9fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c9fc:	4605      	mov	r5, r0
 800c9fe:	07da      	lsls	r2, r3, #31
 800ca00:	d4e0      	bmi.n	800c9c4 <_fflush_r+0xc>
 800ca02:	89a3      	ldrh	r3, [r4, #12]
 800ca04:	059b      	lsls	r3, r3, #22
 800ca06:	d4dd      	bmi.n	800c9c4 <_fflush_r+0xc>
 800ca08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca0a:	f7fd fa71 	bl	8009ef0 <__retarget_lock_release_recursive>
 800ca0e:	e7d9      	b.n	800c9c4 <_fflush_r+0xc>
 800ca10:	4b05      	ldr	r3, [pc, #20]	; (800ca28 <_fflush_r+0x70>)
 800ca12:	429c      	cmp	r4, r3
 800ca14:	d101      	bne.n	800ca1a <_fflush_r+0x62>
 800ca16:	68ac      	ldr	r4, [r5, #8]
 800ca18:	e7df      	b.n	800c9da <_fflush_r+0x22>
 800ca1a:	4b04      	ldr	r3, [pc, #16]	; (800ca2c <_fflush_r+0x74>)
 800ca1c:	429c      	cmp	r4, r3
 800ca1e:	bf08      	it	eq
 800ca20:	68ec      	ldreq	r4, [r5, #12]
 800ca22:	e7da      	b.n	800c9da <_fflush_r+0x22>
 800ca24:	0800e990 	.word	0x0800e990
 800ca28:	0800e9b0 	.word	0x0800e9b0
 800ca2c:	0800e970 	.word	0x0800e970

0800ca30 <fiprintf>:
 800ca30:	b40e      	push	{r1, r2, r3}
 800ca32:	b503      	push	{r0, r1, lr}
 800ca34:	4601      	mov	r1, r0
 800ca36:	ab03      	add	r3, sp, #12
 800ca38:	4805      	ldr	r0, [pc, #20]	; (800ca50 <fiprintf+0x20>)
 800ca3a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca3e:	6800      	ldr	r0, [r0, #0]
 800ca40:	9301      	str	r3, [sp, #4]
 800ca42:	f001 f9ff 	bl	800de44 <_vfiprintf_r>
 800ca46:	b002      	add	sp, #8
 800ca48:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca4c:	b003      	add	sp, #12
 800ca4e:	4770      	bx	lr
 800ca50:	2000024c 	.word	0x2000024c

0800ca54 <rshift>:
 800ca54:	6903      	ldr	r3, [r0, #16]
 800ca56:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ca5a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ca5e:	f100 0414 	add.w	r4, r0, #20
 800ca62:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ca66:	dd46      	ble.n	800caf6 <rshift+0xa2>
 800ca68:	f011 011f 	ands.w	r1, r1, #31
 800ca6c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ca70:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ca74:	d10c      	bne.n	800ca90 <rshift+0x3c>
 800ca76:	4629      	mov	r1, r5
 800ca78:	f100 0710 	add.w	r7, r0, #16
 800ca7c:	42b1      	cmp	r1, r6
 800ca7e:	d335      	bcc.n	800caec <rshift+0x98>
 800ca80:	1a9b      	subs	r3, r3, r2
 800ca82:	009b      	lsls	r3, r3, #2
 800ca84:	1eea      	subs	r2, r5, #3
 800ca86:	4296      	cmp	r6, r2
 800ca88:	bf38      	it	cc
 800ca8a:	2300      	movcc	r3, #0
 800ca8c:	4423      	add	r3, r4
 800ca8e:	e015      	b.n	800cabc <rshift+0x68>
 800ca90:	46a1      	mov	r9, r4
 800ca92:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ca96:	f1c1 0820 	rsb	r8, r1, #32
 800ca9a:	40cf      	lsrs	r7, r1
 800ca9c:	f105 0e04 	add.w	lr, r5, #4
 800caa0:	4576      	cmp	r6, lr
 800caa2:	46f4      	mov	ip, lr
 800caa4:	d816      	bhi.n	800cad4 <rshift+0x80>
 800caa6:	1a9a      	subs	r2, r3, r2
 800caa8:	0092      	lsls	r2, r2, #2
 800caaa:	3a04      	subs	r2, #4
 800caac:	3501      	adds	r5, #1
 800caae:	42ae      	cmp	r6, r5
 800cab0:	bf38      	it	cc
 800cab2:	2200      	movcc	r2, #0
 800cab4:	18a3      	adds	r3, r4, r2
 800cab6:	50a7      	str	r7, [r4, r2]
 800cab8:	b107      	cbz	r7, 800cabc <rshift+0x68>
 800caba:	3304      	adds	r3, #4
 800cabc:	42a3      	cmp	r3, r4
 800cabe:	eba3 0204 	sub.w	r2, r3, r4
 800cac2:	bf08      	it	eq
 800cac4:	2300      	moveq	r3, #0
 800cac6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800caca:	6102      	str	r2, [r0, #16]
 800cacc:	bf08      	it	eq
 800cace:	6143      	streq	r3, [r0, #20]
 800cad0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cad4:	f8dc c000 	ldr.w	ip, [ip]
 800cad8:	fa0c fc08 	lsl.w	ip, ip, r8
 800cadc:	ea4c 0707 	orr.w	r7, ip, r7
 800cae0:	f849 7b04 	str.w	r7, [r9], #4
 800cae4:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cae8:	40cf      	lsrs	r7, r1
 800caea:	e7d9      	b.n	800caa0 <rshift+0x4c>
 800caec:	f851 cb04 	ldr.w	ip, [r1], #4
 800caf0:	f847 cf04 	str.w	ip, [r7, #4]!
 800caf4:	e7c2      	b.n	800ca7c <rshift+0x28>
 800caf6:	4623      	mov	r3, r4
 800caf8:	e7e0      	b.n	800cabc <rshift+0x68>

0800cafa <__hexdig_fun>:
 800cafa:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800cafe:	2b09      	cmp	r3, #9
 800cb00:	d802      	bhi.n	800cb08 <__hexdig_fun+0xe>
 800cb02:	3820      	subs	r0, #32
 800cb04:	b2c0      	uxtb	r0, r0
 800cb06:	4770      	bx	lr
 800cb08:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800cb0c:	2b05      	cmp	r3, #5
 800cb0e:	d801      	bhi.n	800cb14 <__hexdig_fun+0x1a>
 800cb10:	3847      	subs	r0, #71	; 0x47
 800cb12:	e7f7      	b.n	800cb04 <__hexdig_fun+0xa>
 800cb14:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800cb18:	2b05      	cmp	r3, #5
 800cb1a:	d801      	bhi.n	800cb20 <__hexdig_fun+0x26>
 800cb1c:	3827      	subs	r0, #39	; 0x27
 800cb1e:	e7f1      	b.n	800cb04 <__hexdig_fun+0xa>
 800cb20:	2000      	movs	r0, #0
 800cb22:	4770      	bx	lr

0800cb24 <__gethex>:
 800cb24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb28:	b08b      	sub	sp, #44	; 0x2c
 800cb2a:	9305      	str	r3, [sp, #20]
 800cb2c:	4bb2      	ldr	r3, [pc, #712]	; (800cdf8 <__gethex+0x2d4>)
 800cb2e:	9002      	str	r0, [sp, #8]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	468b      	mov	fp, r1
 800cb34:	4618      	mov	r0, r3
 800cb36:	4690      	mov	r8, r2
 800cb38:	9303      	str	r3, [sp, #12]
 800cb3a:	f7f3 fb83 	bl	8000244 <strlen>
 800cb3e:	4682      	mov	sl, r0
 800cb40:	9b03      	ldr	r3, [sp, #12]
 800cb42:	f8db 2000 	ldr.w	r2, [fp]
 800cb46:	4403      	add	r3, r0
 800cb48:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800cb4c:	9306      	str	r3, [sp, #24]
 800cb4e:	1c93      	adds	r3, r2, #2
 800cb50:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800cb54:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800cb58:	32fe      	adds	r2, #254	; 0xfe
 800cb5a:	18d1      	adds	r1, r2, r3
 800cb5c:	461f      	mov	r7, r3
 800cb5e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800cb62:	9101      	str	r1, [sp, #4]
 800cb64:	2830      	cmp	r0, #48	; 0x30
 800cb66:	d0f8      	beq.n	800cb5a <__gethex+0x36>
 800cb68:	f7ff ffc7 	bl	800cafa <__hexdig_fun>
 800cb6c:	4604      	mov	r4, r0
 800cb6e:	2800      	cmp	r0, #0
 800cb70:	d13a      	bne.n	800cbe8 <__gethex+0xc4>
 800cb72:	4652      	mov	r2, sl
 800cb74:	4638      	mov	r0, r7
 800cb76:	9903      	ldr	r1, [sp, #12]
 800cb78:	f001 fab0 	bl	800e0dc <strncmp>
 800cb7c:	4605      	mov	r5, r0
 800cb7e:	2800      	cmp	r0, #0
 800cb80:	d166      	bne.n	800cc50 <__gethex+0x12c>
 800cb82:	f817 000a 	ldrb.w	r0, [r7, sl]
 800cb86:	eb07 060a 	add.w	r6, r7, sl
 800cb8a:	f7ff ffb6 	bl	800cafa <__hexdig_fun>
 800cb8e:	2800      	cmp	r0, #0
 800cb90:	d060      	beq.n	800cc54 <__gethex+0x130>
 800cb92:	4633      	mov	r3, r6
 800cb94:	7818      	ldrb	r0, [r3, #0]
 800cb96:	461f      	mov	r7, r3
 800cb98:	2830      	cmp	r0, #48	; 0x30
 800cb9a:	f103 0301 	add.w	r3, r3, #1
 800cb9e:	d0f9      	beq.n	800cb94 <__gethex+0x70>
 800cba0:	f7ff ffab 	bl	800cafa <__hexdig_fun>
 800cba4:	2301      	movs	r3, #1
 800cba6:	fab0 f480 	clz	r4, r0
 800cbaa:	4635      	mov	r5, r6
 800cbac:	0964      	lsrs	r4, r4, #5
 800cbae:	9301      	str	r3, [sp, #4]
 800cbb0:	463a      	mov	r2, r7
 800cbb2:	4616      	mov	r6, r2
 800cbb4:	7830      	ldrb	r0, [r6, #0]
 800cbb6:	3201      	adds	r2, #1
 800cbb8:	f7ff ff9f 	bl	800cafa <__hexdig_fun>
 800cbbc:	2800      	cmp	r0, #0
 800cbbe:	d1f8      	bne.n	800cbb2 <__gethex+0x8e>
 800cbc0:	4652      	mov	r2, sl
 800cbc2:	4630      	mov	r0, r6
 800cbc4:	9903      	ldr	r1, [sp, #12]
 800cbc6:	f001 fa89 	bl	800e0dc <strncmp>
 800cbca:	b980      	cbnz	r0, 800cbee <__gethex+0xca>
 800cbcc:	b94d      	cbnz	r5, 800cbe2 <__gethex+0xbe>
 800cbce:	eb06 050a 	add.w	r5, r6, sl
 800cbd2:	462a      	mov	r2, r5
 800cbd4:	4616      	mov	r6, r2
 800cbd6:	7830      	ldrb	r0, [r6, #0]
 800cbd8:	3201      	adds	r2, #1
 800cbda:	f7ff ff8e 	bl	800cafa <__hexdig_fun>
 800cbde:	2800      	cmp	r0, #0
 800cbe0:	d1f8      	bne.n	800cbd4 <__gethex+0xb0>
 800cbe2:	1bad      	subs	r5, r5, r6
 800cbe4:	00ad      	lsls	r5, r5, #2
 800cbe6:	e004      	b.n	800cbf2 <__gethex+0xce>
 800cbe8:	2400      	movs	r4, #0
 800cbea:	4625      	mov	r5, r4
 800cbec:	e7e0      	b.n	800cbb0 <__gethex+0x8c>
 800cbee:	2d00      	cmp	r5, #0
 800cbf0:	d1f7      	bne.n	800cbe2 <__gethex+0xbe>
 800cbf2:	7833      	ldrb	r3, [r6, #0]
 800cbf4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cbf8:	2b50      	cmp	r3, #80	; 0x50
 800cbfa:	d139      	bne.n	800cc70 <__gethex+0x14c>
 800cbfc:	7873      	ldrb	r3, [r6, #1]
 800cbfe:	2b2b      	cmp	r3, #43	; 0x2b
 800cc00:	d02a      	beq.n	800cc58 <__gethex+0x134>
 800cc02:	2b2d      	cmp	r3, #45	; 0x2d
 800cc04:	d02c      	beq.n	800cc60 <__gethex+0x13c>
 800cc06:	f04f 0900 	mov.w	r9, #0
 800cc0a:	1c71      	adds	r1, r6, #1
 800cc0c:	7808      	ldrb	r0, [r1, #0]
 800cc0e:	f7ff ff74 	bl	800cafa <__hexdig_fun>
 800cc12:	1e43      	subs	r3, r0, #1
 800cc14:	b2db      	uxtb	r3, r3
 800cc16:	2b18      	cmp	r3, #24
 800cc18:	d82a      	bhi.n	800cc70 <__gethex+0x14c>
 800cc1a:	f1a0 0210 	sub.w	r2, r0, #16
 800cc1e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cc22:	f7ff ff6a 	bl	800cafa <__hexdig_fun>
 800cc26:	1e43      	subs	r3, r0, #1
 800cc28:	b2db      	uxtb	r3, r3
 800cc2a:	2b18      	cmp	r3, #24
 800cc2c:	d91b      	bls.n	800cc66 <__gethex+0x142>
 800cc2e:	f1b9 0f00 	cmp.w	r9, #0
 800cc32:	d000      	beq.n	800cc36 <__gethex+0x112>
 800cc34:	4252      	negs	r2, r2
 800cc36:	4415      	add	r5, r2
 800cc38:	f8cb 1000 	str.w	r1, [fp]
 800cc3c:	b1d4      	cbz	r4, 800cc74 <__gethex+0x150>
 800cc3e:	9b01      	ldr	r3, [sp, #4]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	bf14      	ite	ne
 800cc44:	2700      	movne	r7, #0
 800cc46:	2706      	moveq	r7, #6
 800cc48:	4638      	mov	r0, r7
 800cc4a:	b00b      	add	sp, #44	; 0x2c
 800cc4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc50:	463e      	mov	r6, r7
 800cc52:	4625      	mov	r5, r4
 800cc54:	2401      	movs	r4, #1
 800cc56:	e7cc      	b.n	800cbf2 <__gethex+0xce>
 800cc58:	f04f 0900 	mov.w	r9, #0
 800cc5c:	1cb1      	adds	r1, r6, #2
 800cc5e:	e7d5      	b.n	800cc0c <__gethex+0xe8>
 800cc60:	f04f 0901 	mov.w	r9, #1
 800cc64:	e7fa      	b.n	800cc5c <__gethex+0x138>
 800cc66:	230a      	movs	r3, #10
 800cc68:	fb03 0202 	mla	r2, r3, r2, r0
 800cc6c:	3a10      	subs	r2, #16
 800cc6e:	e7d6      	b.n	800cc1e <__gethex+0xfa>
 800cc70:	4631      	mov	r1, r6
 800cc72:	e7e1      	b.n	800cc38 <__gethex+0x114>
 800cc74:	4621      	mov	r1, r4
 800cc76:	1bf3      	subs	r3, r6, r7
 800cc78:	3b01      	subs	r3, #1
 800cc7a:	2b07      	cmp	r3, #7
 800cc7c:	dc0a      	bgt.n	800cc94 <__gethex+0x170>
 800cc7e:	9802      	ldr	r0, [sp, #8]
 800cc80:	f000 fa90 	bl	800d1a4 <_Balloc>
 800cc84:	4604      	mov	r4, r0
 800cc86:	b940      	cbnz	r0, 800cc9a <__gethex+0x176>
 800cc88:	4602      	mov	r2, r0
 800cc8a:	21de      	movs	r1, #222	; 0xde
 800cc8c:	4b5b      	ldr	r3, [pc, #364]	; (800cdfc <__gethex+0x2d8>)
 800cc8e:	485c      	ldr	r0, [pc, #368]	; (800ce00 <__gethex+0x2dc>)
 800cc90:	f7fe ff68 	bl	800bb64 <__assert_func>
 800cc94:	3101      	adds	r1, #1
 800cc96:	105b      	asrs	r3, r3, #1
 800cc98:	e7ef      	b.n	800cc7a <__gethex+0x156>
 800cc9a:	f04f 0b00 	mov.w	fp, #0
 800cc9e:	f100 0914 	add.w	r9, r0, #20
 800cca2:	f1ca 0301 	rsb	r3, sl, #1
 800cca6:	f8cd 9010 	str.w	r9, [sp, #16]
 800ccaa:	f8cd b004 	str.w	fp, [sp, #4]
 800ccae:	9308      	str	r3, [sp, #32]
 800ccb0:	42b7      	cmp	r7, r6
 800ccb2:	d33f      	bcc.n	800cd34 <__gethex+0x210>
 800ccb4:	9f04      	ldr	r7, [sp, #16]
 800ccb6:	9b01      	ldr	r3, [sp, #4]
 800ccb8:	f847 3b04 	str.w	r3, [r7], #4
 800ccbc:	eba7 0709 	sub.w	r7, r7, r9
 800ccc0:	10bf      	asrs	r7, r7, #2
 800ccc2:	6127      	str	r7, [r4, #16]
 800ccc4:	4618      	mov	r0, r3
 800ccc6:	f000 fb5f 	bl	800d388 <__hi0bits>
 800ccca:	017f      	lsls	r7, r7, #5
 800cccc:	f8d8 6000 	ldr.w	r6, [r8]
 800ccd0:	1a3f      	subs	r7, r7, r0
 800ccd2:	42b7      	cmp	r7, r6
 800ccd4:	dd62      	ble.n	800cd9c <__gethex+0x278>
 800ccd6:	1bbf      	subs	r7, r7, r6
 800ccd8:	4639      	mov	r1, r7
 800ccda:	4620      	mov	r0, r4
 800ccdc:	f000 fef9 	bl	800dad2 <__any_on>
 800cce0:	4682      	mov	sl, r0
 800cce2:	b1a8      	cbz	r0, 800cd10 <__gethex+0x1ec>
 800cce4:	f04f 0a01 	mov.w	sl, #1
 800cce8:	1e7b      	subs	r3, r7, #1
 800ccea:	1159      	asrs	r1, r3, #5
 800ccec:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800ccf0:	f003 021f 	and.w	r2, r3, #31
 800ccf4:	fa0a f202 	lsl.w	r2, sl, r2
 800ccf8:	420a      	tst	r2, r1
 800ccfa:	d009      	beq.n	800cd10 <__gethex+0x1ec>
 800ccfc:	4553      	cmp	r3, sl
 800ccfe:	dd05      	ble.n	800cd0c <__gethex+0x1e8>
 800cd00:	4620      	mov	r0, r4
 800cd02:	1eb9      	subs	r1, r7, #2
 800cd04:	f000 fee5 	bl	800dad2 <__any_on>
 800cd08:	2800      	cmp	r0, #0
 800cd0a:	d144      	bne.n	800cd96 <__gethex+0x272>
 800cd0c:	f04f 0a02 	mov.w	sl, #2
 800cd10:	4639      	mov	r1, r7
 800cd12:	4620      	mov	r0, r4
 800cd14:	f7ff fe9e 	bl	800ca54 <rshift>
 800cd18:	443d      	add	r5, r7
 800cd1a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cd1e:	42ab      	cmp	r3, r5
 800cd20:	da4a      	bge.n	800cdb8 <__gethex+0x294>
 800cd22:	4621      	mov	r1, r4
 800cd24:	9802      	ldr	r0, [sp, #8]
 800cd26:	f000 fa7d 	bl	800d224 <_Bfree>
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cd2e:	27a3      	movs	r7, #163	; 0xa3
 800cd30:	6013      	str	r3, [r2, #0]
 800cd32:	e789      	b.n	800cc48 <__gethex+0x124>
 800cd34:	1e73      	subs	r3, r6, #1
 800cd36:	9a06      	ldr	r2, [sp, #24]
 800cd38:	9307      	str	r3, [sp, #28]
 800cd3a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cd3e:	4293      	cmp	r3, r2
 800cd40:	d019      	beq.n	800cd76 <__gethex+0x252>
 800cd42:	f1bb 0f20 	cmp.w	fp, #32
 800cd46:	d107      	bne.n	800cd58 <__gethex+0x234>
 800cd48:	9b04      	ldr	r3, [sp, #16]
 800cd4a:	9a01      	ldr	r2, [sp, #4]
 800cd4c:	f843 2b04 	str.w	r2, [r3], #4
 800cd50:	9304      	str	r3, [sp, #16]
 800cd52:	2300      	movs	r3, #0
 800cd54:	469b      	mov	fp, r3
 800cd56:	9301      	str	r3, [sp, #4]
 800cd58:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800cd5c:	f7ff fecd 	bl	800cafa <__hexdig_fun>
 800cd60:	9b01      	ldr	r3, [sp, #4]
 800cd62:	f000 000f 	and.w	r0, r0, #15
 800cd66:	fa00 f00b 	lsl.w	r0, r0, fp
 800cd6a:	4303      	orrs	r3, r0
 800cd6c:	9301      	str	r3, [sp, #4]
 800cd6e:	f10b 0b04 	add.w	fp, fp, #4
 800cd72:	9b07      	ldr	r3, [sp, #28]
 800cd74:	e00d      	b.n	800cd92 <__gethex+0x26e>
 800cd76:	9a08      	ldr	r2, [sp, #32]
 800cd78:	1e73      	subs	r3, r6, #1
 800cd7a:	4413      	add	r3, r2
 800cd7c:	42bb      	cmp	r3, r7
 800cd7e:	d3e0      	bcc.n	800cd42 <__gethex+0x21e>
 800cd80:	4618      	mov	r0, r3
 800cd82:	4652      	mov	r2, sl
 800cd84:	9903      	ldr	r1, [sp, #12]
 800cd86:	9309      	str	r3, [sp, #36]	; 0x24
 800cd88:	f001 f9a8 	bl	800e0dc <strncmp>
 800cd8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd8e:	2800      	cmp	r0, #0
 800cd90:	d1d7      	bne.n	800cd42 <__gethex+0x21e>
 800cd92:	461e      	mov	r6, r3
 800cd94:	e78c      	b.n	800ccb0 <__gethex+0x18c>
 800cd96:	f04f 0a03 	mov.w	sl, #3
 800cd9a:	e7b9      	b.n	800cd10 <__gethex+0x1ec>
 800cd9c:	da09      	bge.n	800cdb2 <__gethex+0x28e>
 800cd9e:	1bf7      	subs	r7, r6, r7
 800cda0:	4621      	mov	r1, r4
 800cda2:	463a      	mov	r2, r7
 800cda4:	9802      	ldr	r0, [sp, #8]
 800cda6:	f000 fc55 	bl	800d654 <__lshift>
 800cdaa:	4604      	mov	r4, r0
 800cdac:	1bed      	subs	r5, r5, r7
 800cdae:	f100 0914 	add.w	r9, r0, #20
 800cdb2:	f04f 0a00 	mov.w	sl, #0
 800cdb6:	e7b0      	b.n	800cd1a <__gethex+0x1f6>
 800cdb8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800cdbc:	42a8      	cmp	r0, r5
 800cdbe:	dd72      	ble.n	800cea6 <__gethex+0x382>
 800cdc0:	1b45      	subs	r5, r0, r5
 800cdc2:	42ae      	cmp	r6, r5
 800cdc4:	dc35      	bgt.n	800ce32 <__gethex+0x30e>
 800cdc6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cdca:	2b02      	cmp	r3, #2
 800cdcc:	d029      	beq.n	800ce22 <__gethex+0x2fe>
 800cdce:	2b03      	cmp	r3, #3
 800cdd0:	d02b      	beq.n	800ce2a <__gethex+0x306>
 800cdd2:	2b01      	cmp	r3, #1
 800cdd4:	d11c      	bne.n	800ce10 <__gethex+0x2ec>
 800cdd6:	42ae      	cmp	r6, r5
 800cdd8:	d11a      	bne.n	800ce10 <__gethex+0x2ec>
 800cdda:	2e01      	cmp	r6, #1
 800cddc:	d112      	bne.n	800ce04 <__gethex+0x2e0>
 800cdde:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cde2:	9a05      	ldr	r2, [sp, #20]
 800cde4:	2762      	movs	r7, #98	; 0x62
 800cde6:	6013      	str	r3, [r2, #0]
 800cde8:	2301      	movs	r3, #1
 800cdea:	6123      	str	r3, [r4, #16]
 800cdec:	f8c9 3000 	str.w	r3, [r9]
 800cdf0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cdf2:	601c      	str	r4, [r3, #0]
 800cdf4:	e728      	b.n	800cc48 <__gethex+0x124>
 800cdf6:	bf00      	nop
 800cdf8:	0800ece8 	.word	0x0800ece8
 800cdfc:	0800ec71 	.word	0x0800ec71
 800ce00:	0800ec82 	.word	0x0800ec82
 800ce04:	4620      	mov	r0, r4
 800ce06:	1e71      	subs	r1, r6, #1
 800ce08:	f000 fe63 	bl	800dad2 <__any_on>
 800ce0c:	2800      	cmp	r0, #0
 800ce0e:	d1e6      	bne.n	800cdde <__gethex+0x2ba>
 800ce10:	4621      	mov	r1, r4
 800ce12:	9802      	ldr	r0, [sp, #8]
 800ce14:	f000 fa06 	bl	800d224 <_Bfree>
 800ce18:	2300      	movs	r3, #0
 800ce1a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ce1c:	2750      	movs	r7, #80	; 0x50
 800ce1e:	6013      	str	r3, [r2, #0]
 800ce20:	e712      	b.n	800cc48 <__gethex+0x124>
 800ce22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d1f3      	bne.n	800ce10 <__gethex+0x2ec>
 800ce28:	e7d9      	b.n	800cdde <__gethex+0x2ba>
 800ce2a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d1d6      	bne.n	800cdde <__gethex+0x2ba>
 800ce30:	e7ee      	b.n	800ce10 <__gethex+0x2ec>
 800ce32:	1e6f      	subs	r7, r5, #1
 800ce34:	f1ba 0f00 	cmp.w	sl, #0
 800ce38:	d132      	bne.n	800cea0 <__gethex+0x37c>
 800ce3a:	b127      	cbz	r7, 800ce46 <__gethex+0x322>
 800ce3c:	4639      	mov	r1, r7
 800ce3e:	4620      	mov	r0, r4
 800ce40:	f000 fe47 	bl	800dad2 <__any_on>
 800ce44:	4682      	mov	sl, r0
 800ce46:	2101      	movs	r1, #1
 800ce48:	117b      	asrs	r3, r7, #5
 800ce4a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ce4e:	f007 071f 	and.w	r7, r7, #31
 800ce52:	fa01 f707 	lsl.w	r7, r1, r7
 800ce56:	421f      	tst	r7, r3
 800ce58:	f04f 0702 	mov.w	r7, #2
 800ce5c:	4629      	mov	r1, r5
 800ce5e:	4620      	mov	r0, r4
 800ce60:	bf18      	it	ne
 800ce62:	f04a 0a02 	orrne.w	sl, sl, #2
 800ce66:	1b76      	subs	r6, r6, r5
 800ce68:	f7ff fdf4 	bl	800ca54 <rshift>
 800ce6c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ce70:	f1ba 0f00 	cmp.w	sl, #0
 800ce74:	d048      	beq.n	800cf08 <__gethex+0x3e4>
 800ce76:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ce7a:	2b02      	cmp	r3, #2
 800ce7c:	d015      	beq.n	800ceaa <__gethex+0x386>
 800ce7e:	2b03      	cmp	r3, #3
 800ce80:	d017      	beq.n	800ceb2 <__gethex+0x38e>
 800ce82:	2b01      	cmp	r3, #1
 800ce84:	d109      	bne.n	800ce9a <__gethex+0x376>
 800ce86:	f01a 0f02 	tst.w	sl, #2
 800ce8a:	d006      	beq.n	800ce9a <__gethex+0x376>
 800ce8c:	f8d9 0000 	ldr.w	r0, [r9]
 800ce90:	ea4a 0a00 	orr.w	sl, sl, r0
 800ce94:	f01a 0f01 	tst.w	sl, #1
 800ce98:	d10e      	bne.n	800ceb8 <__gethex+0x394>
 800ce9a:	f047 0710 	orr.w	r7, r7, #16
 800ce9e:	e033      	b.n	800cf08 <__gethex+0x3e4>
 800cea0:	f04f 0a01 	mov.w	sl, #1
 800cea4:	e7cf      	b.n	800ce46 <__gethex+0x322>
 800cea6:	2701      	movs	r7, #1
 800cea8:	e7e2      	b.n	800ce70 <__gethex+0x34c>
 800ceaa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ceac:	f1c3 0301 	rsb	r3, r3, #1
 800ceb0:	9315      	str	r3, [sp, #84]	; 0x54
 800ceb2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d0f0      	beq.n	800ce9a <__gethex+0x376>
 800ceb8:	f04f 0c00 	mov.w	ip, #0
 800cebc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cec0:	f104 0314 	add.w	r3, r4, #20
 800cec4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800cec8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800cecc:	4618      	mov	r0, r3
 800cece:	f853 2b04 	ldr.w	r2, [r3], #4
 800ced2:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ced6:	d01c      	beq.n	800cf12 <__gethex+0x3ee>
 800ced8:	3201      	adds	r2, #1
 800ceda:	6002      	str	r2, [r0, #0]
 800cedc:	2f02      	cmp	r7, #2
 800cede:	f104 0314 	add.w	r3, r4, #20
 800cee2:	d13d      	bne.n	800cf60 <__gethex+0x43c>
 800cee4:	f8d8 2000 	ldr.w	r2, [r8]
 800cee8:	3a01      	subs	r2, #1
 800ceea:	42b2      	cmp	r2, r6
 800ceec:	d10a      	bne.n	800cf04 <__gethex+0x3e0>
 800ceee:	2201      	movs	r2, #1
 800cef0:	1171      	asrs	r1, r6, #5
 800cef2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cef6:	f006 061f 	and.w	r6, r6, #31
 800cefa:	fa02 f606 	lsl.w	r6, r2, r6
 800cefe:	421e      	tst	r6, r3
 800cf00:	bf18      	it	ne
 800cf02:	4617      	movne	r7, r2
 800cf04:	f047 0720 	orr.w	r7, r7, #32
 800cf08:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cf0a:	601c      	str	r4, [r3, #0]
 800cf0c:	9b05      	ldr	r3, [sp, #20]
 800cf0e:	601d      	str	r5, [r3, #0]
 800cf10:	e69a      	b.n	800cc48 <__gethex+0x124>
 800cf12:	4299      	cmp	r1, r3
 800cf14:	f843 cc04 	str.w	ip, [r3, #-4]
 800cf18:	d8d8      	bhi.n	800cecc <__gethex+0x3a8>
 800cf1a:	68a3      	ldr	r3, [r4, #8]
 800cf1c:	459b      	cmp	fp, r3
 800cf1e:	db17      	blt.n	800cf50 <__gethex+0x42c>
 800cf20:	6861      	ldr	r1, [r4, #4]
 800cf22:	9802      	ldr	r0, [sp, #8]
 800cf24:	3101      	adds	r1, #1
 800cf26:	f000 f93d 	bl	800d1a4 <_Balloc>
 800cf2a:	4681      	mov	r9, r0
 800cf2c:	b918      	cbnz	r0, 800cf36 <__gethex+0x412>
 800cf2e:	4602      	mov	r2, r0
 800cf30:	2184      	movs	r1, #132	; 0x84
 800cf32:	4b19      	ldr	r3, [pc, #100]	; (800cf98 <__gethex+0x474>)
 800cf34:	e6ab      	b.n	800cc8e <__gethex+0x16a>
 800cf36:	6922      	ldr	r2, [r4, #16]
 800cf38:	f104 010c 	add.w	r1, r4, #12
 800cf3c:	3202      	adds	r2, #2
 800cf3e:	0092      	lsls	r2, r2, #2
 800cf40:	300c      	adds	r0, #12
 800cf42:	f7fc ffe7 	bl	8009f14 <memcpy>
 800cf46:	4621      	mov	r1, r4
 800cf48:	9802      	ldr	r0, [sp, #8]
 800cf4a:	f000 f96b 	bl	800d224 <_Bfree>
 800cf4e:	464c      	mov	r4, r9
 800cf50:	6923      	ldr	r3, [r4, #16]
 800cf52:	1c5a      	adds	r2, r3, #1
 800cf54:	6122      	str	r2, [r4, #16]
 800cf56:	2201      	movs	r2, #1
 800cf58:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cf5c:	615a      	str	r2, [r3, #20]
 800cf5e:	e7bd      	b.n	800cedc <__gethex+0x3b8>
 800cf60:	6922      	ldr	r2, [r4, #16]
 800cf62:	455a      	cmp	r2, fp
 800cf64:	dd0b      	ble.n	800cf7e <__gethex+0x45a>
 800cf66:	2101      	movs	r1, #1
 800cf68:	4620      	mov	r0, r4
 800cf6a:	f7ff fd73 	bl	800ca54 <rshift>
 800cf6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cf72:	3501      	adds	r5, #1
 800cf74:	42ab      	cmp	r3, r5
 800cf76:	f6ff aed4 	blt.w	800cd22 <__gethex+0x1fe>
 800cf7a:	2701      	movs	r7, #1
 800cf7c:	e7c2      	b.n	800cf04 <__gethex+0x3e0>
 800cf7e:	f016 061f 	ands.w	r6, r6, #31
 800cf82:	d0fa      	beq.n	800cf7a <__gethex+0x456>
 800cf84:	4453      	add	r3, sl
 800cf86:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cf8a:	f000 f9fd 	bl	800d388 <__hi0bits>
 800cf8e:	f1c6 0620 	rsb	r6, r6, #32
 800cf92:	42b0      	cmp	r0, r6
 800cf94:	dbe7      	blt.n	800cf66 <__gethex+0x442>
 800cf96:	e7f0      	b.n	800cf7a <__gethex+0x456>
 800cf98:	0800ec71 	.word	0x0800ec71

0800cf9c <L_shift>:
 800cf9c:	f1c2 0208 	rsb	r2, r2, #8
 800cfa0:	0092      	lsls	r2, r2, #2
 800cfa2:	b570      	push	{r4, r5, r6, lr}
 800cfa4:	f1c2 0620 	rsb	r6, r2, #32
 800cfa8:	6843      	ldr	r3, [r0, #4]
 800cfaa:	6804      	ldr	r4, [r0, #0]
 800cfac:	fa03 f506 	lsl.w	r5, r3, r6
 800cfb0:	432c      	orrs	r4, r5
 800cfb2:	40d3      	lsrs	r3, r2
 800cfb4:	6004      	str	r4, [r0, #0]
 800cfb6:	f840 3f04 	str.w	r3, [r0, #4]!
 800cfba:	4288      	cmp	r0, r1
 800cfbc:	d3f4      	bcc.n	800cfa8 <L_shift+0xc>
 800cfbe:	bd70      	pop	{r4, r5, r6, pc}

0800cfc0 <__match>:
 800cfc0:	b530      	push	{r4, r5, lr}
 800cfc2:	6803      	ldr	r3, [r0, #0]
 800cfc4:	3301      	adds	r3, #1
 800cfc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cfca:	b914      	cbnz	r4, 800cfd2 <__match+0x12>
 800cfcc:	6003      	str	r3, [r0, #0]
 800cfce:	2001      	movs	r0, #1
 800cfd0:	bd30      	pop	{r4, r5, pc}
 800cfd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cfd6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cfda:	2d19      	cmp	r5, #25
 800cfdc:	bf98      	it	ls
 800cfde:	3220      	addls	r2, #32
 800cfe0:	42a2      	cmp	r2, r4
 800cfe2:	d0f0      	beq.n	800cfc6 <__match+0x6>
 800cfe4:	2000      	movs	r0, #0
 800cfe6:	e7f3      	b.n	800cfd0 <__match+0x10>

0800cfe8 <__hexnan>:
 800cfe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfec:	2500      	movs	r5, #0
 800cfee:	680b      	ldr	r3, [r1, #0]
 800cff0:	4682      	mov	sl, r0
 800cff2:	115e      	asrs	r6, r3, #5
 800cff4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cff8:	f013 031f 	ands.w	r3, r3, #31
 800cffc:	bf18      	it	ne
 800cffe:	3604      	addne	r6, #4
 800d000:	1f37      	subs	r7, r6, #4
 800d002:	46b9      	mov	r9, r7
 800d004:	463c      	mov	r4, r7
 800d006:	46ab      	mov	fp, r5
 800d008:	b087      	sub	sp, #28
 800d00a:	4690      	mov	r8, r2
 800d00c:	6802      	ldr	r2, [r0, #0]
 800d00e:	9301      	str	r3, [sp, #4]
 800d010:	f846 5c04 	str.w	r5, [r6, #-4]
 800d014:	9502      	str	r5, [sp, #8]
 800d016:	7851      	ldrb	r1, [r2, #1]
 800d018:	1c53      	adds	r3, r2, #1
 800d01a:	9303      	str	r3, [sp, #12]
 800d01c:	b341      	cbz	r1, 800d070 <__hexnan+0x88>
 800d01e:	4608      	mov	r0, r1
 800d020:	9205      	str	r2, [sp, #20]
 800d022:	9104      	str	r1, [sp, #16]
 800d024:	f7ff fd69 	bl	800cafa <__hexdig_fun>
 800d028:	2800      	cmp	r0, #0
 800d02a:	d14f      	bne.n	800d0cc <__hexnan+0xe4>
 800d02c:	9904      	ldr	r1, [sp, #16]
 800d02e:	9a05      	ldr	r2, [sp, #20]
 800d030:	2920      	cmp	r1, #32
 800d032:	d818      	bhi.n	800d066 <__hexnan+0x7e>
 800d034:	9b02      	ldr	r3, [sp, #8]
 800d036:	459b      	cmp	fp, r3
 800d038:	dd13      	ble.n	800d062 <__hexnan+0x7a>
 800d03a:	454c      	cmp	r4, r9
 800d03c:	d206      	bcs.n	800d04c <__hexnan+0x64>
 800d03e:	2d07      	cmp	r5, #7
 800d040:	dc04      	bgt.n	800d04c <__hexnan+0x64>
 800d042:	462a      	mov	r2, r5
 800d044:	4649      	mov	r1, r9
 800d046:	4620      	mov	r0, r4
 800d048:	f7ff ffa8 	bl	800cf9c <L_shift>
 800d04c:	4544      	cmp	r4, r8
 800d04e:	d950      	bls.n	800d0f2 <__hexnan+0x10a>
 800d050:	2300      	movs	r3, #0
 800d052:	f1a4 0904 	sub.w	r9, r4, #4
 800d056:	f844 3c04 	str.w	r3, [r4, #-4]
 800d05a:	461d      	mov	r5, r3
 800d05c:	464c      	mov	r4, r9
 800d05e:	f8cd b008 	str.w	fp, [sp, #8]
 800d062:	9a03      	ldr	r2, [sp, #12]
 800d064:	e7d7      	b.n	800d016 <__hexnan+0x2e>
 800d066:	2929      	cmp	r1, #41	; 0x29
 800d068:	d156      	bne.n	800d118 <__hexnan+0x130>
 800d06a:	3202      	adds	r2, #2
 800d06c:	f8ca 2000 	str.w	r2, [sl]
 800d070:	f1bb 0f00 	cmp.w	fp, #0
 800d074:	d050      	beq.n	800d118 <__hexnan+0x130>
 800d076:	454c      	cmp	r4, r9
 800d078:	d206      	bcs.n	800d088 <__hexnan+0xa0>
 800d07a:	2d07      	cmp	r5, #7
 800d07c:	dc04      	bgt.n	800d088 <__hexnan+0xa0>
 800d07e:	462a      	mov	r2, r5
 800d080:	4649      	mov	r1, r9
 800d082:	4620      	mov	r0, r4
 800d084:	f7ff ff8a 	bl	800cf9c <L_shift>
 800d088:	4544      	cmp	r4, r8
 800d08a:	d934      	bls.n	800d0f6 <__hexnan+0x10e>
 800d08c:	4623      	mov	r3, r4
 800d08e:	f1a8 0204 	sub.w	r2, r8, #4
 800d092:	f853 1b04 	ldr.w	r1, [r3], #4
 800d096:	429f      	cmp	r7, r3
 800d098:	f842 1f04 	str.w	r1, [r2, #4]!
 800d09c:	d2f9      	bcs.n	800d092 <__hexnan+0xaa>
 800d09e:	1b3b      	subs	r3, r7, r4
 800d0a0:	f023 0303 	bic.w	r3, r3, #3
 800d0a4:	3304      	adds	r3, #4
 800d0a6:	3401      	adds	r4, #1
 800d0a8:	3e03      	subs	r6, #3
 800d0aa:	42b4      	cmp	r4, r6
 800d0ac:	bf88      	it	hi
 800d0ae:	2304      	movhi	r3, #4
 800d0b0:	2200      	movs	r2, #0
 800d0b2:	4443      	add	r3, r8
 800d0b4:	f843 2b04 	str.w	r2, [r3], #4
 800d0b8:	429f      	cmp	r7, r3
 800d0ba:	d2fb      	bcs.n	800d0b4 <__hexnan+0xcc>
 800d0bc:	683b      	ldr	r3, [r7, #0]
 800d0be:	b91b      	cbnz	r3, 800d0c8 <__hexnan+0xe0>
 800d0c0:	4547      	cmp	r7, r8
 800d0c2:	d127      	bne.n	800d114 <__hexnan+0x12c>
 800d0c4:	2301      	movs	r3, #1
 800d0c6:	603b      	str	r3, [r7, #0]
 800d0c8:	2005      	movs	r0, #5
 800d0ca:	e026      	b.n	800d11a <__hexnan+0x132>
 800d0cc:	3501      	adds	r5, #1
 800d0ce:	2d08      	cmp	r5, #8
 800d0d0:	f10b 0b01 	add.w	fp, fp, #1
 800d0d4:	dd06      	ble.n	800d0e4 <__hexnan+0xfc>
 800d0d6:	4544      	cmp	r4, r8
 800d0d8:	d9c3      	bls.n	800d062 <__hexnan+0x7a>
 800d0da:	2300      	movs	r3, #0
 800d0dc:	2501      	movs	r5, #1
 800d0de:	f844 3c04 	str.w	r3, [r4, #-4]
 800d0e2:	3c04      	subs	r4, #4
 800d0e4:	6822      	ldr	r2, [r4, #0]
 800d0e6:	f000 000f 	and.w	r0, r0, #15
 800d0ea:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800d0ee:	6022      	str	r2, [r4, #0]
 800d0f0:	e7b7      	b.n	800d062 <__hexnan+0x7a>
 800d0f2:	2508      	movs	r5, #8
 800d0f4:	e7b5      	b.n	800d062 <__hexnan+0x7a>
 800d0f6:	9b01      	ldr	r3, [sp, #4]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d0df      	beq.n	800d0bc <__hexnan+0xd4>
 800d0fc:	f04f 32ff 	mov.w	r2, #4294967295
 800d100:	f1c3 0320 	rsb	r3, r3, #32
 800d104:	fa22 f303 	lsr.w	r3, r2, r3
 800d108:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d10c:	401a      	ands	r2, r3
 800d10e:	f846 2c04 	str.w	r2, [r6, #-4]
 800d112:	e7d3      	b.n	800d0bc <__hexnan+0xd4>
 800d114:	3f04      	subs	r7, #4
 800d116:	e7d1      	b.n	800d0bc <__hexnan+0xd4>
 800d118:	2004      	movs	r0, #4
 800d11a:	b007      	add	sp, #28
 800d11c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d120 <_localeconv_r>:
 800d120:	4800      	ldr	r0, [pc, #0]	; (800d124 <_localeconv_r+0x4>)
 800d122:	4770      	bx	lr
 800d124:	200003a4 	.word	0x200003a4

0800d128 <_lseek_r>:
 800d128:	b538      	push	{r3, r4, r5, lr}
 800d12a:	4604      	mov	r4, r0
 800d12c:	4608      	mov	r0, r1
 800d12e:	4611      	mov	r1, r2
 800d130:	2200      	movs	r2, #0
 800d132:	4d05      	ldr	r5, [pc, #20]	; (800d148 <_lseek_r+0x20>)
 800d134:	602a      	str	r2, [r5, #0]
 800d136:	461a      	mov	r2, r3
 800d138:	f7f7 fe68 	bl	8004e0c <_lseek>
 800d13c:	1c43      	adds	r3, r0, #1
 800d13e:	d102      	bne.n	800d146 <_lseek_r+0x1e>
 800d140:	682b      	ldr	r3, [r5, #0]
 800d142:	b103      	cbz	r3, 800d146 <_lseek_r+0x1e>
 800d144:	6023      	str	r3, [r4, #0]
 800d146:	bd38      	pop	{r3, r4, r5, pc}
 800d148:	2000a3dc 	.word	0x2000a3dc

0800d14c <__ascii_mbtowc>:
 800d14c:	b082      	sub	sp, #8
 800d14e:	b901      	cbnz	r1, 800d152 <__ascii_mbtowc+0x6>
 800d150:	a901      	add	r1, sp, #4
 800d152:	b142      	cbz	r2, 800d166 <__ascii_mbtowc+0x1a>
 800d154:	b14b      	cbz	r3, 800d16a <__ascii_mbtowc+0x1e>
 800d156:	7813      	ldrb	r3, [r2, #0]
 800d158:	600b      	str	r3, [r1, #0]
 800d15a:	7812      	ldrb	r2, [r2, #0]
 800d15c:	1e10      	subs	r0, r2, #0
 800d15e:	bf18      	it	ne
 800d160:	2001      	movne	r0, #1
 800d162:	b002      	add	sp, #8
 800d164:	4770      	bx	lr
 800d166:	4610      	mov	r0, r2
 800d168:	e7fb      	b.n	800d162 <__ascii_mbtowc+0x16>
 800d16a:	f06f 0001 	mvn.w	r0, #1
 800d16e:	e7f8      	b.n	800d162 <__ascii_mbtowc+0x16>

0800d170 <memchr>:
 800d170:	4603      	mov	r3, r0
 800d172:	b510      	push	{r4, lr}
 800d174:	b2c9      	uxtb	r1, r1
 800d176:	4402      	add	r2, r0
 800d178:	4293      	cmp	r3, r2
 800d17a:	4618      	mov	r0, r3
 800d17c:	d101      	bne.n	800d182 <memchr+0x12>
 800d17e:	2000      	movs	r0, #0
 800d180:	e003      	b.n	800d18a <memchr+0x1a>
 800d182:	7804      	ldrb	r4, [r0, #0]
 800d184:	3301      	adds	r3, #1
 800d186:	428c      	cmp	r4, r1
 800d188:	d1f6      	bne.n	800d178 <memchr+0x8>
 800d18a:	bd10      	pop	{r4, pc}

0800d18c <__malloc_lock>:
 800d18c:	4801      	ldr	r0, [pc, #4]	; (800d194 <__malloc_lock+0x8>)
 800d18e:	f7fc beae 	b.w	8009eee <__retarget_lock_acquire_recursive>
 800d192:	bf00      	nop
 800d194:	2000a3d0 	.word	0x2000a3d0

0800d198 <__malloc_unlock>:
 800d198:	4801      	ldr	r0, [pc, #4]	; (800d1a0 <__malloc_unlock+0x8>)
 800d19a:	f7fc bea9 	b.w	8009ef0 <__retarget_lock_release_recursive>
 800d19e:	bf00      	nop
 800d1a0:	2000a3d0 	.word	0x2000a3d0

0800d1a4 <_Balloc>:
 800d1a4:	b570      	push	{r4, r5, r6, lr}
 800d1a6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d1a8:	4604      	mov	r4, r0
 800d1aa:	460d      	mov	r5, r1
 800d1ac:	b976      	cbnz	r6, 800d1cc <_Balloc+0x28>
 800d1ae:	2010      	movs	r0, #16
 800d1b0:	f7fc fea0 	bl	8009ef4 <malloc>
 800d1b4:	4602      	mov	r2, r0
 800d1b6:	6260      	str	r0, [r4, #36]	; 0x24
 800d1b8:	b920      	cbnz	r0, 800d1c4 <_Balloc+0x20>
 800d1ba:	2166      	movs	r1, #102	; 0x66
 800d1bc:	4b17      	ldr	r3, [pc, #92]	; (800d21c <_Balloc+0x78>)
 800d1be:	4818      	ldr	r0, [pc, #96]	; (800d220 <_Balloc+0x7c>)
 800d1c0:	f7fe fcd0 	bl	800bb64 <__assert_func>
 800d1c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d1c8:	6006      	str	r6, [r0, #0]
 800d1ca:	60c6      	str	r6, [r0, #12]
 800d1cc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d1ce:	68f3      	ldr	r3, [r6, #12]
 800d1d0:	b183      	cbz	r3, 800d1f4 <_Balloc+0x50>
 800d1d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d1d4:	68db      	ldr	r3, [r3, #12]
 800d1d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d1da:	b9b8      	cbnz	r0, 800d20c <_Balloc+0x68>
 800d1dc:	2101      	movs	r1, #1
 800d1de:	fa01 f605 	lsl.w	r6, r1, r5
 800d1e2:	1d72      	adds	r2, r6, #5
 800d1e4:	4620      	mov	r0, r4
 800d1e6:	0092      	lsls	r2, r2, #2
 800d1e8:	f000 fc94 	bl	800db14 <_calloc_r>
 800d1ec:	b160      	cbz	r0, 800d208 <_Balloc+0x64>
 800d1ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d1f2:	e00e      	b.n	800d212 <_Balloc+0x6e>
 800d1f4:	2221      	movs	r2, #33	; 0x21
 800d1f6:	2104      	movs	r1, #4
 800d1f8:	4620      	mov	r0, r4
 800d1fa:	f000 fc8b 	bl	800db14 <_calloc_r>
 800d1fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d200:	60f0      	str	r0, [r6, #12]
 800d202:	68db      	ldr	r3, [r3, #12]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d1e4      	bne.n	800d1d2 <_Balloc+0x2e>
 800d208:	2000      	movs	r0, #0
 800d20a:	bd70      	pop	{r4, r5, r6, pc}
 800d20c:	6802      	ldr	r2, [r0, #0]
 800d20e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d212:	2300      	movs	r3, #0
 800d214:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d218:	e7f7      	b.n	800d20a <_Balloc+0x66>
 800d21a:	bf00      	nop
 800d21c:	0800ea58 	.word	0x0800ea58
 800d220:	0800ecfc 	.word	0x0800ecfc

0800d224 <_Bfree>:
 800d224:	b570      	push	{r4, r5, r6, lr}
 800d226:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d228:	4605      	mov	r5, r0
 800d22a:	460c      	mov	r4, r1
 800d22c:	b976      	cbnz	r6, 800d24c <_Bfree+0x28>
 800d22e:	2010      	movs	r0, #16
 800d230:	f7fc fe60 	bl	8009ef4 <malloc>
 800d234:	4602      	mov	r2, r0
 800d236:	6268      	str	r0, [r5, #36]	; 0x24
 800d238:	b920      	cbnz	r0, 800d244 <_Bfree+0x20>
 800d23a:	218a      	movs	r1, #138	; 0x8a
 800d23c:	4b08      	ldr	r3, [pc, #32]	; (800d260 <_Bfree+0x3c>)
 800d23e:	4809      	ldr	r0, [pc, #36]	; (800d264 <_Bfree+0x40>)
 800d240:	f7fe fc90 	bl	800bb64 <__assert_func>
 800d244:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d248:	6006      	str	r6, [r0, #0]
 800d24a:	60c6      	str	r6, [r0, #12]
 800d24c:	b13c      	cbz	r4, 800d25e <_Bfree+0x3a>
 800d24e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d250:	6862      	ldr	r2, [r4, #4]
 800d252:	68db      	ldr	r3, [r3, #12]
 800d254:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d258:	6021      	str	r1, [r4, #0]
 800d25a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d25e:	bd70      	pop	{r4, r5, r6, pc}
 800d260:	0800ea58 	.word	0x0800ea58
 800d264:	0800ecfc 	.word	0x0800ecfc

0800d268 <__multadd>:
 800d268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d26c:	4607      	mov	r7, r0
 800d26e:	460c      	mov	r4, r1
 800d270:	461e      	mov	r6, r3
 800d272:	2000      	movs	r0, #0
 800d274:	690d      	ldr	r5, [r1, #16]
 800d276:	f101 0c14 	add.w	ip, r1, #20
 800d27a:	f8dc 3000 	ldr.w	r3, [ip]
 800d27e:	3001      	adds	r0, #1
 800d280:	b299      	uxth	r1, r3
 800d282:	fb02 6101 	mla	r1, r2, r1, r6
 800d286:	0c1e      	lsrs	r6, r3, #16
 800d288:	0c0b      	lsrs	r3, r1, #16
 800d28a:	fb02 3306 	mla	r3, r2, r6, r3
 800d28e:	b289      	uxth	r1, r1
 800d290:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d294:	4285      	cmp	r5, r0
 800d296:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d29a:	f84c 1b04 	str.w	r1, [ip], #4
 800d29e:	dcec      	bgt.n	800d27a <__multadd+0x12>
 800d2a0:	b30e      	cbz	r6, 800d2e6 <__multadd+0x7e>
 800d2a2:	68a3      	ldr	r3, [r4, #8]
 800d2a4:	42ab      	cmp	r3, r5
 800d2a6:	dc19      	bgt.n	800d2dc <__multadd+0x74>
 800d2a8:	6861      	ldr	r1, [r4, #4]
 800d2aa:	4638      	mov	r0, r7
 800d2ac:	3101      	adds	r1, #1
 800d2ae:	f7ff ff79 	bl	800d1a4 <_Balloc>
 800d2b2:	4680      	mov	r8, r0
 800d2b4:	b928      	cbnz	r0, 800d2c2 <__multadd+0x5a>
 800d2b6:	4602      	mov	r2, r0
 800d2b8:	21b5      	movs	r1, #181	; 0xb5
 800d2ba:	4b0c      	ldr	r3, [pc, #48]	; (800d2ec <__multadd+0x84>)
 800d2bc:	480c      	ldr	r0, [pc, #48]	; (800d2f0 <__multadd+0x88>)
 800d2be:	f7fe fc51 	bl	800bb64 <__assert_func>
 800d2c2:	6922      	ldr	r2, [r4, #16]
 800d2c4:	f104 010c 	add.w	r1, r4, #12
 800d2c8:	3202      	adds	r2, #2
 800d2ca:	0092      	lsls	r2, r2, #2
 800d2cc:	300c      	adds	r0, #12
 800d2ce:	f7fc fe21 	bl	8009f14 <memcpy>
 800d2d2:	4621      	mov	r1, r4
 800d2d4:	4638      	mov	r0, r7
 800d2d6:	f7ff ffa5 	bl	800d224 <_Bfree>
 800d2da:	4644      	mov	r4, r8
 800d2dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d2e0:	3501      	adds	r5, #1
 800d2e2:	615e      	str	r6, [r3, #20]
 800d2e4:	6125      	str	r5, [r4, #16]
 800d2e6:	4620      	mov	r0, r4
 800d2e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2ec:	0800ec71 	.word	0x0800ec71
 800d2f0:	0800ecfc 	.word	0x0800ecfc

0800d2f4 <__s2b>:
 800d2f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d2f8:	4615      	mov	r5, r2
 800d2fa:	2209      	movs	r2, #9
 800d2fc:	461f      	mov	r7, r3
 800d2fe:	3308      	adds	r3, #8
 800d300:	460c      	mov	r4, r1
 800d302:	fb93 f3f2 	sdiv	r3, r3, r2
 800d306:	4606      	mov	r6, r0
 800d308:	2201      	movs	r2, #1
 800d30a:	2100      	movs	r1, #0
 800d30c:	429a      	cmp	r2, r3
 800d30e:	db09      	blt.n	800d324 <__s2b+0x30>
 800d310:	4630      	mov	r0, r6
 800d312:	f7ff ff47 	bl	800d1a4 <_Balloc>
 800d316:	b940      	cbnz	r0, 800d32a <__s2b+0x36>
 800d318:	4602      	mov	r2, r0
 800d31a:	21ce      	movs	r1, #206	; 0xce
 800d31c:	4b18      	ldr	r3, [pc, #96]	; (800d380 <__s2b+0x8c>)
 800d31e:	4819      	ldr	r0, [pc, #100]	; (800d384 <__s2b+0x90>)
 800d320:	f7fe fc20 	bl	800bb64 <__assert_func>
 800d324:	0052      	lsls	r2, r2, #1
 800d326:	3101      	adds	r1, #1
 800d328:	e7f0      	b.n	800d30c <__s2b+0x18>
 800d32a:	9b08      	ldr	r3, [sp, #32]
 800d32c:	2d09      	cmp	r5, #9
 800d32e:	6143      	str	r3, [r0, #20]
 800d330:	f04f 0301 	mov.w	r3, #1
 800d334:	6103      	str	r3, [r0, #16]
 800d336:	dd16      	ble.n	800d366 <__s2b+0x72>
 800d338:	f104 0909 	add.w	r9, r4, #9
 800d33c:	46c8      	mov	r8, r9
 800d33e:	442c      	add	r4, r5
 800d340:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d344:	4601      	mov	r1, r0
 800d346:	220a      	movs	r2, #10
 800d348:	4630      	mov	r0, r6
 800d34a:	3b30      	subs	r3, #48	; 0x30
 800d34c:	f7ff ff8c 	bl	800d268 <__multadd>
 800d350:	45a0      	cmp	r8, r4
 800d352:	d1f5      	bne.n	800d340 <__s2b+0x4c>
 800d354:	f1a5 0408 	sub.w	r4, r5, #8
 800d358:	444c      	add	r4, r9
 800d35a:	1b2d      	subs	r5, r5, r4
 800d35c:	1963      	adds	r3, r4, r5
 800d35e:	42bb      	cmp	r3, r7
 800d360:	db04      	blt.n	800d36c <__s2b+0x78>
 800d362:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d366:	2509      	movs	r5, #9
 800d368:	340a      	adds	r4, #10
 800d36a:	e7f6      	b.n	800d35a <__s2b+0x66>
 800d36c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d370:	4601      	mov	r1, r0
 800d372:	220a      	movs	r2, #10
 800d374:	4630      	mov	r0, r6
 800d376:	3b30      	subs	r3, #48	; 0x30
 800d378:	f7ff ff76 	bl	800d268 <__multadd>
 800d37c:	e7ee      	b.n	800d35c <__s2b+0x68>
 800d37e:	bf00      	nop
 800d380:	0800ec71 	.word	0x0800ec71
 800d384:	0800ecfc 	.word	0x0800ecfc

0800d388 <__hi0bits>:
 800d388:	0c02      	lsrs	r2, r0, #16
 800d38a:	0412      	lsls	r2, r2, #16
 800d38c:	4603      	mov	r3, r0
 800d38e:	b9ca      	cbnz	r2, 800d3c4 <__hi0bits+0x3c>
 800d390:	0403      	lsls	r3, r0, #16
 800d392:	2010      	movs	r0, #16
 800d394:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d398:	bf04      	itt	eq
 800d39a:	021b      	lsleq	r3, r3, #8
 800d39c:	3008      	addeq	r0, #8
 800d39e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d3a2:	bf04      	itt	eq
 800d3a4:	011b      	lsleq	r3, r3, #4
 800d3a6:	3004      	addeq	r0, #4
 800d3a8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d3ac:	bf04      	itt	eq
 800d3ae:	009b      	lsleq	r3, r3, #2
 800d3b0:	3002      	addeq	r0, #2
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	db05      	blt.n	800d3c2 <__hi0bits+0x3a>
 800d3b6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800d3ba:	f100 0001 	add.w	r0, r0, #1
 800d3be:	bf08      	it	eq
 800d3c0:	2020      	moveq	r0, #32
 800d3c2:	4770      	bx	lr
 800d3c4:	2000      	movs	r0, #0
 800d3c6:	e7e5      	b.n	800d394 <__hi0bits+0xc>

0800d3c8 <__lo0bits>:
 800d3c8:	6803      	ldr	r3, [r0, #0]
 800d3ca:	4602      	mov	r2, r0
 800d3cc:	f013 0007 	ands.w	r0, r3, #7
 800d3d0:	d00b      	beq.n	800d3ea <__lo0bits+0x22>
 800d3d2:	07d9      	lsls	r1, r3, #31
 800d3d4:	d421      	bmi.n	800d41a <__lo0bits+0x52>
 800d3d6:	0798      	lsls	r0, r3, #30
 800d3d8:	bf49      	itett	mi
 800d3da:	085b      	lsrmi	r3, r3, #1
 800d3dc:	089b      	lsrpl	r3, r3, #2
 800d3de:	2001      	movmi	r0, #1
 800d3e0:	6013      	strmi	r3, [r2, #0]
 800d3e2:	bf5c      	itt	pl
 800d3e4:	2002      	movpl	r0, #2
 800d3e6:	6013      	strpl	r3, [r2, #0]
 800d3e8:	4770      	bx	lr
 800d3ea:	b299      	uxth	r1, r3
 800d3ec:	b909      	cbnz	r1, 800d3f2 <__lo0bits+0x2a>
 800d3ee:	2010      	movs	r0, #16
 800d3f0:	0c1b      	lsrs	r3, r3, #16
 800d3f2:	b2d9      	uxtb	r1, r3
 800d3f4:	b909      	cbnz	r1, 800d3fa <__lo0bits+0x32>
 800d3f6:	3008      	adds	r0, #8
 800d3f8:	0a1b      	lsrs	r3, r3, #8
 800d3fa:	0719      	lsls	r1, r3, #28
 800d3fc:	bf04      	itt	eq
 800d3fe:	091b      	lsreq	r3, r3, #4
 800d400:	3004      	addeq	r0, #4
 800d402:	0799      	lsls	r1, r3, #30
 800d404:	bf04      	itt	eq
 800d406:	089b      	lsreq	r3, r3, #2
 800d408:	3002      	addeq	r0, #2
 800d40a:	07d9      	lsls	r1, r3, #31
 800d40c:	d403      	bmi.n	800d416 <__lo0bits+0x4e>
 800d40e:	085b      	lsrs	r3, r3, #1
 800d410:	f100 0001 	add.w	r0, r0, #1
 800d414:	d003      	beq.n	800d41e <__lo0bits+0x56>
 800d416:	6013      	str	r3, [r2, #0]
 800d418:	4770      	bx	lr
 800d41a:	2000      	movs	r0, #0
 800d41c:	4770      	bx	lr
 800d41e:	2020      	movs	r0, #32
 800d420:	4770      	bx	lr
	...

0800d424 <__i2b>:
 800d424:	b510      	push	{r4, lr}
 800d426:	460c      	mov	r4, r1
 800d428:	2101      	movs	r1, #1
 800d42a:	f7ff febb 	bl	800d1a4 <_Balloc>
 800d42e:	4602      	mov	r2, r0
 800d430:	b928      	cbnz	r0, 800d43e <__i2b+0x1a>
 800d432:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d436:	4b04      	ldr	r3, [pc, #16]	; (800d448 <__i2b+0x24>)
 800d438:	4804      	ldr	r0, [pc, #16]	; (800d44c <__i2b+0x28>)
 800d43a:	f7fe fb93 	bl	800bb64 <__assert_func>
 800d43e:	2301      	movs	r3, #1
 800d440:	6144      	str	r4, [r0, #20]
 800d442:	6103      	str	r3, [r0, #16]
 800d444:	bd10      	pop	{r4, pc}
 800d446:	bf00      	nop
 800d448:	0800ec71 	.word	0x0800ec71
 800d44c:	0800ecfc 	.word	0x0800ecfc

0800d450 <__multiply>:
 800d450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d454:	4691      	mov	r9, r2
 800d456:	690a      	ldr	r2, [r1, #16]
 800d458:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d45c:	460c      	mov	r4, r1
 800d45e:	429a      	cmp	r2, r3
 800d460:	bfbe      	ittt	lt
 800d462:	460b      	movlt	r3, r1
 800d464:	464c      	movlt	r4, r9
 800d466:	4699      	movlt	r9, r3
 800d468:	6927      	ldr	r7, [r4, #16]
 800d46a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d46e:	68a3      	ldr	r3, [r4, #8]
 800d470:	6861      	ldr	r1, [r4, #4]
 800d472:	eb07 060a 	add.w	r6, r7, sl
 800d476:	42b3      	cmp	r3, r6
 800d478:	b085      	sub	sp, #20
 800d47a:	bfb8      	it	lt
 800d47c:	3101      	addlt	r1, #1
 800d47e:	f7ff fe91 	bl	800d1a4 <_Balloc>
 800d482:	b930      	cbnz	r0, 800d492 <__multiply+0x42>
 800d484:	4602      	mov	r2, r0
 800d486:	f240 115d 	movw	r1, #349	; 0x15d
 800d48a:	4b43      	ldr	r3, [pc, #268]	; (800d598 <__multiply+0x148>)
 800d48c:	4843      	ldr	r0, [pc, #268]	; (800d59c <__multiply+0x14c>)
 800d48e:	f7fe fb69 	bl	800bb64 <__assert_func>
 800d492:	f100 0514 	add.w	r5, r0, #20
 800d496:	462b      	mov	r3, r5
 800d498:	2200      	movs	r2, #0
 800d49a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d49e:	4543      	cmp	r3, r8
 800d4a0:	d321      	bcc.n	800d4e6 <__multiply+0x96>
 800d4a2:	f104 0314 	add.w	r3, r4, #20
 800d4a6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d4aa:	f109 0314 	add.w	r3, r9, #20
 800d4ae:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d4b2:	9202      	str	r2, [sp, #8]
 800d4b4:	1b3a      	subs	r2, r7, r4
 800d4b6:	3a15      	subs	r2, #21
 800d4b8:	f022 0203 	bic.w	r2, r2, #3
 800d4bc:	3204      	adds	r2, #4
 800d4be:	f104 0115 	add.w	r1, r4, #21
 800d4c2:	428f      	cmp	r7, r1
 800d4c4:	bf38      	it	cc
 800d4c6:	2204      	movcc	r2, #4
 800d4c8:	9201      	str	r2, [sp, #4]
 800d4ca:	9a02      	ldr	r2, [sp, #8]
 800d4cc:	9303      	str	r3, [sp, #12]
 800d4ce:	429a      	cmp	r2, r3
 800d4d0:	d80c      	bhi.n	800d4ec <__multiply+0x9c>
 800d4d2:	2e00      	cmp	r6, #0
 800d4d4:	dd03      	ble.n	800d4de <__multiply+0x8e>
 800d4d6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d059      	beq.n	800d592 <__multiply+0x142>
 800d4de:	6106      	str	r6, [r0, #16]
 800d4e0:	b005      	add	sp, #20
 800d4e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4e6:	f843 2b04 	str.w	r2, [r3], #4
 800d4ea:	e7d8      	b.n	800d49e <__multiply+0x4e>
 800d4ec:	f8b3 a000 	ldrh.w	sl, [r3]
 800d4f0:	f1ba 0f00 	cmp.w	sl, #0
 800d4f4:	d023      	beq.n	800d53e <__multiply+0xee>
 800d4f6:	46a9      	mov	r9, r5
 800d4f8:	f04f 0c00 	mov.w	ip, #0
 800d4fc:	f104 0e14 	add.w	lr, r4, #20
 800d500:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d504:	f8d9 1000 	ldr.w	r1, [r9]
 800d508:	fa1f fb82 	uxth.w	fp, r2
 800d50c:	b289      	uxth	r1, r1
 800d50e:	fb0a 110b 	mla	r1, sl, fp, r1
 800d512:	4461      	add	r1, ip
 800d514:	f8d9 c000 	ldr.w	ip, [r9]
 800d518:	0c12      	lsrs	r2, r2, #16
 800d51a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800d51e:	fb0a c202 	mla	r2, sl, r2, ip
 800d522:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d526:	b289      	uxth	r1, r1
 800d528:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d52c:	4577      	cmp	r7, lr
 800d52e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d532:	f849 1b04 	str.w	r1, [r9], #4
 800d536:	d8e3      	bhi.n	800d500 <__multiply+0xb0>
 800d538:	9a01      	ldr	r2, [sp, #4]
 800d53a:	f845 c002 	str.w	ip, [r5, r2]
 800d53e:	9a03      	ldr	r2, [sp, #12]
 800d540:	3304      	adds	r3, #4
 800d542:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d546:	f1b9 0f00 	cmp.w	r9, #0
 800d54a:	d020      	beq.n	800d58e <__multiply+0x13e>
 800d54c:	46ae      	mov	lr, r5
 800d54e:	f04f 0a00 	mov.w	sl, #0
 800d552:	6829      	ldr	r1, [r5, #0]
 800d554:	f104 0c14 	add.w	ip, r4, #20
 800d558:	f8bc b000 	ldrh.w	fp, [ip]
 800d55c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d560:	b289      	uxth	r1, r1
 800d562:	fb09 220b 	mla	r2, r9, fp, r2
 800d566:	4492      	add	sl, r2
 800d568:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d56c:	f84e 1b04 	str.w	r1, [lr], #4
 800d570:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d574:	f8be 1000 	ldrh.w	r1, [lr]
 800d578:	0c12      	lsrs	r2, r2, #16
 800d57a:	fb09 1102 	mla	r1, r9, r2, r1
 800d57e:	4567      	cmp	r7, ip
 800d580:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d584:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d588:	d8e6      	bhi.n	800d558 <__multiply+0x108>
 800d58a:	9a01      	ldr	r2, [sp, #4]
 800d58c:	50a9      	str	r1, [r5, r2]
 800d58e:	3504      	adds	r5, #4
 800d590:	e79b      	b.n	800d4ca <__multiply+0x7a>
 800d592:	3e01      	subs	r6, #1
 800d594:	e79d      	b.n	800d4d2 <__multiply+0x82>
 800d596:	bf00      	nop
 800d598:	0800ec71 	.word	0x0800ec71
 800d59c:	0800ecfc 	.word	0x0800ecfc

0800d5a0 <__pow5mult>:
 800d5a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5a4:	4615      	mov	r5, r2
 800d5a6:	f012 0203 	ands.w	r2, r2, #3
 800d5aa:	4606      	mov	r6, r0
 800d5ac:	460f      	mov	r7, r1
 800d5ae:	d007      	beq.n	800d5c0 <__pow5mult+0x20>
 800d5b0:	4c25      	ldr	r4, [pc, #148]	; (800d648 <__pow5mult+0xa8>)
 800d5b2:	3a01      	subs	r2, #1
 800d5b4:	2300      	movs	r3, #0
 800d5b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d5ba:	f7ff fe55 	bl	800d268 <__multadd>
 800d5be:	4607      	mov	r7, r0
 800d5c0:	10ad      	asrs	r5, r5, #2
 800d5c2:	d03d      	beq.n	800d640 <__pow5mult+0xa0>
 800d5c4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d5c6:	b97c      	cbnz	r4, 800d5e8 <__pow5mult+0x48>
 800d5c8:	2010      	movs	r0, #16
 800d5ca:	f7fc fc93 	bl	8009ef4 <malloc>
 800d5ce:	4602      	mov	r2, r0
 800d5d0:	6270      	str	r0, [r6, #36]	; 0x24
 800d5d2:	b928      	cbnz	r0, 800d5e0 <__pow5mult+0x40>
 800d5d4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d5d8:	4b1c      	ldr	r3, [pc, #112]	; (800d64c <__pow5mult+0xac>)
 800d5da:	481d      	ldr	r0, [pc, #116]	; (800d650 <__pow5mult+0xb0>)
 800d5dc:	f7fe fac2 	bl	800bb64 <__assert_func>
 800d5e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d5e4:	6004      	str	r4, [r0, #0]
 800d5e6:	60c4      	str	r4, [r0, #12]
 800d5e8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d5ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d5f0:	b94c      	cbnz	r4, 800d606 <__pow5mult+0x66>
 800d5f2:	f240 2171 	movw	r1, #625	; 0x271
 800d5f6:	4630      	mov	r0, r6
 800d5f8:	f7ff ff14 	bl	800d424 <__i2b>
 800d5fc:	2300      	movs	r3, #0
 800d5fe:	4604      	mov	r4, r0
 800d600:	f8c8 0008 	str.w	r0, [r8, #8]
 800d604:	6003      	str	r3, [r0, #0]
 800d606:	f04f 0900 	mov.w	r9, #0
 800d60a:	07eb      	lsls	r3, r5, #31
 800d60c:	d50a      	bpl.n	800d624 <__pow5mult+0x84>
 800d60e:	4639      	mov	r1, r7
 800d610:	4622      	mov	r2, r4
 800d612:	4630      	mov	r0, r6
 800d614:	f7ff ff1c 	bl	800d450 <__multiply>
 800d618:	4680      	mov	r8, r0
 800d61a:	4639      	mov	r1, r7
 800d61c:	4630      	mov	r0, r6
 800d61e:	f7ff fe01 	bl	800d224 <_Bfree>
 800d622:	4647      	mov	r7, r8
 800d624:	106d      	asrs	r5, r5, #1
 800d626:	d00b      	beq.n	800d640 <__pow5mult+0xa0>
 800d628:	6820      	ldr	r0, [r4, #0]
 800d62a:	b938      	cbnz	r0, 800d63c <__pow5mult+0x9c>
 800d62c:	4622      	mov	r2, r4
 800d62e:	4621      	mov	r1, r4
 800d630:	4630      	mov	r0, r6
 800d632:	f7ff ff0d 	bl	800d450 <__multiply>
 800d636:	6020      	str	r0, [r4, #0]
 800d638:	f8c0 9000 	str.w	r9, [r0]
 800d63c:	4604      	mov	r4, r0
 800d63e:	e7e4      	b.n	800d60a <__pow5mult+0x6a>
 800d640:	4638      	mov	r0, r7
 800d642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d646:	bf00      	nop
 800d648:	0800ee48 	.word	0x0800ee48
 800d64c:	0800ea58 	.word	0x0800ea58
 800d650:	0800ecfc 	.word	0x0800ecfc

0800d654 <__lshift>:
 800d654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d658:	460c      	mov	r4, r1
 800d65a:	4607      	mov	r7, r0
 800d65c:	4691      	mov	r9, r2
 800d65e:	6923      	ldr	r3, [r4, #16]
 800d660:	6849      	ldr	r1, [r1, #4]
 800d662:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d666:	68a3      	ldr	r3, [r4, #8]
 800d668:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d66c:	f108 0601 	add.w	r6, r8, #1
 800d670:	42b3      	cmp	r3, r6
 800d672:	db0b      	blt.n	800d68c <__lshift+0x38>
 800d674:	4638      	mov	r0, r7
 800d676:	f7ff fd95 	bl	800d1a4 <_Balloc>
 800d67a:	4605      	mov	r5, r0
 800d67c:	b948      	cbnz	r0, 800d692 <__lshift+0x3e>
 800d67e:	4602      	mov	r2, r0
 800d680:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d684:	4b29      	ldr	r3, [pc, #164]	; (800d72c <__lshift+0xd8>)
 800d686:	482a      	ldr	r0, [pc, #168]	; (800d730 <__lshift+0xdc>)
 800d688:	f7fe fa6c 	bl	800bb64 <__assert_func>
 800d68c:	3101      	adds	r1, #1
 800d68e:	005b      	lsls	r3, r3, #1
 800d690:	e7ee      	b.n	800d670 <__lshift+0x1c>
 800d692:	2300      	movs	r3, #0
 800d694:	f100 0114 	add.w	r1, r0, #20
 800d698:	f100 0210 	add.w	r2, r0, #16
 800d69c:	4618      	mov	r0, r3
 800d69e:	4553      	cmp	r3, sl
 800d6a0:	db37      	blt.n	800d712 <__lshift+0xbe>
 800d6a2:	6920      	ldr	r0, [r4, #16]
 800d6a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d6a8:	f104 0314 	add.w	r3, r4, #20
 800d6ac:	f019 091f 	ands.w	r9, r9, #31
 800d6b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d6b4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d6b8:	d02f      	beq.n	800d71a <__lshift+0xc6>
 800d6ba:	468a      	mov	sl, r1
 800d6bc:	f04f 0c00 	mov.w	ip, #0
 800d6c0:	f1c9 0e20 	rsb	lr, r9, #32
 800d6c4:	681a      	ldr	r2, [r3, #0]
 800d6c6:	fa02 f209 	lsl.w	r2, r2, r9
 800d6ca:	ea42 020c 	orr.w	r2, r2, ip
 800d6ce:	f84a 2b04 	str.w	r2, [sl], #4
 800d6d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6d6:	4298      	cmp	r0, r3
 800d6d8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800d6dc:	d8f2      	bhi.n	800d6c4 <__lshift+0x70>
 800d6de:	1b03      	subs	r3, r0, r4
 800d6e0:	3b15      	subs	r3, #21
 800d6e2:	f023 0303 	bic.w	r3, r3, #3
 800d6e6:	3304      	adds	r3, #4
 800d6e8:	f104 0215 	add.w	r2, r4, #21
 800d6ec:	4290      	cmp	r0, r2
 800d6ee:	bf38      	it	cc
 800d6f0:	2304      	movcc	r3, #4
 800d6f2:	f841 c003 	str.w	ip, [r1, r3]
 800d6f6:	f1bc 0f00 	cmp.w	ip, #0
 800d6fa:	d001      	beq.n	800d700 <__lshift+0xac>
 800d6fc:	f108 0602 	add.w	r6, r8, #2
 800d700:	3e01      	subs	r6, #1
 800d702:	4638      	mov	r0, r7
 800d704:	4621      	mov	r1, r4
 800d706:	612e      	str	r6, [r5, #16]
 800d708:	f7ff fd8c 	bl	800d224 <_Bfree>
 800d70c:	4628      	mov	r0, r5
 800d70e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d712:	f842 0f04 	str.w	r0, [r2, #4]!
 800d716:	3301      	adds	r3, #1
 800d718:	e7c1      	b.n	800d69e <__lshift+0x4a>
 800d71a:	3904      	subs	r1, #4
 800d71c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d720:	4298      	cmp	r0, r3
 800d722:	f841 2f04 	str.w	r2, [r1, #4]!
 800d726:	d8f9      	bhi.n	800d71c <__lshift+0xc8>
 800d728:	e7ea      	b.n	800d700 <__lshift+0xac>
 800d72a:	bf00      	nop
 800d72c:	0800ec71 	.word	0x0800ec71
 800d730:	0800ecfc 	.word	0x0800ecfc

0800d734 <__mcmp>:
 800d734:	4603      	mov	r3, r0
 800d736:	690a      	ldr	r2, [r1, #16]
 800d738:	6900      	ldr	r0, [r0, #16]
 800d73a:	b530      	push	{r4, r5, lr}
 800d73c:	1a80      	subs	r0, r0, r2
 800d73e:	d10d      	bne.n	800d75c <__mcmp+0x28>
 800d740:	3314      	adds	r3, #20
 800d742:	3114      	adds	r1, #20
 800d744:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d748:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d74c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d750:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d754:	4295      	cmp	r5, r2
 800d756:	d002      	beq.n	800d75e <__mcmp+0x2a>
 800d758:	d304      	bcc.n	800d764 <__mcmp+0x30>
 800d75a:	2001      	movs	r0, #1
 800d75c:	bd30      	pop	{r4, r5, pc}
 800d75e:	42a3      	cmp	r3, r4
 800d760:	d3f4      	bcc.n	800d74c <__mcmp+0x18>
 800d762:	e7fb      	b.n	800d75c <__mcmp+0x28>
 800d764:	f04f 30ff 	mov.w	r0, #4294967295
 800d768:	e7f8      	b.n	800d75c <__mcmp+0x28>
	...

0800d76c <__mdiff>:
 800d76c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d770:	460d      	mov	r5, r1
 800d772:	4607      	mov	r7, r0
 800d774:	4611      	mov	r1, r2
 800d776:	4628      	mov	r0, r5
 800d778:	4614      	mov	r4, r2
 800d77a:	f7ff ffdb 	bl	800d734 <__mcmp>
 800d77e:	1e06      	subs	r6, r0, #0
 800d780:	d111      	bne.n	800d7a6 <__mdiff+0x3a>
 800d782:	4631      	mov	r1, r6
 800d784:	4638      	mov	r0, r7
 800d786:	f7ff fd0d 	bl	800d1a4 <_Balloc>
 800d78a:	4602      	mov	r2, r0
 800d78c:	b928      	cbnz	r0, 800d79a <__mdiff+0x2e>
 800d78e:	f240 2132 	movw	r1, #562	; 0x232
 800d792:	4b3a      	ldr	r3, [pc, #232]	; (800d87c <__mdiff+0x110>)
 800d794:	483a      	ldr	r0, [pc, #232]	; (800d880 <__mdiff+0x114>)
 800d796:	f7fe f9e5 	bl	800bb64 <__assert_func>
 800d79a:	2301      	movs	r3, #1
 800d79c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800d7a0:	4610      	mov	r0, r2
 800d7a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7a6:	bfa4      	itt	ge
 800d7a8:	4623      	movge	r3, r4
 800d7aa:	462c      	movge	r4, r5
 800d7ac:	4638      	mov	r0, r7
 800d7ae:	6861      	ldr	r1, [r4, #4]
 800d7b0:	bfa6      	itte	ge
 800d7b2:	461d      	movge	r5, r3
 800d7b4:	2600      	movge	r6, #0
 800d7b6:	2601      	movlt	r6, #1
 800d7b8:	f7ff fcf4 	bl	800d1a4 <_Balloc>
 800d7bc:	4602      	mov	r2, r0
 800d7be:	b918      	cbnz	r0, 800d7c8 <__mdiff+0x5c>
 800d7c0:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d7c4:	4b2d      	ldr	r3, [pc, #180]	; (800d87c <__mdiff+0x110>)
 800d7c6:	e7e5      	b.n	800d794 <__mdiff+0x28>
 800d7c8:	f102 0814 	add.w	r8, r2, #20
 800d7cc:	46c2      	mov	sl, r8
 800d7ce:	f04f 0c00 	mov.w	ip, #0
 800d7d2:	6927      	ldr	r7, [r4, #16]
 800d7d4:	60c6      	str	r6, [r0, #12]
 800d7d6:	692e      	ldr	r6, [r5, #16]
 800d7d8:	f104 0014 	add.w	r0, r4, #20
 800d7dc:	f105 0914 	add.w	r9, r5, #20
 800d7e0:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800d7e4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d7e8:	3410      	adds	r4, #16
 800d7ea:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800d7ee:	f859 3b04 	ldr.w	r3, [r9], #4
 800d7f2:	fa1f f18b 	uxth.w	r1, fp
 800d7f6:	448c      	add	ip, r1
 800d7f8:	b299      	uxth	r1, r3
 800d7fa:	0c1b      	lsrs	r3, r3, #16
 800d7fc:	ebac 0101 	sub.w	r1, ip, r1
 800d800:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d804:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800d808:	b289      	uxth	r1, r1
 800d80a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800d80e:	454e      	cmp	r6, r9
 800d810:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800d814:	f84a 3b04 	str.w	r3, [sl], #4
 800d818:	d8e7      	bhi.n	800d7ea <__mdiff+0x7e>
 800d81a:	1b73      	subs	r3, r6, r5
 800d81c:	3b15      	subs	r3, #21
 800d81e:	f023 0303 	bic.w	r3, r3, #3
 800d822:	3515      	adds	r5, #21
 800d824:	3304      	adds	r3, #4
 800d826:	42ae      	cmp	r6, r5
 800d828:	bf38      	it	cc
 800d82a:	2304      	movcc	r3, #4
 800d82c:	4418      	add	r0, r3
 800d82e:	4443      	add	r3, r8
 800d830:	461e      	mov	r6, r3
 800d832:	4605      	mov	r5, r0
 800d834:	4575      	cmp	r5, lr
 800d836:	d30e      	bcc.n	800d856 <__mdiff+0xea>
 800d838:	f10e 0103 	add.w	r1, lr, #3
 800d83c:	1a09      	subs	r1, r1, r0
 800d83e:	f021 0103 	bic.w	r1, r1, #3
 800d842:	3803      	subs	r0, #3
 800d844:	4586      	cmp	lr, r0
 800d846:	bf38      	it	cc
 800d848:	2100      	movcc	r1, #0
 800d84a:	4419      	add	r1, r3
 800d84c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800d850:	b18b      	cbz	r3, 800d876 <__mdiff+0x10a>
 800d852:	6117      	str	r7, [r2, #16]
 800d854:	e7a4      	b.n	800d7a0 <__mdiff+0x34>
 800d856:	f855 8b04 	ldr.w	r8, [r5], #4
 800d85a:	fa1f f188 	uxth.w	r1, r8
 800d85e:	4461      	add	r1, ip
 800d860:	140c      	asrs	r4, r1, #16
 800d862:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d866:	b289      	uxth	r1, r1
 800d868:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d86c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800d870:	f846 1b04 	str.w	r1, [r6], #4
 800d874:	e7de      	b.n	800d834 <__mdiff+0xc8>
 800d876:	3f01      	subs	r7, #1
 800d878:	e7e8      	b.n	800d84c <__mdiff+0xe0>
 800d87a:	bf00      	nop
 800d87c:	0800ec71 	.word	0x0800ec71
 800d880:	0800ecfc 	.word	0x0800ecfc

0800d884 <__ulp>:
 800d884:	4b11      	ldr	r3, [pc, #68]	; (800d8cc <__ulp+0x48>)
 800d886:	400b      	ands	r3, r1
 800d888:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	dd02      	ble.n	800d896 <__ulp+0x12>
 800d890:	2000      	movs	r0, #0
 800d892:	4619      	mov	r1, r3
 800d894:	4770      	bx	lr
 800d896:	425b      	negs	r3, r3
 800d898:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800d89c:	f04f 0000 	mov.w	r0, #0
 800d8a0:	f04f 0100 	mov.w	r1, #0
 800d8a4:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d8a8:	da04      	bge.n	800d8b4 <__ulp+0x30>
 800d8aa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800d8ae:	fa43 f102 	asr.w	r1, r3, r2
 800d8b2:	4770      	bx	lr
 800d8b4:	f1a2 0314 	sub.w	r3, r2, #20
 800d8b8:	2b1e      	cmp	r3, #30
 800d8ba:	bfd6      	itet	le
 800d8bc:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800d8c0:	2301      	movgt	r3, #1
 800d8c2:	fa22 f303 	lsrle.w	r3, r2, r3
 800d8c6:	4618      	mov	r0, r3
 800d8c8:	4770      	bx	lr
 800d8ca:	bf00      	nop
 800d8cc:	7ff00000 	.word	0x7ff00000

0800d8d0 <__b2d>:
 800d8d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8d4:	6907      	ldr	r7, [r0, #16]
 800d8d6:	f100 0914 	add.w	r9, r0, #20
 800d8da:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800d8de:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800d8e2:	f1a7 0804 	sub.w	r8, r7, #4
 800d8e6:	4630      	mov	r0, r6
 800d8e8:	f7ff fd4e 	bl	800d388 <__hi0bits>
 800d8ec:	f1c0 0320 	rsb	r3, r0, #32
 800d8f0:	280a      	cmp	r0, #10
 800d8f2:	600b      	str	r3, [r1, #0]
 800d8f4:	491f      	ldr	r1, [pc, #124]	; (800d974 <__b2d+0xa4>)
 800d8f6:	dc17      	bgt.n	800d928 <__b2d+0x58>
 800d8f8:	45c1      	cmp	r9, r8
 800d8fa:	bf28      	it	cs
 800d8fc:	2200      	movcs	r2, #0
 800d8fe:	f1c0 0c0b 	rsb	ip, r0, #11
 800d902:	fa26 f30c 	lsr.w	r3, r6, ip
 800d906:	bf38      	it	cc
 800d908:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800d90c:	ea43 0501 	orr.w	r5, r3, r1
 800d910:	f100 0315 	add.w	r3, r0, #21
 800d914:	fa06 f303 	lsl.w	r3, r6, r3
 800d918:	fa22 f20c 	lsr.w	r2, r2, ip
 800d91c:	ea43 0402 	orr.w	r4, r3, r2
 800d920:	4620      	mov	r0, r4
 800d922:	4629      	mov	r1, r5
 800d924:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d928:	45c1      	cmp	r9, r8
 800d92a:	bf2e      	itee	cs
 800d92c:	2200      	movcs	r2, #0
 800d92e:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800d932:	f1a7 0808 	subcc.w	r8, r7, #8
 800d936:	f1b0 030b 	subs.w	r3, r0, #11
 800d93a:	d016      	beq.n	800d96a <__b2d+0x9a>
 800d93c:	f1c3 0720 	rsb	r7, r3, #32
 800d940:	fa22 f107 	lsr.w	r1, r2, r7
 800d944:	45c8      	cmp	r8, r9
 800d946:	fa06 f603 	lsl.w	r6, r6, r3
 800d94a:	ea46 0601 	orr.w	r6, r6, r1
 800d94e:	bf94      	ite	ls
 800d950:	2100      	movls	r1, #0
 800d952:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800d956:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800d95a:	fa02 f003 	lsl.w	r0, r2, r3
 800d95e:	40f9      	lsrs	r1, r7
 800d960:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d964:	ea40 0401 	orr.w	r4, r0, r1
 800d968:	e7da      	b.n	800d920 <__b2d+0x50>
 800d96a:	4614      	mov	r4, r2
 800d96c:	ea46 0501 	orr.w	r5, r6, r1
 800d970:	e7d6      	b.n	800d920 <__b2d+0x50>
 800d972:	bf00      	nop
 800d974:	3ff00000 	.word	0x3ff00000

0800d978 <__d2b>:
 800d978:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800d97c:	2101      	movs	r1, #1
 800d97e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800d982:	4690      	mov	r8, r2
 800d984:	461d      	mov	r5, r3
 800d986:	f7ff fc0d 	bl	800d1a4 <_Balloc>
 800d98a:	4604      	mov	r4, r0
 800d98c:	b930      	cbnz	r0, 800d99c <__d2b+0x24>
 800d98e:	4602      	mov	r2, r0
 800d990:	f240 310a 	movw	r1, #778	; 0x30a
 800d994:	4b24      	ldr	r3, [pc, #144]	; (800da28 <__d2b+0xb0>)
 800d996:	4825      	ldr	r0, [pc, #148]	; (800da2c <__d2b+0xb4>)
 800d998:	f7fe f8e4 	bl	800bb64 <__assert_func>
 800d99c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800d9a0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800d9a4:	bb2d      	cbnz	r5, 800d9f2 <__d2b+0x7a>
 800d9a6:	9301      	str	r3, [sp, #4]
 800d9a8:	f1b8 0300 	subs.w	r3, r8, #0
 800d9ac:	d026      	beq.n	800d9fc <__d2b+0x84>
 800d9ae:	4668      	mov	r0, sp
 800d9b0:	9300      	str	r3, [sp, #0]
 800d9b2:	f7ff fd09 	bl	800d3c8 <__lo0bits>
 800d9b6:	9900      	ldr	r1, [sp, #0]
 800d9b8:	b1f0      	cbz	r0, 800d9f8 <__d2b+0x80>
 800d9ba:	9a01      	ldr	r2, [sp, #4]
 800d9bc:	f1c0 0320 	rsb	r3, r0, #32
 800d9c0:	fa02 f303 	lsl.w	r3, r2, r3
 800d9c4:	430b      	orrs	r3, r1
 800d9c6:	40c2      	lsrs	r2, r0
 800d9c8:	6163      	str	r3, [r4, #20]
 800d9ca:	9201      	str	r2, [sp, #4]
 800d9cc:	9b01      	ldr	r3, [sp, #4]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	bf14      	ite	ne
 800d9d2:	2102      	movne	r1, #2
 800d9d4:	2101      	moveq	r1, #1
 800d9d6:	61a3      	str	r3, [r4, #24]
 800d9d8:	6121      	str	r1, [r4, #16]
 800d9da:	b1c5      	cbz	r5, 800da0e <__d2b+0x96>
 800d9dc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d9e0:	4405      	add	r5, r0
 800d9e2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d9e6:	603d      	str	r5, [r7, #0]
 800d9e8:	6030      	str	r0, [r6, #0]
 800d9ea:	4620      	mov	r0, r4
 800d9ec:	b002      	add	sp, #8
 800d9ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d9f6:	e7d6      	b.n	800d9a6 <__d2b+0x2e>
 800d9f8:	6161      	str	r1, [r4, #20]
 800d9fa:	e7e7      	b.n	800d9cc <__d2b+0x54>
 800d9fc:	a801      	add	r0, sp, #4
 800d9fe:	f7ff fce3 	bl	800d3c8 <__lo0bits>
 800da02:	2101      	movs	r1, #1
 800da04:	9b01      	ldr	r3, [sp, #4]
 800da06:	6121      	str	r1, [r4, #16]
 800da08:	6163      	str	r3, [r4, #20]
 800da0a:	3020      	adds	r0, #32
 800da0c:	e7e5      	b.n	800d9da <__d2b+0x62>
 800da0e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800da12:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800da16:	6038      	str	r0, [r7, #0]
 800da18:	6918      	ldr	r0, [r3, #16]
 800da1a:	f7ff fcb5 	bl	800d388 <__hi0bits>
 800da1e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800da22:	6031      	str	r1, [r6, #0]
 800da24:	e7e1      	b.n	800d9ea <__d2b+0x72>
 800da26:	bf00      	nop
 800da28:	0800ec71 	.word	0x0800ec71
 800da2c:	0800ecfc 	.word	0x0800ecfc

0800da30 <__ratio>:
 800da30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da34:	4688      	mov	r8, r1
 800da36:	4669      	mov	r1, sp
 800da38:	4681      	mov	r9, r0
 800da3a:	f7ff ff49 	bl	800d8d0 <__b2d>
 800da3e:	460f      	mov	r7, r1
 800da40:	4604      	mov	r4, r0
 800da42:	460d      	mov	r5, r1
 800da44:	4640      	mov	r0, r8
 800da46:	a901      	add	r1, sp, #4
 800da48:	f7ff ff42 	bl	800d8d0 <__b2d>
 800da4c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800da50:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800da54:	468b      	mov	fp, r1
 800da56:	eba3 0c02 	sub.w	ip, r3, r2
 800da5a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800da5e:	1a9b      	subs	r3, r3, r2
 800da60:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800da64:	2b00      	cmp	r3, #0
 800da66:	bfd5      	itete	le
 800da68:	460a      	movle	r2, r1
 800da6a:	462a      	movgt	r2, r5
 800da6c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800da70:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800da74:	bfd8      	it	le
 800da76:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800da7a:	465b      	mov	r3, fp
 800da7c:	4602      	mov	r2, r0
 800da7e:	4639      	mov	r1, r7
 800da80:	4620      	mov	r0, r4
 800da82:	f7f2 fecd 	bl	8000820 <__aeabi_ddiv>
 800da86:	b003      	add	sp, #12
 800da88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800da8c <__copybits>:
 800da8c:	3901      	subs	r1, #1
 800da8e:	b570      	push	{r4, r5, r6, lr}
 800da90:	1149      	asrs	r1, r1, #5
 800da92:	6914      	ldr	r4, [r2, #16]
 800da94:	3101      	adds	r1, #1
 800da96:	f102 0314 	add.w	r3, r2, #20
 800da9a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800da9e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800daa2:	1f05      	subs	r5, r0, #4
 800daa4:	42a3      	cmp	r3, r4
 800daa6:	d30c      	bcc.n	800dac2 <__copybits+0x36>
 800daa8:	1aa3      	subs	r3, r4, r2
 800daaa:	3b11      	subs	r3, #17
 800daac:	f023 0303 	bic.w	r3, r3, #3
 800dab0:	3211      	adds	r2, #17
 800dab2:	42a2      	cmp	r2, r4
 800dab4:	bf88      	it	hi
 800dab6:	2300      	movhi	r3, #0
 800dab8:	4418      	add	r0, r3
 800daba:	2300      	movs	r3, #0
 800dabc:	4288      	cmp	r0, r1
 800dabe:	d305      	bcc.n	800dacc <__copybits+0x40>
 800dac0:	bd70      	pop	{r4, r5, r6, pc}
 800dac2:	f853 6b04 	ldr.w	r6, [r3], #4
 800dac6:	f845 6f04 	str.w	r6, [r5, #4]!
 800daca:	e7eb      	b.n	800daa4 <__copybits+0x18>
 800dacc:	f840 3b04 	str.w	r3, [r0], #4
 800dad0:	e7f4      	b.n	800dabc <__copybits+0x30>

0800dad2 <__any_on>:
 800dad2:	f100 0214 	add.w	r2, r0, #20
 800dad6:	6900      	ldr	r0, [r0, #16]
 800dad8:	114b      	asrs	r3, r1, #5
 800dada:	4298      	cmp	r0, r3
 800dadc:	b510      	push	{r4, lr}
 800dade:	db11      	blt.n	800db04 <__any_on+0x32>
 800dae0:	dd0a      	ble.n	800daf8 <__any_on+0x26>
 800dae2:	f011 011f 	ands.w	r1, r1, #31
 800dae6:	d007      	beq.n	800daf8 <__any_on+0x26>
 800dae8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800daec:	fa24 f001 	lsr.w	r0, r4, r1
 800daf0:	fa00 f101 	lsl.w	r1, r0, r1
 800daf4:	428c      	cmp	r4, r1
 800daf6:	d10b      	bne.n	800db10 <__any_on+0x3e>
 800daf8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dafc:	4293      	cmp	r3, r2
 800dafe:	d803      	bhi.n	800db08 <__any_on+0x36>
 800db00:	2000      	movs	r0, #0
 800db02:	bd10      	pop	{r4, pc}
 800db04:	4603      	mov	r3, r0
 800db06:	e7f7      	b.n	800daf8 <__any_on+0x26>
 800db08:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800db0c:	2900      	cmp	r1, #0
 800db0e:	d0f5      	beq.n	800dafc <__any_on+0x2a>
 800db10:	2001      	movs	r0, #1
 800db12:	e7f6      	b.n	800db02 <__any_on+0x30>

0800db14 <_calloc_r>:
 800db14:	b570      	push	{r4, r5, r6, lr}
 800db16:	fba1 5402 	umull	r5, r4, r1, r2
 800db1a:	b934      	cbnz	r4, 800db2a <_calloc_r+0x16>
 800db1c:	4629      	mov	r1, r5
 800db1e:	f7fc fa77 	bl	800a010 <_malloc_r>
 800db22:	4606      	mov	r6, r0
 800db24:	b928      	cbnz	r0, 800db32 <_calloc_r+0x1e>
 800db26:	4630      	mov	r0, r6
 800db28:	bd70      	pop	{r4, r5, r6, pc}
 800db2a:	220c      	movs	r2, #12
 800db2c:	2600      	movs	r6, #0
 800db2e:	6002      	str	r2, [r0, #0]
 800db30:	e7f9      	b.n	800db26 <_calloc_r+0x12>
 800db32:	462a      	mov	r2, r5
 800db34:	4621      	mov	r1, r4
 800db36:	f7fc f9fb 	bl	8009f30 <memset>
 800db3a:	e7f4      	b.n	800db26 <_calloc_r+0x12>

0800db3c <__ssputs_r>:
 800db3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db40:	688e      	ldr	r6, [r1, #8]
 800db42:	4682      	mov	sl, r0
 800db44:	429e      	cmp	r6, r3
 800db46:	460c      	mov	r4, r1
 800db48:	4690      	mov	r8, r2
 800db4a:	461f      	mov	r7, r3
 800db4c:	d838      	bhi.n	800dbc0 <__ssputs_r+0x84>
 800db4e:	898a      	ldrh	r2, [r1, #12]
 800db50:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800db54:	d032      	beq.n	800dbbc <__ssputs_r+0x80>
 800db56:	6825      	ldr	r5, [r4, #0]
 800db58:	6909      	ldr	r1, [r1, #16]
 800db5a:	3301      	adds	r3, #1
 800db5c:	eba5 0901 	sub.w	r9, r5, r1
 800db60:	6965      	ldr	r5, [r4, #20]
 800db62:	444b      	add	r3, r9
 800db64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800db68:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800db6c:	106d      	asrs	r5, r5, #1
 800db6e:	429d      	cmp	r5, r3
 800db70:	bf38      	it	cc
 800db72:	461d      	movcc	r5, r3
 800db74:	0553      	lsls	r3, r2, #21
 800db76:	d531      	bpl.n	800dbdc <__ssputs_r+0xa0>
 800db78:	4629      	mov	r1, r5
 800db7a:	f7fc fa49 	bl	800a010 <_malloc_r>
 800db7e:	4606      	mov	r6, r0
 800db80:	b950      	cbnz	r0, 800db98 <__ssputs_r+0x5c>
 800db82:	230c      	movs	r3, #12
 800db84:	f04f 30ff 	mov.w	r0, #4294967295
 800db88:	f8ca 3000 	str.w	r3, [sl]
 800db8c:	89a3      	ldrh	r3, [r4, #12]
 800db8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db92:	81a3      	strh	r3, [r4, #12]
 800db94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db98:	464a      	mov	r2, r9
 800db9a:	6921      	ldr	r1, [r4, #16]
 800db9c:	f7fc f9ba 	bl	8009f14 <memcpy>
 800dba0:	89a3      	ldrh	r3, [r4, #12]
 800dba2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dba6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dbaa:	81a3      	strh	r3, [r4, #12]
 800dbac:	6126      	str	r6, [r4, #16]
 800dbae:	444e      	add	r6, r9
 800dbb0:	6026      	str	r6, [r4, #0]
 800dbb2:	463e      	mov	r6, r7
 800dbb4:	6165      	str	r5, [r4, #20]
 800dbb6:	eba5 0509 	sub.w	r5, r5, r9
 800dbba:	60a5      	str	r5, [r4, #8]
 800dbbc:	42be      	cmp	r6, r7
 800dbbe:	d900      	bls.n	800dbc2 <__ssputs_r+0x86>
 800dbc0:	463e      	mov	r6, r7
 800dbc2:	4632      	mov	r2, r6
 800dbc4:	4641      	mov	r1, r8
 800dbc6:	6820      	ldr	r0, [r4, #0]
 800dbc8:	f000 fbd6 	bl	800e378 <memmove>
 800dbcc:	68a3      	ldr	r3, [r4, #8]
 800dbce:	2000      	movs	r0, #0
 800dbd0:	1b9b      	subs	r3, r3, r6
 800dbd2:	60a3      	str	r3, [r4, #8]
 800dbd4:	6823      	ldr	r3, [r4, #0]
 800dbd6:	4433      	add	r3, r6
 800dbd8:	6023      	str	r3, [r4, #0]
 800dbda:	e7db      	b.n	800db94 <__ssputs_r+0x58>
 800dbdc:	462a      	mov	r2, r5
 800dbde:	f000 fbe5 	bl	800e3ac <_realloc_r>
 800dbe2:	4606      	mov	r6, r0
 800dbe4:	2800      	cmp	r0, #0
 800dbe6:	d1e1      	bne.n	800dbac <__ssputs_r+0x70>
 800dbe8:	4650      	mov	r0, sl
 800dbea:	6921      	ldr	r1, [r4, #16]
 800dbec:	f7fc f9a8 	bl	8009f40 <_free_r>
 800dbf0:	e7c7      	b.n	800db82 <__ssputs_r+0x46>
	...

0800dbf4 <_svfiprintf_r>:
 800dbf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbf8:	4698      	mov	r8, r3
 800dbfa:	898b      	ldrh	r3, [r1, #12]
 800dbfc:	4607      	mov	r7, r0
 800dbfe:	061b      	lsls	r3, r3, #24
 800dc00:	460d      	mov	r5, r1
 800dc02:	4614      	mov	r4, r2
 800dc04:	b09d      	sub	sp, #116	; 0x74
 800dc06:	d50e      	bpl.n	800dc26 <_svfiprintf_r+0x32>
 800dc08:	690b      	ldr	r3, [r1, #16]
 800dc0a:	b963      	cbnz	r3, 800dc26 <_svfiprintf_r+0x32>
 800dc0c:	2140      	movs	r1, #64	; 0x40
 800dc0e:	f7fc f9ff 	bl	800a010 <_malloc_r>
 800dc12:	6028      	str	r0, [r5, #0]
 800dc14:	6128      	str	r0, [r5, #16]
 800dc16:	b920      	cbnz	r0, 800dc22 <_svfiprintf_r+0x2e>
 800dc18:	230c      	movs	r3, #12
 800dc1a:	603b      	str	r3, [r7, #0]
 800dc1c:	f04f 30ff 	mov.w	r0, #4294967295
 800dc20:	e0d1      	b.n	800ddc6 <_svfiprintf_r+0x1d2>
 800dc22:	2340      	movs	r3, #64	; 0x40
 800dc24:	616b      	str	r3, [r5, #20]
 800dc26:	2300      	movs	r3, #0
 800dc28:	9309      	str	r3, [sp, #36]	; 0x24
 800dc2a:	2320      	movs	r3, #32
 800dc2c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dc30:	2330      	movs	r3, #48	; 0x30
 800dc32:	f04f 0901 	mov.w	r9, #1
 800dc36:	f8cd 800c 	str.w	r8, [sp, #12]
 800dc3a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800dde0 <_svfiprintf_r+0x1ec>
 800dc3e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dc42:	4623      	mov	r3, r4
 800dc44:	469a      	mov	sl, r3
 800dc46:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc4a:	b10a      	cbz	r2, 800dc50 <_svfiprintf_r+0x5c>
 800dc4c:	2a25      	cmp	r2, #37	; 0x25
 800dc4e:	d1f9      	bne.n	800dc44 <_svfiprintf_r+0x50>
 800dc50:	ebba 0b04 	subs.w	fp, sl, r4
 800dc54:	d00b      	beq.n	800dc6e <_svfiprintf_r+0x7a>
 800dc56:	465b      	mov	r3, fp
 800dc58:	4622      	mov	r2, r4
 800dc5a:	4629      	mov	r1, r5
 800dc5c:	4638      	mov	r0, r7
 800dc5e:	f7ff ff6d 	bl	800db3c <__ssputs_r>
 800dc62:	3001      	adds	r0, #1
 800dc64:	f000 80aa 	beq.w	800ddbc <_svfiprintf_r+0x1c8>
 800dc68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dc6a:	445a      	add	r2, fp
 800dc6c:	9209      	str	r2, [sp, #36]	; 0x24
 800dc6e:	f89a 3000 	ldrb.w	r3, [sl]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	f000 80a2 	beq.w	800ddbc <_svfiprintf_r+0x1c8>
 800dc78:	2300      	movs	r3, #0
 800dc7a:	f04f 32ff 	mov.w	r2, #4294967295
 800dc7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dc82:	f10a 0a01 	add.w	sl, sl, #1
 800dc86:	9304      	str	r3, [sp, #16]
 800dc88:	9307      	str	r3, [sp, #28]
 800dc8a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dc8e:	931a      	str	r3, [sp, #104]	; 0x68
 800dc90:	4654      	mov	r4, sl
 800dc92:	2205      	movs	r2, #5
 800dc94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc98:	4851      	ldr	r0, [pc, #324]	; (800dde0 <_svfiprintf_r+0x1ec>)
 800dc9a:	f7ff fa69 	bl	800d170 <memchr>
 800dc9e:	9a04      	ldr	r2, [sp, #16]
 800dca0:	b9d8      	cbnz	r0, 800dcda <_svfiprintf_r+0xe6>
 800dca2:	06d0      	lsls	r0, r2, #27
 800dca4:	bf44      	itt	mi
 800dca6:	2320      	movmi	r3, #32
 800dca8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dcac:	0711      	lsls	r1, r2, #28
 800dcae:	bf44      	itt	mi
 800dcb0:	232b      	movmi	r3, #43	; 0x2b
 800dcb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dcb6:	f89a 3000 	ldrb.w	r3, [sl]
 800dcba:	2b2a      	cmp	r3, #42	; 0x2a
 800dcbc:	d015      	beq.n	800dcea <_svfiprintf_r+0xf6>
 800dcbe:	4654      	mov	r4, sl
 800dcc0:	2000      	movs	r0, #0
 800dcc2:	f04f 0c0a 	mov.w	ip, #10
 800dcc6:	9a07      	ldr	r2, [sp, #28]
 800dcc8:	4621      	mov	r1, r4
 800dcca:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dcce:	3b30      	subs	r3, #48	; 0x30
 800dcd0:	2b09      	cmp	r3, #9
 800dcd2:	d94e      	bls.n	800dd72 <_svfiprintf_r+0x17e>
 800dcd4:	b1b0      	cbz	r0, 800dd04 <_svfiprintf_r+0x110>
 800dcd6:	9207      	str	r2, [sp, #28]
 800dcd8:	e014      	b.n	800dd04 <_svfiprintf_r+0x110>
 800dcda:	eba0 0308 	sub.w	r3, r0, r8
 800dcde:	fa09 f303 	lsl.w	r3, r9, r3
 800dce2:	4313      	orrs	r3, r2
 800dce4:	46a2      	mov	sl, r4
 800dce6:	9304      	str	r3, [sp, #16]
 800dce8:	e7d2      	b.n	800dc90 <_svfiprintf_r+0x9c>
 800dcea:	9b03      	ldr	r3, [sp, #12]
 800dcec:	1d19      	adds	r1, r3, #4
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	9103      	str	r1, [sp, #12]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	bfbb      	ittet	lt
 800dcf6:	425b      	neglt	r3, r3
 800dcf8:	f042 0202 	orrlt.w	r2, r2, #2
 800dcfc:	9307      	strge	r3, [sp, #28]
 800dcfe:	9307      	strlt	r3, [sp, #28]
 800dd00:	bfb8      	it	lt
 800dd02:	9204      	strlt	r2, [sp, #16]
 800dd04:	7823      	ldrb	r3, [r4, #0]
 800dd06:	2b2e      	cmp	r3, #46	; 0x2e
 800dd08:	d10c      	bne.n	800dd24 <_svfiprintf_r+0x130>
 800dd0a:	7863      	ldrb	r3, [r4, #1]
 800dd0c:	2b2a      	cmp	r3, #42	; 0x2a
 800dd0e:	d135      	bne.n	800dd7c <_svfiprintf_r+0x188>
 800dd10:	9b03      	ldr	r3, [sp, #12]
 800dd12:	3402      	adds	r4, #2
 800dd14:	1d1a      	adds	r2, r3, #4
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	9203      	str	r2, [sp, #12]
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	bfb8      	it	lt
 800dd1e:	f04f 33ff 	movlt.w	r3, #4294967295
 800dd22:	9305      	str	r3, [sp, #20]
 800dd24:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800dde4 <_svfiprintf_r+0x1f0>
 800dd28:	2203      	movs	r2, #3
 800dd2a:	4650      	mov	r0, sl
 800dd2c:	7821      	ldrb	r1, [r4, #0]
 800dd2e:	f7ff fa1f 	bl	800d170 <memchr>
 800dd32:	b140      	cbz	r0, 800dd46 <_svfiprintf_r+0x152>
 800dd34:	2340      	movs	r3, #64	; 0x40
 800dd36:	eba0 000a 	sub.w	r0, r0, sl
 800dd3a:	fa03 f000 	lsl.w	r0, r3, r0
 800dd3e:	9b04      	ldr	r3, [sp, #16]
 800dd40:	3401      	adds	r4, #1
 800dd42:	4303      	orrs	r3, r0
 800dd44:	9304      	str	r3, [sp, #16]
 800dd46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd4a:	2206      	movs	r2, #6
 800dd4c:	4826      	ldr	r0, [pc, #152]	; (800dde8 <_svfiprintf_r+0x1f4>)
 800dd4e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dd52:	f7ff fa0d 	bl	800d170 <memchr>
 800dd56:	2800      	cmp	r0, #0
 800dd58:	d038      	beq.n	800ddcc <_svfiprintf_r+0x1d8>
 800dd5a:	4b24      	ldr	r3, [pc, #144]	; (800ddec <_svfiprintf_r+0x1f8>)
 800dd5c:	bb1b      	cbnz	r3, 800dda6 <_svfiprintf_r+0x1b2>
 800dd5e:	9b03      	ldr	r3, [sp, #12]
 800dd60:	3307      	adds	r3, #7
 800dd62:	f023 0307 	bic.w	r3, r3, #7
 800dd66:	3308      	adds	r3, #8
 800dd68:	9303      	str	r3, [sp, #12]
 800dd6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd6c:	4433      	add	r3, r6
 800dd6e:	9309      	str	r3, [sp, #36]	; 0x24
 800dd70:	e767      	b.n	800dc42 <_svfiprintf_r+0x4e>
 800dd72:	460c      	mov	r4, r1
 800dd74:	2001      	movs	r0, #1
 800dd76:	fb0c 3202 	mla	r2, ip, r2, r3
 800dd7a:	e7a5      	b.n	800dcc8 <_svfiprintf_r+0xd4>
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	f04f 0c0a 	mov.w	ip, #10
 800dd82:	4619      	mov	r1, r3
 800dd84:	3401      	adds	r4, #1
 800dd86:	9305      	str	r3, [sp, #20]
 800dd88:	4620      	mov	r0, r4
 800dd8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd8e:	3a30      	subs	r2, #48	; 0x30
 800dd90:	2a09      	cmp	r2, #9
 800dd92:	d903      	bls.n	800dd9c <_svfiprintf_r+0x1a8>
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d0c5      	beq.n	800dd24 <_svfiprintf_r+0x130>
 800dd98:	9105      	str	r1, [sp, #20]
 800dd9a:	e7c3      	b.n	800dd24 <_svfiprintf_r+0x130>
 800dd9c:	4604      	mov	r4, r0
 800dd9e:	2301      	movs	r3, #1
 800dda0:	fb0c 2101 	mla	r1, ip, r1, r2
 800dda4:	e7f0      	b.n	800dd88 <_svfiprintf_r+0x194>
 800dda6:	ab03      	add	r3, sp, #12
 800dda8:	9300      	str	r3, [sp, #0]
 800ddaa:	462a      	mov	r2, r5
 800ddac:	4638      	mov	r0, r7
 800ddae:	4b10      	ldr	r3, [pc, #64]	; (800ddf0 <_svfiprintf_r+0x1fc>)
 800ddb0:	a904      	add	r1, sp, #16
 800ddb2:	f7fc fa3f 	bl	800a234 <_printf_float>
 800ddb6:	1c42      	adds	r2, r0, #1
 800ddb8:	4606      	mov	r6, r0
 800ddba:	d1d6      	bne.n	800dd6a <_svfiprintf_r+0x176>
 800ddbc:	89ab      	ldrh	r3, [r5, #12]
 800ddbe:	065b      	lsls	r3, r3, #25
 800ddc0:	f53f af2c 	bmi.w	800dc1c <_svfiprintf_r+0x28>
 800ddc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ddc6:	b01d      	add	sp, #116	; 0x74
 800ddc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddcc:	ab03      	add	r3, sp, #12
 800ddce:	9300      	str	r3, [sp, #0]
 800ddd0:	462a      	mov	r2, r5
 800ddd2:	4638      	mov	r0, r7
 800ddd4:	4b06      	ldr	r3, [pc, #24]	; (800ddf0 <_svfiprintf_r+0x1fc>)
 800ddd6:	a904      	add	r1, sp, #16
 800ddd8:	f7fc fcc8 	bl	800a76c <_printf_i>
 800dddc:	e7eb      	b.n	800ddb6 <_svfiprintf_r+0x1c2>
 800ddde:	bf00      	nop
 800dde0:	0800ee54 	.word	0x0800ee54
 800dde4:	0800ee5a 	.word	0x0800ee5a
 800dde8:	0800ee5e 	.word	0x0800ee5e
 800ddec:	0800a235 	.word	0x0800a235
 800ddf0:	0800db3d 	.word	0x0800db3d

0800ddf4 <__sfputc_r>:
 800ddf4:	6893      	ldr	r3, [r2, #8]
 800ddf6:	b410      	push	{r4}
 800ddf8:	3b01      	subs	r3, #1
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	6093      	str	r3, [r2, #8]
 800ddfe:	da07      	bge.n	800de10 <__sfputc_r+0x1c>
 800de00:	6994      	ldr	r4, [r2, #24]
 800de02:	42a3      	cmp	r3, r4
 800de04:	db01      	blt.n	800de0a <__sfputc_r+0x16>
 800de06:	290a      	cmp	r1, #10
 800de08:	d102      	bne.n	800de10 <__sfputc_r+0x1c>
 800de0a:	bc10      	pop	{r4}
 800de0c:	f000 b97a 	b.w	800e104 <__swbuf_r>
 800de10:	6813      	ldr	r3, [r2, #0]
 800de12:	1c58      	adds	r0, r3, #1
 800de14:	6010      	str	r0, [r2, #0]
 800de16:	7019      	strb	r1, [r3, #0]
 800de18:	4608      	mov	r0, r1
 800de1a:	bc10      	pop	{r4}
 800de1c:	4770      	bx	lr

0800de1e <__sfputs_r>:
 800de1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de20:	4606      	mov	r6, r0
 800de22:	460f      	mov	r7, r1
 800de24:	4614      	mov	r4, r2
 800de26:	18d5      	adds	r5, r2, r3
 800de28:	42ac      	cmp	r4, r5
 800de2a:	d101      	bne.n	800de30 <__sfputs_r+0x12>
 800de2c:	2000      	movs	r0, #0
 800de2e:	e007      	b.n	800de40 <__sfputs_r+0x22>
 800de30:	463a      	mov	r2, r7
 800de32:	4630      	mov	r0, r6
 800de34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de38:	f7ff ffdc 	bl	800ddf4 <__sfputc_r>
 800de3c:	1c43      	adds	r3, r0, #1
 800de3e:	d1f3      	bne.n	800de28 <__sfputs_r+0xa>
 800de40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800de44 <_vfiprintf_r>:
 800de44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de48:	460d      	mov	r5, r1
 800de4a:	4614      	mov	r4, r2
 800de4c:	4698      	mov	r8, r3
 800de4e:	4606      	mov	r6, r0
 800de50:	b09d      	sub	sp, #116	; 0x74
 800de52:	b118      	cbz	r0, 800de5c <_vfiprintf_r+0x18>
 800de54:	6983      	ldr	r3, [r0, #24]
 800de56:	b90b      	cbnz	r3, 800de5c <_vfiprintf_r+0x18>
 800de58:	f7fb ff86 	bl	8009d68 <__sinit>
 800de5c:	4b89      	ldr	r3, [pc, #548]	; (800e084 <_vfiprintf_r+0x240>)
 800de5e:	429d      	cmp	r5, r3
 800de60:	d11b      	bne.n	800de9a <_vfiprintf_r+0x56>
 800de62:	6875      	ldr	r5, [r6, #4]
 800de64:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800de66:	07d9      	lsls	r1, r3, #31
 800de68:	d405      	bmi.n	800de76 <_vfiprintf_r+0x32>
 800de6a:	89ab      	ldrh	r3, [r5, #12]
 800de6c:	059a      	lsls	r2, r3, #22
 800de6e:	d402      	bmi.n	800de76 <_vfiprintf_r+0x32>
 800de70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800de72:	f7fc f83c 	bl	8009eee <__retarget_lock_acquire_recursive>
 800de76:	89ab      	ldrh	r3, [r5, #12]
 800de78:	071b      	lsls	r3, r3, #28
 800de7a:	d501      	bpl.n	800de80 <_vfiprintf_r+0x3c>
 800de7c:	692b      	ldr	r3, [r5, #16]
 800de7e:	b9eb      	cbnz	r3, 800debc <_vfiprintf_r+0x78>
 800de80:	4629      	mov	r1, r5
 800de82:	4630      	mov	r0, r6
 800de84:	f000 f99e 	bl	800e1c4 <__swsetup_r>
 800de88:	b1c0      	cbz	r0, 800debc <_vfiprintf_r+0x78>
 800de8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800de8c:	07dc      	lsls	r4, r3, #31
 800de8e:	d50e      	bpl.n	800deae <_vfiprintf_r+0x6a>
 800de90:	f04f 30ff 	mov.w	r0, #4294967295
 800de94:	b01d      	add	sp, #116	; 0x74
 800de96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de9a:	4b7b      	ldr	r3, [pc, #492]	; (800e088 <_vfiprintf_r+0x244>)
 800de9c:	429d      	cmp	r5, r3
 800de9e:	d101      	bne.n	800dea4 <_vfiprintf_r+0x60>
 800dea0:	68b5      	ldr	r5, [r6, #8]
 800dea2:	e7df      	b.n	800de64 <_vfiprintf_r+0x20>
 800dea4:	4b79      	ldr	r3, [pc, #484]	; (800e08c <_vfiprintf_r+0x248>)
 800dea6:	429d      	cmp	r5, r3
 800dea8:	bf08      	it	eq
 800deaa:	68f5      	ldreq	r5, [r6, #12]
 800deac:	e7da      	b.n	800de64 <_vfiprintf_r+0x20>
 800deae:	89ab      	ldrh	r3, [r5, #12]
 800deb0:	0598      	lsls	r0, r3, #22
 800deb2:	d4ed      	bmi.n	800de90 <_vfiprintf_r+0x4c>
 800deb4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800deb6:	f7fc f81b 	bl	8009ef0 <__retarget_lock_release_recursive>
 800deba:	e7e9      	b.n	800de90 <_vfiprintf_r+0x4c>
 800debc:	2300      	movs	r3, #0
 800debe:	9309      	str	r3, [sp, #36]	; 0x24
 800dec0:	2320      	movs	r3, #32
 800dec2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dec6:	2330      	movs	r3, #48	; 0x30
 800dec8:	f04f 0901 	mov.w	r9, #1
 800decc:	f8cd 800c 	str.w	r8, [sp, #12]
 800ded0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800e090 <_vfiprintf_r+0x24c>
 800ded4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ded8:	4623      	mov	r3, r4
 800deda:	469a      	mov	sl, r3
 800dedc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dee0:	b10a      	cbz	r2, 800dee6 <_vfiprintf_r+0xa2>
 800dee2:	2a25      	cmp	r2, #37	; 0x25
 800dee4:	d1f9      	bne.n	800deda <_vfiprintf_r+0x96>
 800dee6:	ebba 0b04 	subs.w	fp, sl, r4
 800deea:	d00b      	beq.n	800df04 <_vfiprintf_r+0xc0>
 800deec:	465b      	mov	r3, fp
 800deee:	4622      	mov	r2, r4
 800def0:	4629      	mov	r1, r5
 800def2:	4630      	mov	r0, r6
 800def4:	f7ff ff93 	bl	800de1e <__sfputs_r>
 800def8:	3001      	adds	r0, #1
 800defa:	f000 80aa 	beq.w	800e052 <_vfiprintf_r+0x20e>
 800defe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800df00:	445a      	add	r2, fp
 800df02:	9209      	str	r2, [sp, #36]	; 0x24
 800df04:	f89a 3000 	ldrb.w	r3, [sl]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	f000 80a2 	beq.w	800e052 <_vfiprintf_r+0x20e>
 800df0e:	2300      	movs	r3, #0
 800df10:	f04f 32ff 	mov.w	r2, #4294967295
 800df14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800df18:	f10a 0a01 	add.w	sl, sl, #1
 800df1c:	9304      	str	r3, [sp, #16]
 800df1e:	9307      	str	r3, [sp, #28]
 800df20:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800df24:	931a      	str	r3, [sp, #104]	; 0x68
 800df26:	4654      	mov	r4, sl
 800df28:	2205      	movs	r2, #5
 800df2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df2e:	4858      	ldr	r0, [pc, #352]	; (800e090 <_vfiprintf_r+0x24c>)
 800df30:	f7ff f91e 	bl	800d170 <memchr>
 800df34:	9a04      	ldr	r2, [sp, #16]
 800df36:	b9d8      	cbnz	r0, 800df70 <_vfiprintf_r+0x12c>
 800df38:	06d1      	lsls	r1, r2, #27
 800df3a:	bf44      	itt	mi
 800df3c:	2320      	movmi	r3, #32
 800df3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800df42:	0713      	lsls	r3, r2, #28
 800df44:	bf44      	itt	mi
 800df46:	232b      	movmi	r3, #43	; 0x2b
 800df48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800df4c:	f89a 3000 	ldrb.w	r3, [sl]
 800df50:	2b2a      	cmp	r3, #42	; 0x2a
 800df52:	d015      	beq.n	800df80 <_vfiprintf_r+0x13c>
 800df54:	4654      	mov	r4, sl
 800df56:	2000      	movs	r0, #0
 800df58:	f04f 0c0a 	mov.w	ip, #10
 800df5c:	9a07      	ldr	r2, [sp, #28]
 800df5e:	4621      	mov	r1, r4
 800df60:	f811 3b01 	ldrb.w	r3, [r1], #1
 800df64:	3b30      	subs	r3, #48	; 0x30
 800df66:	2b09      	cmp	r3, #9
 800df68:	d94e      	bls.n	800e008 <_vfiprintf_r+0x1c4>
 800df6a:	b1b0      	cbz	r0, 800df9a <_vfiprintf_r+0x156>
 800df6c:	9207      	str	r2, [sp, #28]
 800df6e:	e014      	b.n	800df9a <_vfiprintf_r+0x156>
 800df70:	eba0 0308 	sub.w	r3, r0, r8
 800df74:	fa09 f303 	lsl.w	r3, r9, r3
 800df78:	4313      	orrs	r3, r2
 800df7a:	46a2      	mov	sl, r4
 800df7c:	9304      	str	r3, [sp, #16]
 800df7e:	e7d2      	b.n	800df26 <_vfiprintf_r+0xe2>
 800df80:	9b03      	ldr	r3, [sp, #12]
 800df82:	1d19      	adds	r1, r3, #4
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	9103      	str	r1, [sp, #12]
 800df88:	2b00      	cmp	r3, #0
 800df8a:	bfbb      	ittet	lt
 800df8c:	425b      	neglt	r3, r3
 800df8e:	f042 0202 	orrlt.w	r2, r2, #2
 800df92:	9307      	strge	r3, [sp, #28]
 800df94:	9307      	strlt	r3, [sp, #28]
 800df96:	bfb8      	it	lt
 800df98:	9204      	strlt	r2, [sp, #16]
 800df9a:	7823      	ldrb	r3, [r4, #0]
 800df9c:	2b2e      	cmp	r3, #46	; 0x2e
 800df9e:	d10c      	bne.n	800dfba <_vfiprintf_r+0x176>
 800dfa0:	7863      	ldrb	r3, [r4, #1]
 800dfa2:	2b2a      	cmp	r3, #42	; 0x2a
 800dfa4:	d135      	bne.n	800e012 <_vfiprintf_r+0x1ce>
 800dfa6:	9b03      	ldr	r3, [sp, #12]
 800dfa8:	3402      	adds	r4, #2
 800dfaa:	1d1a      	adds	r2, r3, #4
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	9203      	str	r2, [sp, #12]
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	bfb8      	it	lt
 800dfb4:	f04f 33ff 	movlt.w	r3, #4294967295
 800dfb8:	9305      	str	r3, [sp, #20]
 800dfba:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800e094 <_vfiprintf_r+0x250>
 800dfbe:	2203      	movs	r2, #3
 800dfc0:	4650      	mov	r0, sl
 800dfc2:	7821      	ldrb	r1, [r4, #0]
 800dfc4:	f7ff f8d4 	bl	800d170 <memchr>
 800dfc8:	b140      	cbz	r0, 800dfdc <_vfiprintf_r+0x198>
 800dfca:	2340      	movs	r3, #64	; 0x40
 800dfcc:	eba0 000a 	sub.w	r0, r0, sl
 800dfd0:	fa03 f000 	lsl.w	r0, r3, r0
 800dfd4:	9b04      	ldr	r3, [sp, #16]
 800dfd6:	3401      	adds	r4, #1
 800dfd8:	4303      	orrs	r3, r0
 800dfda:	9304      	str	r3, [sp, #16]
 800dfdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfe0:	2206      	movs	r2, #6
 800dfe2:	482d      	ldr	r0, [pc, #180]	; (800e098 <_vfiprintf_r+0x254>)
 800dfe4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dfe8:	f7ff f8c2 	bl	800d170 <memchr>
 800dfec:	2800      	cmp	r0, #0
 800dfee:	d03f      	beq.n	800e070 <_vfiprintf_r+0x22c>
 800dff0:	4b2a      	ldr	r3, [pc, #168]	; (800e09c <_vfiprintf_r+0x258>)
 800dff2:	bb1b      	cbnz	r3, 800e03c <_vfiprintf_r+0x1f8>
 800dff4:	9b03      	ldr	r3, [sp, #12]
 800dff6:	3307      	adds	r3, #7
 800dff8:	f023 0307 	bic.w	r3, r3, #7
 800dffc:	3308      	adds	r3, #8
 800dffe:	9303      	str	r3, [sp, #12]
 800e000:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e002:	443b      	add	r3, r7
 800e004:	9309      	str	r3, [sp, #36]	; 0x24
 800e006:	e767      	b.n	800ded8 <_vfiprintf_r+0x94>
 800e008:	460c      	mov	r4, r1
 800e00a:	2001      	movs	r0, #1
 800e00c:	fb0c 3202 	mla	r2, ip, r2, r3
 800e010:	e7a5      	b.n	800df5e <_vfiprintf_r+0x11a>
 800e012:	2300      	movs	r3, #0
 800e014:	f04f 0c0a 	mov.w	ip, #10
 800e018:	4619      	mov	r1, r3
 800e01a:	3401      	adds	r4, #1
 800e01c:	9305      	str	r3, [sp, #20]
 800e01e:	4620      	mov	r0, r4
 800e020:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e024:	3a30      	subs	r2, #48	; 0x30
 800e026:	2a09      	cmp	r2, #9
 800e028:	d903      	bls.n	800e032 <_vfiprintf_r+0x1ee>
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d0c5      	beq.n	800dfba <_vfiprintf_r+0x176>
 800e02e:	9105      	str	r1, [sp, #20]
 800e030:	e7c3      	b.n	800dfba <_vfiprintf_r+0x176>
 800e032:	4604      	mov	r4, r0
 800e034:	2301      	movs	r3, #1
 800e036:	fb0c 2101 	mla	r1, ip, r1, r2
 800e03a:	e7f0      	b.n	800e01e <_vfiprintf_r+0x1da>
 800e03c:	ab03      	add	r3, sp, #12
 800e03e:	9300      	str	r3, [sp, #0]
 800e040:	462a      	mov	r2, r5
 800e042:	4630      	mov	r0, r6
 800e044:	4b16      	ldr	r3, [pc, #88]	; (800e0a0 <_vfiprintf_r+0x25c>)
 800e046:	a904      	add	r1, sp, #16
 800e048:	f7fc f8f4 	bl	800a234 <_printf_float>
 800e04c:	4607      	mov	r7, r0
 800e04e:	1c78      	adds	r0, r7, #1
 800e050:	d1d6      	bne.n	800e000 <_vfiprintf_r+0x1bc>
 800e052:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e054:	07d9      	lsls	r1, r3, #31
 800e056:	d405      	bmi.n	800e064 <_vfiprintf_r+0x220>
 800e058:	89ab      	ldrh	r3, [r5, #12]
 800e05a:	059a      	lsls	r2, r3, #22
 800e05c:	d402      	bmi.n	800e064 <_vfiprintf_r+0x220>
 800e05e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e060:	f7fb ff46 	bl	8009ef0 <__retarget_lock_release_recursive>
 800e064:	89ab      	ldrh	r3, [r5, #12]
 800e066:	065b      	lsls	r3, r3, #25
 800e068:	f53f af12 	bmi.w	800de90 <_vfiprintf_r+0x4c>
 800e06c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e06e:	e711      	b.n	800de94 <_vfiprintf_r+0x50>
 800e070:	ab03      	add	r3, sp, #12
 800e072:	9300      	str	r3, [sp, #0]
 800e074:	462a      	mov	r2, r5
 800e076:	4630      	mov	r0, r6
 800e078:	4b09      	ldr	r3, [pc, #36]	; (800e0a0 <_vfiprintf_r+0x25c>)
 800e07a:	a904      	add	r1, sp, #16
 800e07c:	f7fc fb76 	bl	800a76c <_printf_i>
 800e080:	e7e4      	b.n	800e04c <_vfiprintf_r+0x208>
 800e082:	bf00      	nop
 800e084:	0800e990 	.word	0x0800e990
 800e088:	0800e9b0 	.word	0x0800e9b0
 800e08c:	0800e970 	.word	0x0800e970
 800e090:	0800ee54 	.word	0x0800ee54
 800e094:	0800ee5a 	.word	0x0800ee5a
 800e098:	0800ee5e 	.word	0x0800ee5e
 800e09c:	0800a235 	.word	0x0800a235
 800e0a0:	0800de1f 	.word	0x0800de1f

0800e0a4 <_read_r>:
 800e0a4:	b538      	push	{r3, r4, r5, lr}
 800e0a6:	4604      	mov	r4, r0
 800e0a8:	4608      	mov	r0, r1
 800e0aa:	4611      	mov	r1, r2
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	4d05      	ldr	r5, [pc, #20]	; (800e0c4 <_read_r+0x20>)
 800e0b0:	602a      	str	r2, [r5, #0]
 800e0b2:	461a      	mov	r2, r3
 800e0b4:	f7f6 fe4d 	bl	8004d52 <_read>
 800e0b8:	1c43      	adds	r3, r0, #1
 800e0ba:	d102      	bne.n	800e0c2 <_read_r+0x1e>
 800e0bc:	682b      	ldr	r3, [r5, #0]
 800e0be:	b103      	cbz	r3, 800e0c2 <_read_r+0x1e>
 800e0c0:	6023      	str	r3, [r4, #0]
 800e0c2:	bd38      	pop	{r3, r4, r5, pc}
 800e0c4:	2000a3dc 	.word	0x2000a3dc

0800e0c8 <nan>:
 800e0c8:	2000      	movs	r0, #0
 800e0ca:	4901      	ldr	r1, [pc, #4]	; (800e0d0 <nan+0x8>)
 800e0cc:	4770      	bx	lr
 800e0ce:	bf00      	nop
 800e0d0:	7ff80000 	.word	0x7ff80000

0800e0d4 <nanf>:
 800e0d4:	4800      	ldr	r0, [pc, #0]	; (800e0d8 <nanf+0x4>)
 800e0d6:	4770      	bx	lr
 800e0d8:	7fc00000 	.word	0x7fc00000

0800e0dc <strncmp>:
 800e0dc:	4603      	mov	r3, r0
 800e0de:	b510      	push	{r4, lr}
 800e0e0:	b172      	cbz	r2, 800e100 <strncmp+0x24>
 800e0e2:	3901      	subs	r1, #1
 800e0e4:	1884      	adds	r4, r0, r2
 800e0e6:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e0ea:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e0ee:	4290      	cmp	r0, r2
 800e0f0:	d101      	bne.n	800e0f6 <strncmp+0x1a>
 800e0f2:	42a3      	cmp	r3, r4
 800e0f4:	d101      	bne.n	800e0fa <strncmp+0x1e>
 800e0f6:	1a80      	subs	r0, r0, r2
 800e0f8:	bd10      	pop	{r4, pc}
 800e0fa:	2800      	cmp	r0, #0
 800e0fc:	d1f3      	bne.n	800e0e6 <strncmp+0xa>
 800e0fe:	e7fa      	b.n	800e0f6 <strncmp+0x1a>
 800e100:	4610      	mov	r0, r2
 800e102:	e7f9      	b.n	800e0f8 <strncmp+0x1c>

0800e104 <__swbuf_r>:
 800e104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e106:	460e      	mov	r6, r1
 800e108:	4614      	mov	r4, r2
 800e10a:	4605      	mov	r5, r0
 800e10c:	b118      	cbz	r0, 800e116 <__swbuf_r+0x12>
 800e10e:	6983      	ldr	r3, [r0, #24]
 800e110:	b90b      	cbnz	r3, 800e116 <__swbuf_r+0x12>
 800e112:	f7fb fe29 	bl	8009d68 <__sinit>
 800e116:	4b21      	ldr	r3, [pc, #132]	; (800e19c <__swbuf_r+0x98>)
 800e118:	429c      	cmp	r4, r3
 800e11a:	d12b      	bne.n	800e174 <__swbuf_r+0x70>
 800e11c:	686c      	ldr	r4, [r5, #4]
 800e11e:	69a3      	ldr	r3, [r4, #24]
 800e120:	60a3      	str	r3, [r4, #8]
 800e122:	89a3      	ldrh	r3, [r4, #12]
 800e124:	071a      	lsls	r2, r3, #28
 800e126:	d52f      	bpl.n	800e188 <__swbuf_r+0x84>
 800e128:	6923      	ldr	r3, [r4, #16]
 800e12a:	b36b      	cbz	r3, 800e188 <__swbuf_r+0x84>
 800e12c:	6923      	ldr	r3, [r4, #16]
 800e12e:	6820      	ldr	r0, [r4, #0]
 800e130:	b2f6      	uxtb	r6, r6
 800e132:	1ac0      	subs	r0, r0, r3
 800e134:	6963      	ldr	r3, [r4, #20]
 800e136:	4637      	mov	r7, r6
 800e138:	4283      	cmp	r3, r0
 800e13a:	dc04      	bgt.n	800e146 <__swbuf_r+0x42>
 800e13c:	4621      	mov	r1, r4
 800e13e:	4628      	mov	r0, r5
 800e140:	f7fe fc3a 	bl	800c9b8 <_fflush_r>
 800e144:	bb30      	cbnz	r0, 800e194 <__swbuf_r+0x90>
 800e146:	68a3      	ldr	r3, [r4, #8]
 800e148:	3001      	adds	r0, #1
 800e14a:	3b01      	subs	r3, #1
 800e14c:	60a3      	str	r3, [r4, #8]
 800e14e:	6823      	ldr	r3, [r4, #0]
 800e150:	1c5a      	adds	r2, r3, #1
 800e152:	6022      	str	r2, [r4, #0]
 800e154:	701e      	strb	r6, [r3, #0]
 800e156:	6963      	ldr	r3, [r4, #20]
 800e158:	4283      	cmp	r3, r0
 800e15a:	d004      	beq.n	800e166 <__swbuf_r+0x62>
 800e15c:	89a3      	ldrh	r3, [r4, #12]
 800e15e:	07db      	lsls	r3, r3, #31
 800e160:	d506      	bpl.n	800e170 <__swbuf_r+0x6c>
 800e162:	2e0a      	cmp	r6, #10
 800e164:	d104      	bne.n	800e170 <__swbuf_r+0x6c>
 800e166:	4621      	mov	r1, r4
 800e168:	4628      	mov	r0, r5
 800e16a:	f7fe fc25 	bl	800c9b8 <_fflush_r>
 800e16e:	b988      	cbnz	r0, 800e194 <__swbuf_r+0x90>
 800e170:	4638      	mov	r0, r7
 800e172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e174:	4b0a      	ldr	r3, [pc, #40]	; (800e1a0 <__swbuf_r+0x9c>)
 800e176:	429c      	cmp	r4, r3
 800e178:	d101      	bne.n	800e17e <__swbuf_r+0x7a>
 800e17a:	68ac      	ldr	r4, [r5, #8]
 800e17c:	e7cf      	b.n	800e11e <__swbuf_r+0x1a>
 800e17e:	4b09      	ldr	r3, [pc, #36]	; (800e1a4 <__swbuf_r+0xa0>)
 800e180:	429c      	cmp	r4, r3
 800e182:	bf08      	it	eq
 800e184:	68ec      	ldreq	r4, [r5, #12]
 800e186:	e7ca      	b.n	800e11e <__swbuf_r+0x1a>
 800e188:	4621      	mov	r1, r4
 800e18a:	4628      	mov	r0, r5
 800e18c:	f000 f81a 	bl	800e1c4 <__swsetup_r>
 800e190:	2800      	cmp	r0, #0
 800e192:	d0cb      	beq.n	800e12c <__swbuf_r+0x28>
 800e194:	f04f 37ff 	mov.w	r7, #4294967295
 800e198:	e7ea      	b.n	800e170 <__swbuf_r+0x6c>
 800e19a:	bf00      	nop
 800e19c:	0800e990 	.word	0x0800e990
 800e1a0:	0800e9b0 	.word	0x0800e9b0
 800e1a4:	0800e970 	.word	0x0800e970

0800e1a8 <__ascii_wctomb>:
 800e1a8:	4603      	mov	r3, r0
 800e1aa:	4608      	mov	r0, r1
 800e1ac:	b141      	cbz	r1, 800e1c0 <__ascii_wctomb+0x18>
 800e1ae:	2aff      	cmp	r2, #255	; 0xff
 800e1b0:	d904      	bls.n	800e1bc <__ascii_wctomb+0x14>
 800e1b2:	228a      	movs	r2, #138	; 0x8a
 800e1b4:	f04f 30ff 	mov.w	r0, #4294967295
 800e1b8:	601a      	str	r2, [r3, #0]
 800e1ba:	4770      	bx	lr
 800e1bc:	2001      	movs	r0, #1
 800e1be:	700a      	strb	r2, [r1, #0]
 800e1c0:	4770      	bx	lr
	...

0800e1c4 <__swsetup_r>:
 800e1c4:	4b32      	ldr	r3, [pc, #200]	; (800e290 <__swsetup_r+0xcc>)
 800e1c6:	b570      	push	{r4, r5, r6, lr}
 800e1c8:	681d      	ldr	r5, [r3, #0]
 800e1ca:	4606      	mov	r6, r0
 800e1cc:	460c      	mov	r4, r1
 800e1ce:	b125      	cbz	r5, 800e1da <__swsetup_r+0x16>
 800e1d0:	69ab      	ldr	r3, [r5, #24]
 800e1d2:	b913      	cbnz	r3, 800e1da <__swsetup_r+0x16>
 800e1d4:	4628      	mov	r0, r5
 800e1d6:	f7fb fdc7 	bl	8009d68 <__sinit>
 800e1da:	4b2e      	ldr	r3, [pc, #184]	; (800e294 <__swsetup_r+0xd0>)
 800e1dc:	429c      	cmp	r4, r3
 800e1de:	d10f      	bne.n	800e200 <__swsetup_r+0x3c>
 800e1e0:	686c      	ldr	r4, [r5, #4]
 800e1e2:	89a3      	ldrh	r3, [r4, #12]
 800e1e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e1e8:	0719      	lsls	r1, r3, #28
 800e1ea:	d42c      	bmi.n	800e246 <__swsetup_r+0x82>
 800e1ec:	06dd      	lsls	r5, r3, #27
 800e1ee:	d411      	bmi.n	800e214 <__swsetup_r+0x50>
 800e1f0:	2309      	movs	r3, #9
 800e1f2:	6033      	str	r3, [r6, #0]
 800e1f4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e1f8:	f04f 30ff 	mov.w	r0, #4294967295
 800e1fc:	81a3      	strh	r3, [r4, #12]
 800e1fe:	e03e      	b.n	800e27e <__swsetup_r+0xba>
 800e200:	4b25      	ldr	r3, [pc, #148]	; (800e298 <__swsetup_r+0xd4>)
 800e202:	429c      	cmp	r4, r3
 800e204:	d101      	bne.n	800e20a <__swsetup_r+0x46>
 800e206:	68ac      	ldr	r4, [r5, #8]
 800e208:	e7eb      	b.n	800e1e2 <__swsetup_r+0x1e>
 800e20a:	4b24      	ldr	r3, [pc, #144]	; (800e29c <__swsetup_r+0xd8>)
 800e20c:	429c      	cmp	r4, r3
 800e20e:	bf08      	it	eq
 800e210:	68ec      	ldreq	r4, [r5, #12]
 800e212:	e7e6      	b.n	800e1e2 <__swsetup_r+0x1e>
 800e214:	0758      	lsls	r0, r3, #29
 800e216:	d512      	bpl.n	800e23e <__swsetup_r+0x7a>
 800e218:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e21a:	b141      	cbz	r1, 800e22e <__swsetup_r+0x6a>
 800e21c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e220:	4299      	cmp	r1, r3
 800e222:	d002      	beq.n	800e22a <__swsetup_r+0x66>
 800e224:	4630      	mov	r0, r6
 800e226:	f7fb fe8b 	bl	8009f40 <_free_r>
 800e22a:	2300      	movs	r3, #0
 800e22c:	6363      	str	r3, [r4, #52]	; 0x34
 800e22e:	89a3      	ldrh	r3, [r4, #12]
 800e230:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e234:	81a3      	strh	r3, [r4, #12]
 800e236:	2300      	movs	r3, #0
 800e238:	6063      	str	r3, [r4, #4]
 800e23a:	6923      	ldr	r3, [r4, #16]
 800e23c:	6023      	str	r3, [r4, #0]
 800e23e:	89a3      	ldrh	r3, [r4, #12]
 800e240:	f043 0308 	orr.w	r3, r3, #8
 800e244:	81a3      	strh	r3, [r4, #12]
 800e246:	6923      	ldr	r3, [r4, #16]
 800e248:	b94b      	cbnz	r3, 800e25e <__swsetup_r+0x9a>
 800e24a:	89a3      	ldrh	r3, [r4, #12]
 800e24c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e250:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e254:	d003      	beq.n	800e25e <__swsetup_r+0x9a>
 800e256:	4621      	mov	r1, r4
 800e258:	4630      	mov	r0, r6
 800e25a:	f000 f84d 	bl	800e2f8 <__smakebuf_r>
 800e25e:	89a0      	ldrh	r0, [r4, #12]
 800e260:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e264:	f010 0301 	ands.w	r3, r0, #1
 800e268:	d00a      	beq.n	800e280 <__swsetup_r+0xbc>
 800e26a:	2300      	movs	r3, #0
 800e26c:	60a3      	str	r3, [r4, #8]
 800e26e:	6963      	ldr	r3, [r4, #20]
 800e270:	425b      	negs	r3, r3
 800e272:	61a3      	str	r3, [r4, #24]
 800e274:	6923      	ldr	r3, [r4, #16]
 800e276:	b943      	cbnz	r3, 800e28a <__swsetup_r+0xc6>
 800e278:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e27c:	d1ba      	bne.n	800e1f4 <__swsetup_r+0x30>
 800e27e:	bd70      	pop	{r4, r5, r6, pc}
 800e280:	0781      	lsls	r1, r0, #30
 800e282:	bf58      	it	pl
 800e284:	6963      	ldrpl	r3, [r4, #20]
 800e286:	60a3      	str	r3, [r4, #8]
 800e288:	e7f4      	b.n	800e274 <__swsetup_r+0xb0>
 800e28a:	2000      	movs	r0, #0
 800e28c:	e7f7      	b.n	800e27e <__swsetup_r+0xba>
 800e28e:	bf00      	nop
 800e290:	2000024c 	.word	0x2000024c
 800e294:	0800e990 	.word	0x0800e990
 800e298:	0800e9b0 	.word	0x0800e9b0
 800e29c:	0800e970 	.word	0x0800e970

0800e2a0 <abort>:
 800e2a0:	2006      	movs	r0, #6
 800e2a2:	b508      	push	{r3, lr}
 800e2a4:	f000 f8da 	bl	800e45c <raise>
 800e2a8:	2001      	movs	r0, #1
 800e2aa:	f7f6 fd48 	bl	8004d3e <_exit>

0800e2ae <__swhatbuf_r>:
 800e2ae:	b570      	push	{r4, r5, r6, lr}
 800e2b0:	460e      	mov	r6, r1
 800e2b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2b6:	4614      	mov	r4, r2
 800e2b8:	2900      	cmp	r1, #0
 800e2ba:	461d      	mov	r5, r3
 800e2bc:	b096      	sub	sp, #88	; 0x58
 800e2be:	da08      	bge.n	800e2d2 <__swhatbuf_r+0x24>
 800e2c0:	2200      	movs	r2, #0
 800e2c2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e2c6:	602a      	str	r2, [r5, #0]
 800e2c8:	061a      	lsls	r2, r3, #24
 800e2ca:	d410      	bmi.n	800e2ee <__swhatbuf_r+0x40>
 800e2cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e2d0:	e00e      	b.n	800e2f0 <__swhatbuf_r+0x42>
 800e2d2:	466a      	mov	r2, sp
 800e2d4:	f000 f8de 	bl	800e494 <_fstat_r>
 800e2d8:	2800      	cmp	r0, #0
 800e2da:	dbf1      	blt.n	800e2c0 <__swhatbuf_r+0x12>
 800e2dc:	9a01      	ldr	r2, [sp, #4]
 800e2de:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e2e2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e2e6:	425a      	negs	r2, r3
 800e2e8:	415a      	adcs	r2, r3
 800e2ea:	602a      	str	r2, [r5, #0]
 800e2ec:	e7ee      	b.n	800e2cc <__swhatbuf_r+0x1e>
 800e2ee:	2340      	movs	r3, #64	; 0x40
 800e2f0:	2000      	movs	r0, #0
 800e2f2:	6023      	str	r3, [r4, #0]
 800e2f4:	b016      	add	sp, #88	; 0x58
 800e2f6:	bd70      	pop	{r4, r5, r6, pc}

0800e2f8 <__smakebuf_r>:
 800e2f8:	898b      	ldrh	r3, [r1, #12]
 800e2fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e2fc:	079d      	lsls	r5, r3, #30
 800e2fe:	4606      	mov	r6, r0
 800e300:	460c      	mov	r4, r1
 800e302:	d507      	bpl.n	800e314 <__smakebuf_r+0x1c>
 800e304:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e308:	6023      	str	r3, [r4, #0]
 800e30a:	6123      	str	r3, [r4, #16]
 800e30c:	2301      	movs	r3, #1
 800e30e:	6163      	str	r3, [r4, #20]
 800e310:	b002      	add	sp, #8
 800e312:	bd70      	pop	{r4, r5, r6, pc}
 800e314:	466a      	mov	r2, sp
 800e316:	ab01      	add	r3, sp, #4
 800e318:	f7ff ffc9 	bl	800e2ae <__swhatbuf_r>
 800e31c:	9900      	ldr	r1, [sp, #0]
 800e31e:	4605      	mov	r5, r0
 800e320:	4630      	mov	r0, r6
 800e322:	f7fb fe75 	bl	800a010 <_malloc_r>
 800e326:	b948      	cbnz	r0, 800e33c <__smakebuf_r+0x44>
 800e328:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e32c:	059a      	lsls	r2, r3, #22
 800e32e:	d4ef      	bmi.n	800e310 <__smakebuf_r+0x18>
 800e330:	f023 0303 	bic.w	r3, r3, #3
 800e334:	f043 0302 	orr.w	r3, r3, #2
 800e338:	81a3      	strh	r3, [r4, #12]
 800e33a:	e7e3      	b.n	800e304 <__smakebuf_r+0xc>
 800e33c:	4b0d      	ldr	r3, [pc, #52]	; (800e374 <__smakebuf_r+0x7c>)
 800e33e:	62b3      	str	r3, [r6, #40]	; 0x28
 800e340:	89a3      	ldrh	r3, [r4, #12]
 800e342:	6020      	str	r0, [r4, #0]
 800e344:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e348:	81a3      	strh	r3, [r4, #12]
 800e34a:	9b00      	ldr	r3, [sp, #0]
 800e34c:	6120      	str	r0, [r4, #16]
 800e34e:	6163      	str	r3, [r4, #20]
 800e350:	9b01      	ldr	r3, [sp, #4]
 800e352:	b15b      	cbz	r3, 800e36c <__smakebuf_r+0x74>
 800e354:	4630      	mov	r0, r6
 800e356:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e35a:	f000 f8ad 	bl	800e4b8 <_isatty_r>
 800e35e:	b128      	cbz	r0, 800e36c <__smakebuf_r+0x74>
 800e360:	89a3      	ldrh	r3, [r4, #12]
 800e362:	f023 0303 	bic.w	r3, r3, #3
 800e366:	f043 0301 	orr.w	r3, r3, #1
 800e36a:	81a3      	strh	r3, [r4, #12]
 800e36c:	89a0      	ldrh	r0, [r4, #12]
 800e36e:	4305      	orrs	r5, r0
 800e370:	81a5      	strh	r5, [r4, #12]
 800e372:	e7cd      	b.n	800e310 <__smakebuf_r+0x18>
 800e374:	08009d01 	.word	0x08009d01

0800e378 <memmove>:
 800e378:	4288      	cmp	r0, r1
 800e37a:	b510      	push	{r4, lr}
 800e37c:	eb01 0402 	add.w	r4, r1, r2
 800e380:	d902      	bls.n	800e388 <memmove+0x10>
 800e382:	4284      	cmp	r4, r0
 800e384:	4623      	mov	r3, r4
 800e386:	d807      	bhi.n	800e398 <memmove+0x20>
 800e388:	1e43      	subs	r3, r0, #1
 800e38a:	42a1      	cmp	r1, r4
 800e38c:	d008      	beq.n	800e3a0 <memmove+0x28>
 800e38e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e392:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e396:	e7f8      	b.n	800e38a <memmove+0x12>
 800e398:	4601      	mov	r1, r0
 800e39a:	4402      	add	r2, r0
 800e39c:	428a      	cmp	r2, r1
 800e39e:	d100      	bne.n	800e3a2 <memmove+0x2a>
 800e3a0:	bd10      	pop	{r4, pc}
 800e3a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e3a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e3aa:	e7f7      	b.n	800e39c <memmove+0x24>

0800e3ac <_realloc_r>:
 800e3ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3b0:	4680      	mov	r8, r0
 800e3b2:	4614      	mov	r4, r2
 800e3b4:	460e      	mov	r6, r1
 800e3b6:	b921      	cbnz	r1, 800e3c2 <_realloc_r+0x16>
 800e3b8:	4611      	mov	r1, r2
 800e3ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e3be:	f7fb be27 	b.w	800a010 <_malloc_r>
 800e3c2:	b92a      	cbnz	r2, 800e3d0 <_realloc_r+0x24>
 800e3c4:	f7fb fdbc 	bl	8009f40 <_free_r>
 800e3c8:	4625      	mov	r5, r4
 800e3ca:	4628      	mov	r0, r5
 800e3cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e3d0:	f000 f882 	bl	800e4d8 <_malloc_usable_size_r>
 800e3d4:	4284      	cmp	r4, r0
 800e3d6:	4607      	mov	r7, r0
 800e3d8:	d802      	bhi.n	800e3e0 <_realloc_r+0x34>
 800e3da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e3de:	d812      	bhi.n	800e406 <_realloc_r+0x5a>
 800e3e0:	4621      	mov	r1, r4
 800e3e2:	4640      	mov	r0, r8
 800e3e4:	f7fb fe14 	bl	800a010 <_malloc_r>
 800e3e8:	4605      	mov	r5, r0
 800e3ea:	2800      	cmp	r0, #0
 800e3ec:	d0ed      	beq.n	800e3ca <_realloc_r+0x1e>
 800e3ee:	42bc      	cmp	r4, r7
 800e3f0:	4622      	mov	r2, r4
 800e3f2:	4631      	mov	r1, r6
 800e3f4:	bf28      	it	cs
 800e3f6:	463a      	movcs	r2, r7
 800e3f8:	f7fb fd8c 	bl	8009f14 <memcpy>
 800e3fc:	4631      	mov	r1, r6
 800e3fe:	4640      	mov	r0, r8
 800e400:	f7fb fd9e 	bl	8009f40 <_free_r>
 800e404:	e7e1      	b.n	800e3ca <_realloc_r+0x1e>
 800e406:	4635      	mov	r5, r6
 800e408:	e7df      	b.n	800e3ca <_realloc_r+0x1e>

0800e40a <_raise_r>:
 800e40a:	291f      	cmp	r1, #31
 800e40c:	b538      	push	{r3, r4, r5, lr}
 800e40e:	4604      	mov	r4, r0
 800e410:	460d      	mov	r5, r1
 800e412:	d904      	bls.n	800e41e <_raise_r+0x14>
 800e414:	2316      	movs	r3, #22
 800e416:	6003      	str	r3, [r0, #0]
 800e418:	f04f 30ff 	mov.w	r0, #4294967295
 800e41c:	bd38      	pop	{r3, r4, r5, pc}
 800e41e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e420:	b112      	cbz	r2, 800e428 <_raise_r+0x1e>
 800e422:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e426:	b94b      	cbnz	r3, 800e43c <_raise_r+0x32>
 800e428:	4620      	mov	r0, r4
 800e42a:	f000 f831 	bl	800e490 <_getpid_r>
 800e42e:	462a      	mov	r2, r5
 800e430:	4601      	mov	r1, r0
 800e432:	4620      	mov	r0, r4
 800e434:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e438:	f000 b818 	b.w	800e46c <_kill_r>
 800e43c:	2b01      	cmp	r3, #1
 800e43e:	d00a      	beq.n	800e456 <_raise_r+0x4c>
 800e440:	1c59      	adds	r1, r3, #1
 800e442:	d103      	bne.n	800e44c <_raise_r+0x42>
 800e444:	2316      	movs	r3, #22
 800e446:	6003      	str	r3, [r0, #0]
 800e448:	2001      	movs	r0, #1
 800e44a:	e7e7      	b.n	800e41c <_raise_r+0x12>
 800e44c:	2400      	movs	r4, #0
 800e44e:	4628      	mov	r0, r5
 800e450:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e454:	4798      	blx	r3
 800e456:	2000      	movs	r0, #0
 800e458:	e7e0      	b.n	800e41c <_raise_r+0x12>
	...

0800e45c <raise>:
 800e45c:	4b02      	ldr	r3, [pc, #8]	; (800e468 <raise+0xc>)
 800e45e:	4601      	mov	r1, r0
 800e460:	6818      	ldr	r0, [r3, #0]
 800e462:	f7ff bfd2 	b.w	800e40a <_raise_r>
 800e466:	bf00      	nop
 800e468:	2000024c 	.word	0x2000024c

0800e46c <_kill_r>:
 800e46c:	b538      	push	{r3, r4, r5, lr}
 800e46e:	2300      	movs	r3, #0
 800e470:	4d06      	ldr	r5, [pc, #24]	; (800e48c <_kill_r+0x20>)
 800e472:	4604      	mov	r4, r0
 800e474:	4608      	mov	r0, r1
 800e476:	4611      	mov	r1, r2
 800e478:	602b      	str	r3, [r5, #0]
 800e47a:	f7f6 fc50 	bl	8004d1e <_kill>
 800e47e:	1c43      	adds	r3, r0, #1
 800e480:	d102      	bne.n	800e488 <_kill_r+0x1c>
 800e482:	682b      	ldr	r3, [r5, #0]
 800e484:	b103      	cbz	r3, 800e488 <_kill_r+0x1c>
 800e486:	6023      	str	r3, [r4, #0]
 800e488:	bd38      	pop	{r3, r4, r5, pc}
 800e48a:	bf00      	nop
 800e48c:	2000a3dc 	.word	0x2000a3dc

0800e490 <_getpid_r>:
 800e490:	f7f6 bc3e 	b.w	8004d10 <_getpid>

0800e494 <_fstat_r>:
 800e494:	b538      	push	{r3, r4, r5, lr}
 800e496:	2300      	movs	r3, #0
 800e498:	4d06      	ldr	r5, [pc, #24]	; (800e4b4 <_fstat_r+0x20>)
 800e49a:	4604      	mov	r4, r0
 800e49c:	4608      	mov	r0, r1
 800e49e:	4611      	mov	r1, r2
 800e4a0:	602b      	str	r3, [r5, #0]
 800e4a2:	f7f6 fc9a 	bl	8004dda <_fstat>
 800e4a6:	1c43      	adds	r3, r0, #1
 800e4a8:	d102      	bne.n	800e4b0 <_fstat_r+0x1c>
 800e4aa:	682b      	ldr	r3, [r5, #0]
 800e4ac:	b103      	cbz	r3, 800e4b0 <_fstat_r+0x1c>
 800e4ae:	6023      	str	r3, [r4, #0]
 800e4b0:	bd38      	pop	{r3, r4, r5, pc}
 800e4b2:	bf00      	nop
 800e4b4:	2000a3dc 	.word	0x2000a3dc

0800e4b8 <_isatty_r>:
 800e4b8:	b538      	push	{r3, r4, r5, lr}
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	4d05      	ldr	r5, [pc, #20]	; (800e4d4 <_isatty_r+0x1c>)
 800e4be:	4604      	mov	r4, r0
 800e4c0:	4608      	mov	r0, r1
 800e4c2:	602b      	str	r3, [r5, #0]
 800e4c4:	f7f6 fc98 	bl	8004df8 <_isatty>
 800e4c8:	1c43      	adds	r3, r0, #1
 800e4ca:	d102      	bne.n	800e4d2 <_isatty_r+0x1a>
 800e4cc:	682b      	ldr	r3, [r5, #0]
 800e4ce:	b103      	cbz	r3, 800e4d2 <_isatty_r+0x1a>
 800e4d0:	6023      	str	r3, [r4, #0]
 800e4d2:	bd38      	pop	{r3, r4, r5, pc}
 800e4d4:	2000a3dc 	.word	0x2000a3dc

0800e4d8 <_malloc_usable_size_r>:
 800e4d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4dc:	1f18      	subs	r0, r3, #4
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	bfbc      	itt	lt
 800e4e2:	580b      	ldrlt	r3, [r1, r0]
 800e4e4:	18c0      	addlt	r0, r0, r3
 800e4e6:	4770      	bx	lr

0800e4e8 <_init>:
 800e4e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4ea:	bf00      	nop
 800e4ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e4ee:	bc08      	pop	{r3}
 800e4f0:	469e      	mov	lr, r3
 800e4f2:	4770      	bx	lr

0800e4f4 <_fini>:
 800e4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4f6:	bf00      	nop
 800e4f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e4fa:	bc08      	pop	{r3}
 800e4fc:	469e      	mov	lr, r3
 800e4fe:	4770      	bx	lr
