# Mon Jan 27 22:31:16 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: ZAL1

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw, Build 1450R, Built Sep 25 2019 09:35:08


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 215MB peak: 215MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 218MB peak: 218MB)

@N: MO231 :"d:\documents\github\tang-nano_midi_sounder\src\uart_rx.v":31:4:31:9|Found counter in view:work.UART_Rx(verilog) instance i_baud_cnt[15:0] 
@N: MO231 :"d:\documents\github\tang-nano_midi_sounder\src\midi_decoder.v":83:4:83:9|Found counter in view:work.MIDI_Decoder(verilog) instance r_rwaddr[5:0] 
@N: MO231 :"d:\documents\github\tang-nano_midi_sounder\src\dds.v":23:4:23:9|Found counter in view:work.DDS(verilog) instance r_acc_sum[5:0] 
@N: MO231 :"d:\documents\github\tang-nano_midi_sounder\src\dds.v":23:4:23:9|Found counter in view:work.DDS(verilog) instance r_dds_ram_addr[5:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 220MB peak: 220MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 220MB peak: 220MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 221MB peak: 221MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 222MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)

@N: MO106 :"d:\documents\github\tang-nano_midi_sounder\src\notenumtable.v":17:12:17:15|Found ROM NoteNumTable_inst.accTable[23:3] (in view: work.top(verilog)) with 128 words by 21 bits.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 227MB peak: 227MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 232MB peak: 232MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.73ns		 435 /       120
   2		0h:00m:02s		    -2.73ns		 441 /       120
   3		0h:00m:02s		    -2.73ns		 432 /       120
   4		0h:00m:03s		    -2.73ns		 432 /       120
   5		0h:00m:03s		    -2.73ns		 432 /       120
   6		0h:00m:03s		    -2.73ns		 432 /       120
@N: FX271 :"d:\documents\github\tang-nano_midi_sounder\src\uart_rx.v":47:4:47:9|Replicating instance UART_Rx_inst.bitCounter_reg[1] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\documents\github\tang-nano_midi_sounder\src\uart_rx.v":47:4:47:9|Replicating instance UART_Rx_inst.bitCounter_reg[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   7		0h:00m:04s		    -2.73ns		 434 /       122
   8		0h:00m:04s		    -2.48ns		 437 /       122


   9		0h:00m:04s		    -2.25ns		 438 /       122

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 233MB peak: 233MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to inpure port. Because it's a pure input port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port
@W:|Converting bidirection inout port to output port. Because it's a pure output port

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 233MB peak: 233MB)


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 160MB peak: 233MB)

Writing Analyst data base D:\Documents\GitHub\Tang-Nano_MIDI_Sounder\impl\synthesize\rev_1\synwork\Tang-Nano_MIDI_Sounder_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 234MB peak: 234MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 235MB peak: 235MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 235MB peak: 235MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 232MB peak: 235MB)

@W: MT246 :"d:\documents\github\tang-nano_midi_sounder\src\ip\pll\gowin_pll.v":21:4:21:11|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock Gowin_PLL|clkoutd_inferred_clock with period 8.71ns. Please declare a user-defined clock on net Gowin_PLL_isnt.clk9m.
@W: MT420 |Found inferred clock Gowin_PLL|clkout_inferred_clock with period 6.82ns. Please declare a user-defined clock on net Gowin_PLL_isnt.clk72m.


##### START OF TIMING REPORT #####[
# Timing report written on Mon Jan 27 22:31:24 2020
#


Top view:               top
Requested Frequency:    114.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.224

                                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                       Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------------------
Gowin_PLL|clkout_inferred_clock      146.7 MHz     124.7 MHz     6.819         8.022         -1.203     inferred     Autoconstr_clkgroup_1
Gowin_PLL|clkoutd_inferred_clock     114.8 MHz     97.6 MHz      8.709         10.245        -1.537     inferred     Autoconstr_clkgroup_0
System                               100.0 MHz     81.8 MHz      10.000        12.224        -2.224     system       system_clkgroup      
==========================================================================================================================================





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------
System                            Gowin_PLL|clkoutd_inferred_clock  |  8.709       -1.161  |  No paths    -      |  No paths    -      |  No paths    -    
System                            Gowin_PLL|clkout_inferred_clock   |  6.819       -2.224  |  No paths    -      |  No paths    -      |  No paths    -    
Gowin_PLL|clkoutd_inferred_clock  System                            |  8.709       7.321   |  No paths    -      |  No paths    -      |  No paths    -    
Gowin_PLL|clkoutd_inferred_clock  Gowin_PLL|clkoutd_inferred_clock  |  8.709       -1.537  |  No paths    -      |  No paths    -      |  No paths    -    
Gowin_PLL|clkout_inferred_clock   System                            |  6.819       5.370   |  No paths    -      |  No paths    -      |  No paths    -    
Gowin_PLL|clkout_inferred_clock   Gowin_PLL|clkout_inferred_clock   |  6.819       -1.203  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Gowin_PLL|clkout_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                        Arrival           
Instance                      Reference                           Type     Pin        Net                     Time        Slack 
                              Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------
DDS_inst.spram1.sp_inst_0     Gowin_PLL|clkout_inferred_clock     SP       DO[0]      w_acc_ram_rddata[0]     0.818       -1.203
DDS_inst.spram1.sp_inst_0     Gowin_PLL|clkout_inferred_clock     SP       DO[1]      w_acc_ram_rddata[1]     0.818       -1.146
DDS_inst.dram2.dp_inst_0      Gowin_PLL|clkout_inferred_clock     DP       DOB[0]     w_dram2_rddata[0]       0.818       -1.116
DDS_inst.spram1.sp_inst_0     Gowin_PLL|clkout_inferred_clock     SP       DO[2]      w_acc_ram_rddata[2]     0.818       -1.089
DDS_inst.dram2.dp_inst_0      Gowin_PLL|clkout_inferred_clock     DP       DOB[1]     w_dram2_rddata[1]       0.818       -1.059
DDS_inst.spram1.sp_inst_0     Gowin_PLL|clkout_inferred_clock     SP       DO[3]      w_acc_ram_rddata[3]     0.818       -1.032
DDS_inst.dram2.dp_inst_0      Gowin_PLL|clkout_inferred_clock     DP       DOB[2]     w_dram2_rddata[2]       0.818       -1.002
DDS_inst.spram1.sp_inst_0     Gowin_PLL|clkout_inferred_clock     SP       DO[4]      w_acc_ram_rddata[4]     0.818       -0.975
DDS_inst.dram2.dp_inst_0      Gowin_PLL|clkout_inferred_clock     DP       DOB[3]     w_dram2_rddata[3]       0.818       -0.945
DDS_inst.spram1.sp_inst_0     Gowin_PLL|clkout_inferred_clock     SP       DO[5]      w_acc_ram_rddata[5]     0.818       -0.918
================================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                  Required           
Instance                      Reference                           Type     Pin        Net               Time         Slack 
                              Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------
DDS_inst.spram1.sp_inst_0     Gowin_PLL|clkout_inferred_clock     SP       DI[25]     w_acc_ans[25]     6.686        -1.203
DDS_inst.spram1.sp_inst_0     Gowin_PLL|clkout_inferred_clock     SP       DI[24]     w_acc_ans[24]     6.686        -1.146
DDS_inst.spram1.sp_inst_0     Gowin_PLL|clkout_inferred_clock     SP       DI[23]     w_acc_ans[23]     6.686        -1.089
DDS_inst.spram1.sp_inst_0     Gowin_PLL|clkout_inferred_clock     SP       DI[22]     w_acc_ans[22]     6.686        -1.032
DDS_inst.spram1.sp_inst_0     Gowin_PLL|clkout_inferred_clock     SP       DI[21]     w_acc_ans[21]     6.686        -0.975
DDS_inst.spram1.sp_inst_0     Gowin_PLL|clkout_inferred_clock     SP       DI[20]     w_acc_ans[20]     6.686        -0.918
DDS_inst.spram1.sp_inst_0     Gowin_PLL|clkout_inferred_clock     SP       DI[19]     w_acc_ans[19]     6.686        -0.861
DDS_inst.spram1.sp_inst_0     Gowin_PLL|clkout_inferred_clock     SP       DI[18]     w_acc_ans[18]     6.686        -0.804
DDS_inst.spram1.sp_inst_0     Gowin_PLL|clkout_inferred_clock     SP       DI[17]     w_acc_ans[17]     6.686        -0.747
DDS_inst.spram1.sp_inst_0     Gowin_PLL|clkout_inferred_clock     SP       DI[16]     w_acc_ans[16]     6.686        -0.690
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.819
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.686

    - Propagation time:                      7.889
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.203

    Number of logic level(s):                27
    Starting point:                          DDS_inst.spram1.sp_inst_0 / DO[0]
    Ending point:                            DDS_inst.spram1.sp_inst_0 / DI[25]
    The start point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin        Pin               Arrival     No. of    
Name                                       Type     Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
DDS_inst.spram1.sp_inst_0                  SP       DO[0]      Out     0.818     0.818       -         
w_acc_ram_rddata[0]                        Net      -          -       1.021     -           2         
DDS_inst.un1_w_acc_ram_rddata_cry_0_0      ALU      I1         In      -         1.839       -         
DDS_inst.un1_w_acc_ram_rddata_cry_0_0      ALU      COUT       Out     1.045     2.884       -         
un1_w_acc_ram_rddata_cry_0                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_1_0      ALU      CIN        In      -         2.884       -         
DDS_inst.un1_w_acc_ram_rddata_cry_1_0      ALU      COUT       Out     0.057     2.941       -         
un1_w_acc_ram_rddata_cry_1                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      CIN        In      -         2.941       -         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      COUT       Out     0.057     2.998       -         
un1_w_acc_ram_rddata_cry_2                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      CIN        In      -         2.998       -         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      COUT       Out     0.057     3.055       -         
un1_w_acc_ram_rddata_cry_3                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      CIN        In      -         3.055       -         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      COUT       Out     0.057     3.112       -         
un1_w_acc_ram_rddata_cry_4                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      CIN        In      -         3.112       -         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      COUT       Out     0.057     3.169       -         
un1_w_acc_ram_rddata_cry_5                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      CIN        In      -         3.169       -         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      COUT       Out     0.057     3.226       -         
un1_w_acc_ram_rddata_cry_6                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      CIN        In      -         3.226       -         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      COUT       Out     0.057     3.283       -         
un1_w_acc_ram_rddata_cry_7                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      CIN        In      -         3.283       -         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      COUT       Out     0.057     3.340       -         
un1_w_acc_ram_rddata_cry_8                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      CIN        In      -         3.340       -         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      COUT       Out     0.057     3.397       -         
un1_w_acc_ram_rddata_cry_9                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      CIN        In      -         3.397       -         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      COUT       Out     0.057     3.454       -         
un1_w_acc_ram_rddata_cry_10                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      CIN        In      -         3.454       -         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      COUT       Out     0.057     3.511       -         
un1_w_acc_ram_rddata_cry_11                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      CIN        In      -         3.511       -         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      COUT       Out     0.057     3.568       -         
un1_w_acc_ram_rddata_cry_12                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      CIN        In      -         3.568       -         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      COUT       Out     0.057     3.625       -         
un1_w_acc_ram_rddata_cry_13                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      CIN        In      -         3.625       -         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      COUT       Out     0.057     3.682       -         
un1_w_acc_ram_rddata_cry_14                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      CIN        In      -         3.682       -         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      COUT       Out     0.057     3.739       -         
un1_w_acc_ram_rddata_cry_15                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      CIN        In      -         3.739       -         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      COUT       Out     0.057     3.796       -         
un1_w_acc_ram_rddata_cry_16                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      CIN        In      -         3.796       -         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      COUT       Out     0.057     3.853       -         
un1_w_acc_ram_rddata_cry_17                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      CIN        In      -         3.853       -         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      COUT       Out     0.057     3.910       -         
un1_w_acc_ram_rddata_cry_18                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      CIN        In      -         3.910       -         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      COUT       Out     0.057     3.967       -         
un1_w_acc_ram_rddata_cry_19                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      CIN        In      -         3.967       -         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      COUT       Out     0.057     4.024       -         
un1_w_acc_ram_rddata_cry_20                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      CIN        In      -         4.024       -         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      COUT       Out     0.057     4.081       -         
un1_w_acc_ram_rddata_cry_21                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      CIN        In      -         4.081       -         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      COUT       Out     0.057     4.138       -         
un1_w_acc_ram_rddata_cry_22                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      CIN        In      -         4.138       -         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      COUT       Out     0.057     4.195       -         
un1_w_acc_ram_rddata_cry_23                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      CIN        In      -         4.195       -         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      COUT       Out     0.057     4.252       -         
un1_w_acc_ram_rddata_cry_24                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_s_25_0       ALU      CIN        In      -         4.252       -         
DDS_inst.un1_w_acc_ram_rddata_s_25_0       ALU      SUM        Out     0.563     4.815       -         
un1_w_acc_ram_rddata_s_25_0_SUM            Net      -          -       1.021     -           1         
DDS_inst.w_acc_ans[25]                     LUT3     I0         In      -         5.836       -         
DDS_inst.w_acc_ans[25]                     LUT3     F          Out     1.032     6.868       -         
w_acc_ans[25]                              Net      -          -       1.021     -           1         
DDS_inst.spram1.sp_inst_0                  SP       DI[25]     In      -         7.889       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.022 is 4.959(61.8%) logic and 3.063(38.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.819
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.686

    - Propagation time:                      7.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.146

    Number of logic level(s):                26
    Starting point:                          DDS_inst.spram1.sp_inst_0 / DO[1]
    Ending point:                            DDS_inst.spram1.sp_inst_0 / DI[25]
    The start point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin        Pin               Arrival     No. of    
Name                                       Type     Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
DDS_inst.spram1.sp_inst_0                  SP       DO[1]      Out     0.818     0.818       -         
w_acc_ram_rddata[1]                        Net      -          -       1.021     -           2         
DDS_inst.un1_w_acc_ram_rddata_cry_1_0      ALU      I1         In      -         1.839       -         
DDS_inst.un1_w_acc_ram_rddata_cry_1_0      ALU      COUT       Out     1.045     2.884       -         
un1_w_acc_ram_rddata_cry_1                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      CIN        In      -         2.884       -         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      COUT       Out     0.057     2.941       -         
un1_w_acc_ram_rddata_cry_2                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      CIN        In      -         2.941       -         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      COUT       Out     0.057     2.998       -         
un1_w_acc_ram_rddata_cry_3                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      CIN        In      -         2.998       -         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      COUT       Out     0.057     3.055       -         
un1_w_acc_ram_rddata_cry_4                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      CIN        In      -         3.055       -         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      COUT       Out     0.057     3.112       -         
un1_w_acc_ram_rddata_cry_5                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      CIN        In      -         3.112       -         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      COUT       Out     0.057     3.169       -         
un1_w_acc_ram_rddata_cry_6                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      CIN        In      -         3.169       -         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      COUT       Out     0.057     3.226       -         
un1_w_acc_ram_rddata_cry_7                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      CIN        In      -         3.226       -         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      COUT       Out     0.057     3.283       -         
un1_w_acc_ram_rddata_cry_8                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      CIN        In      -         3.283       -         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      COUT       Out     0.057     3.340       -         
un1_w_acc_ram_rddata_cry_9                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      CIN        In      -         3.340       -         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      COUT       Out     0.057     3.397       -         
un1_w_acc_ram_rddata_cry_10                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      CIN        In      -         3.397       -         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      COUT       Out     0.057     3.454       -         
un1_w_acc_ram_rddata_cry_11                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      CIN        In      -         3.454       -         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      COUT       Out     0.057     3.511       -         
un1_w_acc_ram_rddata_cry_12                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      CIN        In      -         3.511       -         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      COUT       Out     0.057     3.568       -         
un1_w_acc_ram_rddata_cry_13                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      CIN        In      -         3.568       -         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      COUT       Out     0.057     3.625       -         
un1_w_acc_ram_rddata_cry_14                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      CIN        In      -         3.625       -         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      COUT       Out     0.057     3.682       -         
un1_w_acc_ram_rddata_cry_15                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      CIN        In      -         3.682       -         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      COUT       Out     0.057     3.739       -         
un1_w_acc_ram_rddata_cry_16                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      CIN        In      -         3.739       -         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      COUT       Out     0.057     3.796       -         
un1_w_acc_ram_rddata_cry_17                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      CIN        In      -         3.796       -         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      COUT       Out     0.057     3.853       -         
un1_w_acc_ram_rddata_cry_18                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      CIN        In      -         3.853       -         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      COUT       Out     0.057     3.910       -         
un1_w_acc_ram_rddata_cry_19                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      CIN        In      -         3.910       -         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      COUT       Out     0.057     3.967       -         
un1_w_acc_ram_rddata_cry_20                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      CIN        In      -         3.967       -         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      COUT       Out     0.057     4.024       -         
un1_w_acc_ram_rddata_cry_21                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      CIN        In      -         4.024       -         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      COUT       Out     0.057     4.081       -         
un1_w_acc_ram_rddata_cry_22                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      CIN        In      -         4.081       -         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      COUT       Out     0.057     4.138       -         
un1_w_acc_ram_rddata_cry_23                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      CIN        In      -         4.138       -         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      COUT       Out     0.057     4.195       -         
un1_w_acc_ram_rddata_cry_24                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_s_25_0       ALU      CIN        In      -         4.195       -         
DDS_inst.un1_w_acc_ram_rddata_s_25_0       ALU      SUM        Out     0.563     4.758       -         
un1_w_acc_ram_rddata_s_25_0_SUM            Net      -          -       1.021     -           1         
DDS_inst.w_acc_ans[25]                     LUT3     I0         In      -         5.779       -         
DDS_inst.w_acc_ans[25]                     LUT3     F          Out     1.032     6.811       -         
w_acc_ans[25]                              Net      -          -       1.021     -           1         
DDS_inst.spram1.sp_inst_0                  SP       DI[25]     In      -         7.832       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.965 is 4.902(61.5%) logic and 3.063(38.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.819
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.686

    - Propagation time:                      7.832
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.146

    Number of logic level(s):                26
    Starting point:                          DDS_inst.spram1.sp_inst_0 / DO[0]
    Ending point:                            DDS_inst.spram1.sp_inst_0 / DI[24]
    The start point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin        Pin               Arrival     No. of    
Name                                       Type     Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
DDS_inst.spram1.sp_inst_0                  SP       DO[0]      Out     0.818     0.818       -         
w_acc_ram_rddata[0]                        Net      -          -       1.021     -           2         
DDS_inst.un1_w_acc_ram_rddata_cry_0_0      ALU      I1         In      -         1.839       -         
DDS_inst.un1_w_acc_ram_rddata_cry_0_0      ALU      COUT       Out     1.045     2.884       -         
un1_w_acc_ram_rddata_cry_0                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_1_0      ALU      CIN        In      -         2.884       -         
DDS_inst.un1_w_acc_ram_rddata_cry_1_0      ALU      COUT       Out     0.057     2.941       -         
un1_w_acc_ram_rddata_cry_1                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      CIN        In      -         2.941       -         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      COUT       Out     0.057     2.998       -         
un1_w_acc_ram_rddata_cry_2                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      CIN        In      -         2.998       -         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      COUT       Out     0.057     3.055       -         
un1_w_acc_ram_rddata_cry_3                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      CIN        In      -         3.055       -         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      COUT       Out     0.057     3.112       -         
un1_w_acc_ram_rddata_cry_4                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      CIN        In      -         3.112       -         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      COUT       Out     0.057     3.169       -         
un1_w_acc_ram_rddata_cry_5                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      CIN        In      -         3.169       -         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      COUT       Out     0.057     3.226       -         
un1_w_acc_ram_rddata_cry_6                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      CIN        In      -         3.226       -         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      COUT       Out     0.057     3.283       -         
un1_w_acc_ram_rddata_cry_7                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      CIN        In      -         3.283       -         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      COUT       Out     0.057     3.340       -         
un1_w_acc_ram_rddata_cry_8                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      CIN        In      -         3.340       -         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      COUT       Out     0.057     3.397       -         
un1_w_acc_ram_rddata_cry_9                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      CIN        In      -         3.397       -         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      COUT       Out     0.057     3.454       -         
un1_w_acc_ram_rddata_cry_10                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      CIN        In      -         3.454       -         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      COUT       Out     0.057     3.511       -         
un1_w_acc_ram_rddata_cry_11                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      CIN        In      -         3.511       -         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      COUT       Out     0.057     3.568       -         
un1_w_acc_ram_rddata_cry_12                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      CIN        In      -         3.568       -         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      COUT       Out     0.057     3.625       -         
un1_w_acc_ram_rddata_cry_13                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      CIN        In      -         3.625       -         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      COUT       Out     0.057     3.682       -         
un1_w_acc_ram_rddata_cry_14                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      CIN        In      -         3.682       -         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      COUT       Out     0.057     3.739       -         
un1_w_acc_ram_rddata_cry_15                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      CIN        In      -         3.739       -         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      COUT       Out     0.057     3.796       -         
un1_w_acc_ram_rddata_cry_16                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      CIN        In      -         3.796       -         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      COUT       Out     0.057     3.853       -         
un1_w_acc_ram_rddata_cry_17                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      CIN        In      -         3.853       -         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      COUT       Out     0.057     3.910       -         
un1_w_acc_ram_rddata_cry_18                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      CIN        In      -         3.910       -         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      COUT       Out     0.057     3.967       -         
un1_w_acc_ram_rddata_cry_19                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      CIN        In      -         3.967       -         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      COUT       Out     0.057     4.024       -         
un1_w_acc_ram_rddata_cry_20                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      CIN        In      -         4.024       -         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      COUT       Out     0.057     4.081       -         
un1_w_acc_ram_rddata_cry_21                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      CIN        In      -         4.081       -         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      COUT       Out     0.057     4.138       -         
un1_w_acc_ram_rddata_cry_22                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      CIN        In      -         4.138       -         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      COUT       Out     0.057     4.195       -         
un1_w_acc_ram_rddata_cry_23                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      CIN        In      -         4.195       -         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      SUM        Out     0.563     4.758       -         
un1_w_acc_ram_rddata_cry_24_0_SUM          Net      -          -       1.021     -           1         
DDS_inst.w_acc_ans[24]                     LUT3     I0         In      -         5.779       -         
DDS_inst.w_acc_ans[24]                     LUT3     F          Out     1.032     6.811       -         
w_acc_ans[24]                              Net      -          -       1.021     -           1         
DDS_inst.spram1.sp_inst_0                  SP       DI[24]     In      -         7.832       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.965 is 4.902(61.5%) logic and 3.063(38.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.819
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.686

    - Propagation time:                      7.802
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.116

    Number of logic level(s):                27
    Starting point:                          DDS_inst.dram2.dp_inst_0 / DOB[0]
    Ending point:                            DDS_inst.spram1.sp_inst_0 / DI[25]
    The start point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin        Pin               Arrival     No. of    
Name                                       Type     Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
DDS_inst.dram2.dp_inst_0                   DP       DOB[0]     Out     0.818     0.818       -         
w_dram2_rddata[0]                          Net      -          -       1.021     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_0_0      ALU      I0         In      -         1.839       -         
DDS_inst.un1_w_acc_ram_rddata_cry_0_0      ALU      COUT       Out     0.958     2.797       -         
un1_w_acc_ram_rddata_cry_0                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_1_0      ALU      CIN        In      -         2.797       -         
DDS_inst.un1_w_acc_ram_rddata_cry_1_0      ALU      COUT       Out     0.057     2.854       -         
un1_w_acc_ram_rddata_cry_1                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      CIN        In      -         2.854       -         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      COUT       Out     0.057     2.911       -         
un1_w_acc_ram_rddata_cry_2                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      CIN        In      -         2.911       -         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      COUT       Out     0.057     2.968       -         
un1_w_acc_ram_rddata_cry_3                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      CIN        In      -         2.968       -         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      COUT       Out     0.057     3.025       -         
un1_w_acc_ram_rddata_cry_4                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      CIN        In      -         3.025       -         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      COUT       Out     0.057     3.082       -         
un1_w_acc_ram_rddata_cry_5                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      CIN        In      -         3.082       -         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      COUT       Out     0.057     3.139       -         
un1_w_acc_ram_rddata_cry_6                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      CIN        In      -         3.139       -         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      COUT       Out     0.057     3.196       -         
un1_w_acc_ram_rddata_cry_7                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      CIN        In      -         3.196       -         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      COUT       Out     0.057     3.253       -         
un1_w_acc_ram_rddata_cry_8                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      CIN        In      -         3.253       -         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      COUT       Out     0.057     3.310       -         
un1_w_acc_ram_rddata_cry_9                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      CIN        In      -         3.310       -         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      COUT       Out     0.057     3.367       -         
un1_w_acc_ram_rddata_cry_10                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      CIN        In      -         3.367       -         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      COUT       Out     0.057     3.424       -         
un1_w_acc_ram_rddata_cry_11                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      CIN        In      -         3.424       -         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      COUT       Out     0.057     3.481       -         
un1_w_acc_ram_rddata_cry_12                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      CIN        In      -         3.481       -         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      COUT       Out     0.057     3.538       -         
un1_w_acc_ram_rddata_cry_13                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      CIN        In      -         3.538       -         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      COUT       Out     0.057     3.595       -         
un1_w_acc_ram_rddata_cry_14                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      CIN        In      -         3.595       -         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      COUT       Out     0.057     3.652       -         
un1_w_acc_ram_rddata_cry_15                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      CIN        In      -         3.652       -         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      COUT       Out     0.057     3.709       -         
un1_w_acc_ram_rddata_cry_16                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      CIN        In      -         3.709       -         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      COUT       Out     0.057     3.766       -         
un1_w_acc_ram_rddata_cry_17                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      CIN        In      -         3.766       -         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      COUT       Out     0.057     3.823       -         
un1_w_acc_ram_rddata_cry_18                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      CIN        In      -         3.823       -         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      COUT       Out     0.057     3.880       -         
un1_w_acc_ram_rddata_cry_19                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      CIN        In      -         3.880       -         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      COUT       Out     0.057     3.937       -         
un1_w_acc_ram_rddata_cry_20                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      CIN        In      -         3.937       -         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      COUT       Out     0.057     3.994       -         
un1_w_acc_ram_rddata_cry_21                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      CIN        In      -         3.994       -         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      COUT       Out     0.057     4.051       -         
un1_w_acc_ram_rddata_cry_22                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      CIN        In      -         4.051       -         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      COUT       Out     0.057     4.108       -         
un1_w_acc_ram_rddata_cry_23                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      CIN        In      -         4.108       -         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      COUT       Out     0.057     4.165       -         
un1_w_acc_ram_rddata_cry_24                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_s_25_0       ALU      CIN        In      -         4.165       -         
DDS_inst.un1_w_acc_ram_rddata_s_25_0       ALU      SUM        Out     0.563     4.728       -         
un1_w_acc_ram_rddata_s_25_0_SUM            Net      -          -       1.021     -           1         
DDS_inst.w_acc_ans[25]                     LUT3     I0         In      -         5.749       -         
DDS_inst.w_acc_ans[25]                     LUT3     F          Out     1.032     6.781       -         
w_acc_ans[25]                              Net      -          -       1.021     -           1         
DDS_inst.spram1.sp_inst_0                  SP       DI[25]     In      -         7.802       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.935 is 4.872(61.4%) logic and 3.063(38.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.819
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.686

    - Propagation time:                      7.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.089

    Number of logic level(s):                25
    Starting point:                          DDS_inst.spram1.sp_inst_0 / DO[2]
    Ending point:                            DDS_inst.spram1.sp_inst_0 / DI[25]
    The start point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin        Pin               Arrival     No. of    
Name                                       Type     Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
DDS_inst.spram1.sp_inst_0                  SP       DO[2]      Out     0.818     0.818       -         
w_acc_ram_rddata[2]                        Net      -          -       1.021     -           2         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      I1         In      -         1.839       -         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      COUT       Out     1.045     2.884       -         
un1_w_acc_ram_rddata_cry_2                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      CIN        In      -         2.884       -         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      COUT       Out     0.057     2.941       -         
un1_w_acc_ram_rddata_cry_3                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      CIN        In      -         2.941       -         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      COUT       Out     0.057     2.998       -         
un1_w_acc_ram_rddata_cry_4                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      CIN        In      -         2.998       -         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      COUT       Out     0.057     3.055       -         
un1_w_acc_ram_rddata_cry_5                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      CIN        In      -         3.055       -         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      COUT       Out     0.057     3.112       -         
un1_w_acc_ram_rddata_cry_6                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      CIN        In      -         3.112       -         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      COUT       Out     0.057     3.169       -         
un1_w_acc_ram_rddata_cry_7                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      CIN        In      -         3.169       -         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      COUT       Out     0.057     3.226       -         
un1_w_acc_ram_rddata_cry_8                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      CIN        In      -         3.226       -         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      COUT       Out     0.057     3.283       -         
un1_w_acc_ram_rddata_cry_9                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      CIN        In      -         3.283       -         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      COUT       Out     0.057     3.340       -         
un1_w_acc_ram_rddata_cry_10                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      CIN        In      -         3.340       -         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      COUT       Out     0.057     3.397       -         
un1_w_acc_ram_rddata_cry_11                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      CIN        In      -         3.397       -         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      COUT       Out     0.057     3.454       -         
un1_w_acc_ram_rddata_cry_12                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      CIN        In      -         3.454       -         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      COUT       Out     0.057     3.511       -         
un1_w_acc_ram_rddata_cry_13                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      CIN        In      -         3.511       -         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      COUT       Out     0.057     3.568       -         
un1_w_acc_ram_rddata_cry_14                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      CIN        In      -         3.568       -         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      COUT       Out     0.057     3.625       -         
un1_w_acc_ram_rddata_cry_15                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      CIN        In      -         3.625       -         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      COUT       Out     0.057     3.682       -         
un1_w_acc_ram_rddata_cry_16                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      CIN        In      -         3.682       -         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      COUT       Out     0.057     3.739       -         
un1_w_acc_ram_rddata_cry_17                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      CIN        In      -         3.739       -         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      COUT       Out     0.057     3.796       -         
un1_w_acc_ram_rddata_cry_18                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      CIN        In      -         3.796       -         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      COUT       Out     0.057     3.853       -         
un1_w_acc_ram_rddata_cry_19                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      CIN        In      -         3.853       -         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      COUT       Out     0.057     3.910       -         
un1_w_acc_ram_rddata_cry_20                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      CIN        In      -         3.910       -         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      COUT       Out     0.057     3.967       -         
un1_w_acc_ram_rddata_cry_21                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      CIN        In      -         3.967       -         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      COUT       Out     0.057     4.024       -         
un1_w_acc_ram_rddata_cry_22                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      CIN        In      -         4.024       -         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      COUT       Out     0.057     4.081       -         
un1_w_acc_ram_rddata_cry_23                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      CIN        In      -         4.081       -         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      COUT       Out     0.057     4.138       -         
un1_w_acc_ram_rddata_cry_24                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_s_25_0       ALU      CIN        In      -         4.138       -         
DDS_inst.un1_w_acc_ram_rddata_s_25_0       ALU      SUM        Out     0.563     4.701       -         
un1_w_acc_ram_rddata_s_25_0_SUM            Net      -          -       1.021     -           1         
DDS_inst.w_acc_ans[25]                     LUT3     I0         In      -         5.722       -         
DDS_inst.w_acc_ans[25]                     LUT3     F          Out     1.032     6.754       -         
w_acc_ans[25]                              Net      -          -       1.021     -           1         
DDS_inst.spram1.sp_inst_0                  SP       DI[25]     In      -         7.775       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.908 is 4.845(61.3%) logic and 3.063(38.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Gowin_PLL|clkoutd_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                                Arrival           
Instance                        Reference                            Type     Pin     Net               Time        Slack 
                                Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------------
UART_Rx_inst.i_baud_cnt[3]      Gowin_PLL|clkoutd_inferred_clock     DFFC     Q       i_baud_cnt[3]     0.367       -1.537
UART_Rx_inst.i_baud_cnt[2]      Gowin_PLL|clkoutd_inferred_clock     DFFC     Q       i_baud_cnt[2]     0.367       -1.470
UART_Rx_inst.i_baud_cnt[5]      Gowin_PLL|clkoutd_inferred_clock     DFFC     Q       serial_clk_5      0.367       -1.470
UART_Rx_inst.i_baud_cnt[4]      Gowin_PLL|clkoutd_inferred_clock     DFFC     Q       i_baud_cnt[4]     0.367       -1.403
UART_Rx_inst.i_baud_cnt[0]      Gowin_PLL|clkoutd_inferred_clock     DFFC     Q       serial_clk_0      0.367       -1.260
UART_Rx_inst.i_baud_cnt[13]     Gowin_PLL|clkoutd_inferred_clock     DFFC     Q       serial_clk_13     0.367       -1.260
UART_Rx_inst.i_baud_cnt[6]      Gowin_PLL|clkoutd_inferred_clock     DFFC     Q       serial_clk_6      0.367       -1.193
UART_Rx_inst.i_baud_cnt[12]     Gowin_PLL|clkoutd_inferred_clock     DFFC     Q       serial_clk_12     0.367       -1.193
UART_Rx_inst.i_baud_cnt[1]      Gowin_PLL|clkoutd_inferred_clock     DFFC     Q       serial_clk_1      0.367       -1.064
UART_Rx_inst.i_baud_cnt[9]      Gowin_PLL|clkoutd_inferred_clock     DFFC     Q       serial_clk_9      0.367       -1.064
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                         Required           
Instance                                Reference                            Type     Pin        Net                     Time         Slack 
                                        Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------
UART_Rx_inst.stbit_reg[0]               Gowin_PLL|clkoutd_inferred_clock     DFFP     D          stbit_rege_0[0]         8.575        -1.537
UART_Rx_inst.stbit_reg[1]               Gowin_PLL|clkoutd_inferred_clock     DFFP     D          stbit_rege_0[1]         8.575        -1.537
UART_Rx_inst.bitCounter_reg[3]          Gowin_PLL|clkoutd_inferred_clock     DFFC     D          bitCounter_reg_8[3]     8.575        -0.204
UART_Rx_inst.bitCounter_reg[6]          Gowin_PLL|clkoutd_inferred_clock     DFFC     D          bitCounter_reg_8[6]     8.575        -0.204
DDS_inst.dram2.dpx9_inst_1              Gowin_PLL|clkoutd_inferred_clock     DPX9     DIA[1]     w_AddVal[17]            8.575        -0.140
UART_Rx_inst.bitCounter_reg[0]          Gowin_PLL|clkoutd_inferred_clock     DFFC     D          i16_mux_i               8.575        -0.137
UART_Rx_inst.bitCounter_reg_fast[0]     Gowin_PLL|clkoutd_inferred_clock     DFFC     D          i16_mux_i_fast          8.575        -0.137
DDS_inst.dram2.dp_inst_0                Gowin_PLL|clkoutd_inferred_clock     DP       DIA[4]     w_AddVal[4]             8.575        -0.072
DDS_inst.dram2.dp_inst_0                Gowin_PLL|clkoutd_inferred_clock     DP       DIA[8]     w_AddVal[8]             8.575        -0.072
DDS_inst.dram2.dp_inst_0                Gowin_PLL|clkoutd_inferred_clock     DP       DIA[9]     w_AddVal[9]             8.575        -0.072
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.709
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.575

    - Propagation time:                      10.112
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.537

    Number of logic level(s):                5
    Starting point:                          UART_Rx_inst.i_baud_cnt[3] / Q
    Ending point:                            UART_Rx_inst.stbit_reg[0] / D
    The start point is clocked by            Gowin_PLL|clkoutd_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Gowin_PLL|clkoutd_inferred_clock [rising] on pin CLK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                               Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
UART_Rx_inst.i_baud_cnt[3]         DFFC     Q        Out     0.367     0.367       -         
i_baud_cnt[3]                      Net      -        -       1.021     -           2         
UART_Rx_inst.serial_clk_NE_9       LUT4     I1       In      -         1.388       -         
UART_Rx_inst.serial_clk_NE_9       LUT4     F        Out     1.099     2.487       -         
serial_clk_NE_9                    Net      -        -       1.021     -           2         
MIDI_Decoder_inst.m63_N_3L3_sx     LUT4     I1       In      -         3.508       -         
MIDI_Decoder_inst.m63_N_3L3_sx     LUT4     F        Out     1.099     4.607       -         
m63_N_3L3_sx                       Net      -        -       0.766     -           1         
MIDI_Decoder_inst.m63_N_3L3        LUT4     I2       In      -         5.373       -         
MIDI_Decoder_inst.m63_N_3L3        LUT4     F        Out     0.822     6.195       -         
m63_N_3L3                          Net      -        -       0.766     -           1         
MIDI_Decoder_inst.m63              LUT4     I1       In      -         6.960       -         
MIDI_Decoder_inst.m63              LUT4     F        Out     1.099     8.059       -         
N_64                               Net      -        -       1.021     -           2         
UART_Rx_inst.stbit_rege[0]         LUT4     I0       In      -         9.080       -         
UART_Rx_inst.stbit_rege[0]         LUT4     F        Out     1.032     10.112      -         
stbit_rege_0[0]                    Net      -        -       0.000     -           1         
UART_Rx_inst.stbit_reg[0]          DFFP     D        In      -         10.112      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.245 is 5.651(55.2%) logic and 4.594(44.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.709
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.575

    - Propagation time:                      10.112
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.537

    Number of logic level(s):                5
    Starting point:                          UART_Rx_inst.i_baud_cnt[3] / Q
    Ending point:                            UART_Rx_inst.stbit_reg[1] / D
    The start point is clocked by            Gowin_PLL|clkoutd_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Gowin_PLL|clkoutd_inferred_clock [rising] on pin CLK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                               Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
UART_Rx_inst.i_baud_cnt[3]         DFFC     Q        Out     0.367     0.367       -         
i_baud_cnt[3]                      Net      -        -       1.021     -           2         
UART_Rx_inst.serial_clk_NE_9       LUT4     I1       In      -         1.388       -         
UART_Rx_inst.serial_clk_NE_9       LUT4     F        Out     1.099     2.487       -         
serial_clk_NE_9                    Net      -        -       1.021     -           2         
MIDI_Decoder_inst.m63_N_3L3_sx     LUT4     I1       In      -         3.508       -         
MIDI_Decoder_inst.m63_N_3L3_sx     LUT4     F        Out     1.099     4.607       -         
m63_N_3L3_sx                       Net      -        -       0.766     -           1         
MIDI_Decoder_inst.m63_N_3L3        LUT4     I2       In      -         5.373       -         
MIDI_Decoder_inst.m63_N_3L3        LUT4     F        Out     0.822     6.195       -         
m63_N_3L3                          Net      -        -       0.766     -           1         
MIDI_Decoder_inst.m63              LUT4     I1       In      -         6.960       -         
MIDI_Decoder_inst.m63              LUT4     F        Out     1.099     8.059       -         
N_64                               Net      -        -       1.021     -           2         
UART_Rx_inst.stbit_rege[1]         LUT4     I0       In      -         9.080       -         
UART_Rx_inst.stbit_rege[1]         LUT4     F        Out     1.032     10.112      -         
stbit_rege_0[1]                    Net      -        -       0.000     -           1         
UART_Rx_inst.stbit_reg[1]          DFFP     D        In      -         10.112      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.245 is 5.651(55.2%) logic and 4.594(44.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.709
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.575

    - Propagation time:                      10.045
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.470

    Number of logic level(s):                5
    Starting point:                          UART_Rx_inst.i_baud_cnt[2] / Q
    Ending point:                            UART_Rx_inst.stbit_reg[0] / D
    The start point is clocked by            Gowin_PLL|clkoutd_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Gowin_PLL|clkoutd_inferred_clock [rising] on pin CLK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                               Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
UART_Rx_inst.i_baud_cnt[2]         DFFC     Q        Out     0.367     0.367       -         
i_baud_cnt[2]                      Net      -        -       1.021     -           2         
UART_Rx_inst.serial_clk_NE_9       LUT4     I0       In      -         1.388       -         
UART_Rx_inst.serial_clk_NE_9       LUT4     F        Out     1.032     2.420       -         
serial_clk_NE_9                    Net      -        -       1.021     -           2         
MIDI_Decoder_inst.m63_N_3L3_sx     LUT4     I1       In      -         3.441       -         
MIDI_Decoder_inst.m63_N_3L3_sx     LUT4     F        Out     1.099     4.540       -         
m63_N_3L3_sx                       Net      -        -       0.766     -           1         
MIDI_Decoder_inst.m63_N_3L3        LUT4     I2       In      -         5.306       -         
MIDI_Decoder_inst.m63_N_3L3        LUT4     F        Out     0.822     6.128       -         
m63_N_3L3                          Net      -        -       0.766     -           1         
MIDI_Decoder_inst.m63              LUT4     I1       In      -         6.893       -         
MIDI_Decoder_inst.m63              LUT4     F        Out     1.099     7.992       -         
N_64                               Net      -        -       1.021     -           2         
UART_Rx_inst.stbit_rege[0]         LUT4     I0       In      -         9.013       -         
UART_Rx_inst.stbit_rege[0]         LUT4     F        Out     1.032     10.045      -         
stbit_rege_0[0]                    Net      -        -       0.000     -           1         
UART_Rx_inst.stbit_reg[0]          DFFP     D        In      -         10.045      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.178 is 5.584(54.9%) logic and 4.594(45.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.709
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.575

    - Propagation time:                      10.045
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.470

    Number of logic level(s):                5
    Starting point:                          UART_Rx_inst.i_baud_cnt[5] / Q
    Ending point:                            UART_Rx_inst.stbit_reg[0] / D
    The start point is clocked by            Gowin_PLL|clkoutd_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Gowin_PLL|clkoutd_inferred_clock [rising] on pin CLK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                               Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
UART_Rx_inst.i_baud_cnt[5]         DFFC     Q        Out     0.367     0.367       -         
serial_clk_5                       Net      -        -       1.021     -           3         
UART_Rx_inst.serial_clk_NE_8       LUT4     I1       In      -         1.388       -         
UART_Rx_inst.serial_clk_NE_8       LUT4     F        Out     1.099     2.487       -         
serial_clk_NE_8                    Net      -        -       1.021     -           1         
MIDI_Decoder_inst.m63_N_3L3_sx     LUT4     I0       In      -         3.508       -         
MIDI_Decoder_inst.m63_N_3L3_sx     LUT4     F        Out     1.032     4.540       -         
m63_N_3L3_sx                       Net      -        -       0.766     -           1         
MIDI_Decoder_inst.m63_N_3L3        LUT4     I2       In      -         5.306       -         
MIDI_Decoder_inst.m63_N_3L3        LUT4     F        Out     0.822     6.128       -         
m63_N_3L3                          Net      -        -       0.766     -           1         
MIDI_Decoder_inst.m63              LUT4     I1       In      -         6.893       -         
MIDI_Decoder_inst.m63              LUT4     F        Out     1.099     7.992       -         
N_64                               Net      -        -       1.021     -           2         
UART_Rx_inst.stbit_rege[0]         LUT4     I0       In      -         9.013       -         
UART_Rx_inst.stbit_rege[0]         LUT4     F        Out     1.032     10.045      -         
stbit_rege_0[0]                    Net      -        -       0.000     -           1         
UART_Rx_inst.stbit_reg[0]          DFFP     D        In      -         10.045      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.178 is 5.584(54.9%) logic and 4.594(45.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.709
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.575

    - Propagation time:                      10.045
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.470

    Number of logic level(s):                5
    Starting point:                          UART_Rx_inst.i_baud_cnt[2] / Q
    Ending point:                            UART_Rx_inst.stbit_reg[1] / D
    The start point is clocked by            Gowin_PLL|clkoutd_inferred_clock [rising] on pin CLK
    The end   point is clocked by            Gowin_PLL|clkoutd_inferred_clock [rising] on pin CLK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                               Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
UART_Rx_inst.i_baud_cnt[2]         DFFC     Q        Out     0.367     0.367       -         
i_baud_cnt[2]                      Net      -        -       1.021     -           2         
UART_Rx_inst.serial_clk_NE_9       LUT4     I0       In      -         1.388       -         
UART_Rx_inst.serial_clk_NE_9       LUT4     F        Out     1.032     2.420       -         
serial_clk_NE_9                    Net      -        -       1.021     -           2         
MIDI_Decoder_inst.m63_N_3L3_sx     LUT4     I1       In      -         3.441       -         
MIDI_Decoder_inst.m63_N_3L3_sx     LUT4     F        Out     1.099     4.540       -         
m63_N_3L3_sx                       Net      -        -       0.766     -           1         
MIDI_Decoder_inst.m63_N_3L3        LUT4     I2       In      -         5.306       -         
MIDI_Decoder_inst.m63_N_3L3        LUT4     F        Out     0.822     6.128       -         
m63_N_3L3                          Net      -        -       0.766     -           1         
MIDI_Decoder_inst.m63              LUT4     I1       In      -         6.893       -         
MIDI_Decoder_inst.m63              LUT4     F        Out     1.099     7.992       -         
N_64                               Net      -        -       1.021     -           2         
UART_Rx_inst.stbit_rege[1]         LUT4     I0       In      -         9.013       -         
UART_Rx_inst.stbit_rege[1]         LUT4     F        Out     1.032     10.045      -         
stbit_rege_0[1]                    Net      -        -       0.000     -           1         
UART_Rx_inst.stbit_reg[1]          DFFP     D        In      -         10.045      -         
=============================================================================================
Total path delay (propagation time + setup) of 10.178 is 5.584(54.9%) logic and 4.594(45.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                             Arrival           
Instance                                  Reference     Type     Pin     Net                   Time        Slack 
                                          Clock                                                                  
-----------------------------------------------------------------------------------------------------------------
res_n_c_i                                 System        INV      O       res_n_c_i             0.000       -2.224
LCD_Controller_inst.r_vPeriodCnt_i[2]     System        INV      O       un1_o_y_cnt_i         0.000       4.697 
DDS_inst.r_dpram_tien_i                   System        INV      O       r_dpram_tien_i        0.000       5.665 
LCD_Controller_inst.r_vPeriodCnt_i[8]     System        INV      O       r_vPeriodCnt_i[8]     0.000       7.554 
=================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                            Required           
Instance                      Reference     Type     Pin        Net               Time         Slack 
                              Clock                                                                  
-----------------------------------------------------------------------------------------------------
DDS_inst.spram1.sp_inst_0     System        SP       DI[25]     w_acc_ans[25]     6.686        -2.224
DDS_inst.spram1.sp_inst_0     System        SP       RESET      res_n_c_i         -1.203       -2.224
DDS_inst.spram1.sp_inst_0     System        SP       DI[24]     w_acc_ans[24]     6.686        -2.167
DDS_inst.dram2.dp_inst_0      System        DP       RESETB     res_n_c_i         -1.116       -2.137
DDS_inst.spram1.sp_inst_0     System        SP       DI[23]     w_acc_ans[23]     6.686        -2.110
DDS_inst.spram1.sp_inst_0     System        SP       DI[22]     w_acc_ans[22]     6.686        -2.053
DDS_inst.spram1.sp_inst_0     System        SP       DI[21]     w_acc_ans[21]     6.686        -1.996
DDS_inst.spram1.sp_inst_0     System        SP       DI[20]     w_acc_ans[20]     6.686        -1.939
DDS_inst.spram1.sp_inst_0     System        SP       DI[19]     w_acc_ans[19]     6.686        -1.882
DDS_inst.spram1.sp_inst_0     System        SP       DI[18]     w_acc_ans[18]     6.686        -1.825
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.819
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.686

    - Propagation time:                      8.910
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.224

    Number of logic level(s):                28
    Starting point:                          res_n_c_i / O
    Ending point:                            DDS_inst.spram1.sp_inst_0 / DI[25]
    The start point is clocked by            System [rising]
    The end   point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin        Pin               Arrival     No. of    
Name                                       Type     Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
res_n_c_i                                  INV      O          Out     0.000     0.000       -         
res_n_c_i                                  Net      -          -       1.021     -           129       
DDS_inst.spram1.sp_inst_0                  SP       RESET      In      -         1.021       -         
DDS_inst.spram1.sp_inst_0                  SP       DO[0]      Out     0.818     1.839       -         
w_acc_ram_rddata[0]                        Net      -          -       1.021     -           2         
DDS_inst.un1_w_acc_ram_rddata_cry_0_0      ALU      I1         In      -         2.860       -         
DDS_inst.un1_w_acc_ram_rddata_cry_0_0      ALU      COUT       Out     1.045     3.905       -         
un1_w_acc_ram_rddata_cry_0                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_1_0      ALU      CIN        In      -         3.905       -         
DDS_inst.un1_w_acc_ram_rddata_cry_1_0      ALU      COUT       Out     0.057     3.962       -         
un1_w_acc_ram_rddata_cry_1                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      CIN        In      -         3.962       -         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      COUT       Out     0.057     4.019       -         
un1_w_acc_ram_rddata_cry_2                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      CIN        In      -         4.019       -         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      COUT       Out     0.057     4.076       -         
un1_w_acc_ram_rddata_cry_3                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      CIN        In      -         4.076       -         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      COUT       Out     0.057     4.133       -         
un1_w_acc_ram_rddata_cry_4                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      CIN        In      -         4.133       -         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      COUT       Out     0.057     4.190       -         
un1_w_acc_ram_rddata_cry_5                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      CIN        In      -         4.190       -         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      COUT       Out     0.057     4.247       -         
un1_w_acc_ram_rddata_cry_6                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      CIN        In      -         4.247       -         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      COUT       Out     0.057     4.304       -         
un1_w_acc_ram_rddata_cry_7                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      CIN        In      -         4.304       -         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      COUT       Out     0.057     4.361       -         
un1_w_acc_ram_rddata_cry_8                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      CIN        In      -         4.361       -         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      COUT       Out     0.057     4.418       -         
un1_w_acc_ram_rddata_cry_9                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      CIN        In      -         4.418       -         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      COUT       Out     0.057     4.475       -         
un1_w_acc_ram_rddata_cry_10                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      CIN        In      -         4.475       -         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      COUT       Out     0.057     4.532       -         
un1_w_acc_ram_rddata_cry_11                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      CIN        In      -         4.532       -         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      COUT       Out     0.057     4.589       -         
un1_w_acc_ram_rddata_cry_12                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      CIN        In      -         4.589       -         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      COUT       Out     0.057     4.646       -         
un1_w_acc_ram_rddata_cry_13                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      CIN        In      -         4.646       -         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      COUT       Out     0.057     4.703       -         
un1_w_acc_ram_rddata_cry_14                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      CIN        In      -         4.703       -         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      COUT       Out     0.057     4.760       -         
un1_w_acc_ram_rddata_cry_15                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      CIN        In      -         4.760       -         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      COUT       Out     0.057     4.817       -         
un1_w_acc_ram_rddata_cry_16                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      CIN        In      -         4.817       -         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      COUT       Out     0.057     4.874       -         
un1_w_acc_ram_rddata_cry_17                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      CIN        In      -         4.874       -         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      COUT       Out     0.057     4.931       -         
un1_w_acc_ram_rddata_cry_18                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      CIN        In      -         4.931       -         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      COUT       Out     0.057     4.988       -         
un1_w_acc_ram_rddata_cry_19                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      CIN        In      -         4.988       -         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      COUT       Out     0.057     5.045       -         
un1_w_acc_ram_rddata_cry_20                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      CIN        In      -         5.045       -         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      COUT       Out     0.057     5.102       -         
un1_w_acc_ram_rddata_cry_21                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      CIN        In      -         5.102       -         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      COUT       Out     0.057     5.159       -         
un1_w_acc_ram_rddata_cry_22                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      CIN        In      -         5.159       -         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      COUT       Out     0.057     5.216       -         
un1_w_acc_ram_rddata_cry_23                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      CIN        In      -         5.216       -         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      COUT       Out     0.057     5.273       -         
un1_w_acc_ram_rddata_cry_24                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_s_25_0       ALU      CIN        In      -         5.273       -         
DDS_inst.un1_w_acc_ram_rddata_s_25_0       ALU      SUM        Out     0.563     5.836       -         
un1_w_acc_ram_rddata_s_25_0_SUM            Net      -          -       1.021     -           1         
DDS_inst.w_acc_ans[25]                     LUT3     I0         In      -         6.857       -         
DDS_inst.w_acc_ans[25]                     LUT3     F          Out     1.032     7.889       -         
w_acc_ans[25]                              Net      -          -       1.021     -           1         
DDS_inst.spram1.sp_inst_0                  SP       DI[25]     In      -         8.910       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.043 is 4.959(54.8%) logic and 4.084(45.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.819
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.686

    - Propagation time:                      8.853
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.167

    Number of logic level(s):                27
    Starting point:                          res_n_c_i / O
    Ending point:                            DDS_inst.spram1.sp_inst_0 / DI[25]
    The start point is clocked by            System [rising]
    The end   point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin        Pin               Arrival     No. of    
Name                                       Type     Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
res_n_c_i                                  INV      O          Out     0.000     0.000       -         
res_n_c_i                                  Net      -          -       1.021     -           129       
DDS_inst.spram1.sp_inst_0                  SP       RESET      In      -         1.021       -         
DDS_inst.spram1.sp_inst_0                  SP       DO[1]      Out     0.818     1.839       -         
w_acc_ram_rddata[1]                        Net      -          -       1.021     -           2         
DDS_inst.un1_w_acc_ram_rddata_cry_1_0      ALU      I1         In      -         2.860       -         
DDS_inst.un1_w_acc_ram_rddata_cry_1_0      ALU      COUT       Out     1.045     3.905       -         
un1_w_acc_ram_rddata_cry_1                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      CIN        In      -         3.905       -         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      COUT       Out     0.057     3.962       -         
un1_w_acc_ram_rddata_cry_2                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      CIN        In      -         3.962       -         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      COUT       Out     0.057     4.019       -         
un1_w_acc_ram_rddata_cry_3                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      CIN        In      -         4.019       -         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      COUT       Out     0.057     4.076       -         
un1_w_acc_ram_rddata_cry_4                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      CIN        In      -         4.076       -         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      COUT       Out     0.057     4.133       -         
un1_w_acc_ram_rddata_cry_5                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      CIN        In      -         4.133       -         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      COUT       Out     0.057     4.190       -         
un1_w_acc_ram_rddata_cry_6                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      CIN        In      -         4.190       -         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      COUT       Out     0.057     4.247       -         
un1_w_acc_ram_rddata_cry_7                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      CIN        In      -         4.247       -         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      COUT       Out     0.057     4.304       -         
un1_w_acc_ram_rddata_cry_8                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      CIN        In      -         4.304       -         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      COUT       Out     0.057     4.361       -         
un1_w_acc_ram_rddata_cry_9                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      CIN        In      -         4.361       -         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      COUT       Out     0.057     4.418       -         
un1_w_acc_ram_rddata_cry_10                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      CIN        In      -         4.418       -         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      COUT       Out     0.057     4.475       -         
un1_w_acc_ram_rddata_cry_11                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      CIN        In      -         4.475       -         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      COUT       Out     0.057     4.532       -         
un1_w_acc_ram_rddata_cry_12                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      CIN        In      -         4.532       -         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      COUT       Out     0.057     4.589       -         
un1_w_acc_ram_rddata_cry_13                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      CIN        In      -         4.589       -         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      COUT       Out     0.057     4.646       -         
un1_w_acc_ram_rddata_cry_14                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      CIN        In      -         4.646       -         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      COUT       Out     0.057     4.703       -         
un1_w_acc_ram_rddata_cry_15                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      CIN        In      -         4.703       -         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      COUT       Out     0.057     4.760       -         
un1_w_acc_ram_rddata_cry_16                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      CIN        In      -         4.760       -         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      COUT       Out     0.057     4.817       -         
un1_w_acc_ram_rddata_cry_17                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      CIN        In      -         4.817       -         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      COUT       Out     0.057     4.874       -         
un1_w_acc_ram_rddata_cry_18                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      CIN        In      -         4.874       -         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      COUT       Out     0.057     4.931       -         
un1_w_acc_ram_rddata_cry_19                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      CIN        In      -         4.931       -         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      COUT       Out     0.057     4.988       -         
un1_w_acc_ram_rddata_cry_20                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      CIN        In      -         4.988       -         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      COUT       Out     0.057     5.045       -         
un1_w_acc_ram_rddata_cry_21                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      CIN        In      -         5.045       -         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      COUT       Out     0.057     5.102       -         
un1_w_acc_ram_rddata_cry_22                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      CIN        In      -         5.102       -         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      COUT       Out     0.057     5.159       -         
un1_w_acc_ram_rddata_cry_23                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      CIN        In      -         5.159       -         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      COUT       Out     0.057     5.216       -         
un1_w_acc_ram_rddata_cry_24                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_s_25_0       ALU      CIN        In      -         5.216       -         
DDS_inst.un1_w_acc_ram_rddata_s_25_0       ALU      SUM        Out     0.563     5.779       -         
un1_w_acc_ram_rddata_s_25_0_SUM            Net      -          -       1.021     -           1         
DDS_inst.w_acc_ans[25]                     LUT3     I0         In      -         6.800       -         
DDS_inst.w_acc_ans[25]                     LUT3     F          Out     1.032     7.832       -         
w_acc_ans[25]                              Net      -          -       1.021     -           1         
DDS_inst.spram1.sp_inst_0                  SP       DI[25]     In      -         8.853       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.986 is 4.902(54.6%) logic and 4.084(45.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.819
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.686

    - Propagation time:                      8.853
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.167

    Number of logic level(s):                27
    Starting point:                          res_n_c_i / O
    Ending point:                            DDS_inst.spram1.sp_inst_0 / DI[24]
    The start point is clocked by            System [rising]
    The end   point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin        Pin               Arrival     No. of    
Name                                       Type     Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
res_n_c_i                                  INV      O          Out     0.000     0.000       -         
res_n_c_i                                  Net      -          -       1.021     -           129       
DDS_inst.spram1.sp_inst_0                  SP       RESET      In      -         1.021       -         
DDS_inst.spram1.sp_inst_0                  SP       DO[0]      Out     0.818     1.839       -         
w_acc_ram_rddata[0]                        Net      -          -       1.021     -           2         
DDS_inst.un1_w_acc_ram_rddata_cry_0_0      ALU      I1         In      -         2.860       -         
DDS_inst.un1_w_acc_ram_rddata_cry_0_0      ALU      COUT       Out     1.045     3.905       -         
un1_w_acc_ram_rddata_cry_0                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_1_0      ALU      CIN        In      -         3.905       -         
DDS_inst.un1_w_acc_ram_rddata_cry_1_0      ALU      COUT       Out     0.057     3.962       -         
un1_w_acc_ram_rddata_cry_1                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      CIN        In      -         3.962       -         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      COUT       Out     0.057     4.019       -         
un1_w_acc_ram_rddata_cry_2                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      CIN        In      -         4.019       -         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      COUT       Out     0.057     4.076       -         
un1_w_acc_ram_rddata_cry_3                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      CIN        In      -         4.076       -         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      COUT       Out     0.057     4.133       -         
un1_w_acc_ram_rddata_cry_4                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      CIN        In      -         4.133       -         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      COUT       Out     0.057     4.190       -         
un1_w_acc_ram_rddata_cry_5                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      CIN        In      -         4.190       -         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      COUT       Out     0.057     4.247       -         
un1_w_acc_ram_rddata_cry_6                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      CIN        In      -         4.247       -         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      COUT       Out     0.057     4.304       -         
un1_w_acc_ram_rddata_cry_7                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      CIN        In      -         4.304       -         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      COUT       Out     0.057     4.361       -         
un1_w_acc_ram_rddata_cry_8                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      CIN        In      -         4.361       -         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      COUT       Out     0.057     4.418       -         
un1_w_acc_ram_rddata_cry_9                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      CIN        In      -         4.418       -         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      COUT       Out     0.057     4.475       -         
un1_w_acc_ram_rddata_cry_10                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      CIN        In      -         4.475       -         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      COUT       Out     0.057     4.532       -         
un1_w_acc_ram_rddata_cry_11                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      CIN        In      -         4.532       -         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      COUT       Out     0.057     4.589       -         
un1_w_acc_ram_rddata_cry_12                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      CIN        In      -         4.589       -         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      COUT       Out     0.057     4.646       -         
un1_w_acc_ram_rddata_cry_13                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      CIN        In      -         4.646       -         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      COUT       Out     0.057     4.703       -         
un1_w_acc_ram_rddata_cry_14                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      CIN        In      -         4.703       -         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      COUT       Out     0.057     4.760       -         
un1_w_acc_ram_rddata_cry_15                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      CIN        In      -         4.760       -         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      COUT       Out     0.057     4.817       -         
un1_w_acc_ram_rddata_cry_16                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      CIN        In      -         4.817       -         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      COUT       Out     0.057     4.874       -         
un1_w_acc_ram_rddata_cry_17                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      CIN        In      -         4.874       -         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      COUT       Out     0.057     4.931       -         
un1_w_acc_ram_rddata_cry_18                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      CIN        In      -         4.931       -         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      COUT       Out     0.057     4.988       -         
un1_w_acc_ram_rddata_cry_19                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      CIN        In      -         4.988       -         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      COUT       Out     0.057     5.045       -         
un1_w_acc_ram_rddata_cry_20                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      CIN        In      -         5.045       -         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      COUT       Out     0.057     5.102       -         
un1_w_acc_ram_rddata_cry_21                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      CIN        In      -         5.102       -         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      COUT       Out     0.057     5.159       -         
un1_w_acc_ram_rddata_cry_22                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      CIN        In      -         5.159       -         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      COUT       Out     0.057     5.216       -         
un1_w_acc_ram_rddata_cry_23                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      CIN        In      -         5.216       -         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      SUM        Out     0.563     5.779       -         
un1_w_acc_ram_rddata_cry_24_0_SUM          Net      -          -       1.021     -           1         
DDS_inst.w_acc_ans[24]                     LUT3     I0         In      -         6.800       -         
DDS_inst.w_acc_ans[24]                     LUT3     F          Out     1.032     7.832       -         
w_acc_ans[24]                              Net      -          -       1.021     -           1         
DDS_inst.spram1.sp_inst_0                  SP       DI[24]     In      -         8.853       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.986 is 4.902(54.6%) logic and 4.084(45.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.819
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.686

    - Propagation time:                      8.823
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.137

    Number of logic level(s):                28
    Starting point:                          res_n_c_i / O
    Ending point:                            DDS_inst.spram1.sp_inst_0 / DI[25]
    The start point is clocked by            System [rising]
    The end   point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin        Pin               Arrival     No. of    
Name                                       Type     Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
res_n_c_i                                  INV      O          Out     0.000     0.000       -         
res_n_c_i                                  Net      -          -       1.021     -           129       
DDS_inst.dram2.dp_inst_0                   DP       RESETB     In      -         1.021       -         
DDS_inst.dram2.dp_inst_0                   DP       DOB[0]     Out     0.818     1.839       -         
w_dram2_rddata[0]                          Net      -          -       1.021     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_0_0      ALU      I0         In      -         2.860       -         
DDS_inst.un1_w_acc_ram_rddata_cry_0_0      ALU      COUT       Out     0.958     3.818       -         
un1_w_acc_ram_rddata_cry_0                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_1_0      ALU      CIN        In      -         3.818       -         
DDS_inst.un1_w_acc_ram_rddata_cry_1_0      ALU      COUT       Out     0.057     3.875       -         
un1_w_acc_ram_rddata_cry_1                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      CIN        In      -         3.875       -         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      COUT       Out     0.057     3.932       -         
un1_w_acc_ram_rddata_cry_2                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      CIN        In      -         3.932       -         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      COUT       Out     0.057     3.989       -         
un1_w_acc_ram_rddata_cry_3                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      CIN        In      -         3.989       -         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      COUT       Out     0.057     4.046       -         
un1_w_acc_ram_rddata_cry_4                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      CIN        In      -         4.046       -         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      COUT       Out     0.057     4.103       -         
un1_w_acc_ram_rddata_cry_5                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      CIN        In      -         4.103       -         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      COUT       Out     0.057     4.160       -         
un1_w_acc_ram_rddata_cry_6                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      CIN        In      -         4.160       -         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      COUT       Out     0.057     4.217       -         
un1_w_acc_ram_rddata_cry_7                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      CIN        In      -         4.217       -         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      COUT       Out     0.057     4.274       -         
un1_w_acc_ram_rddata_cry_8                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      CIN        In      -         4.274       -         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      COUT       Out     0.057     4.331       -         
un1_w_acc_ram_rddata_cry_9                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      CIN        In      -         4.331       -         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      COUT       Out     0.057     4.388       -         
un1_w_acc_ram_rddata_cry_10                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      CIN        In      -         4.388       -         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      COUT       Out     0.057     4.445       -         
un1_w_acc_ram_rddata_cry_11                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      CIN        In      -         4.445       -         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      COUT       Out     0.057     4.502       -         
un1_w_acc_ram_rddata_cry_12                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      CIN        In      -         4.502       -         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      COUT       Out     0.057     4.559       -         
un1_w_acc_ram_rddata_cry_13                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      CIN        In      -         4.559       -         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      COUT       Out     0.057     4.616       -         
un1_w_acc_ram_rddata_cry_14                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      CIN        In      -         4.616       -         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      COUT       Out     0.057     4.673       -         
un1_w_acc_ram_rddata_cry_15                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      CIN        In      -         4.673       -         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      COUT       Out     0.057     4.730       -         
un1_w_acc_ram_rddata_cry_16                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      CIN        In      -         4.730       -         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      COUT       Out     0.057     4.787       -         
un1_w_acc_ram_rddata_cry_17                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      CIN        In      -         4.787       -         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      COUT       Out     0.057     4.844       -         
un1_w_acc_ram_rddata_cry_18                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      CIN        In      -         4.844       -         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      COUT       Out     0.057     4.901       -         
un1_w_acc_ram_rddata_cry_19                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      CIN        In      -         4.901       -         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      COUT       Out     0.057     4.958       -         
un1_w_acc_ram_rddata_cry_20                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      CIN        In      -         4.958       -         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      COUT       Out     0.057     5.015       -         
un1_w_acc_ram_rddata_cry_21                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      CIN        In      -         5.015       -         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      COUT       Out     0.057     5.072       -         
un1_w_acc_ram_rddata_cry_22                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      CIN        In      -         5.072       -         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      COUT       Out     0.057     5.129       -         
un1_w_acc_ram_rddata_cry_23                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      CIN        In      -         5.129       -         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      COUT       Out     0.057     5.186       -         
un1_w_acc_ram_rddata_cry_24                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_s_25_0       ALU      CIN        In      -         5.186       -         
DDS_inst.un1_w_acc_ram_rddata_s_25_0       ALU      SUM        Out     0.563     5.749       -         
un1_w_acc_ram_rddata_s_25_0_SUM            Net      -          -       1.021     -           1         
DDS_inst.w_acc_ans[25]                     LUT3     I0         In      -         6.770       -         
DDS_inst.w_acc_ans[25]                     LUT3     F          Out     1.032     7.802       -         
w_acc_ans[25]                              Net      -          -       1.021     -           1         
DDS_inst.spram1.sp_inst_0                  SP       DI[25]     In      -         8.823       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.956 is 4.872(54.4%) logic and 4.084(45.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.819
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.686

    - Propagation time:                      8.796
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.110

    Number of logic level(s):                26
    Starting point:                          res_n_c_i / O
    Ending point:                            DDS_inst.spram1.sp_inst_0 / DI[25]
    The start point is clocked by            System [rising]
    The end   point is clocked by            Gowin_PLL|clkout_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin        Pin               Arrival     No. of    
Name                                       Type     Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
res_n_c_i                                  INV      O          Out     0.000     0.000       -         
res_n_c_i                                  Net      -          -       1.021     -           129       
DDS_inst.spram1.sp_inst_0                  SP       RESET      In      -         1.021       -         
DDS_inst.spram1.sp_inst_0                  SP       DO[2]      Out     0.818     1.839       -         
w_acc_ram_rddata[2]                        Net      -          -       1.021     -           2         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      I1         In      -         2.860       -         
DDS_inst.un1_w_acc_ram_rddata_cry_2_0      ALU      COUT       Out     1.045     3.905       -         
un1_w_acc_ram_rddata_cry_2                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      CIN        In      -         3.905       -         
DDS_inst.un1_w_acc_ram_rddata_cry_3_0      ALU      COUT       Out     0.057     3.962       -         
un1_w_acc_ram_rddata_cry_3                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      CIN        In      -         3.962       -         
DDS_inst.un1_w_acc_ram_rddata_cry_4_0      ALU      COUT       Out     0.057     4.019       -         
un1_w_acc_ram_rddata_cry_4                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      CIN        In      -         4.019       -         
DDS_inst.un1_w_acc_ram_rddata_cry_5_0      ALU      COUT       Out     0.057     4.076       -         
un1_w_acc_ram_rddata_cry_5                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      CIN        In      -         4.076       -         
DDS_inst.un1_w_acc_ram_rddata_cry_6_0      ALU      COUT       Out     0.057     4.133       -         
un1_w_acc_ram_rddata_cry_6                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      CIN        In      -         4.133       -         
DDS_inst.un1_w_acc_ram_rddata_cry_7_0      ALU      COUT       Out     0.057     4.190       -         
un1_w_acc_ram_rddata_cry_7                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      CIN        In      -         4.190       -         
DDS_inst.un1_w_acc_ram_rddata_cry_8_0      ALU      COUT       Out     0.057     4.247       -         
un1_w_acc_ram_rddata_cry_8                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      CIN        In      -         4.247       -         
DDS_inst.un1_w_acc_ram_rddata_cry_9_0      ALU      COUT       Out     0.057     4.304       -         
un1_w_acc_ram_rddata_cry_9                 Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      CIN        In      -         4.304       -         
DDS_inst.un1_w_acc_ram_rddata_cry_10_0     ALU      COUT       Out     0.057     4.361       -         
un1_w_acc_ram_rddata_cry_10                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      CIN        In      -         4.361       -         
DDS_inst.un1_w_acc_ram_rddata_cry_11_0     ALU      COUT       Out     0.057     4.418       -         
un1_w_acc_ram_rddata_cry_11                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      CIN        In      -         4.418       -         
DDS_inst.un1_w_acc_ram_rddata_cry_12_0     ALU      COUT       Out     0.057     4.475       -         
un1_w_acc_ram_rddata_cry_12                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      CIN        In      -         4.475       -         
DDS_inst.un1_w_acc_ram_rddata_cry_13_0     ALU      COUT       Out     0.057     4.532       -         
un1_w_acc_ram_rddata_cry_13                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      CIN        In      -         4.532       -         
DDS_inst.un1_w_acc_ram_rddata_cry_14_0     ALU      COUT       Out     0.057     4.589       -         
un1_w_acc_ram_rddata_cry_14                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      CIN        In      -         4.589       -         
DDS_inst.un1_w_acc_ram_rddata_cry_15_0     ALU      COUT       Out     0.057     4.646       -         
un1_w_acc_ram_rddata_cry_15                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      CIN        In      -         4.646       -         
DDS_inst.un1_w_acc_ram_rddata_cry_16_0     ALU      COUT       Out     0.057     4.703       -         
un1_w_acc_ram_rddata_cry_16                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      CIN        In      -         4.703       -         
DDS_inst.un1_w_acc_ram_rddata_cry_17_0     ALU      COUT       Out     0.057     4.760       -         
un1_w_acc_ram_rddata_cry_17                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      CIN        In      -         4.760       -         
DDS_inst.un1_w_acc_ram_rddata_cry_18_0     ALU      COUT       Out     0.057     4.817       -         
un1_w_acc_ram_rddata_cry_18                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      CIN        In      -         4.817       -         
DDS_inst.un1_w_acc_ram_rddata_cry_19_0     ALU      COUT       Out     0.057     4.874       -         
un1_w_acc_ram_rddata_cry_19                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      CIN        In      -         4.874       -         
DDS_inst.un1_w_acc_ram_rddata_cry_20_0     ALU      COUT       Out     0.057     4.931       -         
un1_w_acc_ram_rddata_cry_20                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      CIN        In      -         4.931       -         
DDS_inst.un1_w_acc_ram_rddata_cry_21_0     ALU      COUT       Out     0.057     4.988       -         
un1_w_acc_ram_rddata_cry_21                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      CIN        In      -         4.988       -         
DDS_inst.un1_w_acc_ram_rddata_cry_22_0     ALU      COUT       Out     0.057     5.045       -         
un1_w_acc_ram_rddata_cry_22                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      CIN        In      -         5.045       -         
DDS_inst.un1_w_acc_ram_rddata_cry_23_0     ALU      COUT       Out     0.057     5.102       -         
un1_w_acc_ram_rddata_cry_23                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      CIN        In      -         5.102       -         
DDS_inst.un1_w_acc_ram_rddata_cry_24_0     ALU      COUT       Out     0.057     5.159       -         
un1_w_acc_ram_rddata_cry_24                Net      -          -       0.000     -           1         
DDS_inst.un1_w_acc_ram_rddata_s_25_0       ALU      CIN        In      -         5.159       -         
DDS_inst.un1_w_acc_ram_rddata_s_25_0       ALU      SUM        Out     0.563     5.722       -         
un1_w_acc_ram_rddata_s_25_0_SUM            Net      -          -       1.021     -           1         
DDS_inst.w_acc_ans[25]                     LUT3     I0         In      -         6.743       -         
DDS_inst.w_acc_ans[25]                     LUT3     F          Out     1.032     7.775       -         
w_acc_ans[25]                              Net      -          -       1.021     -           1         
DDS_inst.spram1.sp_inst_0                  SP       DI[25]     In      -         8.796       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.929 is 4.845(54.3%) logic and 4.084(45.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 233MB peak: 235MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 233MB peak: 235MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: gw1n_1qfn48-6
Cell usage:
ALU             102 uses
DFFC            49 uses
DFFCE           71 uses
DFFP            2 uses
DP              2 uses
DPX9            1 use
GSR             1 use
INV             4 uses
MUX2_LUT5       28 uses
MUX2_LUT6       2 uses
PLL             1 use
SP              1 use
LUT2            42 uses
LUT3            140 uses
LUT4            159 uses

I/O ports: 25
I/O primitives: 24
IBUF           3 uses
OBUF           21 uses

I/O Register bits:                  0
Register bits not including I/Os:   122 of 864 (14%)

RAM/ROM usage summary
Block Rams : 4 of 4 (100%)

Total load per clock:
   Gowin_PLL|clkoutd_inferred_clock: 101
   Gowin_PLL|clkout_inferred_clock: 29

@S |Mapping Summary:
Total  LUTs: 341 (29%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 72MB peak: 235MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Mon Jan 27 22:31:24 2020

###########################################################]
