#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 14 11:46:33 2022
# Process ID: 10380
# Current directory: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19728 C:\Studier\IST\DDS\GIT\DDS1-Lisboa\lab_2_gr_13\Lab2\Lab2.xpr
# Log file: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/vivado.log
# Journal file: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2\vivado.jou
# Running On: DESKTOP-SAB7C30, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16951 MB
#-----------------------------------------------------------
start_gui
open_project C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.xpr
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
add_files -fileset constrs_1 -norecurse C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/constrs_1/imports/lab0Files/Basys3_Master.xdc
import_files -fileset constrs_1 C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/constrs_1/imports/lab0Files/Basys3_Master.xdc
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
refresh_design
check_timing -verbose -name timing_1
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
launch_simulation
source circuit_tb.tcl
close_sim
