vhdl work "ipcore_dir/fifo_32.vhd"
vhdl work "ipcore_dir/fp_mult.vhd"
vhdl work "ipcore_dir/fp_div.vhd"
vhdl work "ipcore_dir/fp_add.vhd"
vhdl work "ipcore_dir/fp_sub.vhd"
vhdl work "ipcore_dir/mult.vhd"
vhdl work "../../packages/opcodes.vhd"
vhdl work "../../components/registers/shift_reg_xor.vhd"
vhdl work "../../components/registers/shift_reg_xnor.vhd"
vhdl work "../../components/registers/shift_reg_srl.vhd"
vhdl work "../../components/registers/shift_reg_sra.vhd"
vhdl work "../../components/registers/shift_reg_sll.vhd"
vhdl work "../../components/registers/shift_reg_sla.vhd"
vhdl work "../../components/registers/shift_reg_ror.vhd"
vhdl work "../../components/registers/shift_reg_rol.vhd"
vhdl work "../../components/registers/shift_reg_or.vhd"
vhdl work "../../components/registers/shift_reg_not.vhd"
vhdl work "../../components/registers/shift_reg_nor.vhd"
vhdl work "../../components/registers/shift_reg_mult.vhd"
vhdl work "../../components/registers/shift_reg_fsub.vhd"
vhdl work "../../components/registers/shift_reg_fmult.vhd"
vhdl work "../../components/registers/shift_reg_fdiv.vhd"
vhdl work "../../components/registers/shift_reg_fadd.vhd"
vhdl work "../../components/registers/shift_reg_and.vhd"
vhdl work "../../components/registers/shift_reg_add.vhd"
vhdl work "../../components/operators/logical/xor_n.vhd"
vhdl work "../../components/operators/logical/xnor_n.vhd"
vhdl work "../../components/operators/logical/srl_n.vhd"
vhdl work "../../components/operators/logical/sll_n.vhd"
vhdl work "../../components/operators/logical/ror_n.vhd"
vhdl work "../../components/operators/logical/rol_n.vhd"
vhdl work "../../components/operators/logical/or_n.vhd"
vhdl work "../../components/operators/logical/not_n.vhd"
vhdl work "../../components/operators/logical/nor_n.vhd"
vhdl work "../../components/operators/logical/and_n.vhd"
vhdl work "../../components/operators/arithmetic/integer/sra_n.vhd"
vhdl work "../../components/operators/arithmetic/integer/sla_n.vhd"
vhdl work "../../components/operators/arithmetic/integer/add_sub_n.vhd"
vhdl work "demux_32_to_1.vhd"
vhdl work "../../components/composite_operators_registers/xor_reg.vhd"
vhdl work "../../components/composite_operators_registers/xnor_reg.vhd"
vhdl work "../../components/composite_operators_registers/srl_reg.vhd"
vhdl work "../../components/composite_operators_registers/sra_reg.vhd"
vhdl work "../../components/composite_operators_registers/sll_reg.vhd"
vhdl work "../../components/composite_operators_registers/sla_reg.vhd"
vhdl work "../../components/composite_operators_registers/ror_reg.vhd"
vhdl work "../../components/composite_operators_registers/rol_reg.vhd"
vhdl work "../../components/composite_operators_registers/or_reg.vhd"
vhdl work "../../components/composite_operators_registers/not_reg.vhd"
vhdl work "../../components/composite_operators_registers/nor_reg.vhd"
vhdl work "../../components/composite_operators_registers/mult_reg.vhd"
vhdl work "../../components/composite_operators_registers/fsub_reg.vhd"
vhdl work "../../components/composite_operators_registers/fmult_reg.vhd"
vhdl work "../../components/composite_operators_registers/fdiv_reg.vhd"
vhdl work "../../components/composite_operators_registers/fadd_reg.vhd"
vhdl work "../../components/composite_operators_registers/and_reg.vhd"
vhdl work "../../components/composite_operators_registers/add_sub_reg.vhd"
vhdl work "../../components/alu/ALU_EXPERIMENT_32.vhd"
