--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: mb.vhd
-- /___/   /\     Timestamp: Sun Jan  8 14:55:48 2017
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -w -sim -ofmt vhdl /home/princet/anvyl-projects/seven_seg_demo/ipcore_dir/tmp/_cg/mb.ngc /home/princet/anvyl-projects/seven_seg_demo/ipcore_dir/tmp/_cg/mb.vhd 
-- Device	: 6slx45csg484-3
-- Input file	: /home/princet/anvyl-projects/seven_seg_demo/ipcore_dir/tmp/_cg/mb.ngc
-- Output file	: /home/princet/anvyl-projects/seven_seg_demo/ipcore_dir/tmp/_cg/mb.vhd
-- # of Entities	: 1
-- Design Name	: mb
-- Xilinx	: /opt/Xilinx/14.7/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity mb is
  port (
    Clk : in STD_LOGIC := 'X'; 
    Reset : in STD_LOGIC := 'X'; 
    UART_Rx : in STD_LOGIC := 'X'; 
    UART_Tx : out STD_LOGIC; 
    UART_Interrupt : out STD_LOGIC; 
    FIT1_Interrupt : out STD_LOGIC; 
    FIT1_Toggle : out STD_LOGIC; 
    GPI1_Interrupt : out STD_LOGIC; 
    INTC_IRQ : out STD_LOGIC; 
    GPI1 : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    GPO1 : out STD_LOGIC_VECTOR ( 31 downto 0 ) 
  );
end mb;

architecture STRUCTURE of mb is
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_67 : STD_LOGIC; 
  signal NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i : STD_LOGIC; 
  signal NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i : STD_LOGIC; 
  signal NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ : STD_LOGIC; 
  signal NlwRenamedSig_OI_N1 : STD_LOGIC; 
  signal U0_ilmb_cntlr_lmb_as_73 : STD_LOGIC; 
  signal U0_ilmb_cntlr_Sl_Rdy_74 : STD_LOGIC; 
  signal U0_Debug_mdm_0_tdo : STD_LOGIC; 
  signal U0_Debug_mdm_0_capture : STD_LOGIC; 
  signal U0_Debug_mdm_0_drck_i : STD_LOGIC; 
  signal U0_Debug_mdm_0_sel : STD_LOGIC; 
  signal U0_Debug_mdm_0_shift : STD_LOGIC; 
  signal U0_Debug_mdm_0_tdi : STD_LOGIC; 
  signal U0_Debug_mdm_0_update : STD_LOGIC; 
  signal U0_Debug_mdm_0_drck : STD_LOGIC; 
  signal U0_filter_reset_reset_vec_2_filter_reset_reset_vec_1_OR_2_o : STD_LOGIC; 
  signal U0_microblaze_0_mdm_bus_Dbg_Shift : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_85 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i_86 : STD_LOGIC; 
  signal U0_Debug_SYS_Rst_Reset_OR_1_o : STD_LOGIC; 
  signal U0_LMB_Rst_91 : STD_LOGIC; 
  signal U0_dlmb_LMB_Ready : STD_LOGIC; 
  signal U0_dlmb_M_AddrStrobe : STD_LOGIC; 
  signal U0_dlmb_M_WriteStrobe : STD_LOGIC; 
  signal U0_dlmb_LMB_Rst : STD_LOGIC; 
  signal U0_ilmb_M_AddrStrobe : STD_LOGIC; 
  signal U0_ilmb_LMB_Rst : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup_276 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_read_279 : STD_LOGIC; 
  signal U0_iomodule_0_GND_4400_o_lmb_reg_write_AND_408_o1 : STD_LOGIC; 
  signal U0_iomodule_0_GND_4400_o_lmb_reg_write_AND_396_o1 : STD_LOGIC; 
  signal U0_iomodule_0_intc_write_cier : STD_LOGIC; 
  signal U0_iomodule_0_intc_write_ciar : STD_LOGIC; 
  signal U0_iomodule_0_gpo1_write : STD_LOGIC; 
  signal U0_iomodule_0_intc_write_cimr : STD_LOGIC; 
  signal U0_iomodule_0_uart_tx_write : STD_LOGIC; 
  signal U0_iomodule_0_uart_status_read : STD_LOGIC; 
  signal U0_iomodule_0_uart_rx_read : STD_LOGIC; 
  signal U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o : STD_LOGIC; 
  signal U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o_302 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_write_309 : STD_LOGIC; 
  signal U0_iomodule_0_lmb_reg_read_Q_310 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_not_First_Out1_344 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_not_First_Out1_346 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_not_First_Out1_348 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_not_First_Out1_350 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_not_First_Out1_352 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_not_First_Out1_354 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_not_First_Out1_356 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_not_First_Out1_358 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1_360 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_362 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_363 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_364 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_365 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_366 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_367 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_368 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_369 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Two_SRL16_shift : STD_LOGIC;
 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_not_First_Out1_372 : STD_LOGIC;
 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1_374 : STD_LOGIC;
 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_376 : STD_LOGIC;
 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_error_interrupt_377 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382 : STD_LOGIC;
 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_384 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_385 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_394 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_395 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_0_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_1_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_2_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_7_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_In4 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_21 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_32 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_31 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_51_469 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_6_470 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f7_471 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_53_472 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_61_473 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f71 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_55_475 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_62_476 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f72 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_57_478 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_63_479 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f73 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_59_481 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_64_482 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f74 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_511_484 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_65_485 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f75 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_513_487 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_66_488 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f76 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_515_490 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_67_491 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f77 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_517_493 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_68_494 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f78 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_519_496 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_69_497 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f79 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_521_499 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_610_500 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f710 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_In : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_In_503 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0346_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0342_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0334_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0330_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0338_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0322_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0318_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0326_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0275 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_0_OR_312_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_1_OR_311_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_2_OR_310_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_7_OR_309_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_0_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_1_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_2_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_7_Q : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_1_GND_4463_o_Mux_21_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_527 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_0_528 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_1_529 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_2_530 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_0_534 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_0_535 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_1_536 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_1_537 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_2_538 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_2_539 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_7_540 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_7_541 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_630 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_631 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_632 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_Out : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_4567 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_0123 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_430_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_45 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_23 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_01 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_67 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_653 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data_654 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_655 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_n0073_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_GND_4434_o_MUX_4850_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_GND_4434_o_MUX_4833_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_GND_4434_o_MUX_4831_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_PWR_128_o_MUX_4828_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_688 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_689 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_690 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_691 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1_693 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_TX_Buffer_Empty_INV_313_o : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_706 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_707 : STD_LOGIC; 
  signal U0_microblaze_I_LOCKSTEP_Master_Out_9_Q : STD_LOGIC; 
  signal U0_microblaze_I_LOCKSTEP_Master_Out_5_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3_Q : STD_LOGIC; 
  signal U0_microblaze_I_LOCKSTEP_Master_Out_2_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_2_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_714 : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3728_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3727_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3726_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3725_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3724_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3723_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3722_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3721_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3720_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3719_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3718_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3717_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3716_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3715_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3714_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3713_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3712_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3711_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3710_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3709_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3708_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3707_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3706_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3705_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3704_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3703_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3702_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3701_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3700_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3699_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3698_Q : STD_LOGIC; 
  signal U0_microblaze_I_local_sig_3697_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Reset_Debug_Rst_OR_4_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Reset_DFF_reset_temp_783 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_832 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_branch_with_delay : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop_834 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_of_brki_0x18 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_ok_To_Stop : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_jump : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_pc_Incr : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_LWX_SWX_Write_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_set_BIP : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_MTSMSR_Write : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_write_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_new_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In_848 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_850 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_851 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_852 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_853 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_dbg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_864 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_865 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_866 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_867 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_mem_Strobe : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep_871 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg_neg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg_zero : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_SPR : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_EX_CarryIn_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_control_carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_invert_result : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_op2_is_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_alu_AddSub_1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_logic_Res_i : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_shift_Res : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_mul_ALU_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_data_Shift_Res : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_Sum : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_FSL_Atomic_AND_167_o1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o111 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o15 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182_1603 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o11 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_1606 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1021_inv : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable3 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1053_inv_1610 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0927 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sub_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4177_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4185_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4397_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4150_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_II : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_inHibit_EX_MUX_4288_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4396_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_92_o_1634 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4231_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4186_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3_take_Intr_Now_AND_107_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4329_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_PWR_12_o_MUX_4237_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_0_GND_12_o_MUX_4178_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0_instr_OF_0_mux_46_OUT_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0_instr_OF_0_mux_46_OUT_1_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_INV_129_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_take_intr_MUX_4341_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_1_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_2_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_3_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_4_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_take_Break_MUX_4344_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_inHibit_EX_MUX_4104_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_10_MUX_4402_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_3_MUX_4188_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_22_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ext_BRK_OR_91_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0922_1674 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_without_dbg : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_1677 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4242_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4241_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_30_GND_12_o_MUX_4234_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_3 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_3 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clr_NM_BRK : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0943 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_1691 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ext_BRK_ext_nm_brk_i_OR_90_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_GND_12_o_MUX_4276_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_without_dready : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_Select : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1706 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_1707 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1708 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_1710 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1711 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_1712 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_1713 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1714 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_1715 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_1716 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_1717 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_1718 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_1719 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_1720 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_1721 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_1722 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I_1723 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_1724 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_1725 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_dynamic_instr_Address_old_IE_value_1727 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_1728 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_1729 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break_1730 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_1731 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_break_Pipe_i_1732 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_1733 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_1734 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_1735 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_1736 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay_1737 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO111118 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_1776 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6_1777 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7_1778 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_71_1779 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_8_1780 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0345_inv : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count7 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count6 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count5 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count4 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count3 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_225_o : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_223_o : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_GND_164_o_PWR_65_o_MUX_4604_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_point_hit : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit_dbg_brki_hit_OR_231_o : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_2 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert_1817 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_1_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_2_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_3_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_4_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_5_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_6_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_7_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_8_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_9_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_10_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_11_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_12_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_13_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_14_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_15_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_16_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_17_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_18_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_19_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_20_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_21_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_22_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_23_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_24_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_25_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_26_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_27_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_28_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_29_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_30_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_31_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_32_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_1858 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr_1860 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1_1861 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1862 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_1865 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i_1899 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_1900 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit_1901 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold_1902 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold_1903 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec_1904 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_1905 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1_1906 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK_1908 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_6_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_5_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_4_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_3_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_2_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_11_1921 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_1923 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1924 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1925 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_1926 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_1927 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_1928 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk_1931 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk_1932 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk_1933 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk_1934 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock_1939 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr2_TCK_1984 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_1_1985 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_brki_hit_1_1987 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_sleep_1_1988 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_running_clock_1_1989 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_stop_CPU_1_1990 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_15_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_14_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_11_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_10_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_9_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_8_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_7_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_6_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_5_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_4_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_3_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_2_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_1_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_0_Q : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_no_sleeping : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_i : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_2_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_3_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_4_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_5_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_6_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_7_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_8_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_1_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_0_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_1_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_1_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_2_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_2_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_3_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_3_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_4_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_4_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_5_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_5_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_6_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_6_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_7_Q : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_7_Q : STD_LOGIC;
 
  signal U0_dlmb_cntlr_Sl_Rdy_2070 : STD_LOGIC; 
  signal U0_dlmb_cntlr_lmb_as_2071 : STD_LOGIC; 
  signal U0_dlmb_cntlr_lmb_select : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_SEL_inv : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_4_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_11_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_27_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i_2107 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Dbg_Reg_En_7_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Dbg_Reg_En_5_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_data_cmd_AND_376_o1 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4_local_sel_n : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3_local_sel_n : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2_local_sel_n : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1_local_sel_n : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0_local_sel_n : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_command_0_equal_17_o : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_data_cmd_AND_379_o : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_2131 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_2 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_1 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_2 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_1 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0128 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_0_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_1_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_2_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_3_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_4_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_5_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_6_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_7_Q : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK_2172 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_fast_state_1_GND_4463_o_Mux_21_o1 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_fast_state_1_GND_4463_o_Mux_21_o11_2222 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal N22 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal N24 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Mmux_op2_I1 : STD_LOGIC;
 
  signal N42 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o1 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o11_2260 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x18 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183_2267 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184_2268 : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal N84 : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i1 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i12 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i14 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i15_2282 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i16_2283 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i110 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i112 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i113_2286 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i114_2287 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i115_2288 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i116_2289 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i117_2290 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i118_2291 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i119_2292 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i120_2293 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i121_2294 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i122_2295 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i123_2296 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i124_2297 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i125_2298 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i126_2299 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i127_2300 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i128_2301 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i131 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132_2303 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i133_2304 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i134_2305 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135_2306 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i136_2307 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i137_2308 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_0_glue_set_2313 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_1_glue_set_2314 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_glue_set_2315 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_2_glue_set_2316 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst_2317 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1_First_Bit_First_Bit_I_glue_set_2318 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set_2319 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set_2320 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_error_interrupt_glue_set_2321 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_2322 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce_2323 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_2324 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_2325 : STD_LOGIC;
 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_ce : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_set_2327 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set_2328 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set_2329 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_0_glue_set_2330 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_1_glue_set_2331 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set_2332 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_glue_ce_2333 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_glue_set_2334 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set_2335 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set_2336 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set_2337 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_ce_2338 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst_2339 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set_2340 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set_2341 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set_2342 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_glue_set_2343 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_ce : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_set_2345 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt_2346 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt_2347 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt_2348 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post_rt_2349 : STD_LOGIC;
 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_2350 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_2351 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_2352 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_2353 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_2354 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_2355 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_XORCY_I_rt_2356 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_XORCY_I_rt_2357 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot_2358 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot_2359 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot_2360 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i_rstpot_2361 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot_2362 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot_2363 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_rstpot_2364 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_rstpot_2365 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_rstpot_2366 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_rstpot_2367 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_rstpot_2368 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_rstpot_2369 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_rstpot_2370 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_rstpot_2371 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_rstpot_2372 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_rstpot_2373 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_rstpot_2374 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i_rstpot_2375 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_rstpot_2376 : STD_LOGIC;
 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot_2377 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot_2378 : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot_2379 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_rstpot_2380 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_rstpot_2381 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_rstpot_2382 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_rstpot_2383 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_rstpot_2384 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_rstpot_2385 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_rstpot_2386 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_rstpot_2387 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_rstpot_2388 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_rstpot_2389 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_rstpot_2390 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot_2391 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_rstpot_2392 : STD_LOGIC; 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_rstpot1_2393 : STD_LOGIC; 
  signal N98 : STD_LOGIC; 
  signal N100 : STD_LOGIC; 
  signal N102 : STD_LOGIC; 
  signal N106 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4_2398 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27_2399 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11_2400 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1_2401 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2_2402 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3_2403 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4_2404 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5_2405 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6_2406 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7_2407 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8_2408 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9_2409 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10_2410 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11_2411 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12_2412 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13_2413 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14_2414 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_271_2415 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_41_2416 : STD_LOGIC; 
  signal U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_111_2417 : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_Use_Spartan6_BSCAN_SPARTAN6_I_RUNTEST_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_Use_Spartan6_BSCAN_SPARTAN6_I_TCK_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_Use_Spartan6_BSCAN_SPARTAN6_I_RESET_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_Use_Spartan6_BSCAN_SPARTAN6_I_TMS_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_BUFG_DRCK1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Two_SRL16_SRLC16E_1_Use_unisim_XIL_SRL16CE_I1_Q_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_MUXCY_X_LO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_MUXCY_L_LO_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6_O6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6_O5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_0_SRLC16E_I_Use_unisim_MB_SRL16CE_I1_Q15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_31_PLBv46_rdBus_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_30_PLBv46_rdBus_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_29_PLBv46_rdBus_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_28_PLBv46_rdBus_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_27_PLBv46_rdBus_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_26_PLBv46_rdBus_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_25_PLBv46_rdBus_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_24_PLBv46_rdBus_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE_Q_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_REGCEA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_REGCEA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_REGCEA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_REGCEA_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11_Q15_UNCONNECTED : STD_LOGIC; 
  signal U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_filter_reset_reset_vec : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_dlmb_Sl_Ready : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_dlmb_port_BRAM_WEN : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_dlmb_port_BRAM_Din : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_dlmb_M_BE : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_dlmb_M_DBus : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal U0_dlmb_LMB_ReadDBus : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_dlmb_M_ABus : STD_LOGIC_VECTOR ( 29 downto 0 ); 
  signal U0_ilmb_port_BRAM_Din : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_ilmb_M_ABus : STD_LOGIC_VECTOR ( 29 downto 19 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_iomodule_0_lmb_abus_Q : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_iomodule_0_write_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_Clk_En_I : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_Clk_En_I : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intc_cipr : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res : STD_LOGIC_VECTOR2 ( 0 downto 0 , 2 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel : STD_LOGIC_VECTOR ( 8 downto 2 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read : STD_LOGIC_VECTOR ( 31 downto 16 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i : STD_LOGIC_VECTOR ( 29 downto 19 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF : STD_LOGIC_VECTOR ( 29 downto 19 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Addr : STD_LOGIC_VECTOR ( 31 downto 30 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i : STD_LOGIC_VECTOR ( 28 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1 : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry : STD_LOGIC_VECTOR ( 32 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask : STD_LOGIC_VECTOR ( 16 downto 16 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry : STD_LOGIC_VECTOR ( 29 downto 20 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II : STD_LOGIC_VECTOR ( 30 downto 28 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry : STD_LOGIC_VECTOR ( 3 downto 2 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg : STD_LOGIC_VECTOR ( 32 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_hit_1 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_rx_Data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
begin
  GPO1(31) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(31);
  GPO1(30) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(30);
  GPO1(29) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(29);
  GPO1(28) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(28);
  GPO1(27) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(27);
  GPO1(26) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(26);
  GPO1(25) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(25);
  GPO1(24) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(24);
  GPO1(23) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(23);
  GPO1(22) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(22);
  GPO1(21) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(21);
  GPO1(20) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(20);
  GPO1(19) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(19);
  GPO1(18) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(18);
  GPO1(17) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(17);
  GPO1(16) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(16);
  GPO1(15) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(15);
  GPO1(14) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(14);
  GPO1(13) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(13);
  GPO1(12) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(12);
  GPO1(11) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(11);
  GPO1(10) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(10);
  GPO1(9) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(9);
  GPO1(8) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(8);
  GPO1(7) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(7);
  GPO1(6) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(6);
  GPO1(5) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(5);
  GPO1(4) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(4);
  GPO1(3) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(3);
  GPO1(2) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(2);
  GPO1(1) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(1);
  GPO1(0) <= U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(0);
  UART_Tx <= U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_67;
  FIT1_Interrupt <= NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i;
  FIT1_Toggle <= NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i;
  GPI1_Interrupt <= NlwRenamedSig_OI_N1;
  INTC_IRQ <= NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ;
  XST_VCC : VCC
    port map (
      P => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty
    );
  XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_N1
    );
  U0_ilmb_cntlr_Sl_Rdy : FDR
    port map (
      C => Clk,
      D => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      R => U0_ilmb_LMB_Rst,
      Q => U0_ilmb_cntlr_Sl_Rdy_74
    );
  U0_ilmb_cntlr_lmb_as : FDR
    port map (
      C => Clk,
      D => U0_ilmb_M_AddrStrobe,
      R => U0_ilmb_LMB_Rst,
      Q => U0_ilmb_cntlr_lmb_as_73
    );
  U0_Debug_mdm_0_Use_Spartan6_BSCAN_SPARTAN6_I : BSCAN_SPARTAN6
    generic map(
      JTAG_CHAIN => 2
    )
    port map (
      SHIFT => U0_Debug_mdm_0_shift,
      TDI => U0_Debug_mdm_0_tdi,
      RUNTEST => NLW_U0_Debug_mdm_0_Use_Spartan6_BSCAN_SPARTAN6_I_RUNTEST_UNCONNECTED,
      TCK => NLW_U0_Debug_mdm_0_Use_Spartan6_BSCAN_SPARTAN6_I_TCK_UNCONNECTED,
      UPDATE => U0_Debug_mdm_0_update,
      RESET => NLW_U0_Debug_mdm_0_Use_Spartan6_BSCAN_SPARTAN6_I_RESET_UNCONNECTED,
      SEL => U0_Debug_mdm_0_sel,
      TDO => U0_Debug_mdm_0_tdo,
      CAPTURE => U0_Debug_mdm_0_capture,
      TMS => NLW_U0_Debug_mdm_0_Use_Spartan6_BSCAN_SPARTAN6_I_TMS_UNCONNECTED,
      DRCK => U0_Debug_mdm_0_drck_i
    );
  U0_Debug_mdm_0_BUFG_DRCK : BUFG
    port map (
      O => U0_Debug_mdm_0_drck,
      I => U0_Debug_mdm_0_drck_i
    );
  U0_Debug_mdm_0_BUFG_DRCK1 : BUFG
    port map (
      O => NLW_U0_Debug_mdm_0_BUFG_DRCK1_O_UNCONNECTED,
      I => NlwRenamedSig_OI_N1
    );
  U0_ilmb_POR_FF_I : FDS
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      S => U0_LMB_Rst_91,
      Q => U0_ilmb_LMB_Rst
    );
  U0_LMB_Rst : FD
    port map (
      C => Clk,
      D => U0_filter_reset_reset_vec_2_filter_reset_reset_vec_1_OR_2_o,
      Q => U0_LMB_Rst_91
    );
  U0_filter_reset_reset_vec_0 : FD
    port map (
      C => Clk,
      D => U0_Debug_SYS_Rst_Reset_OR_1_o,
      Q => U0_filter_reset_reset_vec(0)
    );
  U0_filter_reset_reset_vec_1 : FD
    port map (
      C => Clk,
      D => U0_filter_reset_reset_vec(0),
      Q => U0_filter_reset_reset_vec(1)
    );
  U0_filter_reset_reset_vec_2 : FD
    port map (
      C => Clk,
      D => U0_filter_reset_reset_vec(1),
      Q => U0_filter_reset_reset_vec(2)
    );
  U0_iomodule_0_lmb_reg_read_Q : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_lmb_reg_read_279,
      Q => U0_iomodule_0_lmb_reg_read_Q_310
    );
  U0_iomodule_0_lmb_abus_Q_0 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(24),
      Q => U0_iomodule_0_lmb_abus_Q(0)
    );
  U0_iomodule_0_lmb_abus_Q_1 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(25),
      Q => U0_iomodule_0_lmb_abus_Q(1)
    );
  U0_iomodule_0_lmb_abus_Q_2 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(26),
      Q => U0_iomodule_0_lmb_abus_Q(2)
    );
  U0_iomodule_0_lmb_abus_Q_3 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(27),
      Q => U0_iomodule_0_lmb_abus_Q(3)
    );
  U0_iomodule_0_lmb_abus_Q_4 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(28),
      Q => U0_iomodule_0_lmb_abus_Q(4)
    );
  U0_iomodule_0_lmb_abus_Q_5 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_ABus(29),
      Q => U0_iomodule_0_lmb_abus_Q(5)
    );
  U0_iomodule_0_lmb_reg_read : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o_302,
      Q => U0_iomodule_0_lmb_reg_read_279
    );
  U0_iomodule_0_lmb_reg_write : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o,
      Q => U0_iomodule_0_lmb_reg_write_309
    );
  U0_iomodule_0_write_data_31 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(0),
      Q => U0_iomodule_0_write_data(31)
    );
  U0_iomodule_0_write_data_30 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(1),
      Q => U0_iomodule_0_write_data(30)
    );
  U0_iomodule_0_write_data_29 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(2),
      Q => U0_iomodule_0_write_data(29)
    );
  U0_iomodule_0_write_data_28 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(3),
      Q => U0_iomodule_0_write_data(28)
    );
  U0_iomodule_0_write_data_27 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(4),
      Q => U0_iomodule_0_write_data(27)
    );
  U0_iomodule_0_write_data_26 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(5),
      Q => U0_iomodule_0_write_data(26)
    );
  U0_iomodule_0_write_data_25 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(6),
      Q => U0_iomodule_0_write_data(25)
    );
  U0_iomodule_0_write_data_24 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(7),
      Q => U0_iomodule_0_write_data(24)
    );
  U0_iomodule_0_write_data_23 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(8),
      Q => U0_iomodule_0_write_data(23)
    );
  U0_iomodule_0_write_data_22 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(9),
      Q => U0_iomodule_0_write_data(22)
    );
  U0_iomodule_0_write_data_21 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(10),
      Q => U0_iomodule_0_write_data(21)
    );
  U0_iomodule_0_write_data_20 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(11),
      Q => U0_iomodule_0_write_data(20)
    );
  U0_iomodule_0_write_data_19 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(12),
      Q => U0_iomodule_0_write_data(19)
    );
  U0_iomodule_0_write_data_18 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(13),
      Q => U0_iomodule_0_write_data(18)
    );
  U0_iomodule_0_write_data_17 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(14),
      Q => U0_iomodule_0_write_data(17)
    );
  U0_iomodule_0_write_data_16 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(15),
      Q => U0_iomodule_0_write_data(16)
    );
  U0_iomodule_0_write_data_15 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(16),
      Q => U0_iomodule_0_write_data(15)
    );
  U0_iomodule_0_write_data_14 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(17),
      Q => U0_iomodule_0_write_data(14)
    );
  U0_iomodule_0_write_data_13 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(18),
      Q => U0_iomodule_0_write_data(13)
    );
  U0_iomodule_0_write_data_12 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(19),
      Q => U0_iomodule_0_write_data(12)
    );
  U0_iomodule_0_write_data_11 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(20),
      Q => U0_iomodule_0_write_data(11)
    );
  U0_iomodule_0_write_data_10 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(21),
      Q => U0_iomodule_0_write_data(10)
    );
  U0_iomodule_0_write_data_9 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(22),
      Q => U0_iomodule_0_write_data(9)
    );
  U0_iomodule_0_write_data_8 : FD
    port map (
      C => Clk,
      D => U0_dlmb_M_DBus(23),
      Q => U0_iomodule_0_write_data(8)
    );
  U0_iomodule_0_write_data_7 : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(24),
      Q => U0_iomodule_0_write_data(7)
    );
  U0_iomodule_0_write_data_6 : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(25),
      Q => U0_iomodule_0_write_data(6)
    );
  U0_iomodule_0_write_data_5 : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(26),
      Q => U0_iomodule_0_write_data(5)
    );
  U0_iomodule_0_write_data_4 : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(27),
      Q => U0_iomodule_0_write_data(4)
    );
  U0_iomodule_0_write_data_3 : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(28),
      Q => U0_iomodule_0_write_data(3)
    );
  U0_iomodule_0_write_data_2 : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(29),
      Q => U0_iomodule_0_write_data(2)
    );
  U0_iomodule_0_write_data_1 : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(30),
      Q => U0_iomodule_0_write_data(1)
    );
  U0_iomodule_0_write_data_0 : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(31),
      Q => U0_iomodule_0_write_data(0)
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_362,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_363,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_364,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_365,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_366,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_367,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_368,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_369,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_Clk_En_I(1),
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_1_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_Clk_En_I(1),
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_Clk_En_I(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Two_SRL16_SRLC16E_1_Use_unisim_XIL_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_376,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit,
      Q => 
NLW_U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Two_SRL16_SRLC16E_1_Use_unisim_XIL_SRL16CE_I1_Q_UNCONNECTED
,
      Q15 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Two_SRL16_shift
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Two_SRL16_SRL16E_2_Use_unisim_XIL_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_376,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Two_SRL16_shift,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A2 => NlwRenamedSig_OI_N1,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_Clk_En_I(1),
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_1_Divide_I_One_SRL16_SRL16E_I_Use_unisim_XIL_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_Clk_En_I(1),
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_Clk_En_I(1)
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_not_First_Out1_344
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_not_First_Out1_346
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_not_First_Out1_348
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_not_First_Out1_350
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_not_First_Out1_352
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_not_First_Out1_354
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_not_First_Out1_356
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_not_First_Out1_358
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1_360
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1_360,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_Clk_En_I(1),
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_362
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_not_First_Out1_372
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_loop_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1_374
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_not_First_Out1_374,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_Clk_En_I(1),
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_376
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_31 : FDR
    port map (
      C => Clk,
      D => GPI1(31),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(31)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_30 : FDR
    port map (
      C => Clk,
      D => GPI1(30),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(30)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_29 : FDR
    port map (
      C => Clk,
      D => GPI1(29),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(29)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_28 : FDR
    port map (
      C => Clk,
      D => GPI1(28),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(28)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_27 : FDR
    port map (
      C => Clk,
      D => GPI1(27),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(27)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_26 : FDR
    port map (
      C => Clk,
      D => GPI1(26),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(26)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_25 : FDR
    port map (
      C => Clk,
      D => GPI1(25),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(25)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_24 : FDR
    port map (
      C => Clk,
      D => GPI1(24),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(24)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_23 : FDR
    port map (
      C => Clk,
      D => GPI1(23),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(23)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_22 : FDR
    port map (
      C => Clk,
      D => GPI1(22),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(22)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_21 : FDR
    port map (
      C => Clk,
      D => GPI1(21),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(21)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_20 : FDR
    port map (
      C => Clk,
      D => GPI1(20),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(20)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_19 : FDR
    port map (
      C => Clk,
      D => GPI1(19),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(19)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_18 : FDR
    port map (
      C => Clk,
      D => GPI1(18),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(18)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_17 : FDR
    port map (
      C => Clk,
      D => GPI1(17),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(17)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_16 : FDR
    port map (
      C => Clk,
      D => GPI1(16),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(16)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_15 : FDR
    port map (
      C => Clk,
      D => GPI1(15),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(15)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_14 : FDR
    port map (
      C => Clk,
      D => GPI1(14),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(14)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_13 : FDR
    port map (
      C => Clk,
      D => GPI1(13),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(13)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_12 : FDR
    port map (
      C => Clk,
      D => GPI1(12),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(12)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_11 : FDR
    port map (
      C => Clk,
      D => GPI1(11),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(11)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_10 : FDR
    port map (
      C => Clk,
      D => GPI1(10),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(10)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_9 : FDR
    port map (
      C => Clk,
      D => GPI1(9),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(9)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_8 : FDR
    port map (
      C => Clk,
      D => GPI1(8),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(8)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_7 : FDR
    port map (
      C => Clk,
      D => GPI1(7),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(7)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_6 : FDR
    port map (
      C => Clk,
      D => GPI1(6),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(6)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_5 : FDR
    port map (
      C => Clk,
      D => GPI1(5),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(5)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_4 : FDR
    port map (
      C => Clk,
      D => GPI1(4),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(4)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_3 : FDR
    port map (
      C => Clk,
      D => GPI1(3),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(3)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_2 : FDR
    port map (
      C => Clk,
      D => GPI1(2),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(2)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_1 : FDR
    port map (
      C => Clk,
      D => GPI1(1),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(1)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In_0 : FDR
    port map (
      C => Clk,
      D => GPI1(0),
      R => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_51 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(0),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(0),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(0),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_51_469
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_6 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(0),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(0),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(0),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_6_470
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f7 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_6_470,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_51_469,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f7_471
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_53 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(10),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(10),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(10),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(10),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_53_472
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_61 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(10),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(10),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(10),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(10),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_61_473
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f7_0 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_61_473,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_53_472,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f71
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_55 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(1),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(1),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(1),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_55_475
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_62 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(1),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(1),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(1),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_62_476
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f7_1 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_62_476,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_55_475,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f72
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_57 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(2),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_57_478
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_63 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(2),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(2),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_63_479
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f7_2 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_63_479,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_57_478,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f73
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_59 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(3),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(3),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(3),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_59_481
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_64 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(3),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(3),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(3),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(3),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_64_482
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f7_3 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_64_482,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_59_481,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f74
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_511 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(4),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(4),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(4),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_511_484
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_65 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(4),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(4),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(4),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(4),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_65_485
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f7_4 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_65_485,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_511_484,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f75
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_513 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(5),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(5),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(5),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(5),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_513_487
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_66 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(5),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(5),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(5),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(5),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_66_488
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f7_5 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_66_488,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_513_487,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f76
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_515 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(6),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(6),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(6),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(6),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_515_490
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_67 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(6),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(6),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(6),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(6),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_67_491
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f7_6 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_67_491,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_515_490,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f77
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_517 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(7),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(7),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(7),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(7),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_517_493
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_68 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(7),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(7),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(7),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(7),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_68_494
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f7_7 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_68_494,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_517_493,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f78
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_519 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(8),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(8),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(8),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(8),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_519_496
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_69 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(8),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(8),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(8),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(8),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_69_497
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f7_8 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_69_497,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_519_496,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f79
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_521 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(9),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(9),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(9),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(9),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_521_499
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_610 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(9),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(9),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(9),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(9),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_610_500
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f7_9 : MUXF7
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_610_500,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_521_499,
      S => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f710
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_In,
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_631
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_In_503,
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_630
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_31_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(31)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_30_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(30)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_29_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(29)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_28_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(28)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_27_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(27)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_26_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(26)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_25_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(25)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_24_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(24)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_23_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(23)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_22_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(22)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_21_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(21)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_20_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(20)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_19_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(19)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_18_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(18)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_17_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(17)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_16_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(16)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_15_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(15)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_14_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(14)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_13_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(13)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_12_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(12)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_11_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(11)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_10_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_9_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_8_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_7_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_7_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_6_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_5_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_4_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_3_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_2_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_2_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_1_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_1_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_rd_dff_all_0_fdr_i : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_0_Q,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd,
      Q => U0_iomodule_0_IOModule_Core_I1_intc_cipr(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_10 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f71,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_9 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f710,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_8 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f79,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_7 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f78,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_6 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f77,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_5 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f76,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_4 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f75,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_3 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f74,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_2 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f73,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f72,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i_0 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_civar_read_addr_3_Using_Fast_civar_15_10_wide_mux_49_OUT_4_f7_471,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0275,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res(0, 2),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0275,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res(0, 1),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0275,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res(0, 0),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_1_GND_4463_o_Mux_21_o,
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_632
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_7 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_527,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_7_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_2 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_2_530,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_2_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_1_529,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_1_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_0 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_0_528,
      R => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_0_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_In4,
      R => U0_LMB_Rst_91,
      Q => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(0),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_0_535
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(1),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_1_536
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(0),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_0_534
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(1),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_1_537
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(2),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_2_538
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cimr,
      D => U0_iomodule_0_write_data(7),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_7_540
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(7),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_7_541
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_intc_write_cier,
      D => U0_iomodule_0_write_data(2),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_2_539
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0346_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0346_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0346_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0346_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0346_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0346_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0346_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0346_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0346_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0346_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0346_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_0(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0342_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0342_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0342_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0342_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0342_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0342_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0342_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0342_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0342_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0342_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0342_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_1(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0334_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0334_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0334_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0334_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0334_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0334_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0334_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0334_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0334_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0334_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0334_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_3(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0330_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0330_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0330_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0330_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0330_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0330_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0330_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0330_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0330_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0330_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0330_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_4(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0338_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0338_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0338_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0338_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0338_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0338_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0338_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0338_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0338_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0338_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0338_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_2(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0322_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0322_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0322_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0322_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0322_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0322_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0322_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0322_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0322_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0322_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0322_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_6(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0318_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0318_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0318_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0318_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0318_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0318_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0318_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0318_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0318_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0318_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0318_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_7(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0326_inv,
      D => U0_iomodule_0_write_data(12),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(10)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0326_inv,
      D => U0_iomodule_0_write_data(11),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(9)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0326_inv,
      D => U0_iomodule_0_write_data(10),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(8)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0326_inv,
      D => U0_iomodule_0_write_data(9),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(7)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0326_inv,
      D => U0_iomodule_0_write_data(8),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(6)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0326_inv,
      D => U0_iomodule_0_write_data(7),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(5)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0326_inv,
      D => U0_iomodule_0_write_data(6),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(4)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0326_inv,
      D => U0_iomodule_0_write_data(5),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(3)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_2 : FDE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0326_inv,
      D => U0_iomodule_0_write_data(4),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0326_inv,
      D => U0_iomodule_0_write_data(3),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(1)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0326_inv,
      D => U0_iomodule_0_write_data(2),
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_civar_5(0)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_31 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(31),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(31)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_30 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(30),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(30)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_29 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(29),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(29)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_28 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(28),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(28)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_27 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(27),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(27)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_26 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(26),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(26)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_25 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(25),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(25)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_24 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(24),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(24)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_23 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(23),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(23)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_22 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(22),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(22)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_21 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(21),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(21)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_20 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(20),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(20)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_19 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(19),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(19)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_18 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(18),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(18)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_17 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(17),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(17)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_16 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(16),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(16)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_15 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(15),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(15)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_14 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(14),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(14)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_13 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(13),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(13)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_12 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(12),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(12)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_11 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(11),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(11)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_10 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(10),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(10)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_9 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(9),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(9)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_8 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(8),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(8)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(7),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(7)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(6),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(6)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(5),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(5)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(4),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(4)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(3),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(3)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(2),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(2)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(1),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(1)
    );
  U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_gpo1_write,
      D => U0_iomodule_0_write_data(0),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_GPO_I1_gpo_io_i(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_DIV16_SRL16E_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0001"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_0_XORCY_I : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(1),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1_XORCY_I : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(2),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUXF6_I : MUXF6
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_0123,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_4567,
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_Out
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_2 : MUXF5
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_45,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_67,
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_4567
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_MUX_F5_1 : MUXF5
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_01,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_23,
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_0123
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_1_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(2),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(1),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2_XORCY_I : XORCY
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(3),
      LI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Counter_2_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(3),
      DI => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      S => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(2),
      LO => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_div16,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_Out,
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data_654
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_0 : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(0),
      S => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_1 : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(1),
      S => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel_2 : FDSE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_sum_cnt(2),
      S => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX : FDS
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_430_o,
      S => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_TX_67
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(7),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(6),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(5),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(4),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(3),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(2),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(1),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_uart_tx_write,
      D => U0_iomodule_0_write_data(0),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mid_Start_Bit_SRL16_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_690,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Delay_16_Use_unisim_XIL_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      CLK => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_8_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(8),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_7_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(7),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_6_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(6),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_5_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(5),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_4_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(4),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_3_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(3),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_2_Rest_Bits_Others_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(2),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_7 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(7),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_6 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(6),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_5 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(5),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_4 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(4),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_3 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(3),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_2 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(2),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(1),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data_0 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(0),
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_7 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_385,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_6 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_385,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_5 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_385,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_4 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_385,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_3 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_385,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_2 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_385,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_1 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_385,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i_0 : FDRE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_385,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8),
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_i(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_2 : FDS
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1_693,
      S => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_707,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6_Q
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_706,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5_Q
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_TX_Buffer_Empty_INV_313_o,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_Q
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_384,
      R => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_sync_reset : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Reset_DFF_reset_temp_783,
      Q => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782
    );
  U0_microblaze_I_MicroBlaze_Core_I_Reset_DFF_reset_temp : FD
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Reset_Debug_Rst_OR_4_o,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Reset_DFF_reset_temp_783
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(31),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_31_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(30),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_30_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(29),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_29_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(28),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_28_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(27),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_27_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(26),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_26_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(25),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_25_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(24),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_24_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(23),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_23_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(22),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_22_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(21),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_21_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(20),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_20_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(19),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_19_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(18),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_18_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(17),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_17_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(16),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_16_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(15),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_15_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(14),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_14_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(13),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_13_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(12),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_12_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(11),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_11_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(10),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_10_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(9),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_9_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(8),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_8_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(7),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_7_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(6),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_6_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(5),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_5_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(4),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_4_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(3),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_3_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(2),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_2_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(1),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_1_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT6_RegFile_X1 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(0),
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT6_RegFile_X2 : RAM32X1D
    generic map(
      INIT => X"00000000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      A4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      DPRA0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      DPRA1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      DPRA2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      DPRA3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      DPRA4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      WCLK => Clk,
      WE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I,
      SPO => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Register_File_I_Using_FPGA_Gen_RegFile_0_Register_File_Bit_I_Using_LUT6_RegFile_X2_SPO_UNCONNECTED
,
      DPO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(23),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(22),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(21),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(20),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(19),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Using_LUT6_1_Only_PC_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_2 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_3 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_4 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_5 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(5),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_6 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(6),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_7 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(7),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_8 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(8),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_9 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_10 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_11 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(11),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_12 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(12),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_13 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(13),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_14 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(14),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg_15 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Using_LUT6_1_Both_PC_and_MSR_Op1_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00FF00CACACACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1_Data(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_SPR,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_I,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Op2_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Op1_Reg_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_Reg,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_neg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Op1_DFF : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_I,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(32),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(32),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_31_ALU_Bit_I1_alu_AddSub,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Addr(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(31),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(31),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_30_ALU_Bit_I1_alu_AddSub,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Addr(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(30),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(30),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_29_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(29),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(29),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_28_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(28),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(28),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_27_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(27),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(27),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_26_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(26),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(26),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_25_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(25),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(25),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_24_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(24),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(24),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_23_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(23),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(23),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_22_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(22),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(22),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_21_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(21),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(21),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_20_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(20),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(20),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_19_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(19),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(19),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_18_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(18),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(18),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_17_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(17),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(17),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_16_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(16),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(16),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_15_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(15),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(15),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_14_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(14),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(14),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_13_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(13),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(13),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_12_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(12),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(12),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_11_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(11),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(11),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_10_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(10),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(10),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_9_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(9),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(9),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_8_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(8),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(8),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_7_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(7),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(7),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_6_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(6),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(6),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_5_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(5),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(5),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_4_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(4),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(4),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_3_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(3),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(3),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_2_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_I_ALU_LUT_V5 : LUT6_2
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub,
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(2),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_Using_FPGA_LUT6_Not_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(2),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_1_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_CarryIn_MUXCY : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_N1,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_EX_CarryIn_I,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_control_carry,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(32)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_EX_CarryIn_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_alu_carry_select_LUT : LUT3
    generic map(
      INIT => X"00"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_No_Carry_Decoding_control_carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_XOR_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_invert_result,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub,
      O => U0_dlmb_M_ABus(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_invert_result,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_op2_is_1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_Pre_MUXCY_I : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_alu_carry(1),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_852,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_invert_result
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_op2_is_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_2 : LUT4
    generic map(
      INIT => X"FA0A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_alu_AddSub_1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_alu_AddSub
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_I_ALU_LUT_V5 : LUT6
    generic map(
      INIT => X"607AA67800008888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_alu_AddSub_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_31_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_30_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_29_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_28_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(27),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_27_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(26),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_26_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(25),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_25_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_24_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(23),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_23_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(22),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_22_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(21),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_21_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(20),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_20_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_19_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_18_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_17_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_16_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_15_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_14_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_13_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_12_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_11_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_10_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_9_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_8_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_7_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_6_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_5_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_4_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_3_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_2_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_1_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_Logic_LUT : LUT4
    generic map(
      INIT => X"468E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_logic_Res_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_Shift_LUT : LUT4
    generic map(
      INIT => X"FCAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_Shift_Logic_Mux : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_shift_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Using_FPGA_Shift_Logic_Bits_0_Shift_Logic_Bit_I_logic_Res_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Addr(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(31),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Addr(30),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(30),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(30),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(29),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(28),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(27),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(27),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(27),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(26),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(26),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(26),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(25),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(24),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(23),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(23),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(22),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(22),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(21),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(21),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(20),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(20),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(19),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(19),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(18),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(18),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(17),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(17),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(16),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(16),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(12),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(11),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_Mul_ALU_Mux : LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => NlwRenamedSig_OI_N1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I3 => U0_dlmb_M_ABus(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_mul_ALU_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_Data_Shift_Mux : LUT4
    generic map(
      INIT => X"E040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Shift_Logic_Result_basic(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0),
      I3 => U0_dlmb_LMB_ReadDBus(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_data_Shift_Res
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_Result_MUXF5 : MUXF5
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_mul_ALU_Res,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_data_Shift_Res,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_31_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      Q => U0_microblaze_I_local_sig_3728_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_30_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      Q => U0_microblaze_I_local_sig_3727_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_29_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      Q => U0_microblaze_I_local_sig_3726_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_28_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      Q => U0_microblaze_I_local_sig_3725_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_27_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      Q => U0_microblaze_I_local_sig_3724_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_26_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      Q => U0_microblaze_I_local_sig_3723_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_25_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      Q => U0_microblaze_I_local_sig_3722_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_24_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      Q => U0_microblaze_I_local_sig_3721_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_23_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      Q => U0_microblaze_I_local_sig_3720_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_22_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      Q => U0_microblaze_I_local_sig_3719_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_21_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      Q => U0_microblaze_I_local_sig_3718_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_20_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      Q => U0_microblaze_I_local_sig_3717_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_19_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      Q => U0_microblaze_I_local_sig_3716_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_18_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      Q => U0_microblaze_I_local_sig_3715_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_17_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      Q => U0_microblaze_I_local_sig_3714_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_16_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      Q => U0_microblaze_I_local_sig_3713_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_15_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      Q => U0_microblaze_I_local_sig_3712_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_14_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      Q => U0_microblaze_I_local_sig_3711_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_13_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      Q => U0_microblaze_I_local_sig_3710_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_12_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      Q => U0_microblaze_I_local_sig_3709_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_11_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      Q => U0_microblaze_I_local_sig_3708_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_10_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      Q => U0_microblaze_I_local_sig_3707_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_9_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      Q => U0_microblaze_I_local_sig_3706_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_8_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      Q => U0_microblaze_I_local_sig_3705_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_7_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      Q => U0_microblaze_I_local_sig_3704_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_6_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      Q => U0_microblaze_I_local_sig_3703_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_5_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      Q => U0_microblaze_I_local_sig_3702_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_4_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      Q => U0_microblaze_I_local_sig_3701_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_3_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      Q => U0_microblaze_I_local_sig_3700_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_2_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      Q => U0_microblaze_I_local_sig_3699_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_1_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      Q => U0_microblaze_I_local_sig_3698_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Using_FPGA_Result_Mux_Bits_0_Result_Mux_Bit_I_EX_Result_DFF : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      Q => U0_microblaze_I_local_sig_3697_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_PC_OF_Buffer_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_pc_Incr,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_N1,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_pc_Incr,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => NlwRenamedSig_OI_N1,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(29),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(29),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(28),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(28),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(27),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(27),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(26),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(26),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(25),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(25),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(24),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(24),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(23),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(23),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(22),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(22),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(21),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(21),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_SUM_I : LUT4
    generic map(
      INIT => X"F066"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_MUXCY_X : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(20),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum,
      LO => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_MUXCY_X_LO_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_XOR_X : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Carry(20),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_xor_Sum,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_Sum
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_NewPC_Mux : LUT4
    generic map(
      INIT => X"AACA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_Sum,
      I1 => U0_dlmb_M_ABus(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_ilmb_M_ABus(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(29),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_29_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(28),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_28_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(27),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_27_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(26),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_26_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(25),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_25_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(24),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_24_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(23),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_23_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(22),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_22_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(21),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_21_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(21),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(20),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_20_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(20),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_Set_DFF_PC_IF_DFF : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I,
      D => U0_ilmb_M_ABus(19),
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_pc_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_Not_All_Bits_PC_GEN_19_PC_Bit_I_PC_EX_DFF : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(19),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_5_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(5),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(5),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_zero
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_4_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(4),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(4),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_3_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(3),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(3),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_2_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(2),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(2),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_1_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(1),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(1),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Zero_Detecting_0_I_Part_Of_Zero_Detect : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(0),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start : MUXCY_L
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt_2346,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_zero_CI(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MULT_AND_I : MULT_AND
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sub_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_OpSel1_SPR_MUXCY_1 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      DI => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Intr_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_I,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0927,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_II
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_3 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II,
      DI => NlwRenamedSig_OI_N1,
      S => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_I_correct_Carry_Select : LUT4
    generic map(
      INIT => X"00F0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_4 : LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_1,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sub_Carry,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_3 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2,
      DI => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n,
      LO => U0_microblaze_I_local_sig_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_2 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_I,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_2 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry1,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY3 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_jump
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT2 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT1 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_2 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_1 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT1 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_OpSel1_SPR_Select_LUT_3 : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_opsel1_SPR_Select_2_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT2 : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY2 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry1,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI2,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump2,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Correct_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_new_Carry,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_write_Carry,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Using_Breakable_Pipe_Take_Intr_MUXCY_1 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT4 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_3,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT4 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_2,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_3,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward2_LUT3 : LUT3
    generic map(
      INIT => X"90"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward2_3
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Res_Forward1_LUT3 : LUT3
    generic map(
      INIT => X"90"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_res_forward1_3
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_iFetch_MuxCY_1 : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      DI => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di2_LUT4 : LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => NlwRenamedSig_OI_N1,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump2_LUT4 : LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => NlwRenamedSig_OI_N1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_without_dready_LUT4 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_1736,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_without_dbg,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_9_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_without_dready
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_Select_LUT4 : LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_1736,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_without_dbg,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_9_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_di1_LUT3 : LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_neg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_force_jump1_LUT3 : LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_neg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_MUXCY_JUMP_CARRY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_zero,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_DI1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_jump1,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Carry,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt_2347,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_new_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_of_PipeRun_MuxCY_1 : MUXCY_L
    port map (
      CI => U0_dlmb_LMB_Ready,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_without_dready,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_Select,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_LUT : LUT4
    generic map(
      INIT => X"F800"
    )
    port map (
      I0 => U0_dlmb_LMB_Ready,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_1691,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_I_S
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt_2348,
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_N_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal_N
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Reg_Test_Equal_FDSE : FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_DI_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Use_Reg_Neg_S_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val1_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force2_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force1_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_Carry_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry_II,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_carry_In
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP1_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_ALU_OP0_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_alu_Op(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4396_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_1717
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4231_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_853
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0_instr_OF_0_mux_46_OUT_1_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0_instr_OF_0_mux_46_OUT_0_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_4_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_3_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_2 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_2_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_3 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_1_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_4 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_0_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_10_MUX_4402_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_1677
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_correct_Carry,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In_848
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_30_GND_12_o_MUX_4234_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Unsigned_Op_852
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_3_MUX_4188_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_1724
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Logic_Oper(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep_871
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1021_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_take_Break_MUX_4344_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_1718
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1021_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_take_intr_MUX_4341_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_1719
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_0_GND_12_o_MUX_4178_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_1725
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4242_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_850
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4241_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_851
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I1,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_22_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable3,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1706
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I1,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable3,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_1707
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I1,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable3,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1708
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop : FDSE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_INV_129_o,
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop_834
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4397_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_1716
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4329_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_1720
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_92_o_1634,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_1721
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3_take_Intr_Now_AND_107_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Select_Logic_847
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o15,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I_1723
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4185_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_865
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4186_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_864
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_dynamic_instr_Address_old_IE_value : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_dynamic_instr_Address_old_IE_value_1727
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_1735
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4150_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_1736
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_ce,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break_1730
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_inHibit_EX_MUX_4288_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_1733
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ext_BRK_ext_nm_brk_i_OR_90_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_1731
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_break_Pipe_i : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ext_BRK_OR_91_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_break_Pipe_i_1732
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay_1737
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_0_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(0),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_1_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(1),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_2_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(2),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_3_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(3),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_4_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(4),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_5_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(5),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_6_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(6),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_7_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(7),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_8_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(8),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_9_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(9),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_10_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(10),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_11_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(11),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_12_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(12),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_13_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(13),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_14_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(14),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_15_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(15),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_16_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(16),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_17_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(17),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_18_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(18),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_19_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(19),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_20_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(20),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_21_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(21),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_22_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_23_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_24_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_25_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_26_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_27_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_28_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_29_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_30_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_PreFetch_Buffers_31_SRL16E_I_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      CLK => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_XORCY_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(2),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2_buffer_Addr_XORCY_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(3),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2_buffer_Addr_MUXCY_L : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(3),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(2),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_MUXCY_L : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(2),
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(1),
      LO => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_buffer_Addr_MUXCY_L_LO_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3_buffer_Addr_XORCY_I : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3_buffer_Addr_MUXCY_L : MUXCY_L
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clean_iReady,
      DI => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(3),
      LO => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Carry(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_of_valid_FDR_I : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_3_FDS_I : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(3),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_2_FDS_I : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(2),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_Buffer_DFFs_1_FDS_I : FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(1),
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_15_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(15),
      I2 => U0_ilmb_port_BRAM_Din(31),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(31),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(31),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_14_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(14),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(14),
      I2 => U0_ilmb_port_BRAM_Din(30),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(30),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(30),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_13_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(13),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(13),
      I2 => U0_ilmb_port_BRAM_Din(29),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(29),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(29),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_12_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(12),
      I2 => U0_ilmb_port_BRAM_Din(28),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(28),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(28),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_11_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(11),
      I2 => U0_ilmb_port_BRAM_Din(27),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(27),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(27),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_10_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(10),
      I2 => U0_ilmb_port_BRAM_Din(26),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(26),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(26),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_9_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(9),
      I2 => U0_ilmb_port_BRAM_Din(25),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(25),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(25),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_8_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(8),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(8),
      I2 => U0_ilmb_port_BRAM_Din(24),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(24),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(24),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_7_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(7),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(7),
      I2 => U0_ilmb_port_BRAM_Din(23),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(23),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(23),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_6_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(6),
      I2 => U0_ilmb_port_BRAM_Din(22),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(22),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(22),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_5_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(5),
      I2 => U0_ilmb_port_BRAM_Din(21),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(21),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(21),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_4_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(4),
      I2 => U0_ilmb_port_BRAM_Din(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(20),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(20),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_3_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(3),
      I2 => U0_ilmb_port_BRAM_Din(19),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(19),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(19),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_2_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(2),
      I2 => U0_ilmb_port_BRAM_Din(18),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(18),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(18),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_1_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(1),
      I2 => U0_ilmb_port_BRAM_Din(17),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(17),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(17),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_instr_mux_I1_Use_LUT6_Mux_LD_LD_inst_Use_LUT6_Mux_Loop_0_I_MUX_LUT6 : LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_ilmb_port_BRAM_Din(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(0),
      I2 => U0_ilmb_port_BRAM_Din(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(16),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(16),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_mux_Instr_Read(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_byte_selects_i_INST : LUT6_2
    generic map(
      INIT => X"7887877899996666"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_low_addr_i_INST : LUT6_2
    generic map(
      INIT => X"8778877866666666"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(30),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(0),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6 : LUT6_2
    generic map(
      INIT => X"0CC00CC000A000A0"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_low_addr_i(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_865,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_864,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6_O6_UNCONNECTED,
      O5 => NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_ADDR_LOW_ADDR_OUT_LUT6_O5_UNCONNECTED
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_3_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(23),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(31),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_865,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_dlmb_M_DBus(23),
      O5 => U0_dlmb_M_DBus(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_2_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(22),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(30),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_865,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_dlmb_M_DBus(22),
      O5 => U0_dlmb_M_DBus(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_1_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(17),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(21),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(29),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_865,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_dlmb_M_DBus(21),
      O5 => U0_dlmb_M_DBus(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WD_1_GEN4_LOOP_0_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(16),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(28),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_865,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_dlmb_M_DBus(20),
      O5 => U0_dlmb_M_DBus(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_WriteSel_WRITE_MSB_SEL_I : 
LUT6_2
    generic map(
      INIT => X"1111111155555555"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_865,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_864,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_FPGA_LUT6_Target_ReadSel_READ_SEL_I : 
LUT6_2
    generic map(
      INIT => X"03300330FFAFFFAF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_865,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_864,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_2_3_I : LUT6_2
    generic map(
      INIT => X"151F151F454F454F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_865,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_864,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_dlmb_M_BE(0),
      O5 => U0_dlmb_M_BE(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_FPGA_LUT6_Target_BE_BYTE_0_1_I : LUT6_2
    generic map(
      INIT => X"2A2F2A2F8A8F8A8F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_byte_selects(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_byte_i_865,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_i_864,
      I4 => NlwRenamedSig_OI_N1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      O6 => U0_dlmb_M_BE(2),
      O5 => U0_dlmb_M_BE(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_7_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(16),
      I1 => U0_dlmb_LMB_ReadDBus(0),
      I2 => U0_dlmb_LMB_ReadDBus(24),
      I3 => U0_dlmb_LMB_ReadDBus(8),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(24),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_6_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(17),
      I1 => U0_dlmb_LMB_ReadDBus(1),
      I2 => U0_dlmb_LMB_ReadDBus(25),
      I3 => U0_dlmb_LMB_ReadDBus(9),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(25),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_5_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(18),
      I1 => U0_dlmb_LMB_ReadDBus(2),
      I2 => U0_dlmb_LMB_ReadDBus(26),
      I3 => U0_dlmb_LMB_ReadDBus(10),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(26),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_4_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(19),
      I1 => U0_dlmb_LMB_ReadDBus(3),
      I2 => U0_dlmb_LMB_ReadDBus(27),
      I3 => U0_dlmb_LMB_ReadDBus(11),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(27),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_3_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(20),
      I1 => U0_dlmb_LMB_ReadDBus(4),
      I2 => U0_dlmb_LMB_ReadDBus(28),
      I3 => U0_dlmb_LMB_ReadDBus(12),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(28),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_2_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(21),
      I1 => U0_dlmb_LMB_ReadDBus(5),
      I2 => U0_dlmb_LMB_ReadDBus(29),
      I3 => U0_dlmb_LMB_ReadDBus(13),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(29),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_1_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(22),
      I1 => U0_dlmb_LMB_ReadDBus(6),
      I2 => U0_dlmb_LMB_ReadDBus(30),
      I3 => U0_dlmb_LMB_ReadDBus(14),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(30),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_Data_Read_Steering_I_FPGA_LUT6_Target_GEN_LOOP_0_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_dlmb_LMB_ReadDBus(23),
      I1 => U0_dlmb_LMB_ReadDBus(7),
      I2 => U0_dlmb_LMB_ReadDBus(31),
      I3 => U0_dlmb_LMB_ReadDBus(15),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_LSB(0),
      O6 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(31),
      O5 => U0_microblaze_I_MicroBlaze_Core_I_Area_extend_Data_Read(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_7_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(31),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(23),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(7),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_M_DBus(7),
      O5 => U0_dlmb_M_DBus(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_6_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(22),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(6),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_M_DBus(6),
      O5 => U0_dlmb_M_DBus(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_5_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(29),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(21),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_M_DBus(5),
      O5 => U0_dlmb_M_DBus(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_4_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(28),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_M_DBus(4),
      O5 => U0_dlmb_M_DBus(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_3_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(27),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(19),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_M_DBus(3),
      O5 => U0_dlmb_M_DBus(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_2_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(26),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(18),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(2),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_M_DBus(2),
      O5 => U0_dlmb_M_DBus(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_1_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(25),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(17),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_M_DBus(1),
      O5 => U0_dlmb_M_DBus(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_Using_FPGA_Use_Dynamic_Bus_Sizing_Not_Using_Reverse_Mem_Instr_EXT_DATA_WRITE_MUX_MSB_I_FPGA_LUT6_Target_GEN4_LOOP_0_BYTESTEER_LUT6 : 
LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(16),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Byte_Doublet_Handle_I_sel_Write_Mux_MSB(0),
      O6 => U0_dlmb_M_DBus(0),
      O5 => U0_dlmb_M_DBus(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_4_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"1A00"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_11_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_3_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"1820"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_10_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_3_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_4_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_7_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_8_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_8_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_9_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_7_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_14_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_8_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_15_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_2_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"3FFF"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_6_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"3FFF"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_7_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_1_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"FFFF"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_The_Cache_Addresses_5_SRL16E_Cache_I_Use_unisim_MB_SRL16E_I1 : 
SRL16E
    generic map(
      INIT => X"FFFF"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_6_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_2_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"0006"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_1_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_SRL16E_1_Use_unisim_MB_SRL16E_I1 : SRL16E
    generic map(
      INIT => X"001B"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_2_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_3_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_1_Q,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6_1777
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_6_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_7_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_5_Q,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_4_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7_1778
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_71 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_10_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_11_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_9_Q,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_8_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_71_1779
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_8 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_14_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Use_SRL16_tdo_config_word1_15_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_8_1780
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0345_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count1,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0345_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_7_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(6),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count7
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_6_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(5),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count6
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_6_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(5),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_5_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(4),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count5
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_5_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(4),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_4_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(3),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count4
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_4_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(3),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_3_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(2),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count3
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_3_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(2),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_2_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(1),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_2_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(1),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_1_Q : XORCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(0),
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_1_Q : MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(0),
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_xor_0_Q : XORCY
    port map (
      CI => U0_microblaze_0_mdm_bus_Dbg_Shift,
      LI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy_0_Q : MUXCY
    port map (
      CI => U0_microblaze_0_mdm_bus_Dbg_Shift,
      DI => NlwRenamedSig_OI_N1,
      S => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_cy(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_32_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_31_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_2 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_30_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_3 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_29_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_4 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_28_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_5 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_27_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_6 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_26_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_7 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_25_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_8 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_24_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_9 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_23_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_10 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_22_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_11 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_21_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_12 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_20_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_13 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_19_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_14 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_18_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_15 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_17_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_16 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_16_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_17 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_15_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_18 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_14_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_19 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_13_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_20 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_12_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_21 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_11_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_22 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_10_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_23 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_9_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_24 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_8_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_25 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_7_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_26 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_6_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_27 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_5_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_28 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_4_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_29 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_3_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_30 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_2_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_31 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_1_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_32 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_0_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(32)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_0 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_0_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_1 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_11_1921,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_2 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_2_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_3 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_3_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_4 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_4_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_5 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_5_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1_6 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_6_Q,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_0 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk_1932,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_11 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk_1931,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_11_1921
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_2 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk_1934,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_3 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg(0),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_4 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg(1),
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_5 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk_1933,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_6 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr2_TCK_1984,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_6_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i_1899,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1_1861
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec_1904
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1925,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_1905
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1924,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1_1906
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_1_1985,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK_1908
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_1900,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_1900,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_TClk_1931
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_TClk_1932
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup : FDCE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_no_sleeping,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup_276
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_1923,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_TClk_1933
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      CLR => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_1865,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_TClk_1934
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_branch_with_delay,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr_1860
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1862
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit_dbg_brki_hit_OR_231_o,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit_1901
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_wb_read_imm_reg_1_i_1899
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold : FDR
    port map (
      C => Clk,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_225_o
,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold_1902
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold : FDR
    port map (
      C => Clk,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_223_o
,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold_1903
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_dbg,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock : FDC
    port map (
      C => Clk,
      CLR => U0_Debug_mdm_0_update,
      D => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock_1939
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_7_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => NlwRenamedSig_OI_N1,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_tdi,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_7_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_7_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_6_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => NlwRenamedSig_OI_N1,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_7_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_6_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_6_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_5_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => NlwRenamedSig_OI_N1,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_6_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_5_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_4_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => NlwRenamedSig_OI_N1,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_5_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_4_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_3_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(19),
      A1 => NlwRenamedSig_OI_N1,
      A2 => NlwRenamedSig_OI_N1,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_4_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_3_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_2_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(23),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(22),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(21),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(20),
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_3_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_2_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_1_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(27),
      A1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(26),
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(25),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(24),
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_2_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_1_Q,
      Q15 => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_1_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_0_SRLC16E_I_Use_unisim_MB_SRL16CE_I1 : 
SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(29),
      A3 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(28),
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc,
      CLK => U0_Debug_mdm_0_drck,
      D => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_MC15_1_Q,
      Q => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_0_Q,
      Q15 => 
NLW_U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_0_SRLC16E_I_Use_unisim_MB_SRL16CE_I1_Q15_UNCONNECTED

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_1_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_1_Q,
      DI => NlwRenamedSig_OI_N1,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_1_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_2_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_2_Q,
      DI => NlwRenamedSig_OI_N1,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_2_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_3_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_3_Q,
      DI => NlwRenamedSig_OI_N1,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_3_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_4_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_4_Q,
      DI => NlwRenamedSig_OI_N1,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_4_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_5_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_5_Q,
      DI => NlwRenamedSig_OI_N1,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_5_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_6_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_6_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_6_Q,
      DI => NlwRenamedSig_OI_N1,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_6_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_7_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_7_MUXCY_I : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_7_Q,
      DI => NlwRenamedSig_OI_N1,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_7_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_8_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post : 
MUXCY
    port map (
      CI => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_8_Q,
      DI => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post_rt_2349
,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_Compare_0_MUXCY_I : 
MUXCY
    port map (
      CI => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q,
      DI => NlwRenamedSig_OI_N1,
      S => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_SRL16_Sel_0_Q,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_carry_1_Q
    );
  U0_dlmb_POR_FF_I : FDS
    port map (
      C => Clk,
      D => NlwRenamedSig_OI_N1,
      S => U0_LMB_Rst_91,
      Q => U0_dlmb_LMB_Rst
    );
  U0_dlmb_cntlr_lmb_as : FDR
    port map (
      C => Clk,
      D => U0_dlmb_M_AddrStrobe,
      R => U0_dlmb_LMB_Rst,
      Q => U0_dlmb_cntlr_lmb_as_2071
    );
  U0_dlmb_cntlr_Sl_Rdy : FDR
    port map (
      C => Clk,
      D => U0_dlmb_cntlr_lmb_select,
      R => U0_dlmb_LMB_Rst,
      Q => U0_dlmb_cntlr_Sl_Rdy_2070
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_31_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(7),
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_31_PLBv46_rdBus_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_30_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(6),
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_30_PLBv46_rdBus_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_29_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(5),
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_29_PLBv46_rdBus_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_28_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(4),
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_28_PLBv46_rdBus_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_27_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(3),
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_27_PLBv46_rdBus_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_26_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(2),
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_26_PLBv46_rdBus_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_25_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(1),
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_25_PLBv46_rdBus_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_24_PLBv46_rdBus_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(0),
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_PLB_Interconnect_PLBv46_rdDBus_DFF_24_PLBv46_rdBus_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      D => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      R => NlwRenamedSig_OI_N1,
      Q => NLW_U0_Debug_mdm_0_MDM_Core_I1_Use_UART_TX_Buffer_Empty_FDRE_Q_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_3 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_2 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_0 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector_1_4(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_tdi,
      Q => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_TDI_Shifter(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      PRE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_27_Q,
      PRE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_11_Q,
      PRE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_4_Q,
      PRE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_3_Q,
      PRE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_2_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4_LUT_Delay : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3_local_sel_n,
      I1 => NlwRenamedSig_OI_N1,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4_local_sel_n
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3_LUT_Delay : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2_local_sel_n,
      I1 => NlwRenamedSig_OI_N1,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_3_local_sel_n
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2_LUT_Delay : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1_local_sel_n,
      I1 => NlwRenamedSig_OI_N1,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_2_local_sel_n
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1_LUT_Delay : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0_local_sel_n,
      I1 => NlwRenamedSig_OI_N1,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_1_local_sel_n
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0_LUT_Delay : LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0128,
      I1 => NlwRenamedSig_OI_N1,
      I2 => NlwRenamedSig_OI_N1,
      I3 => NlwRenamedSig_OI_N1,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_0_local_sel_n
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_2 : SRL16E
    generic map(
      INIT => X"584D"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_2
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_ID_SRL16E_SRL16E_ID_1 : SRL16E
    generic map(
      INIT => X"4443"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_1
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_2 : SRL16E
    generic map(
      INIT => X"4227"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_2
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_Config_SRL16E_SRL16E_1 : SRL16E
    generic map(
      INIT => X"0167"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => U0_Debug_mdm_0_drck,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_1
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(4),
      R => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(3),
      R => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(2),
      R => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(1),
      R => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(0),
      R => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SYNC_FDRE : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_2131,
      D => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      R => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_FDC_I : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Insert_Delays_4_local_sel_n,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_0 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_2 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_3 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_4 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(4),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_5 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(5),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_6 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(6),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_7 : FDE_1
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_0 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_tdi,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_1 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_2 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_3 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_4 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_5 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(4),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_6 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(5),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din_7 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_0_mdm_bus_Dbg_Shift,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(6),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_data_cmd_AND_379_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i_86
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_data_cmd_AND_379_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK_2172
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_data_cmd_AND_379_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_85
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_0 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_1 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_2 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_3 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_4 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(4),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_5 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(5),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_6 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(6),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_7 : FDE
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command_1_8(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_data_cmd_AND_379_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i_2107
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_0 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o,
      D => U0_Debug_mdm_0_tdi,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_1 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_2 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_3 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_4 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_5 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(4),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_6 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(5),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter_7 : FDE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(6),
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_7_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_6_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_5_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_4_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_3_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_2_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_1_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_0_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(3),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_XORCY_I_rt_2356,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(2),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_2350,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(1),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_2351,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_XORCY_I : XORCY
    port map (
      CI => NlwRenamedSig_OI_N1,
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_2352,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(2),
      DI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_2350,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(1),
      DI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_2351,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_N1,
      DI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_2352,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_addr_cy(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_7_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(7),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_6_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(6),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_5_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(5),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_4_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(4),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_3_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(3),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_2_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(2),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_1_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(1),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_FIFO_RAM_0_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_Din(0),
      Q => U0_Debug_mdm_0_MDM_Core_I1_rx_Data(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(3),
      R => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(2),
      R => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(1),
      R => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_sum_A(0),
      R => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(3),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_XORCY_I_rt_2357,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(2),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_2353,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_XORCY_I : XORCY
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(1),
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_2354,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_XORCY_I : XORCY
    port map (
      CI => NlwRenamedSig_OI_N1,
      LI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_2355,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(2),
      DI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_2353,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(1),
      DI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_2354,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I : MUXCY_L
    port map (
      CI => NlwRenamedSig_OI_N1,
      DI => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      S => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_2355,
      LO => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_addr_cy(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_7_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(7)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_6_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(6)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_5_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(5)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_4_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_3_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_2_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_1_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_FIFO_RAM_0_SRL16E_I : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      A1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      A2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      A3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      CE => NlwRenamedSig_OI_N1,
      CLK => NlwRenamedSig_OI_N1,
      D => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(3),
      R => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(2),
      R => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(1),
      R => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_FDRE_I : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      CE => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_sum_A(0),
      R => NlwRenamedSig_OI_N1,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0)
    );
  U0_filter_reset_reset_vec_2_filter_reset_reset_vec_1_OR_2_o1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => U0_filter_reset_reset_vec(1),
      I1 => U0_filter_reset_reset_vec(0),
      I2 => U0_filter_reset_reset_vec(2),
      O => U0_filter_reset_reset_vec_2_filter_reset_reset_vec_1_OR_2_o
    );
  U0_Debug_SYS_Rst_Reset_OR_1_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_SYS_Rst_i_85,
      I1 => Reset,
      O => U0_Debug_SYS_Rst_Reset_OR_1_o
    );
  U0_iomodule_0_Mmux_intc_write_cimr11 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(0),
      I1 => U0_iomodule_0_GND_4400_o_lmb_reg_write_AND_396_o1,
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_lmb_abus_Q(5),
      O => U0_iomodule_0_intc_write_cimr
    );
  U0_iomodule_0_uart_status_read1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(4),
      I1 => U0_iomodule_0_lmb_abus_Q(3),
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(1),
      I5 => U0_iomodule_0_lmb_reg_read_279,
      O => U0_iomodule_0_uart_status_read
    );
  U0_iomodule_0_uart_rx_read1 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(4),
      I1 => U0_iomodule_0_lmb_abus_Q(3),
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(1),
      I5 => U0_iomodule_0_lmb_reg_read_279,
      O => U0_iomodule_0_uart_rx_read
    );
  U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o1 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => U0_dlmb_M_WriteStrobe,
      I1 => U0_dlmb_M_ABus(1),
      I2 => U0_dlmb_M_ABus(0),
      I3 => U0_dlmb_M_AddrStrobe,
      O => U0_iomodule_0_LMB_WriteStrobe_LMB_AddrStrobe_AND_394_o
    );
  U0_iomodule_0_Mmux_gpo1_write11 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(0),
      I1 => U0_iomodule_0_GND_4400_o_lmb_reg_write_AND_396_o1,
      I2 => U0_iomodule_0_lmb_abus_Q(3),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_lmb_abus_Q(5),
      O => U0_iomodule_0_gpo1_write
    );
  U0_iomodule_0_Mmux_uart_tx_write11 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(0),
      I1 => U0_iomodule_0_GND_4400_o_lmb_reg_write_AND_396_o1,
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      I4 => U0_iomodule_0_lmb_abus_Q(4),
      O => U0_iomodule_0_uart_tx_write
    );
  U0_iomodule_0_GND_4400_o_lmb_reg_write_AND_408_o11 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(3),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => U0_iomodule_0_lmb_abus_Q(1),
      I4 => U0_iomodule_0_lmb_reg_write_309,
      O => U0_iomodule_0_GND_4400_o_lmb_reg_write_AND_408_o1
    );
  U0_iomodule_0_GND_4400_o_lmb_reg_write_AND_396_o11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(2),
      I2 => U0_iomodule_0_lmb_reg_write_309,
      O => U0_iomodule_0_GND_4400_o_lmb_reg_write_AND_396_o1
    );
  U0_iomodule_0_Mmux_intc_write_cier11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(0),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_GND_4400_o_lmb_reg_write_AND_408_o1,
      O => U0_iomodule_0_intc_write_cier
    );
  U0_iomodule_0_Mmux_intc_write_ciar11 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(0),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_GND_4400_o_lmb_reg_write_AND_408_o1,
      O => U0_iomodule_0_intc_write_ciar
    );
  U0_iomodule_0_Sl_Ready1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      O => U0_dlmb_Sl_Ready(1)
    );
  U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(2),
      I4 => U0_iomodule_0_lmb_reg_read_279,
      I5 => U0_iomodule_0_lmb_abus_Q(3),
      O => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_Read_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_In1 : LUT4
    generic map(
      INIT => X"4644"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_630,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_631,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(1),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_In
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_11 : LUT6
    generic map(
      INIT => X"00808080AAAAAAAA"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_31,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_527,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_7_541,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_2_530,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_2_539,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_32,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res(0, 0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_33 : LUT6
    generic map(
      INIT => X"0000800080008000"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_7_541,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_527,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_31,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_32,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_2_539,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_2_530,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res(0, 2)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_0_OR_312_o1 : LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_632,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_0_OR_312_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_1_OR_311_o1 : LUT6
    generic map(
      INIT => X"888888F888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(1),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_632,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_1_OR_311_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_7_OR_309_o1 : LUT6
    generic map(
      INIT => X"F888888888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(7),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_632,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_7_OR_309_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_In41 : LUT4
    generic map(
      INIT => X"2202"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_630,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_631,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(0),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_In4
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_2_539,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_2_530,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_7_541,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_527,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_21
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_321 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_1_537,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_1_529,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_32
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_311 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_0_535,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_0_528,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_31
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_2_OR_310_o1 : LUT6
    generic map(
      INIT => X"888888F888888888"
    )
    port map (
      I0 => U0_iomodule_0_intc_write_ciar,
      I1 => U0_iomodule_0_write_data(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_do_fast_ack_632,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_2_OR_310_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv1 : LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_lmb_reg_read_279,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_READ_CISR_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0275_1_1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_631,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_630,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0275
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_0_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_0_528,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_0_535,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_0_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_1_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_1_529,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_1_537,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_1_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_2_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_2_530,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_2_539,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_2_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_7_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_527,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_7_541,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cipr_7_Q
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd1 : LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(1),
      I1 => U0_iomodule_0_lmb_abus_Q(3),
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_lmb_reg_read_279,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_rst_cipr_rd
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_430_o1 : LUT3
    generic map(
      INIT => X"51"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_653,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_655,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_serial_Data_654,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Run_tx_Start_AND_430_o
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_4511 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(4),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(5),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_45
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_2311 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(3),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_23
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_0111 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_01
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_mux_6711 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(6),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_fifo_DOut(7),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_67
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_8_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_688,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(8)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_7_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(7),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_688,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(7)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_6_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(6),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_688,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(6)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_4_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_688,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(4)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_3_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_688,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_5_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(5),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_688,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(4),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(5)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_serial_to_parallel_2_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_688,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_serial_to_parallel(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error1 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_688,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle1 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_688,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_recycle
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_stop_Bit_Position_GND_4434_o_MUX_4850_o11 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      I3 => U0_LMB_Rst_91,
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_688,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_GND_4434_o_MUX_4850_o
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_previous_RX_GND_4434_o_MUX_4831_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_LMB_Rst_91,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_GND_4434_o_MUX_4831_o
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_RX_PWR_128_o_MUX_4828_o11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_LMB_Rst_91,
      I1 => UART_Rx,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_PWR_128_o_MUX_4828_o
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Mmux_start_Edge_Detected_GND_4434_o_MUX_4833_o11 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_LMB_Rst_91,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_691,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_689,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_GND_4434_o_MUX_4833_o
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_n0073_inv1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_LMB_Rst_91,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_n0073_inv
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Interrupt1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_395,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_error_interrupt_377,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_385,
      O => UART_Interrupt
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_ilmb_cntlr_Sl_Rdy_74,
      I1 => U0_ilmb_cntlr_lmb_as_73,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready
    );
  U0_microblaze_I_MicroBlaze_Core_I_Reset_Debug_Rst_OR_4_o1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Debug_Rst_i_2107,
      I1 => U0_ilmb_LMB_Rst,
      O => U0_microblaze_I_MicroBlaze_Core_I_Reset_Debug_Rst_OR_4_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Mmux_reg_write_I11 : LUT4
    generic map(
      INIT => X"5510"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_dbg,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_delay_1737,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg_write_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I121 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"5455544410111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(30),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(30),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_30_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"5455544410111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(31),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(31),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_31_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(27),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_OF(26),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Mmux_op1_SPR11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op1_SPR
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n1 : LUT4
    generic map(
      INIT => X"FDDF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Compare_Instr_853,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op2_i(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ALU_I_FPGA_Target_ALL_Bits_0_ALU_Bit_I1_Using_FPGA_LUT6_Last_Bit_maintain_sign_n
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_21 : LUT4
    generic map(
      INIT => X"EA40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_850,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_851,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_111 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_850,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_851,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_sext_0_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_Mmux_msb11 : LUT4
    generic map(
      INIT => X"5140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_FPU_Cond(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Shift_Carry_In_848,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_msb
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_normal_piperun
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II11 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_BIP_I_1717,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II31 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_1731,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_5_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_neg,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(4),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_4_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(6),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(7),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(8),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_3_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(12),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(14),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(15),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(16),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(17),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_2_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(21),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(22),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(23),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_1_1 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(24),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(26),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(27),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(28),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero_0_1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(30),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg1(31),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_nibble_Zero(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_inHibit_EX_MUX_4288_o11 : LUT6
    generic map(
      INIT => X"0000008000800080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_inHibit_EX_MUX_4288_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o1 : LUT5
    generic map(
      INIT => X"00080808"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_IExt_Exception_AND_20_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ok_To_Stop1 : LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_ok_To_Stop
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4186_o11 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4186_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4185_o11 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4185_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_3_MUX_4188_o11 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_3_MUX_4188_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Mem_Strobe11 : LUT5
    generic map(
      INIT => X"40400040"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1708,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1706,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1714,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_mem_Strobe
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Write_Strobe1 : LUT6
    generic map(
      INIT => X"4000400000004000"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1708,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_1724,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1706,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1714,
      O => U0_dlmb_M_WriteStrobe
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_lwx_swx_Write_Carry_i1 : LUT5
    generic map(
      INIT => X"40404000"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1708,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_1707,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1706,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_LWX_SWX_Write_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_D_AS1 : LUT4
    generic map(
      INIT => X"2202"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_d_AS_I_1733,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1706,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1714,
      O => U0_dlmb_M_AddrStrobe
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0_instr_OF_6_mux_19_OUT31 : LUT4
    generic map(
      INIT => X"7545"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_1731,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0_instr_OF_6_mux_19_OUT41 : LUT4
    generic map(
      INIT => X"7545"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_1731,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0_instr_OF_6_mux_19_OUT21 : LUT4
    generic map(
      INIT => X"7545"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_1731,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_1_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o151 : LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_1606,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o15
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Imm_Instr1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_1606,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Instr
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Set_BIP1 : LUT5
    generic map(
      INIT => X"8F888888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_1731,
      I2 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_1716,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_set_BIP
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n09431 : LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_1734,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_1735,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_is_sleep_871,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I_1723,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0943
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable31 : LUT6
    generic map(
      INIT => X"FFFFFFFF04040400"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1708,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_dlmb_LMB_Ready,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_1728,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reset_OR_DriverANDClockEnable3
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II21 : LUT6
    generic map(
      INIT => X"1410101010101010"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4177_o11 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4177_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ext_BRK_ext_nm_brk_i_OR_90_o1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_ce,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_ce,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Ext_BRK_ext_nm_brk_i_OR_90_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_22_o1 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_22_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o2 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x1821 : LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_1606,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182_1603
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_N_i11 : LUT5
    generic map(
      INIT => X"00202000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o11,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_N_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4329_o11 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o11,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4329_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o11 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o111,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4241_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4242_o11 : LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o111,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4242_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_FSL_Atomic_AND_167_o11 : LUT6
    generic map(
      INIT => X"00002A002A002A00"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_1721,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_1720,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_FSL_Atomic_AND_167_o1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val2_n_i11 : LUT5
    generic map(
      INIT => X"FFFFFFB5"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_1606,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ext_BRK_OR_91_o1 : LUT4
    generic map(
      INIT => X"FF54"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_ce,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_FSL_Atomic_AND_167_o1,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_ce,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ext_BRK_OR_91_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I1 : LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_break_Pipe_i_1732,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_1720,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_1729,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_DI_i11 : LUT5
    generic map(
      INIT => X"00088000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o11,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_DI_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_Reg_Neg_S_i11 : LUT5
    generic map(
      INIT => X"00088000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o11,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_Reg_Neg_S_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0_instr_OF_6_mux_19_OUT51 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_1731,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4397_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182_1603,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4397_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o11 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_21_AND_21_o1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x1811 : LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_1606
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_take_intr_2nd_cycle_take_intr_MUX_4341_o11 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_1729,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_take_intr_MUX_4341_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_take_Break_2nd_cycle_take_Break_MUX_4344_o11 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_1731,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_take_Break_MUX_4344_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4231_o11 : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4231_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_use_ALU_Carry11 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_use_ALU_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_intr_or_delay_slot_jump
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_instr_OF_0_GND_12_o_MUX_4178_o11 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_0_GND_12_o_MUX_4178_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Addr_I_0_instr_OF_6_mux_19_OUT11 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I_0_instr_OF_6_mux_19_OUT_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Result_Sel_0_instr_OF_0_mux_46_OUT11 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0_instr_OF_0_mux_46_OUT_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Result_Sel_0_instr_OF_0_mux_46_OUT21 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Result_Sel_0_instr_OF_0_mux_46_OUT_1_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_instr_OF_30_GND_12_o_MUX_4234_o11 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(14),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_30_GND_12_o_MUX_4234_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_jump_carry3_sel11 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_1721,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_carry3_sel
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1021_inv1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1021_inv
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Write1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_ilmb_M_AddrStrobe,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_PC_Module_I_Using_FPGA_pc_write_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181_0_1 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0181
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3_take_Intr_Now_AND_107_o1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF_3_take_Intr_Now_AND_107_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_INV_129_o1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_1721,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_INV_129_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reset_n
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_without_dbg1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1708,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_without_dbg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select1 : LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_1721,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_Select
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_branch_with_delay_i1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_1721,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_branch_with_delay
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_ii1 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_1720,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_MTSMSR_Write
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_S1 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_1713,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_write_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clr_NM_BRK1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_NM_Break_1730,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clr_NM_BRK
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_3_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_1_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Mxor_buffer_Addr_Sum_2_xo_0_1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Addr_Sum(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early1 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_Using_FPGA_buffer_Addr_S_I(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_of_Valid_early
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_buffer_Full_I1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_buffer_Full
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I2 => U0_microblaze_I_LOCKSTEP_Master_Out_9_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PreFetch_Buffer_I_reset_Buffer_Addr
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT331 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_1905,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(23),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3720_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_9_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT321 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_1905,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3721_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_8_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT311 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_1905,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3722_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_7_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT301 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_1905,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3723_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_6_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT31 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_1905,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(21),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3718_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_11_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT291 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_1905,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3724_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT281 : LUT6
    generic map(
      INIT => X"F7F780F7F7808080"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3725_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_1905,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT271 : LUT6
    generic map(
      INIT => X"F7F780F7F7808080"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3726_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_1905,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT231 : LUT5
    generic map(
      INIT => X"F8880888"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt_i,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_1905,
      I2 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I4 => U0_microblaze_I_local_sig_3727_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT23 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_1905,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(22),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3719_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_10_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT121 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3728_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_1_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT41 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_1905,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(20),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3717_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_12_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT51 : LUT5
    generic map(
      INIT => X"F4440444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_1905,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_PC_EX_i(19),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I4 => U0_microblaze_I_local_sig_3716_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_13_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT61 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3715_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_14_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT71 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3714_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_15_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT81 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3713_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_16_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT91 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3712_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_17_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT101 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3711_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_18_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT111 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3710_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_19_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT131 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3709_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_20_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT141 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3708_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_21_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT151 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3707_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_22_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT171 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3705_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_24_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT181 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3704_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_25_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT161 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3706_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_23_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT191 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3703_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_26_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT201 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3702_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_27_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT211 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3701_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_28_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT221 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3700_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_29_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT241 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3699_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_30_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT251 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3698_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_31_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT261 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_local_sig_3697_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_32_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_data_rd_reg_0_data_rd_reg_0_mux_35_OUT11 : LUT5
    generic map(
      INIT => X"FF545454"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_1905,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_832,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I4 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg_0_data_rd_reg_0_mux_35_OUT_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_1_11 : LUT4
    generic map(
      INIT => X"D782"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_ok_To_Stop,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_GND_164_o_PWR_65_o_MUX_4604_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO1111181 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO111118
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_11 : LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_1923,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_dbg_exec_1904,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_1865,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_21 : LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_1923,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_new_dbg_instr_shifting_CLK_1908,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_1865,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_2
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_single_Step_CPU11 : LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_1923,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_1865,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv1 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_register_write_1907,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_1905,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1_1906,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0338_inv
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_1927,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold_1902,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_1928,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold_1903,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd
    );
  U0_dlmb_DBus_Oring_Res_27_1 : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(4),
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(4),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(4),
      I4 => U0_dlmb_port_BRAM_Din(27),
      I5 => U0_dlmb_Sl_Ready(0),
      O => U0_dlmb_LMB_ReadDBus(27)
    );
  U0_dlmb_cntlr_Sl_Ready_i1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_2070,
      I1 => U0_dlmb_cntlr_lmb_as_2071,
      O => U0_dlmb_Sl_Ready(0)
    );
  U0_dlmb_cntlr_lmb_we_3_3_1 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_dlmb_M_ABus(0),
      I1 => U0_dlmb_M_WriteStrobe,
      I2 => U0_dlmb_M_BE(3),
      O => U0_dlmb_port_BRAM_WEN(3)
    );
  U0_dlmb_cntlr_lmb_we_2_2_1 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_dlmb_M_ABus(0),
      I1 => U0_dlmb_M_WriteStrobe,
      I2 => U0_dlmb_M_BE(2),
      O => U0_dlmb_port_BRAM_WEN(2)
    );
  U0_dlmb_cntlr_lmb_we_1_1_1 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_dlmb_M_ABus(0),
      I1 => U0_dlmb_M_WriteStrobe,
      I2 => U0_dlmb_M_BE(1),
      O => U0_dlmb_port_BRAM_WEN(1)
    );
  U0_dlmb_cntlr_lmb_we_0_0_1 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_dlmb_M_ABus(0),
      I1 => U0_dlmb_M_WriteStrobe,
      I2 => U0_dlmb_M_BE(0),
      O => U0_dlmb_port_BRAM_WEN(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_Debug_mdm_0_shift,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2),
      I5 => U0_Debug_mdm_0_sel,
      O => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL_SHIFT_AND_363_o
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_MDM_SEL11 : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2),
      I4 => U0_Debug_mdm_0_sel,
      O => U0_Debug_mdm_0_MDM_Core_I1_MDM_SEL
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_Old_MDM_SEL11 : LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I2 => U0_Debug_mdm_0_sel,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2),
      O => U0_Debug_mdm_0_MDM_Core_I1_Old_MDM_SEL
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_4_11 : LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(4),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(4)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_3_11 : LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(3),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(3)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(2),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(2)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_command_0_equal_17_o_0_1 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_data_cmd_AND_376_o1,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_command_0_equal_17_o
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_data_cmd_AND_376_o11 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(1),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(0),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(2),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_data_cmd_AND_376_o1
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT11 : LUT4
    generic map(
      INIT => X"7520"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_command_0_equal_17_o,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(7),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(6),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_0_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT31 : LUT4
    generic map(
      INIT => X"FDA8"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_command_0_equal_17_o,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(5),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(4),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_2_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_data_cmd_AND_379_o1 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_data_cmd_AND_376_o1,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_data_cmd_AND_379_o
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT51 : LUT4
    generic map(
      INIT => X"7520"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_command_0_equal_17_o,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(3),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(2),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_4_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT61 : LUT4
    generic map(
      INIT => X"7520"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_command_0_equal_17_o,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(2),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_5_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT71 : LUT4
    generic map(
      INIT => X"7520"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_command_0_equal_17_o,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_6_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(1),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(1)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I61 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      O => U0_Debug_mdm_0_MDM_Core_I1_Dbg_Reg_En_5_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Dbg_Reg_En_I81 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      O => U0_Debug_mdm_0_MDM_Core_I1_Dbg_Reg_En_7_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_shift,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0139_inv
    );
  U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o_SW0 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_1724,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      O => N2
    );
  U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o : LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => U0_dlmb_M_ABus(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1708,
      I2 => U0_dlmb_M_AddrStrobe,
      I3 => U0_dlmb_M_ABus(1),
      I4 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I5 => N2,
      O => U0_iomodule_0_LMB_ReadStrobe_LMB_AddrStrobe_AND_392_o_302
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_fast_state_1_GND_4463_o_Mux_21_o11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_0_534,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_2_538,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_fast_state_1_GND_4463_o_Mux_21_o1
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_fast_state_1_GND_4463_o_Mux_21_o12 : LUT6
    generic map(
      INIT => X"8875007588200020"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(0),
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(1),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_1_536,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_civr(2),
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cimr_7_540,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_fast_state_1_GND_4463_o_Mux_21_o1,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_fast_state_1_GND_4463_o_Mux_21_o11_2222
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_fast_state_1_GND_4463_o_Mux_21_o13 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_631,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_630,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(0),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_fast_state_1_GND_4463_o_Mux_21_o11_2222,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(1),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_1_GND_4463_o_Mux_21_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT4
    generic map(
      INIT => X"FF1B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => N6
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT4
    generic map(
      INIT => X"FF1B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => N8
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT4
    generic map(
      INIT => X"FF1B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(7),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => N10
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT4
    generic map(
      INIT => X"FF1B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(6),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => N12
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT4
    generic map(
      INIT => X"FF1B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => N14
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT4
    generic map(
      INIT => X"FF1B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => N16
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT4
    generic map(
      INIT => X"FF1B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => N18
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT4
    generic map(
      INIT => X"FF1B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => N20
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"5455544410111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(23),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(23),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"5455544410111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(22),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(22),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"5455544410111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(21),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(21),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(8),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"5455544410111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(20),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(20),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(9),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT4
    generic map(
      INIT => X"FF1B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => N22
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Mmux_op2_I11 : LUT6
    generic map(
      INIT => X"5455544410111000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(19),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(19),
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(10),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => N24
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
    port map (
      I0 => N24,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(18),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(18),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_18_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
    port map (
      I0 => N24,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(17),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_17_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"FFFF454045404540"
    )
    port map (
      I0 => N24,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(16),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I12,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_16_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT4
    generic map(
      INIT => X"FF1B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(15),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(15),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => N30
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT4
    generic map(
      INIT => X"FF1B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(14),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(14),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => N32
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT4
    generic map(
      INIT => X"FF1B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(13),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(13),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => N34
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT4
    generic map(
      INIT => X"FF1B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(12),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => N36
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT4
    generic map(
      INIT => X"FF1B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(11),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(11),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => N38
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT4
    generic map(
      INIT => X"FF1B"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => N40
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Mmux_op2_I11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(24),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Mmux_op2_I12 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_Mmux_op2_I1,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_24_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Mmux_op2_I11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(25),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(25),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Mmux_op2_I12 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_Mmux_op2_I1,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_25_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Mmux_op2_I11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(29),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(29),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Mmux_op2_I12 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(13),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_Mmux_op2_I1,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_29_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Mmux_op2_I11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(28),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(28),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Mmux_op2_I12 : LUT5
    generic map(
      INIT => X"FDB9ECA8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(12),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_Mmux_op2_I1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_28_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Mmux_op2_I11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(27),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(27),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Mmux_op2_I12 : LUT5
    generic map(
      INIT => X"FDB9ECA8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(11),
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(2),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_Mmux_op2_I1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_27_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Mmux_op2_I11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(26),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(26),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Mmux_op2_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Mmux_op2_I12 : LUT5
    generic map(
      INIT => X"73625140"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_Mmux_op2_I1,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_intr_addr_i(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_26_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Mmux_op2_I1_SW0 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => N42
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"1011100054555444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_ex_Result(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_res_Forward2,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_reg2_Data(0),
      I5 => N42,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_0_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_85_o_SW0 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      O => N44
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_using_Imm_GND_12_o_MUX_4276_o1_SW0 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_LOCKSTEP_Master_Out_9_Q,
      O => N46
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_using_Imm_GND_12_o_MUX_4276_o1 : LUT6
    generic map(
      INIT => X"0000000100010001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_1606,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => N46,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_GND_12_o_MUX_4276_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_92_o_SW0 : LUT5
    generic map(
      INIT => X"151FB5BF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(6),
      O => N48
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1_SW0 : LUT6
    generic map(
      INIT => X"1010FF1010101010"
    )
    port map (
      I0 => U0_dlmb_LMB_Ready,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1708,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump2_I_1721,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_jump_Carry2,
      O => N50
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_ex_Valid_inHibit_EX_MUX_4104_o1 : LUT5
    generic map(
      INIT => X"7F7F7F2A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_1736,
      I4 => N50,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_inHibit_EX_MUX_4104_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1053_inv : LUT6
    generic map(
      INIT => X"FFFFFFFF44404040"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_1716,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1708,
      I4 => N52,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1053_inv_1610
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0922_SW0 : LUT4
    generic map(
      INIT => X"FDFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_set_BIP_I_1716,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1706,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_1707,
      O => N54
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0922 : LUT6
    generic map(
      INIT => X"0010001000100000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1708,
      I3 => N54,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I5 => U0_dlmb_LMB_Ready,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0922_1674
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I2_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      O => N56
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_I2 : LUT6
    generic map(
      INIT => X"FFFFFFFF01100010"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I4 => N56,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_I(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o11 : LUT4
    generic map(
      INIT => X"01AB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(13),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o12 : LUT6
    generic map(
      INIT => X"20FF75FF20FF20FF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o11_2260
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_decode_I_1723,
      O => N58
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_i_AS_I : LUT6
    generic map(
      INIT => X"88880888AAAA0AAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_1736,
      I3 => N58,
      I4 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_1715,
      O => U0_ilmb_M_AddrStrobe
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry1_SW0 : LUT4
    generic map(
      INIT => X"FB51"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1706,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_lwx_I_1707,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1714,
      O => N60
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_MSR_Carry1 : LUT5
    generic map(
      INIT => X"AA2AAAEA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1708,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I4 => N60,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_MSR_Carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1_SW0 : LUT6
    generic map(
      INIT => X"FFFFFFFF1101FFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_EX_First_Cycle_1735,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_1710,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_1715,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_1736,
      I5 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => N62
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o1 : LUT6
    generic map(
      INIT => X"5FFF555554445555"
    )
    port map (
      I0 => N62,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o15,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4150_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Break_2nd_cycle_1718,
      O => N64
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OpSel2_Imm : LUT6
    generic map(
      INIT => X"FFFFFFFF44444544"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_II,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_1606,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I5 => N64,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1_SW0 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      O => N66
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_OpSel1_PC1 : LUT6
    generic map(
      INIT => X"FFFFFFFF45444444"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_1606,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I4 => N66,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel1_PC
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181 : LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(11),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(12),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(15),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(14),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(13),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x18
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(7),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(6),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183_2267
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183 : LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184_2268
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182_1603,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x18,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183_2267,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184_2268,
      O => U0_microblaze_I_MicroBlaze_Core_I_of_brki_0x18
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1_SW0 : LUT4
    generic map(
      INIT => X"FDDF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      O => N68
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_Reg_Test_Equal_i1 : LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => N68,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Test_Equal_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1_SW0 : LUT3
    generic map(
      INIT => X"8F"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => N70
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_PWR_12_o_PWR_12_o_MUX_4237_o1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I5 => N70,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_PWR_12_o_MUX_4237_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_i,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_1927,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold_1903,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_1928,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(6),
      I5 => N74,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert_1817
    );
  U0_dlmb_DBus_Oring_tmp_or_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_0_Q,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_0_Q,
      O => N76
    );
  U0_dlmb_DBus_Oring_tmp_or : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(0),
      I3 => N76,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(31),
      O => U0_dlmb_LMB_ReadDBus(31)
    );
  U0_dlmb_DBus_Oring_Res_30_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(1),
      O => N78
    );
  U0_dlmb_DBus_Oring_Res_30_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(1),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_1_Q,
      I3 => N78,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(30),
      O => U0_dlmb_LMB_ReadDBus(30)
    );
  U0_dlmb_DBus_Oring_Res_29_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(2),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(2),
      O => N80
    );
  U0_dlmb_DBus_Oring_Res_29_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(2),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_2_Q,
      I3 => N80,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(29),
      O => U0_dlmb_LMB_ReadDBus(29)
    );
  U0_dlmb_DBus_Oring_Res_28_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(3),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(3),
      O => N82
    );
  U0_dlmb_DBus_Oring_Res_28_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_3_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(3),
      I3 => N82,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(28),
      O => U0_dlmb_LMB_ReadDBus(28)
    );
  U0_dlmb_DBus_Oring_Res_26_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(5),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(5),
      O => N84
    );
  U0_dlmb_DBus_Oring_Res_26_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_5_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(5),
      I3 => N84,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(26),
      O => U0_dlmb_LMB_ReadDBus(26)
    );
  U0_dlmb_DBus_Oring_Res_25_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(6),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(6),
      O => N86
    );
  U0_dlmb_DBus_Oring_Res_25_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_6_Q,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(6),
      I3 => N86,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(25),
      O => U0_dlmb_LMB_ReadDBus(25)
    );
  U0_dlmb_DBus_Oring_Res_24_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(7),
      I1 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(7),
      O => N88
    );
  U0_dlmb_DBus_Oring_Res_24_Q : LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
    port map (
      I0 => U0_dlmb_Sl_Ready(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Data(7),
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_CISR_7_Q,
      I3 => N88,
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(24),
      O => U0_dlmb_LMB_ReadDBus(24)
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i11 : LUT5
    generic map(
      INIT => X"EEEEEFEE"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_1_Q,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i1
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i13 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(7),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i12
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i15 : LUT5
    generic map(
      INIT => X"88800800"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(4),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_1,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_config_TDO_2,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i14
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i16 : LUT5
    generic map(
      INIT => X"11100100"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(4),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_1,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_ID_TDO_2,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i15_2282
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i113 : LUT6
    generic map(
      INIT => X"5515541445054404"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(24),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(0),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(8),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i112
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i114 : LUT6
    generic map(
      INIT => X"8A820A0288800800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(12),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(28),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(4),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i113_2286
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i115 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(20),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i114_2287
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i116 : LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(16),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO111118,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i113_2286,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i114_2287,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i112,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i115_2288
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i117 : LUT6
    generic map(
      INIT => X"5515541445054404"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(26),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(2),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(10),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i116_2289
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i118 : LUT6
    generic map(
      INIT => X"8A820A0288800800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(14),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(30),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(6),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i117_2290
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i119 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(22),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i118_2291
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i120 : LUT6
    generic map(
      INIT => X"BBBBBBB0FFFFFFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(18),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO111118,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i117_2290,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i118_2291,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i116_2289,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i119_2292
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i121 : LUT6
    generic map(
      INIT => X"5515541445054404"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(25),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(9),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i120_2293
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i122 : LUT6
    generic map(
      INIT => X"8A820A0288800800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(13),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(29),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(5),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i121_2294
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i123 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(21),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i122_2295
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i124 : LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(17),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO111118,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i121_2294,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i122_2295,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i120_2293,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i123_2296
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i125 : LUT6
    generic map(
      INIT => X"5515541445054404"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(27),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(3),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(11),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i124_2297
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i126 : LUT6
    generic map(
      INIT => X"8A820A0288800800"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(15),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(31),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(7),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i125_2298
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i127 : LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(23),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i126_2299
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i128 : LUT6
    generic map(
      INIT => X"BBBBBBB0FFFFFFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(19),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO111118,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i125_2298,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i126_2299,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i124_2297,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i127_2300
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i129 : LUT6
    generic map(
      INIT => X"FFFFFFFFD5808080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i127_2300,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i123_2296,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i119_2292,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i115_2288,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i128_2301
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i133 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20_Q,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16_Q,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132_2303
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i134 : LUT5
    generic map(
      INIT => X"B931A820"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17_Q,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i133_2304
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135 : LUT5
    generic map(
      INIT => X"B931A820"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24_Q,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i134_2305
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i136 : LUT6
    generic map(
      INIT => X"AA8AA88822022000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i133_2304,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132_2303,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i134_2305,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135_2306
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i137 : LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0_Q,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i136_2307
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i139 : LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA8880"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i110,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i131,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i137_2308,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i16_2283,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i1,
      O => U0_Debug_mdm_0_tdo
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data1_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      O => N90
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_shifting_Data1 : LUT6
    generic map(
      INIT => X"AAAAAAAA8AAAAAAA"
    )
    port map (
      I0 => U0_Debug_mdm_0_shift,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_data_cmd_AND_376_o1,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I5 => N90,
      O => U0_microblaze_0_mdm_bus_Dbg_Shift
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT2_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      O => N92
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT2 : LUT6
    generic map(
      INIT => X"DF5FD5558A0A8000"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_command_0_equal_17_o,
      I3 => N92,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(6),
      I5 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(5),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_1_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT4_SW0 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      O => N94
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT4 : LUT6
    generic map(
      INIT => X"DF5FD5558A0A8000"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_command_0_equal_17_o,
      I3 => N94,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(4),
      I5 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_3_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_SW0 : LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(3),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(6),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(0),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      O => N96
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected : LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(5),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(1),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(7),
      I3 => N96,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(4),
      I5 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_tdi_shifter(2),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_sync_detected_2131
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_0 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_0_glue_set_2313,
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_0_528
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_1 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_1_glue_set_2314,
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_1_529
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_glue_set_2315,
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_527
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_2 : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_2_glue_set_2316,
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_2_530
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i : FDS
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst_2317,
      S => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_394
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1_First_Bit_First_Bit_I : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1_First_Bit_First_Bit_I_glue_set_2318,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set_2319,
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_706
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set_2320,
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_707
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_error_interrupt : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_error_interrupt_glue_set_2321,
      R => U0_LMB_Rst_91,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_error_interrupt_377
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_2322,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_2324,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_carry
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_2325,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_set_2327,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_clr_NM_BRK,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_ce
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_set : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_ce,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Ext_NM_BRK_i_86,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_set_2327
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set_2328,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set_2329,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_1691
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_0 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_0_glue_set_2330,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_1 : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_1_glue_set_2331,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set_2332,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_1713
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set : LUT5
    generic map(
      INIT => X"FFFF0222"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o111,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(10),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4177_o,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_glue_set_2332
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_glue_set_2334,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_849
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_glue_set : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_PWR_12_o_MUX_4237_o,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sign_Extend_glue_set_2334
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set_2335,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_866
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i : FDRE
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set_2336,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_867
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set_2337,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_1710
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n : FDS
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst_2339,
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1711
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set_2340,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_1712
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set_2341,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1714
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set_2342,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_1715
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_Instr_Fetch_FDRSE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert_1817,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_CPU,
      Q => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Dbg_Inhibit_EX_FDRSE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_point_hit,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_1,
      Q => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_Using_FPGA_Stop_CPU_FDRSE : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_point_hit,
      R => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_single_Step_CPU_2,
      Q => U0_microblaze_I_LOCKSTEP_Master_Out_9_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_glue_set_2343,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_1900
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_glue_set : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1_1906,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1_1905,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_command_reg_clear_glue_set_2343
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => NlwRenamedSig_OI_N1,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_set_2345,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_ce
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_set : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_ce,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_set_Ext_BRK_2172,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_set_2345
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Test_Equal,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Zero_Detect_I_Using_FPGA_Part_Of_Zero_Carry_Start_rt_2346
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_select_ALU_Carry_1725,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_New_Carry_MUXCY_rt_2347
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1711,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_clean_iReady_MuxCY_rt_2348
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_1858,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Using_PC_Breakpoints_All_PC_Brks_0_address_hit_I_Using_FPGA_The_First_BreakPoints_MUXCY_Post_rt_2349

    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(2),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_2350
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_2351
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_2352
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(2),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_2_Used_MuxCY_MUXCY_L_I_rt_2353
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_1_Used_MuxCY_MUXCY_L_I_rt_2354
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_0_Used_MuxCY_MUXCY_L_I_rt_2355
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_XORCY_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_RX_FIFO_I_Addr_Counters_3_XORCY_I_rt_2356
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_XORCY_I_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr(3),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_TX_FIFO_I_Addr_Counters_3_XORCY_I_rt_2357
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i : FDR
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i_rstpot_2361,
      R => U0_LMB_Rst_91,
      Q => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot_2362,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_1722
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot_2363,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_rstpot_2364,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_i,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_1858,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_rstpot_2365
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0 : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_0_rstpot_2365,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step : FDR
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_rstpot_2366,
      R => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_1865
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N : FDS
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_rstpot_2367,
      S => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_1858
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_not_First_Out1_344,
      I1 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_363,
      I2 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_362,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_rstpot_2368
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_rstpot_2368,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_363
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_not_First_Out1_346,
      I1 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_364,
      I2 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_363,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_rstpot_2369
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_rstpot_2369,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_364
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_not_First_Out1_348,
      I1 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_365,
      I2 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_4_Divide_I_Clk_En_Out_i_364,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_rstpot_2370
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_rstpot_2370,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_365
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_not_First_Out1_350,
      I1 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_366,
      I2 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_5_Divide_I_Clk_En_Out_i_365,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_rstpot_2371
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_rstpot_2371,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_366
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_not_First_Out1_352,
      I1 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_367,
      I2 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_6_Divide_I_Clk_En_Out_i_366,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_rstpot_2372
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_rstpot_2372,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_367
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_not_First_Out1_354,
      I1 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_368,
      I2 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_7_Divide_I_Clk_En_Out_i_367,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_rstpot_2373
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_rstpot_2373,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_368
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_not_First_Out1_356,
      I1 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_369,
      I2 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_8_Divide_I_Clk_En_Out_i_368,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_rstpot_2374
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_rstpot_2374,
      Q => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_369
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_not_First_Out1_358,
      I1 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i,
      I2 => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_9_Divide_I_Clk_En_Out_i_369,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i_rstpot_2375
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i_rstpot_2375,
      Q => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_rstpot : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_not_First_Out1_372,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_2_Divide_I_Clk_En_Out_i_376,
      O => 
U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_rstpot_2376
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      D => 
U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_rstpot_2376,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot_2377,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_395
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot_2378,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_653
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot_2379,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_655
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_rstpot_2380,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_1728
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_rstpot_2381,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_832
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_rstpot_2382,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_1729
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_rstpot_2383,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_1734
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_rstpot_2384,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_rstpot_2385,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_1924
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_rstpot_2386,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_1925
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_rstpot_2387,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_1923
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_rstpot_2388,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_1926
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_rstpot_2389,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_1927
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_rstpot_2390,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_1928
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot_2391,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_rstpot_2392,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_714
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase : FD
    port map (
      C => Clk,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_rstpot1_2393,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX : FDE
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_n0073_inv,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_GND_4434_o_MUX_4831_o,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_previous_RX_691
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => Clk,
      CE => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_n0073_inv,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_GND_4434_o_MUX_4833_o,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_690
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_GND_4434_o_MUX_4850_o,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_385
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1 : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_PWR_128_o_MUX_4828_o,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_1_693
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count7,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count6,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count5,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count4,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count3,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count2,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count1,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(0),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(1),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(2),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(3),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(4),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(5),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(6),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(7),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(8),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(9),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(10),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(11),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(12),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(13),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(14),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(15),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(16),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(17),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(18),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(19),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(20),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(21),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg_32 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_rd_reg(32),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(32)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_hit_1(0),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_stop_CPU_1_1990,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_16_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_17_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1862,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_18_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_delay_slot_instr_1860,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_19_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Full_32_bit_1_1861,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_20_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_mem_Strobe,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_22_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_brki_hit_1_1987,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_23_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_running_clock_1_1989,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_24_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_local_sig_2_Q,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_25_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_capture,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_sleep_1_1988,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_status_reg_27_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_hit_1_0 : FD
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit(0),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_hit_1(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(1),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_1 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(2),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_2 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(3),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(4),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(5),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(6),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_6 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(7),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_7 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(8),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(9),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_9 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(10),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_10 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(11),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_11 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(12),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_12 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(13),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_13 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(14),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_14 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(15),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_15 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(16),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_16 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(17),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_17 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(18),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_18 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(19),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_19 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(20),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_20 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(21),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_21 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_22 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_23 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_24 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_25 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_26 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_27 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_28 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_29 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_30 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK_31 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      D => U0_Debug_mdm_0_tdi,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Instr_Reg_TCK(31)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr2_TCK : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr2_TCK_1984
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_stop_CPU_1 : FD
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_LOCKSTEP_Master_Out_5_Q,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_stop_CPU_1_1990
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_0_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_4_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_update,
      CE => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8_Q
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_GND_164_o_PWR_65_o_MUX_4604_o,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_New_Dbg_Instr_TCK_1986
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_brki_hit_1 : FD
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit_1901,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_dbg_brki_hit_1_1987
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_running_clock_1 : FD
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_running_clock_1939,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_running_clock_1_1989
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En_1_1985
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_sleep_1 : FD
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_714,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Status_Reg_Handle_sleep_1_1988
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(2),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(3),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(4),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(5),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(6),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(7),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(8),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(9),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(8)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(10),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(9)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(11),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(10)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(12),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(11)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(13),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(12)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(14),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(13)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(15),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(14)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(16),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(15)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(17),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(18),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(17)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_18 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(19),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(18)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_19 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(20),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(19)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_20 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(21),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(20)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_21 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(22),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(21)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_22 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(23),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(22)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_23 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(24),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(23)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_24 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(25),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(24)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_25 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(26),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(25)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_26 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(27),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(26)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_27 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(28),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(27)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_28 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(29),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(28)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_29 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(30),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_30 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(31),
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(30)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain_31 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_tdi,
      Q => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_datain(31)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot_2358,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_689
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot_2359,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_688
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i : FD
    port map (
      C => Clk,
      D => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot_2360,
      Q => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_384
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(1),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(2),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(3),
      O => N98
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i111 : LUT6
    generic map(
      INIT => X"8080808080008080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_1776,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I5 => N98,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i110
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_rstpot : LUT5
    generic map(
      INIT => X"FFDFAA8A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_1865,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_ok_To_Stop,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_1926,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_rstpot_2366
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot : LUT5
    generic map(
      INIT => X"14440444"
    )
    port map (
      I0 => U0_LMB_Rst_91,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_688,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(8),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_rstpot_2359
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst : LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_394,
      I1 => U0_LMB_Rst_91,
      I2 => U0_iomodule_0_uart_tx_write,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_395,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_glue_rst_2317
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_ce : LUT5
    generic map(
      INIT => X"FF7FAA2A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1711,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I3 => U0_ilmb_M_AddrStrobe,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_ce_2338
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot : LUT6
    generic map(
      INIT => X"5555444404444444"
    )
    port map (
      I0 => U0_LMB_Rst_91,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_689,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_688,
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      I5 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_start_Edge_Detected_690,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_running_rstpot_2358
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => U0_LMB_Rst_91,
      I1 => U0_iomodule_0_uart_rx_read,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_385,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_384,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_rstpot_2360
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_rstpot1 : LUT4
    generic map(
      INIT => X"1410"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_rstpot1_2393
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot : LUT4
    generic map(
      INIT => X"BA10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_ilmb_M_AddrStrobe,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_1722,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4150_o15,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_rstpot_2362
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_rstpot : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_Ext_BRK_FDRSE_glue_ce,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Ext_NM_BRK_FDRSE_glue_ce,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_FSL_Atomic_AND_167_o1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_rstpot_2382
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot : LUT5
    generic map(
      INIT => X"A2A2F3A2"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1711,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_glue_ce_2333,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_rstpot_2391
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set : LUT5
    generic map(
      INIT => X"FFF88F88"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_N,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val2_n_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_FPGA_Force_Val2_FDRSE_glue_set_2328
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot : LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => U0_LMB_Rst_91,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0),
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_rstpot_2377
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot : LUT5
    generic map(
      INIT => X"11110010"
    )
    port map (
      I0 => U0_LMB_Rst_91,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_655,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_394,
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_653,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_rstpot_2378
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot : LUT5
    generic map(
      INIT => X"11111000"
    )
    port map (
      I0 => U0_LMB_Rst_91,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_395,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Data_Enable,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_Start_653,
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_655,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_rstpot_2379
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_rstpot : LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_714,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I2 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_IRQ,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Dbg_Wakeup_276,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_rstpot_2383
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_0_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_0_OR_312_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_0_528,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_error_interrupt_377,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_0_glue_set_2313
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_1_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_1_OR_311_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_1_529,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_data_is_sent_395,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_1_glue_set_2314
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_7_OR_309_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_527,
      I2 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_7_glue_set_2315
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_2_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_INTC_WRITE_CIAR_fast_ack_2_OR_310_o,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_2_530,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_385,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_2_glue_set_2316
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_iomodule_0_uart_status_read,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_707,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_frame_error_glue_set_2320
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set : LUT6
    generic map(
      INIT => X"5555555504044404"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_write_Reg_PWR_12_o_MUX_4173_o11_2260,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_glue_set_2329
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_glue_ce : LUT6
    generic map(
      INIT => X"5555002055750020"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_1606,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I3 => N44,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_glue_ce_2333
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_1734,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_1710,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0943,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_glue_set_2337
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1053_inv_1610,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1714,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0922_1674,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_glue_set_2341
    );
  U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i_rstpot : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_Implement_FIT_Using_SRL16s_SRL16s_10_Divide_I_Clk_En_Out_i,
      I1 => NlwRenamedSig_OI_U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i,
      O => U0_iomodule_0_IOModule_Core_I1_FIT_I1_toggle_i_rstpot_2361
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set : LUT5
    generic map(
      INIT => X"BAFFFFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_glue_set_2335
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set : LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_glue_set_2336
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst : LUT6
    generic map(
      INIT => X"AAAAAAAA8AAAAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_ce_2338,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_1711,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709,
      I5 => U0_ilmb_M_AddrStrobe,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_nonvalid_IFetch_n_glue_rst_2339
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_inHibit_EX_MUX_4104_o,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I2 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_rstpot_2363
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_rstpot : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_GND_12_o_MUX_4276_o,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_9_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_rstpot_2364
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_rstpot : LUT5
    generic map(
      INIT => X"FFDFAA8A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_ok_To_Stop,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_step_1865,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_1858,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_Step_N_rstpot_2367
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_rstpot : LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Valid_Instr_rstpot_2381
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_6_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_rstpot_2384
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_4_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_PC_rstpot_2385
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_3_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_read_register_MSR_rstpot_2386
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_5_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_continue_from_brk_rstpot_2387
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(2),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_2_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_rstpot_2388
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_11_1921,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_rstpot_2389
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_rstpot : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_1(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Detect_Commands_sample_0_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_rstpot_2390
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i17_SW0 : LUT5
    generic map(
      INIT => X"FFFF1110"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i14,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i15_2282,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i12,
      O => N100
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i17 : LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(1),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(2),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(3),
      I4 => N100,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i16_2283
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132 : LUT6
    generic map(
      INIT => X"A888A8A820002020"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_Dbg_Reg_En_5_Q,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_Dbg_Reg_En_7_Q,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i128_2301,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_data_read_reg(32),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      I5 => N102,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i131
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o111 : LUT6
    generic map(
      INIT => X"5555555555555557"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(2),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(3),
      I5 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_1776
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n01281 : LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I1 => U0_Debug_mdm_0_sel,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_n0128
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2),
      I5 => U0_Debug_mdm_0_sel,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_data_cmd_AND_375_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_In : LUT6
    generic map(
      INIT => X"7715771566047715"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd1_631,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_630,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack(0),
      I4 => N4,
      I5 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_21,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_In_503
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_7_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Shift,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(7),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(7)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_6_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Shift,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(6),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(6)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_5_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Shift,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(5)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_4_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Shift,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(4)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_3_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Shift,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(3),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(3)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_2_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Shift,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(2),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(2)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_1_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Shift,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut_0_Q : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_microblaze_0_mdm_bus_Dbg_Shift,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_shift_count_lut(0)
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0346_inv1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(0),
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      I3 => U0_iomodule_0_lmb_abus_Q(2),
      I4 => U0_iomodule_0_lmb_abus_Q(3),
      I5 => U0_iomodule_0_lmb_reg_write_309,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0346_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0342_inv1 : LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_write_309,
      I1 => U0_iomodule_0_lmb_abus_Q(5),
      I2 => U0_iomodule_0_lmb_abus_Q(0),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_lmb_abus_Q(3),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0342_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0334_inv1 : LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(2),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      I4 => U0_iomodule_0_lmb_abus_Q(0),
      I5 => U0_iomodule_0_lmb_reg_write_309,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0334_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0338_inv1 : LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_write_309,
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(0),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(2),
      I5 => U0_iomodule_0_lmb_abus_Q(3),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0338_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0330_inv1 : LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_write_309,
      I1 => U0_iomodule_0_lmb_abus_Q(3),
      I2 => U0_iomodule_0_lmb_abus_Q(0),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(4),
      I5 => U0_iomodule_0_lmb_abus_Q(2),
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0330_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0322_inv1 : LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_lmb_abus_Q(3),
      I2 => U0_iomodule_0_lmb_abus_Q(4),
      I3 => U0_iomodule_0_lmb_abus_Q(2),
      I4 => U0_iomodule_0_lmb_abus_Q(0),
      I5 => U0_iomodule_0_lmb_reg_write_309,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0322_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0318_inv1 : LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(2),
      I1 => U0_iomodule_0_lmb_abus_Q(4),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(3),
      I4 => U0_iomodule_0_lmb_abus_Q(0),
      I5 => U0_iomodule_0_lmb_reg_write_309,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0318_inv
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0326_inv1 : LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(4),
      I1 => U0_iomodule_0_lmb_abus_Q(3),
      I2 => U0_iomodule_0_lmb_abus_Q(5),
      I3 => U0_iomodule_0_lmb_abus_Q(2),
      I4 => U0_iomodule_0_lmb_abus_Q(0),
      I5 => U0_iomodule_0_lmb_reg_write_309,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_n0326_inv
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(3),
      I1 => U0_iomodule_0_lmb_reg_read_279,
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => U0_iomodule_0_lmb_abus_Q(5),
      I4 => U0_iomodule_0_lmb_abus_Q(1),
      I5 => U0_iomodule_0_lmb_abus_Q(4),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Read_RX_Data_inv
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv1 : LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
    port map (
      I0 => U0_iomodule_0_lmb_abus_Q(5),
      I1 => U0_iomodule_0_lmb_abus_Q(1),
      I2 => U0_iomodule_0_lmb_abus_Q(2),
      I3 => U0_iomodule_0_lmb_abus_Q(4),
      I4 => U0_iomodule_0_lmb_reg_read_279,
      I5 => U0_iomodule_0_lmb_abus_Q(3),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_UART_Status_Read_inv
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_Mmux_data_Read_Mask_16_11 : LUT4
    generic map(
      INIT => X"BA8A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_doublet_Read_i_867,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_851,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_data_Read_Mask(16)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Mmux_rst_Values_II21 : LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_1713,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_new_Carry,
      I4 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_rst_Values_II(29)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I11 : LUT6
    generic map(
      INIT => X"FFFFFFFF44444440"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_load_Store_i_1708,
      I2 => U0_dlmb_Sl_Ready(0),
      I3 => U0_dlmb_Sl_Ready(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_1728,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_PipeRun_s_I1
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PC_Incr1 : LUT6
    generic map(
      INIT => X"0707070700070707"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_buffer_Addr(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_of_Valid,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_1712,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_hold_I_1722,
      I5 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_pc_Incr
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force1_i11 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_1606,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force1_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_instr_OF_10_MUX_4402_o11 : LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(10),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_1606,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_instr_OF_10_MUX_4402_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4396_o11 : LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_1606,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_GND_12_o_GND_12_o_MUX_4396_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Reg_Write_Low21 : LUT6
    generic map(
      INIT => X"4444444404040400"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_1724,
      I3 => U0_dlmb_Sl_Ready(1),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Reg_1691,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_reg_Write_dbg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o1111 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(2),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4241_o111
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force_Val1_i11 : LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(9),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(8),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x181_1606,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force_Val1_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_alu_Op_II11 : LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_reg1_Addr(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_alu_Op_II(0)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg1 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(0),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(1),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(2),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Valid_Reg
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_223_o1 : 
LUT6
    generic map(
      INIT => X"0000000EEEEEEEEE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_1928,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold_1903,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_1927,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold_1902,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop_834,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_ok_To_Stop,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_223_o

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed1 : LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA02"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_ok_To_Stop,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold_1903,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_1928,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Dbg_Clean_Stop_834,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_1927,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold_1902,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit_dbg_brki_hit_OR_231_o1 : LUT4
    generic map(
      INIT => X"8F88"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_of_brki_0x18,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_brki_hit_1901,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit_dbg_brki_hit_OR_231_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_Area_Debug_Control_point_hit11 : LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_1927,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold_1902,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_normal_stop_cmd_i_1928,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_normal_stop_cmd_hold_1903,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_dbg_hit_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_point_hit
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0345_inv1 : LUT5
    generic map(
      INIT => X"FFFF0222"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_start_single_cmd_1926,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_n0345_inv
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count_xor_0_11 : LUT6
    generic map(
      INIT => X"A888AAAAABBBAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_5_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_single_step_count(1),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mcount_single_step_count
    );
  U0_dlmb_DBus_Oring_Res_23_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(8),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(8),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(23),
      O => U0_dlmb_LMB_ReadDBus(23)
    );
  U0_dlmb_DBus_Oring_Res_22_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(9),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(9),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(22),
      O => U0_dlmb_LMB_ReadDBus(22)
    );
  U0_dlmb_DBus_Oring_Res_21_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(10),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(10),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(21),
      O => U0_dlmb_LMB_ReadDBus(21)
    );
  U0_dlmb_DBus_Oring_Res_20_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(11),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(11),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(20),
      O => U0_dlmb_LMB_ReadDBus(20)
    );
  U0_dlmb_DBus_Oring_Res_19_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(12),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(12),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(19),
      O => U0_dlmb_LMB_ReadDBus(19)
    );
  U0_dlmb_DBus_Oring_Res_18_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(13),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(13),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(18),
      O => U0_dlmb_LMB_ReadDBus(18)
    );
  U0_dlmb_DBus_Oring_Res_17_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(14),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(14),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(17),
      O => U0_dlmb_LMB_ReadDBus(17)
    );
  U0_dlmb_DBus_Oring_Res_16_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(15),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(15),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(16),
      O => U0_dlmb_LMB_ReadDBus(16)
    );
  U0_dlmb_DBus_Oring_Res_15_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(16),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(16),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(15),
      O => U0_dlmb_LMB_ReadDBus(15)
    );
  U0_dlmb_DBus_Oring_Res_14_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(17),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(17),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(14),
      O => U0_dlmb_LMB_ReadDBus(14)
    );
  U0_dlmb_DBus_Oring_Res_13_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(18),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(18),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(13),
      O => U0_dlmb_LMB_ReadDBus(13)
    );
  U0_dlmb_DBus_Oring_Res_12_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(19),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(19),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(12),
      O => U0_dlmb_LMB_ReadDBus(12)
    );
  U0_dlmb_DBus_Oring_Res_11_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(20),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(20),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(11),
      O => U0_dlmb_LMB_ReadDBus(11)
    );
  U0_dlmb_DBus_Oring_Res_10_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(21),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(21),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(10),
      O => U0_dlmb_LMB_ReadDBus(10)
    );
  U0_dlmb_DBus_Oring_Res_9_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(22),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(22),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(9),
      O => U0_dlmb_LMB_ReadDBus(9)
    );
  U0_dlmb_DBus_Oring_Res_8_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(23),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(23),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(8),
      O => U0_dlmb_LMB_ReadDBus(8)
    );
  U0_dlmb_DBus_Oring_Res_7_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(24),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(24),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(7),
      O => U0_dlmb_LMB_ReadDBus(7)
    );
  U0_dlmb_DBus_Oring_Res_6_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(25),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(25),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(6),
      O => U0_dlmb_LMB_ReadDBus(6)
    );
  U0_dlmb_DBus_Oring_Res_5_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(26),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(26),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(5),
      O => U0_dlmb_LMB_ReadDBus(5)
    );
  U0_dlmb_DBus_Oring_Res_4_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(27),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(27),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(4),
      O => U0_dlmb_LMB_ReadDBus(4)
    );
  U0_dlmb_DBus_Oring_Res_3_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(28),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(28),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(3),
      O => U0_dlmb_LMB_ReadDBus(3)
    );
  U0_dlmb_DBus_Oring_Res_2_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(29),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(29),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(2),
      O => U0_dlmb_LMB_ReadDBus(2)
    );
  U0_dlmb_DBus_Oring_Res_1_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(30),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(30),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(1),
      O => U0_dlmb_LMB_ReadDBus(1)
    );
  U0_dlmb_DBus_Oring_Res_0_1 : LUT6
    generic map(
      INIT => X"FFFFEEE0EEE0EEE0"
    )
    port map (
      I0 => U0_iomodule_0_lmb_reg_read_Q_310,
      I1 => U0_iomodule_0_lmb_reg_write_309,
      I2 => U0_iomodule_0_IOModule_Core_I1_intc_cipr(31),
      I3 => U0_iomodule_0_IOModule_Core_I1_GPI_I1_GPI_In(31),
      I4 => U0_dlmb_Sl_Ready(0),
      I5 => U0_dlmb_port_BRAM_Din(0),
      O => U0_dlmb_LMB_ReadDBus(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mmux_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT81 : LUT6
    generic map(
      INIT => X"8088888888888888"
    )
    port map (
      I0 => U0_Debug_mdm_0_capture,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_fifo_DOut(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_GND_4371_o_data_cmd_AND_376_o1,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Use_UART_tdo_reg_0_Use_UART_fifo_DOut_0_mux_28_OUT_7_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o1 : LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(0),
      I1 => U0_Debug_mdm_0_sel,
      I2 => U0_Debug_mdm_0_shift,
      I3 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(1),
      I4 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(3),
      I5 => U0_Debug_mdm_0_MDM_Core_I1_PORT_Selector(2),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SEL_SHIFT_AND_374_o
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_fast_state_FSM_FFd2_In_SW0 : LUT4
    generic map(
      INIT => X"0777"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_1_537,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_1_529,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_0_528,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_0_535,
      O => N4
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Mmux_op2_I12 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_Mmux_op2_I1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_23_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Mmux_op2_I12 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(6),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_Mmux_op2_I1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_22_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Mmux_op2_I12 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(5),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_Mmux_op2_I1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_21_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Mmux_op2_I12 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(4),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_Mmux_op2_I1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_20_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Mmux_op2_I12 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_Mmux_op2_I1,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_19_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_92_o : LUT6
    generic map(
      INIT => X"0000004000400040"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I3 => N48,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_PWR_12_o_instr_OF_6_Select_92_o_1634
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_pc_brk_insert_SW0 : LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold_1902,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182_1603,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x18,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183_2267,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184_2268,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8_Q,
      O => N74
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_error_interrupt_glue_set : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_384,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_385,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_RX_Frame_Error,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_error_interrupt_glue_set_2321
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Carry_I_1713,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce_2323,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_2324
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_0_glue_set : LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_1677,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_dynamic_instr_Address_old_IE_value_1727,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3_Q,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt_i,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_0_glue_set_2330
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i132_SW0 : LUT6
    generic map(
      INIT => X"FD75B931EC64A820"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(6),
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_shift_count(7),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_7_1778,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_8_1780,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_71_1779,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_TDO_Config_Word_6_1777,
      O => N102
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend_0_1 : LUT6
    generic map(
      INIT => X"FFEFBBAB54441000"
    )
    port map (
      I0 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext8_851,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Sext16_850,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(16),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(24),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_quadlet_Read_i_866,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Result_Mux_I_DATA_SIZE_gt_8_DATA_SIZE_gt_16_Mask_DOUBLET_MSB_Upper_extend(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1_First_Bit_First_Bit_I_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFFBAAA8AAA"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(1),
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_stop_Bit_Position_688,
      I2 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_sample_Point,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_No_Dynamic_BaudRate_UART_FIT_I_Implement_FIT_Using_SRL16s_SRL16s_3_Divide_I_Clk_En_Out_i_382,
      I4 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data(0),
      I5 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_mid_Start_Bit,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_Convert_Serial_To_Parallel_1_First_Bit_First_Bit_I_glue_set_2318
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set : LUT6
    generic map(
      INIT => X"0222577702220222"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_1712,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_if_debug_ready_i_710,
      I2 => U0_ilmb_cntlr_Sl_Rdy_74,
      I3 => U0_ilmb_cntlr_lmb_as_73,
      I4 => U0_ilmb_M_AddrStrobe,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_missed_IFetch_glue_set_2340
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_rstpot : LUT6
    generic map(
      INIT => X"1111111110001010"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_active_wakeup_1734,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mbar_sleep_1710,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_write_Addr_I(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_1715,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_714,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_rstpot_2392
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set : LUT4
    generic map(
      INIT => X"8F88"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_new_rx_data_write_385,
      I1 => U0_iomodule_0_IOModule_Core_I1_Using_UART_RX_UART_RX_I1_rx_data_exists_i_384,
      I2 => U0_iomodule_0_uart_status_read,
      I3 => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_706,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_overrun_error_glue_set_2319
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set : LUT6
    generic map(
      INIT => X"BABABABABAAA8AAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt_i,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_1720,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Op1_Low(0),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_1677,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_30_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_2325
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"4404400077377333"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(9),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I5 => N6,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_9_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"4404400077377333"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(8),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I5 => N8,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_8_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"4404400077377333"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(7),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I5 => N10,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_7_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"4404400077377333"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(6),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I5 => N12,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_6_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"4404400077377333"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(5),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I5 => N14,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_5_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"4404400077377333"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(4),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I5 => N16,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_4_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"4404400077377333"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(3),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I5 => N18,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_3_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"4404400077377333"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(2),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I5 => N20,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_2_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"4404400077377333"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I5 => N22,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_1_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"4404400077377333"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(15),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I5 => N30,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_15_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"4404400077377333"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(14),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I5 => N32,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_14_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"4404400077377333"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(13),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I5 => N34,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_13_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"4404400077377333"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(12),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I5 => N36,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_12_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"4404400077377333"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(11),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I5 => N38,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_11_Operand_Select_Bit_I_op2_I
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_Mmux_op2_I1 : LUT6
    generic map(
      INIT => X"4404400077377333"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_2nd_Phase_1220,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_opsel2_Imm,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_using_Imm_855,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Size_17to32_imm_Reg(10),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_imm_Value(0),
      I5 => N40,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Operand_Select_I_Using_FPGA_OpSelect_Bits_10_Operand_Select_Bit_I_op2_I
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i138 : LUT5
    generic map(
      INIT => X"40404000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i136_2307,
      I4 => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i135_2306,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mmux_TDO_i137_2308
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o111 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_GND_12_o_GND_12_o_MUX_4333_o11
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit1 : LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x182_1603,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x18,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x183_2267,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_OF_brki_0x184_2268,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_8_Q,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_of_brki_hit
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce : LUT6
    generic map(
      INIT => X"5410FEBA54105410"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_LWX_SWX_Write_Carry,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_MTSMSR_Write,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_carry,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_Shift_Logic_Module_I_op1_shift_29_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1714,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1706,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_29_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_ce_2323
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set : LUT6
    generic map(
      INIT => X"FFFFFFFFBAAA8AAA"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_bip_Active,
      I1 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ex_Valid_1726,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_mtsmsr_write_i_1720,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_op1_i(28),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_set_BIP,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Data_Flow_I_MSR_Reg_I_Using_FPGA_MSR_Bits_28_Using_MSR_Reg_Bit_MSR_Reg_Bit_I_MSR_I_glue_set_2322
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_1_glue_set : LUT5
    generic map(
      INIT => X"10FF1010"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Using_dynamic_instr_Address_old_IE_value_1727,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_control_reg_3_Q,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_enable_Interrupt_i,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_enable_Interrupts_I_1677,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_intr_2nd_cycle_1719,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Interrupt_Ack_1_glue_set_2331
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_rstpot : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1706,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_sync_reset_782,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_reservation_1714,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_swx_ready_rstpot_2380
    );
  U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_22 : LUT5
    generic map(
      INIT => X"07770000"
    )
    port map (
      I0 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_1_537,
      I1 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_1_529,
      I2 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cier_0_535,
      I3 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_cisr_0_528,
      I4 => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Mmux_Using_Fast_mux_res_0_21,
      O => U0_iomodule_0_IOModule_Core_I1_intr_ctrl_I1_Using_Fast_mux_res(0, 1)
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mmux_force2_i11 : LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(0),
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(3),
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(1),
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(4),
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_instr_OF(5),
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_force2_i
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_225_o1 : 
LUT6
    generic map(
      INIT => X"EEE0E0E0EEEEEEEE"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_force_stop_cmd_i_1927,
      I1 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_force_stop_cmd_hold_1902,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_jump,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_inHibit_EX_1709,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      O => 
U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Area_Debug_Control_stopping_allowed_Area_Debug_Control_stopping_allowed_OR_225_o

    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(4),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      O => N106
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_which_pc1 : LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(3),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(0),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(1),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(2),
      I4 => N106,
      I5 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_which_pc
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set : LUT6
    generic map(
      INIT => X"AA2AFFFFAA2AAA2A"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_ifetch_carry2,
      I1 => N58,
      I2 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_Mul_Handling_mbar_first_1736,
      I3 => U0_microblaze_I_LOCKSTEP_Master_Out_2_Q,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_combined_iready,
      I5 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_1715,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_glue_set_2342
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En_0_1 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_1776,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Control_Reg_En
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En_0_1 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_1776,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Command_Reg_En
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o121 : LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(6),
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(5),
      I2 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_command(7),
      I3 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      I4 => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Mmux_GND_164_o_PWR_65_o_MUX_4604_o11_1776,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_Instr_Insert_Reg_En
    );
  U0_dlmb_Ready_ORing_i1 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => U0_dlmb_cntlr_Sl_Rdy_2070,
      I1 => U0_dlmb_cntlr_lmb_as_2071,
      I2 => U0_iomodule_0_lmb_reg_read_Q_310,
      I3 => U0_iomodule_0_lmb_reg_write_309,
      O => U0_dlmb_LMB_Ready
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n1053_inv_SW0 : LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA80"
    )
    port map (
      I0 => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_is_swx_I_1706,
      I1 => U0_dlmb_cntlr_Sl_Rdy_2070,
      I2 => U0_dlmb_cntlr_lmb_as_2071,
      I3 => U0_microblaze_I_MicroBlaze_Core_I_Area_of_PipeRun,
      I4 => U0_iomodule_0_lmb_reg_read_Q_310,
      I5 => U0_iomodule_0_lmb_reg_write_309,
      O => N52
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_0_11_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(0),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(0)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_1_11_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(1),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(1)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_Mmux_h_Cnt_2_11_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_mux_sel(2),
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_h_Cnt(2)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy_3_1_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_DataBits_655,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_cnt_cy(3)
    );
  U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_TX_Buffer_Empty_INV_313_o1_INV_0 : INV
    port map (
      I => U0_iomodule_0_IOModule_Core_I1_Using_UART_TX_UART_TX_I1_tx_buffer_empty_i_394,
      O => U0_iomodule_0_IOModule_Core_I1_Using_UART_Uart_Control_Status_I1_TX_Buffer_Empty_INV_313_o
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n09271_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_take_Intr_Now_III,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_n0927
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_1715,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_iFetch_In_Progress_n
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_writing_1724,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_dready_Valid
    );
  U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_no_sleeping1_INV_0 : INV
    port map (
      I => U0_microblaze_I_MicroBlaze_Core_I_Area_Decode_I_sleep_i_714,
      O => U0_microblaze_I_MicroBlaze_Core_I_Area_Implement_Debug_Logic_Master_Core_Debug_Area_no_sleeping
    );
  U0_dlmb_cntlr_lmb_mux_I_one_lmb_pselect_mask_lmb_CS_0_1_INV_0 : INV
    port map (
      I => U0_dlmb_M_ABus(0),
      O => U0_dlmb_cntlr_lmb_select
    );
  U0_Debug_mdm_0_MDM_Core_I1_SEL_inv1_INV_0 : INV
    port map (
      I => U0_Debug_mdm_0_sel,
      O => U0_Debug_mdm_0_MDM_Core_I1_SEL_inv
    );
  U0_Debug_mdm_0_MDM_Core_I1_SHIFT_inv1_INV_0 : INV
    port map (
      I => U0_Debug_mdm_0_shift,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Mcount_shift_Count_xor_0_11_INV_0 : INV
    port map (
      I => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_shift_Count(0),
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_Result(0)
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv1_INV_0 : INV
    port map (
      I => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd,
      O => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_data_cmd_inv
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1 : RAMB16BWER
    generic map(
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "NONE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "mb.lmb_bram_0.mem"
    )
    port map (
      REGCEA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_REGCEA_UNCONNECTED,
      CLKA => Clk,
      ENB => U0_dlmb_M_AddrStrobe,
      RSTB => NlwRenamedSig_OI_N1,
      CLKB => Clk,
      REGCEB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_REGCEB_UNCONNECTED,
      RSTA => NlwRenamedSig_OI_N1,
      ENA => U0_ilmb_M_AddrStrobe,
      DIPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIPA_1_UNCONNECTED,
      DIPA(0) => NlwRenamedSig_OI_N1,
      WEA(3) => NlwRenamedSig_OI_N1,
      WEA(2) => NlwRenamedSig_OI_N1,
      WEA(1) => NlwRenamedSig_OI_N1,
      WEA(0) => NlwRenamedSig_OI_N1,
      DOA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_31_UNCONNECTED,
      DOA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_30_UNCONNECTED,
      DOA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_29_UNCONNECTED,
      DOA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_28_UNCONNECTED,
      DOA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_27_UNCONNECTED,
      DOA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_26_UNCONNECTED,
      DOA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_25_UNCONNECTED,
      DOA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_24_UNCONNECTED,
      DOA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_23_UNCONNECTED,
      DOA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_22_UNCONNECTED,
      DOA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_21_UNCONNECTED,
      DOA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_20_UNCONNECTED,
      DOA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_19_UNCONNECTED,
      DOA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_18_UNCONNECTED,
      DOA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_17_UNCONNECTED,
      DOA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_16_UNCONNECTED,
      DOA(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_15_UNCONNECTED,
      DOA(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_14_UNCONNECTED,
      DOA(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_13_UNCONNECTED,
      DOA(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_12_UNCONNECTED,
      DOA(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_11_UNCONNECTED,
      DOA(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_10_UNCONNECTED,
      DOA(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_9_UNCONNECTED,
      DOA(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOA_8_UNCONNECTED,
      DOA(7) => U0_ilmb_port_BRAM_Din(0),
      DOA(6) => U0_ilmb_port_BRAM_Din(1),
      DOA(5) => U0_ilmb_port_BRAM_Din(2),
      DOA(4) => U0_ilmb_port_BRAM_Din(3),
      DOA(3) => U0_ilmb_port_BRAM_Din(4),
      DOA(2) => U0_ilmb_port_BRAM_Din(5),
      DOA(1) => U0_ilmb_port_BRAM_Din(6),
      DOA(0) => U0_ilmb_port_BRAM_Din(7),
      ADDRA(13) => U0_ilmb_M_ABus(19),
      ADDRA(12) => U0_ilmb_M_ABus(20),
      ADDRA(11) => U0_ilmb_M_ABus(21),
      ADDRA(10) => U0_ilmb_M_ABus(22),
      ADDRA(9) => U0_ilmb_M_ABus(23),
      ADDRA(8) => U0_ilmb_M_ABus(24),
      ADDRA(7) => U0_ilmb_M_ABus(25),
      ADDRA(6) => U0_ilmb_M_ABus(26),
      ADDRA(5) => U0_ilmb_M_ABus(27),
      ADDRA(4) => U0_ilmb_M_ABus(28),
      ADDRA(3) => U0_ilmb_M_ABus(29),
      ADDRA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_ADDRA_0_UNCONNECTED,
      ADDRB(13) => U0_dlmb_M_ABus(19),
      ADDRB(12) => U0_dlmb_M_ABus(20),
      ADDRB(11) => U0_dlmb_M_ABus(21),
      ADDRB(10) => U0_dlmb_M_ABus(22),
      ADDRB(9) => U0_dlmb_M_ABus(23),
      ADDRB(8) => U0_dlmb_M_ABus(24),
      ADDRB(7) => U0_dlmb_M_ABus(25),
      ADDRB(6) => U0_dlmb_M_ABus(26),
      ADDRB(5) => U0_dlmb_M_ABus(27),
      ADDRB(4) => U0_dlmb_M_ABus(28),
      ADDRB(3) => U0_dlmb_M_ABus(29),
      ADDRB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_ADDRB_0_UNCONNECTED,
      DIB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_31_UNCONNECTED,
      DIB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_30_UNCONNECTED,
      DIB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_29_UNCONNECTED,
      DIB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_28_UNCONNECTED,
      DIB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_27_UNCONNECTED,
      DIB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_26_UNCONNECTED,
      DIB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_25_UNCONNECTED,
      DIB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_24_UNCONNECTED,
      DIB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_23_UNCONNECTED,
      DIB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_22_UNCONNECTED,
      DIB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_21_UNCONNECTED,
      DIB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_20_UNCONNECTED,
      DIB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_19_UNCONNECTED,
      DIB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_18_UNCONNECTED,
      DIB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_17_UNCONNECTED,
      DIB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_16_UNCONNECTED,
      DIB(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_15_UNCONNECTED,
      DIB(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_14_UNCONNECTED,
      DIB(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_13_UNCONNECTED,
      DIB(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_12_UNCONNECTED,
      DIB(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_11_UNCONNECTED,
      DIB(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_10_UNCONNECTED,
      DIB(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_9_UNCONNECTED,
      DIB(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIB_8_UNCONNECTED,
      DIB(7) => U0_dlmb_M_DBus(0),
      DIB(6) => U0_dlmb_M_DBus(1),
      DIB(5) => U0_dlmb_M_DBus(2),
      DIB(4) => U0_dlmb_M_DBus(3),
      DIB(3) => U0_dlmb_M_DBus(4),
      DIB(2) => U0_dlmb_M_DBus(5),
      DIB(1) => U0_dlmb_M_DBus(6),
      DIB(0) => U0_dlmb_M_DBus(7),
      DOPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOPA_0_UNCONNECTED,
      DIPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIPB_1_UNCONNECTED,
      DIPB(0) => NlwRenamedSig_OI_N1,
      DOPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOPB_0_UNCONNECTED,
      DOB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_31_UNCONNECTED,
      DOB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_30_UNCONNECTED,
      DOB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_29_UNCONNECTED,
      DOB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_28_UNCONNECTED,
      DOB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_27_UNCONNECTED,
      DOB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_26_UNCONNECTED,
      DOB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_25_UNCONNECTED,
      DOB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_24_UNCONNECTED,
      DOB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_23_UNCONNECTED,
      DOB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_22_UNCONNECTED,
      DOB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_21_UNCONNECTED,
      DOB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_20_UNCONNECTED,
      DOB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_19_UNCONNECTED,
      DOB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_18_UNCONNECTED,
      DOB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_17_UNCONNECTED,
      DOB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_16_UNCONNECTED,
      DOB(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_15_UNCONNECTED,
      DOB(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_14_UNCONNECTED,
      DOB(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_13_UNCONNECTED,
      DOB(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_12_UNCONNECTED,
      DOB(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_11_UNCONNECTED,
      DOB(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_10_UNCONNECTED,
      DOB(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_9_UNCONNECTED,
      DOB(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DOB_8_UNCONNECTED,
      DOB(7) => U0_dlmb_port_BRAM_Din(0),
      DOB(6) => U0_dlmb_port_BRAM_Din(1),
      DOB(5) => U0_dlmb_port_BRAM_Din(2),
      DOB(4) => U0_dlmb_port_BRAM_Din(3),
      DOB(3) => U0_dlmb_port_BRAM_Din(4),
      DOB(2) => U0_dlmb_port_BRAM_Din(5),
      DOB(1) => U0_dlmb_port_BRAM_Din(6),
      DOB(0) => U0_dlmb_port_BRAM_Din(7),
      WEB(3) => U0_dlmb_port_BRAM_WEN(0),
      WEB(2) => U0_dlmb_port_BRAM_WEN(0),
      WEB(1) => U0_dlmb_port_BRAM_WEN(0),
      WEB(0) => U0_dlmb_port_BRAM_WEN(0),
      DIA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_31_UNCONNECTED,
      DIA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_30_UNCONNECTED,
      DIA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_29_UNCONNECTED,
      DIA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_28_UNCONNECTED,
      DIA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_27_UNCONNECTED,
      DIA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_26_UNCONNECTED,
      DIA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_25_UNCONNECTED,
      DIA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_24_UNCONNECTED,
      DIA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_23_UNCONNECTED,
      DIA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_22_UNCONNECTED,
      DIA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_21_UNCONNECTED,
      DIA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_20_UNCONNECTED,
      DIA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_19_UNCONNECTED,
      DIA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_18_UNCONNECTED,
      DIA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_17_UNCONNECTED,
      DIA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_16_UNCONNECTED,
      DIA(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_15_UNCONNECTED,
      DIA(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_14_UNCONNECTED,
      DIA(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_13_UNCONNECTED,
      DIA(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_12_UNCONNECTED,
      DIA(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_11_UNCONNECTED,
      DIA(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_10_UNCONNECTED,
      DIA(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_9_UNCONNECTED,
      DIA(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_0_RAMB16_S9_1_DIA_8_UNCONNECTED,
      DIA(7) => NlwRenamedSig_OI_N1,
      DIA(6) => NlwRenamedSig_OI_N1,
      DIA(5) => NlwRenamedSig_OI_N1,
      DIA(4) => NlwRenamedSig_OI_N1,
      DIA(3) => NlwRenamedSig_OI_N1,
      DIA(2) => NlwRenamedSig_OI_N1,
      DIA(1) => NlwRenamedSig_OI_N1,
      DIA(0) => NlwRenamedSig_OI_N1
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1 : RAMB16BWER
    generic map(
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "NONE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "mb.lmb_bram_1.mem"
    )
    port map (
      REGCEA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_REGCEA_UNCONNECTED,
      CLKA => Clk,
      ENB => U0_dlmb_M_AddrStrobe,
      RSTB => NlwRenamedSig_OI_N1,
      CLKB => Clk,
      REGCEB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_REGCEB_UNCONNECTED,
      RSTA => NlwRenamedSig_OI_N1,
      ENA => U0_ilmb_M_AddrStrobe,
      DIPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIPA_1_UNCONNECTED,
      DIPA(0) => NlwRenamedSig_OI_N1,
      WEA(3) => NlwRenamedSig_OI_N1,
      WEA(2) => NlwRenamedSig_OI_N1,
      WEA(1) => NlwRenamedSig_OI_N1,
      WEA(0) => NlwRenamedSig_OI_N1,
      DOA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_31_UNCONNECTED,
      DOA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_30_UNCONNECTED,
      DOA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_29_UNCONNECTED,
      DOA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_28_UNCONNECTED,
      DOA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_27_UNCONNECTED,
      DOA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_26_UNCONNECTED,
      DOA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_25_UNCONNECTED,
      DOA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_24_UNCONNECTED,
      DOA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_23_UNCONNECTED,
      DOA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_22_UNCONNECTED,
      DOA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_21_UNCONNECTED,
      DOA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_20_UNCONNECTED,
      DOA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_19_UNCONNECTED,
      DOA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_18_UNCONNECTED,
      DOA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_17_UNCONNECTED,
      DOA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_16_UNCONNECTED,
      DOA(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_15_UNCONNECTED,
      DOA(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_14_UNCONNECTED,
      DOA(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_13_UNCONNECTED,
      DOA(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_12_UNCONNECTED,
      DOA(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_11_UNCONNECTED,
      DOA(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_10_UNCONNECTED,
      DOA(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_9_UNCONNECTED,
      DOA(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOA_8_UNCONNECTED,
      DOA(7) => U0_ilmb_port_BRAM_Din(8),
      DOA(6) => U0_ilmb_port_BRAM_Din(9),
      DOA(5) => U0_ilmb_port_BRAM_Din(10),
      DOA(4) => U0_ilmb_port_BRAM_Din(11),
      DOA(3) => U0_ilmb_port_BRAM_Din(12),
      DOA(2) => U0_ilmb_port_BRAM_Din(13),
      DOA(1) => U0_ilmb_port_BRAM_Din(14),
      DOA(0) => U0_ilmb_port_BRAM_Din(15),
      ADDRA(13) => U0_ilmb_M_ABus(19),
      ADDRA(12) => U0_ilmb_M_ABus(20),
      ADDRA(11) => U0_ilmb_M_ABus(21),
      ADDRA(10) => U0_ilmb_M_ABus(22),
      ADDRA(9) => U0_ilmb_M_ABus(23),
      ADDRA(8) => U0_ilmb_M_ABus(24),
      ADDRA(7) => U0_ilmb_M_ABus(25),
      ADDRA(6) => U0_ilmb_M_ABus(26),
      ADDRA(5) => U0_ilmb_M_ABus(27),
      ADDRA(4) => U0_ilmb_M_ABus(28),
      ADDRA(3) => U0_ilmb_M_ABus(29),
      ADDRA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_ADDRA_0_UNCONNECTED,
      ADDRB(13) => U0_dlmb_M_ABus(19),
      ADDRB(12) => U0_dlmb_M_ABus(20),
      ADDRB(11) => U0_dlmb_M_ABus(21),
      ADDRB(10) => U0_dlmb_M_ABus(22),
      ADDRB(9) => U0_dlmb_M_ABus(23),
      ADDRB(8) => U0_dlmb_M_ABus(24),
      ADDRB(7) => U0_dlmb_M_ABus(25),
      ADDRB(6) => U0_dlmb_M_ABus(26),
      ADDRB(5) => U0_dlmb_M_ABus(27),
      ADDRB(4) => U0_dlmb_M_ABus(28),
      ADDRB(3) => U0_dlmb_M_ABus(29),
      ADDRB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_ADDRB_0_UNCONNECTED,
      DIB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_31_UNCONNECTED,
      DIB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_30_UNCONNECTED,
      DIB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_29_UNCONNECTED,
      DIB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_28_UNCONNECTED,
      DIB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_27_UNCONNECTED,
      DIB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_26_UNCONNECTED,
      DIB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_25_UNCONNECTED,
      DIB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_24_UNCONNECTED,
      DIB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_23_UNCONNECTED,
      DIB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_22_UNCONNECTED,
      DIB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_21_UNCONNECTED,
      DIB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_20_UNCONNECTED,
      DIB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_19_UNCONNECTED,
      DIB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_18_UNCONNECTED,
      DIB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_17_UNCONNECTED,
      DIB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_16_UNCONNECTED,
      DIB(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_15_UNCONNECTED,
      DIB(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_14_UNCONNECTED,
      DIB(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_13_UNCONNECTED,
      DIB(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_12_UNCONNECTED,
      DIB(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_11_UNCONNECTED,
      DIB(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_10_UNCONNECTED,
      DIB(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_9_UNCONNECTED,
      DIB(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIB_8_UNCONNECTED,
      DIB(7) => U0_dlmb_M_DBus(8),
      DIB(6) => U0_dlmb_M_DBus(9),
      DIB(5) => U0_dlmb_M_DBus(10),
      DIB(4) => U0_dlmb_M_DBus(11),
      DIB(3) => U0_dlmb_M_DBus(12),
      DIB(2) => U0_dlmb_M_DBus(13),
      DIB(1) => U0_dlmb_M_DBus(14),
      DIB(0) => U0_dlmb_M_DBus(15),
      DOPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOPA_0_UNCONNECTED,
      DIPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIPB_1_UNCONNECTED,
      DIPB(0) => NlwRenamedSig_OI_N1,
      DOPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOPB_0_UNCONNECTED,
      DOB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_31_UNCONNECTED,
      DOB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_30_UNCONNECTED,
      DOB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_29_UNCONNECTED,
      DOB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_28_UNCONNECTED,
      DOB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_27_UNCONNECTED,
      DOB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_26_UNCONNECTED,
      DOB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_25_UNCONNECTED,
      DOB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_24_UNCONNECTED,
      DOB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_23_UNCONNECTED,
      DOB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_22_UNCONNECTED,
      DOB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_21_UNCONNECTED,
      DOB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_20_UNCONNECTED,
      DOB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_19_UNCONNECTED,
      DOB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_18_UNCONNECTED,
      DOB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_17_UNCONNECTED,
      DOB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_16_UNCONNECTED,
      DOB(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_15_UNCONNECTED,
      DOB(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_14_UNCONNECTED,
      DOB(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_13_UNCONNECTED,
      DOB(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_12_UNCONNECTED,
      DOB(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_11_UNCONNECTED,
      DOB(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_10_UNCONNECTED,
      DOB(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_9_UNCONNECTED,
      DOB(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DOB_8_UNCONNECTED,
      DOB(7) => U0_dlmb_port_BRAM_Din(8),
      DOB(6) => U0_dlmb_port_BRAM_Din(9),
      DOB(5) => U0_dlmb_port_BRAM_Din(10),
      DOB(4) => U0_dlmb_port_BRAM_Din(11),
      DOB(3) => U0_dlmb_port_BRAM_Din(12),
      DOB(2) => U0_dlmb_port_BRAM_Din(13),
      DOB(1) => U0_dlmb_port_BRAM_Din(14),
      DOB(0) => U0_dlmb_port_BRAM_Din(15),
      WEB(3) => U0_dlmb_port_BRAM_WEN(1),
      WEB(2) => U0_dlmb_port_BRAM_WEN(1),
      WEB(1) => U0_dlmb_port_BRAM_WEN(1),
      WEB(0) => U0_dlmb_port_BRAM_WEN(1),
      DIA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_31_UNCONNECTED,
      DIA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_30_UNCONNECTED,
      DIA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_29_UNCONNECTED,
      DIA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_28_UNCONNECTED,
      DIA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_27_UNCONNECTED,
      DIA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_26_UNCONNECTED,
      DIA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_25_UNCONNECTED,
      DIA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_24_UNCONNECTED,
      DIA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_23_UNCONNECTED,
      DIA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_22_UNCONNECTED,
      DIA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_21_UNCONNECTED,
      DIA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_20_UNCONNECTED,
      DIA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_19_UNCONNECTED,
      DIA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_18_UNCONNECTED,
      DIA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_17_UNCONNECTED,
      DIA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_16_UNCONNECTED,
      DIA(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_15_UNCONNECTED,
      DIA(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_14_UNCONNECTED,
      DIA(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_13_UNCONNECTED,
      DIA(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_12_UNCONNECTED,
      DIA(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_11_UNCONNECTED,
      DIA(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_10_UNCONNECTED,
      DIA(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_9_UNCONNECTED,
      DIA(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_1_RAMB16_S9_1_DIA_8_UNCONNECTED,
      DIA(7) => NlwRenamedSig_OI_N1,
      DIA(6) => NlwRenamedSig_OI_N1,
      DIA(5) => NlwRenamedSig_OI_N1,
      DIA(4) => NlwRenamedSig_OI_N1,
      DIA(3) => NlwRenamedSig_OI_N1,
      DIA(2) => NlwRenamedSig_OI_N1,
      DIA(1) => NlwRenamedSig_OI_N1,
      DIA(0) => NlwRenamedSig_OI_N1
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1 : RAMB16BWER
    generic map(
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "NONE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "mb.lmb_bram_2.mem"
    )
    port map (
      REGCEA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_REGCEA_UNCONNECTED,
      CLKA => Clk,
      ENB => U0_dlmb_M_AddrStrobe,
      RSTB => NlwRenamedSig_OI_N1,
      CLKB => Clk,
      REGCEB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_REGCEB_UNCONNECTED,
      RSTA => NlwRenamedSig_OI_N1,
      ENA => U0_ilmb_M_AddrStrobe,
      DIPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIPA_1_UNCONNECTED,
      DIPA(0) => NlwRenamedSig_OI_N1,
      WEA(3) => NlwRenamedSig_OI_N1,
      WEA(2) => NlwRenamedSig_OI_N1,
      WEA(1) => NlwRenamedSig_OI_N1,
      WEA(0) => NlwRenamedSig_OI_N1,
      DOA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_31_UNCONNECTED,
      DOA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_30_UNCONNECTED,
      DOA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_29_UNCONNECTED,
      DOA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_28_UNCONNECTED,
      DOA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_27_UNCONNECTED,
      DOA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_26_UNCONNECTED,
      DOA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_25_UNCONNECTED,
      DOA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_24_UNCONNECTED,
      DOA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_23_UNCONNECTED,
      DOA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_22_UNCONNECTED,
      DOA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_21_UNCONNECTED,
      DOA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_20_UNCONNECTED,
      DOA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_19_UNCONNECTED,
      DOA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_18_UNCONNECTED,
      DOA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_17_UNCONNECTED,
      DOA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_16_UNCONNECTED,
      DOA(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_15_UNCONNECTED,
      DOA(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_14_UNCONNECTED,
      DOA(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_13_UNCONNECTED,
      DOA(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_12_UNCONNECTED,
      DOA(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_11_UNCONNECTED,
      DOA(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_10_UNCONNECTED,
      DOA(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_9_UNCONNECTED,
      DOA(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOA_8_UNCONNECTED,
      DOA(7) => U0_ilmb_port_BRAM_Din(16),
      DOA(6) => U0_ilmb_port_BRAM_Din(17),
      DOA(5) => U0_ilmb_port_BRAM_Din(18),
      DOA(4) => U0_ilmb_port_BRAM_Din(19),
      DOA(3) => U0_ilmb_port_BRAM_Din(20),
      DOA(2) => U0_ilmb_port_BRAM_Din(21),
      DOA(1) => U0_ilmb_port_BRAM_Din(22),
      DOA(0) => U0_ilmb_port_BRAM_Din(23),
      ADDRA(13) => U0_ilmb_M_ABus(19),
      ADDRA(12) => U0_ilmb_M_ABus(20),
      ADDRA(11) => U0_ilmb_M_ABus(21),
      ADDRA(10) => U0_ilmb_M_ABus(22),
      ADDRA(9) => U0_ilmb_M_ABus(23),
      ADDRA(8) => U0_ilmb_M_ABus(24),
      ADDRA(7) => U0_ilmb_M_ABus(25),
      ADDRA(6) => U0_ilmb_M_ABus(26),
      ADDRA(5) => U0_ilmb_M_ABus(27),
      ADDRA(4) => U0_ilmb_M_ABus(28),
      ADDRA(3) => U0_ilmb_M_ABus(29),
      ADDRA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_ADDRA_0_UNCONNECTED,
      ADDRB(13) => U0_dlmb_M_ABus(19),
      ADDRB(12) => U0_dlmb_M_ABus(20),
      ADDRB(11) => U0_dlmb_M_ABus(21),
      ADDRB(10) => U0_dlmb_M_ABus(22),
      ADDRB(9) => U0_dlmb_M_ABus(23),
      ADDRB(8) => U0_dlmb_M_ABus(24),
      ADDRB(7) => U0_dlmb_M_ABus(25),
      ADDRB(6) => U0_dlmb_M_ABus(26),
      ADDRB(5) => U0_dlmb_M_ABus(27),
      ADDRB(4) => U0_dlmb_M_ABus(28),
      ADDRB(3) => U0_dlmb_M_ABus(29),
      ADDRB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_ADDRB_0_UNCONNECTED,
      DIB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_31_UNCONNECTED,
      DIB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_30_UNCONNECTED,
      DIB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_29_UNCONNECTED,
      DIB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_28_UNCONNECTED,
      DIB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_27_UNCONNECTED,
      DIB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_26_UNCONNECTED,
      DIB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_25_UNCONNECTED,
      DIB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_24_UNCONNECTED,
      DIB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_23_UNCONNECTED,
      DIB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_22_UNCONNECTED,
      DIB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_21_UNCONNECTED,
      DIB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_20_UNCONNECTED,
      DIB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_19_UNCONNECTED,
      DIB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_18_UNCONNECTED,
      DIB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_17_UNCONNECTED,
      DIB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_16_UNCONNECTED,
      DIB(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_15_UNCONNECTED,
      DIB(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_14_UNCONNECTED,
      DIB(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_13_UNCONNECTED,
      DIB(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_12_UNCONNECTED,
      DIB(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_11_UNCONNECTED,
      DIB(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_10_UNCONNECTED,
      DIB(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_9_UNCONNECTED,
      DIB(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIB_8_UNCONNECTED,
      DIB(7) => U0_dlmb_M_DBus(16),
      DIB(6) => U0_dlmb_M_DBus(17),
      DIB(5) => U0_dlmb_M_DBus(18),
      DIB(4) => U0_dlmb_M_DBus(19),
      DIB(3) => U0_dlmb_M_DBus(20),
      DIB(2) => U0_dlmb_M_DBus(21),
      DIB(1) => U0_dlmb_M_DBus(22),
      DIB(0) => U0_dlmb_M_DBus(23),
      DOPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOPA_0_UNCONNECTED,
      DIPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIPB_1_UNCONNECTED,
      DIPB(0) => NlwRenamedSig_OI_N1,
      DOPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOPB_0_UNCONNECTED,
      DOB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_31_UNCONNECTED,
      DOB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_30_UNCONNECTED,
      DOB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_29_UNCONNECTED,
      DOB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_28_UNCONNECTED,
      DOB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_27_UNCONNECTED,
      DOB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_26_UNCONNECTED,
      DOB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_25_UNCONNECTED,
      DOB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_24_UNCONNECTED,
      DOB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_23_UNCONNECTED,
      DOB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_22_UNCONNECTED,
      DOB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_21_UNCONNECTED,
      DOB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_20_UNCONNECTED,
      DOB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_19_UNCONNECTED,
      DOB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_18_UNCONNECTED,
      DOB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_17_UNCONNECTED,
      DOB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_16_UNCONNECTED,
      DOB(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_15_UNCONNECTED,
      DOB(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_14_UNCONNECTED,
      DOB(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_13_UNCONNECTED,
      DOB(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_12_UNCONNECTED,
      DOB(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_11_UNCONNECTED,
      DOB(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_10_UNCONNECTED,
      DOB(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_9_UNCONNECTED,
      DOB(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DOB_8_UNCONNECTED,
      DOB(7) => U0_dlmb_port_BRAM_Din(16),
      DOB(6) => U0_dlmb_port_BRAM_Din(17),
      DOB(5) => U0_dlmb_port_BRAM_Din(18),
      DOB(4) => U0_dlmb_port_BRAM_Din(19),
      DOB(3) => U0_dlmb_port_BRAM_Din(20),
      DOB(2) => U0_dlmb_port_BRAM_Din(21),
      DOB(1) => U0_dlmb_port_BRAM_Din(22),
      DOB(0) => U0_dlmb_port_BRAM_Din(23),
      WEB(3) => U0_dlmb_port_BRAM_WEN(2),
      WEB(2) => U0_dlmb_port_BRAM_WEN(2),
      WEB(1) => U0_dlmb_port_BRAM_WEN(2),
      WEB(0) => U0_dlmb_port_BRAM_WEN(2),
      DIA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_31_UNCONNECTED,
      DIA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_30_UNCONNECTED,
      DIA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_29_UNCONNECTED,
      DIA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_28_UNCONNECTED,
      DIA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_27_UNCONNECTED,
      DIA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_26_UNCONNECTED,
      DIA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_25_UNCONNECTED,
      DIA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_24_UNCONNECTED,
      DIA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_23_UNCONNECTED,
      DIA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_22_UNCONNECTED,
      DIA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_21_UNCONNECTED,
      DIA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_20_UNCONNECTED,
      DIA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_19_UNCONNECTED,
      DIA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_18_UNCONNECTED,
      DIA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_17_UNCONNECTED,
      DIA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_16_UNCONNECTED,
      DIA(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_15_UNCONNECTED,
      DIA(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_14_UNCONNECTED,
      DIA(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_13_UNCONNECTED,
      DIA(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_12_UNCONNECTED,
      DIA(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_11_UNCONNECTED,
      DIA(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_10_UNCONNECTED,
      DIA(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_9_UNCONNECTED,
      DIA(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_2_RAMB16_S9_1_DIA_8_UNCONNECTED,
      DIA(7) => NlwRenamedSig_OI_N1,
      DIA(6) => NlwRenamedSig_OI_N1,
      DIA(5) => NlwRenamedSig_OI_N1,
      DIA(4) => NlwRenamedSig_OI_N1,
      DIA(3) => NlwRenamedSig_OI_N1,
      DIA(2) => NlwRenamedSig_OI_N1,
      DIA(1) => NlwRenamedSig_OI_N1,
      DIA(0) => NlwRenamedSig_OI_N1
    );
  U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1 : RAMB16BWER
    generic map(
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "NONE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "mb.lmb_bram_3.mem"
    )
    port map (
      REGCEA => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_REGCEA_UNCONNECTED,
      CLKA => Clk,
      ENB => U0_dlmb_M_AddrStrobe,
      RSTB => NlwRenamedSig_OI_N1,
      CLKB => Clk,
      REGCEB => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_REGCEB_UNCONNECTED,
      RSTA => NlwRenamedSig_OI_N1,
      ENA => U0_ilmb_M_AddrStrobe,
      DIPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIPA_1_UNCONNECTED,
      DIPA(0) => NlwRenamedSig_OI_N1,
      WEA(3) => NlwRenamedSig_OI_N1,
      WEA(2) => NlwRenamedSig_OI_N1,
      WEA(1) => NlwRenamedSig_OI_N1,
      WEA(0) => NlwRenamedSig_OI_N1,
      DOA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_31_UNCONNECTED,
      DOA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_30_UNCONNECTED,
      DOA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_29_UNCONNECTED,
      DOA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_28_UNCONNECTED,
      DOA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_27_UNCONNECTED,
      DOA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_26_UNCONNECTED,
      DOA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_25_UNCONNECTED,
      DOA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_24_UNCONNECTED,
      DOA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_23_UNCONNECTED,
      DOA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_22_UNCONNECTED,
      DOA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_21_UNCONNECTED,
      DOA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_20_UNCONNECTED,
      DOA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_19_UNCONNECTED,
      DOA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_18_UNCONNECTED,
      DOA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_17_UNCONNECTED,
      DOA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_16_UNCONNECTED,
      DOA(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_15_UNCONNECTED,
      DOA(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_14_UNCONNECTED,
      DOA(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_13_UNCONNECTED,
      DOA(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_12_UNCONNECTED,
      DOA(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_11_UNCONNECTED,
      DOA(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_10_UNCONNECTED,
      DOA(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_9_UNCONNECTED,
      DOA(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOA_8_UNCONNECTED,
      DOA(7) => U0_ilmb_port_BRAM_Din(24),
      DOA(6) => U0_ilmb_port_BRAM_Din(25),
      DOA(5) => U0_ilmb_port_BRAM_Din(26),
      DOA(4) => U0_ilmb_port_BRAM_Din(27),
      DOA(3) => U0_ilmb_port_BRAM_Din(28),
      DOA(2) => U0_ilmb_port_BRAM_Din(29),
      DOA(1) => U0_ilmb_port_BRAM_Din(30),
      DOA(0) => U0_ilmb_port_BRAM_Din(31),
      ADDRA(13) => U0_ilmb_M_ABus(19),
      ADDRA(12) => U0_ilmb_M_ABus(20),
      ADDRA(11) => U0_ilmb_M_ABus(21),
      ADDRA(10) => U0_ilmb_M_ABus(22),
      ADDRA(9) => U0_ilmb_M_ABus(23),
      ADDRA(8) => U0_ilmb_M_ABus(24),
      ADDRA(7) => U0_ilmb_M_ABus(25),
      ADDRA(6) => U0_ilmb_M_ABus(26),
      ADDRA(5) => U0_ilmb_M_ABus(27),
      ADDRA(4) => U0_ilmb_M_ABus(28),
      ADDRA(3) => U0_ilmb_M_ABus(29),
      ADDRA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_ADDRA_0_UNCONNECTED,
      ADDRB(13) => U0_dlmb_M_ABus(19),
      ADDRB(12) => U0_dlmb_M_ABus(20),
      ADDRB(11) => U0_dlmb_M_ABus(21),
      ADDRB(10) => U0_dlmb_M_ABus(22),
      ADDRB(9) => U0_dlmb_M_ABus(23),
      ADDRB(8) => U0_dlmb_M_ABus(24),
      ADDRB(7) => U0_dlmb_M_ABus(25),
      ADDRB(6) => U0_dlmb_M_ABus(26),
      ADDRB(5) => U0_dlmb_M_ABus(27),
      ADDRB(4) => U0_dlmb_M_ABus(28),
      ADDRB(3) => U0_dlmb_M_ABus(29),
      ADDRB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_ADDRB_0_UNCONNECTED,
      DIB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_31_UNCONNECTED,
      DIB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_30_UNCONNECTED,
      DIB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_29_UNCONNECTED,
      DIB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_28_UNCONNECTED,
      DIB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_27_UNCONNECTED,
      DIB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_26_UNCONNECTED,
      DIB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_25_UNCONNECTED,
      DIB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_24_UNCONNECTED,
      DIB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_23_UNCONNECTED,
      DIB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_22_UNCONNECTED,
      DIB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_21_UNCONNECTED,
      DIB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_20_UNCONNECTED,
      DIB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_19_UNCONNECTED,
      DIB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_18_UNCONNECTED,
      DIB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_17_UNCONNECTED,
      DIB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_16_UNCONNECTED,
      DIB(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_15_UNCONNECTED,
      DIB(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_14_UNCONNECTED,
      DIB(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_13_UNCONNECTED,
      DIB(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_12_UNCONNECTED,
      DIB(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_11_UNCONNECTED,
      DIB(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_10_UNCONNECTED,
      DIB(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_9_UNCONNECTED,
      DIB(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIB_8_UNCONNECTED,
      DIB(7) => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(24),
      DIB(6) => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(25),
      DIB(5) => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(26),
      DIB(4) => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(27),
      DIB(3) => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(28),
      DIB(2) => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(29),
      DIB(1) => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(30),
      DIB(0) => U0_microblaze_I_MicroBlaze_Core_I_Area_raw_Data_Write(31),
      DOPA(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOPA_0_UNCONNECTED,
      DIPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIPB_1_UNCONNECTED,
      DIPB(0) => NlwRenamedSig_OI_N1,
      DOPB(3) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOPB_0_UNCONNECTED,
      DOB(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_31_UNCONNECTED,
      DOB(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_30_UNCONNECTED,
      DOB(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_29_UNCONNECTED,
      DOB(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_28_UNCONNECTED,
      DOB(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_27_UNCONNECTED,
      DOB(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_26_UNCONNECTED,
      DOB(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_25_UNCONNECTED,
      DOB(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_24_UNCONNECTED,
      DOB(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_23_UNCONNECTED,
      DOB(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_22_UNCONNECTED,
      DOB(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_21_UNCONNECTED,
      DOB(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_20_UNCONNECTED,
      DOB(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_19_UNCONNECTED,
      DOB(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_18_UNCONNECTED,
      DOB(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_17_UNCONNECTED,
      DOB(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_16_UNCONNECTED,
      DOB(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_15_UNCONNECTED,
      DOB(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_14_UNCONNECTED,
      DOB(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_13_UNCONNECTED,
      DOB(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_12_UNCONNECTED,
      DOB(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_11_UNCONNECTED,
      DOB(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_10_UNCONNECTED,
      DOB(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_9_UNCONNECTED,
      DOB(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DOB_8_UNCONNECTED,
      DOB(7) => U0_dlmb_port_BRAM_Din(24),
      DOB(6) => U0_dlmb_port_BRAM_Din(25),
      DOB(5) => U0_dlmb_port_BRAM_Din(26),
      DOB(4) => U0_dlmb_port_BRAM_Din(27),
      DOB(3) => U0_dlmb_port_BRAM_Din(28),
      DOB(2) => U0_dlmb_port_BRAM_Din(29),
      DOB(1) => U0_dlmb_port_BRAM_Din(30),
      DOB(0) => U0_dlmb_port_BRAM_Din(31),
      WEB(3) => U0_dlmb_port_BRAM_WEN(3),
      WEB(2) => U0_dlmb_port_BRAM_WEN(3),
      WEB(1) => U0_dlmb_port_BRAM_WEN(3),
      WEB(0) => U0_dlmb_port_BRAM_WEN(3),
      DIA(31) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_31_UNCONNECTED,
      DIA(30) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_30_UNCONNECTED,
      DIA(29) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_29_UNCONNECTED,
      DIA(28) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_28_UNCONNECTED,
      DIA(27) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_27_UNCONNECTED,
      DIA(26) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_26_UNCONNECTED,
      DIA(25) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_25_UNCONNECTED,
      DIA(24) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_24_UNCONNECTED,
      DIA(23) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_23_UNCONNECTED,
      DIA(22) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_22_UNCONNECTED,
      DIA(21) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_21_UNCONNECTED,
      DIA(20) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_20_UNCONNECTED,
      DIA(19) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_19_UNCONNECTED,
      DIA(18) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_18_UNCONNECTED,
      DIA(17) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_17_UNCONNECTED,
      DIA(16) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_16_UNCONNECTED,
      DIA(15) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_15_UNCONNECTED,
      DIA(14) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_14_UNCONNECTED,
      DIA(13) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_13_UNCONNECTED,
      DIA(12) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_12_UNCONNECTED,
      DIA(11) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_11_UNCONNECTED,
      DIA(10) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_10_UNCONNECTED,
      DIA(9) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_9_UNCONNECTED,
      DIA(8) => NLW_U0_lmb_bram_I_RAM_Inst_Using_B16_S9_The_BRAMs_3_RAMB16_S9_1_DIA_8_UNCONNECTED,
      DIA(7) => NlwRenamedSig_OI_N1,
      DIA(6) => NlwRenamedSig_OI_N1,
      DIA(5) => NlwRenamedSig_OI_N1,
      DIA(4) => NlwRenamedSig_OI_N1,
      DIA(3) => NlwRenamedSig_OI_N1,
      DIA(2) => NlwRenamedSig_OI_N1,
      DIA(1) => NlwRenamedSig_OI_N1,
      DIA(0) => NlwRenamedSig_OI_N1
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLK => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_10_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4_2398,
      Q15 => NLW_U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4_Q15_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_N1,
      A1 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A2 => NlwRenamedSig_OI_N1,
      A3 => NlwRenamedSig_OI_N1,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLK => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_31_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27_2399,
      Q15 => NLW_U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27_Q15_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11 : SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A1 => NlwRenamedSig_OI_N1,
      A2 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      A3 => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLK => U0_Debug_mdm_0_drck,
      D => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_26_Q,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11_2400,
      Q15 => NLW_U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11_Q15_UNCONNECTED
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1_2401
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift1_2401,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2_2402
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift2_2402,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3_2403
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3_2403,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4_2404
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift4_2404,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5_2405
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5_2405,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6_2406
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift6_2406,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7_2407
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift7_2407,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8_2408
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift8_2408,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9_2409
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift9_2409,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10_2410
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift10_2410,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11_2411
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift11_2411,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12_2412
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift12_2412,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13_2413
    );
  U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14 : FDCE
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift13_2413,
      Q => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14_2414
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_271 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_27_2399,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift3_2403,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_271_2415
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_27 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_271_2415,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_27_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_41 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_4_2398,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift5_2405,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_41_2416
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_4 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_41_2416,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_4_Q
    );
  U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_111 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_11_2400,
      I1 => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv_shift14_2414,
      O => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_111_2417
    );
  U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_11 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => U0_Debug_mdm_0_drck,
      CE => U0_Debug_mdm_0_MDM_Core_I1_tx_Buffer_Empty,
      CLR => U0_Debug_mdm_0_MDM_Core_I1_JTAG_CONTROL_I_SHIFT_inv,
      D => U0_Debug_mdm_0_MDM_Core_I1_Mshreg_Config_Reg_111_2417,
      Q => U0_Debug_mdm_0_MDM_Core_I1_Config_Reg_11_Q
    );

end STRUCTURE;

-- synthesis translate_on

