
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000359                       # Number of seconds simulated
sim_ticks                                   358872500                       # Number of ticks simulated
final_tick                               2259635833500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              187176215                       # Simulator instruction rate (inst/s)
host_op_rate                                187168760                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              633348405                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729188                       # Number of bytes of host memory used
host_seconds                                     0.57                       # Real time elapsed on the host
sim_insts                                   106050767                       # Number of instructions simulated
sim_ops                                     106050767                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus1.inst       241216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       854080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1095296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       241216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        241216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       555840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          555840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        13345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8685                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8685                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus1.inst    672149580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data   2379898153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3052047733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    672149580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        672149580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1548850915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1548850915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1548850915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    672149580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data   2379898153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4600898648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358677500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358851000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                0                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          372.253381                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   370.537298                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     1.716083                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.723706                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.003352                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.727057                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              312                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             312                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           81                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             81                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           61                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            61                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            2                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            1                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          142                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             142                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          142                       # number of overall hits
system.cpu0.dcache.overall_hits::total            142                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            4                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::total            6                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           83                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           65                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          148                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024096                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061538                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040541                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040541                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              776                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             776                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          388                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            388                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          388                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             388                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          388                       # number of overall hits
system.cpu0.icache.overall_hits::total            388                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          388                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          388                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          388                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          388                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2366                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     476     49.22%     49.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    491     50.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 967                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      474     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     474     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  948                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               336357500     93.70%     93.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               22615500      6.30%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358973000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.995798                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.965377                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.980352                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      5.56%      5.56% # number of syscalls executed
system.cpu1.kern.syscall::3                         2     11.11%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     11.11%     27.78% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      5.56%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      5.56%     38.89% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      5.56%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     16.67%     61.11% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      5.56%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      5.56%     72.22% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    18                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  112      9.96%     10.05% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.44%     10.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  793     70.55%     81.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.18%     81.23% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.09%     81.32% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     81.41% # number of callpals executed
system.cpu1.kern.callpal::rti                     174     15.48%     96.89% # number of callpals executed
system.cpu1.kern.callpal::callsys                  31      2.76%     99.64% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.36%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1124                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              286                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                172                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                172                      
system.cpu1.kern.mode_good::user                  172                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel     0.601399                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.751092                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         257484500     71.73%     71.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           101488500     28.27%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     112                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            18810                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.990969                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             240778                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18810                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.800532                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    24.223131                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   487.767838                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.047311                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.952672                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           537888                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          537888                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       122312                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         122312                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       114065                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        114065                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2037                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2247                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2247                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       236377                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          236377                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       236377                       # number of overall hits
system.cpu1.dcache.overall_hits::total         236377                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9318                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9318                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         9320                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9320                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          227                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          227                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           10                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18638                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18638                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18638                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18638                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       131630                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       131630                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       123385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       123385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       255015                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       255015                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       255015                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       255015                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.070789                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070789                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.075536                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.075536                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100265                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.004431                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.073086                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.073086                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.073086                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.073086                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12118                       # number of writebacks
system.cpu1.dcache.writebacks::total            12118                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7398                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.966661                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             710807                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7398                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.080968                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.908304                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   487.058356                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.048649                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.951286                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1442229                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1442229                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       710013                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         710013                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       710013                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          710013                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       710013                       # number of overall hits
system.cpu1.icache.overall_hits::total         710013                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7401                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7401                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7401                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7401                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7401                       # number of overall misses
system.cpu1.icache.overall_misses::total         7401                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       717414                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       717414                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       717414                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       717414                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       717414                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       717414                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010316                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010316                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010316                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010316                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010316                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010316                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7398                       # number of writebacks
system.cpu1.icache.writebacks::total             7398                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   2                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       16                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     17928                       # number of replacements
system.l2.tags.tagsinuse                  3993.657192                       # Cycle average of tags in use
system.l2.tags.total_refs                       22401                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17928                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.249498                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1795.907403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         8.811571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         3.155369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        17.232174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        47.459209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   892.121509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1228.969957                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.438454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.002151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.004207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.011587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.217803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.300041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975014                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2898                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    428013                       # Number of tag accesses
system.l2.tags.data_accesses                   428013                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12118                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12118                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5943                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5943                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1111                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3632                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         4132                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4133                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3632                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5243                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8876                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3632                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5243                       # number of overall hits
system.l2.overall_hits::total                    8876                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         8136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8136                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3769                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         5209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5209                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus1.inst         3769                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13345                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17114                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus1.inst         3769                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13345                       # number of overall misses
system.l2.overall_misses::total                 17114                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5943                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5943                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         9247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         9341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        18588                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25990                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        18588                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25990                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.879853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879853                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.509256                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509256                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.557649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.557589                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.509256                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.717936                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.658484                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.509256                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.717936                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.658484                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8685                       # number of writebacks
system.l2.writebacks::total                      8685                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               8978                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8685                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7823                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               51                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             12                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8161                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8978                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        50827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  50831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1651136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1651152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1651152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             33712                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   33712    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               33712                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  86                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 69                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 155                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4518861397                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                388                       # Number of instructions committed
system.switch_cpus0.committedOps                  388                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          364                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           32                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 364                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          488                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          261                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  156                       # number of memory refs
system.switch_cpus0.num_load_insts                 86                       # Number of load instructions
system.switch_cpus0.num_store_insts                70                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4516424877.963620                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2436519.036379                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000539                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999461                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            7      1.80%      1.80% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              198     51.03%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     52.84% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              95     24.48%     77.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             71     18.30%     95.62% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.38%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               388                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              132857                       # DTB read hits
system.switch_cpus1.dtb.read_misses               736                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           43405                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             125480                       # DTB write hits
system.switch_cpus1.dtb.write_misses              149                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20613                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              258337                       # DTB hits
system.switch_cpus1.dtb.data_misses               885                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           64018                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             222333                       # ITB hits
system.switch_cpus1.itb.fetch_misses              331                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         222664                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  717745                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             716503                       # Number of instructions committed
system.switch_cpus1.committedOps               716503                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       689791                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3891                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              14413                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        76396                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              689791                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3891                       # number of float instructions
system.switch_cpus1.num_int_register_reads       971328                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       481383                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2507                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2473                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               260622                       # number of memory refs
system.switch_cpus1.num_load_insts             134642                       # Number of load instructions
system.switch_cpus1.num_store_insts            125980                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles            717745                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.Branches                    95636                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        14762      2.06%      2.06% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           418233     58.30%     60.35% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             720      0.10%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.46% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1218      0.17%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.63% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.03%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.66% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          138692     19.33%     79.99% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         126326     17.61%     97.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         17233      2.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            717414                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        52493                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        26293                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2162                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1447                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1145                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          302                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             16949                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 2                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5943                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6055                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              52                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             64                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9272                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9272                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7401                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9548                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        55925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       854016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1979784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2834064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           17928                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            70423                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086619                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.296707                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  64637     91.78%     91.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5472      7.77%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    314      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70423                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.973247                       # Number of seconds simulated
sim_ticks                                973247089500                       # Number of ticks simulated
final_tick                               3233256202000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1474771                       # Simulator instruction rate (inst/s)
host_op_rate                                  1474771                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              702204077                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733412                       # Number of bytes of host memory used
host_seconds                                  1385.99                       # Real time elapsed on the host
sim_insts                                  2044016151                       # Number of instructions simulated
sim_ops                                    2044016151                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst     19079552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    860516224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       352640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       467328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          880415744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     19079552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       352640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      19432192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    184314048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       184314048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       298118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data     13445566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         5510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         7302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13756496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2879907                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2879907                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     19604016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    884170354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       362333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       480174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             904616878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     19604016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       362333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19966350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       189380528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189380528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       189380528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     19604016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    884170354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       362333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       480174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1093997407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     186                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                  11786146                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   19481     38.21%     38.21% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    407      0.80%     39.01% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    996      1.95%     40.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.00%     40.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  30098     59.04%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               50983                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    19480     48.26%     48.26% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     407      1.01%     49.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     996      2.47%     51.74% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.00%     51.74% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   19479     48.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                40363                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            970479633500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               30332500      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               48804000      0.01%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2688402000      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        973247284000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999949                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.647186                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.791695                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                       427     62.34%     62.34% # number of syscalls executed
system.cpu0.kern.syscall::4                        12      1.75%     64.09% # number of syscalls executed
system.cpu0.kern.syscall::6                         2      0.29%     64.38% # number of syscalls executed
system.cpu0.kern.syscall::17                      235     34.31%     98.69% # number of syscalls executed
system.cpu0.kern.syscall::45                        1      0.15%     98.83% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      0.15%     98.98% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      0.15%     99.12% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      0.15%     99.27% # number of syscalls executed
system.cpu0.kern.syscall::71                        2      0.29%     99.56% # number of syscalls executed
system.cpu0.kern.syscall::144                       1      0.15%     99.71% # number of syscalls executed
system.cpu0.kern.syscall::256                       1      0.15%     99.85% # number of syscalls executed
system.cpu0.kern.syscall::257                       1      0.15%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   685                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    2      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  230      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::tbi                       5      0.00%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpipl                42127      3.29%      3.30% # number of callpals executed
system.cpu0.kern.callpal::rdps                   2289      0.18%      3.48% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%      3.48% # number of callpals executed
system.cpu0.kern.callpal::rti                    7452      0.58%      4.06% # number of callpals executed
system.cpu0.kern.callpal::callsys                 701      0.05%      4.12% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.00%      4.12% # number of callpals executed
system.cpu0.kern.callpal::rdunique            1229298     95.88%    100.00% # number of callpals executed
system.cpu0.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               1282108                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             7682                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               7057                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               7057                      
system.cpu0.kern.mode_good::user                 7057                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.918641                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.957595                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       12644397000      1.30%      1.30% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        960602887000     98.70%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     230                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         25592699                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.993661                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          485657350                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25592699                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            18.976402                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.993661                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          382                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1048164175                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1048164175                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    324944540                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      324944540                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    148078164                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     148078164                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data      6300121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      6300121                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data      6367906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      6367906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    473022704                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       473022704                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    473022704                       # number of overall hits
system.cpu0.dcache.overall_hits::total      473022704                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     23674943                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23674943                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1851285                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1851285                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        68385                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        68385                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          214                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          214                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     25526228                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      25526228                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     25526228                       # number of overall misses
system.cpu0.dcache.overall_misses::total     25526228                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    348619483                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    348619483                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    149929449                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    149929449                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data      6368506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      6368506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data      6368120                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      6368120                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    498548932                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    498548932                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    498548932                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    498548932                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.067911                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.067911                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.012348                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.012348                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.010738                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010738                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.000034                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000034                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.051201                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.051201                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.051201                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.051201                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      5206004                       # number of writebacks
system.cpu0.dcache.writebacks::total          5206004                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements         12176396                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1931026909                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12176396                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           158.587722                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000022                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999978                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       3904193804                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      3904193804                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   1933832308                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1933832308                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   1933832308                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1933832308                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   1933832308                       # number of overall hits
system.cpu0.icache.overall_hits::total     1933832308                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst     12176396                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     12176396                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst     12176396                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      12176396                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst     12176396                       # number of overall misses
system.cpu0.icache.overall_misses::total     12176396                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   1946008704                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1946008704                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   1946008704                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1946008704                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   1946008704                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1946008704                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.006257                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006257                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.006257                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006257                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.006257                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006257                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks     12176396                       # number of writebacks
system.cpu0.icache.writebacks::total         12176396                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     998                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     18047                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    4232     26.78%     26.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    996      6.30%     33.09% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.01%     33.10% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  10570     66.90%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               15800                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     4232     44.74%     44.74% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     996     10.53%     55.26% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.02%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    4230     44.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 9460                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            972046073500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               48804000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 285500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              526334000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        972621497000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.400189                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.598734                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   15      0.09%      0.10% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.01%      0.11% # number of callpals executed
system.cpu1.kern.callpal::swpipl                13786     81.95%     82.06% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1992     11.84%     93.90% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     93.91% # number of callpals executed
system.cpu1.kern.callpal::rti                    1016      6.04%     99.95% # number of callpals executed
system.cpu1.kern.callpal::callsys                   8      0.05%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 16822                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               30                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 18                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1001                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   18                      
system.cpu1.kern.mode_good::idle                    3                      
system.cpu1.kern.mode_switch_good::kernel     0.700000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.002997                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.040038                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          52604500      0.01%      0.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            49232000      0.01%      0.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        781126668500     99.99%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      15                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             8241                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          479.193792                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             309917                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             8241                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            37.606722                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   479.193792                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.935925                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.935925                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1182478                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1182478                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       358190                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         358190                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       210877                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        210877                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         3310                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3310                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         3382                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3382                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       569067                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          569067                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       569067                       # number of overall hits
system.cpu1.dcache.overall_hits::total         569067                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7780                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7780                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2452                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2452                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          108                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          108                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           36                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10232                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10232                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10232                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10232                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       365970                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       365970                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       213329                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       213329                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         3418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         3418                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3418                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       579299                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       579299                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       579299                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       579299                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021259                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021259                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.011494                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.011494                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.031597                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.031597                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.010532                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.010532                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017663                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017663                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017663                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017663                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2995                       # number of writebacks
system.cpu1.dcache.writebacks::total             2995                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             9169                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999996                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             810919                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9169                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            88.441379                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999996                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          3387224                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         3387224                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1679857                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1679857                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1679857                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1679857                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1679857                       # number of overall hits
system.cpu1.icache.overall_hits::total        1679857                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         9170                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         9170                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         9170                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          9170                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         9170                       # number of overall misses
system.cpu1.icache.overall_misses::total         9170                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1689027                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1689027                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1689027                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1689027                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1689027                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1689027                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.005429                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005429                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.005429                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005429                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.005429                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005429                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         9169                       # number of writebacks
system.cpu1.icache.writebacks::total             9169                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 583                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4804608                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        590                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2839                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2839                       # Transaction distribution
system.iobus.trans_dist::WriteReq               79477                       # Transaction distribution
system.iobus.trans_dist::WriteResp              79477                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5030                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3616                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        14166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       150466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       150466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  164632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        20120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         3872                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1808                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1485                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        27541                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4805896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4805896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4833437                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                75233                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                75233                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               677097                       # Number of tag accesses
system.iocache.tags.data_accesses              677097                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          161                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              161                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        75072                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        75072                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          161                       # number of demand (read+write) misses
system.iocache.demand_misses::total               161                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          161                       # number of overall misses
system.iocache.overall_misses::total              161                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          161                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            161                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        75072                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        75072                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          161                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             161                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          161                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            161                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           75072                       # number of writebacks
system.iocache.writebacks::total                75072                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  13981648                       # number of replacements
system.l2.tags.tagsinuse                  4065.745326                       # Cycle average of tags in use
system.l2.tags.total_refs                    57651199                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13981648                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.123348                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      442.958279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.001258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.016883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.000175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.002279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   110.268563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  3510.563316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     1.145877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     0.788696                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.108144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.026921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.857071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992614                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4079                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1648                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1991                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995850                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 618321387                       # Number of tag accesses
system.l2.tags.data_accesses                618321387                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      5208999                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5208999                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     12022661                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12022661                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          844                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           65                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  909                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       816475                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          178                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                816653                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst     11878278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3660                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11881938                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data     11330465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11332401                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst     11878278                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data     12146940                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3660                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2114                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24030992                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst     11878278                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data     12146940                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3660                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2114                       # number of overall hits
system.l2.overall_hits::total                24030992                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          342                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                379                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          175                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              182                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data      1033251                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1957                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1035208                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       298118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         5510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           303628                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data     12412355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         5345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        12417700                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       298118                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data     13445606                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         5510                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7302                       # number of demand (read+write) misses
system.l2.demand_misses::total               13756536                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       298118                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data     13445606                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         5510                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7302                       # number of overall misses
system.l2.overall_misses::total              13756536                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      5208999                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5208999                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     12022661                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12022661                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         1186                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1288                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          177                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            185                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1849726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1851861                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst     12176396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         9170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12185566                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     23742820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         7281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23750101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst     12176396                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     25592546                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         9170                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         9416                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37787528                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst     12176396                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     25592546                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         9170                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         9416                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37787528                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.288364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.362745                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.294255                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.988701                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.983784                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.558597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.916628                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.559010                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.024483                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.600872                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.024917                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.522784                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.734102                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.522848                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.024483                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.525372                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.600872                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.775489                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.364050                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.024483                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.525372                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.600872                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.775489                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.364050                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2804835                       # number of writebacks
system.l2.writebacks::total                   2804835                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2678                       # Transaction distribution
system.membus.trans_dist::ReadResp           12724167                       # Transaction distribution
system.membus.trans_dist::WriteReq               4405                       # Transaction distribution
system.membus.trans_dist::WriteResp              4405                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2879907                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10773250                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              803                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            247                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             587                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1035372                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1035182                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12721489                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         75072                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        75072                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       225538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       225538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        14166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41092932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     41107098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41332636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4814912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4814912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        27541                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1059926080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1059953621                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1064768533                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          27493398                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                27493398    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            27493398                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           352231489                       # DTB read hits
system.switch_cpus0.dtb.read_misses          10255869                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       359424945                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          156306748                       # DTB write hits
system.switch_cpus0.dtb.write_misses           246052                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      149567477                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           508538237                       # DTB hits
system.switch_cpus0.dtb.data_misses          10501921                       # DTB misses
system.switch_cpus0.dtb.data_acv                   20                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       508992422                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         1921962829                       # ITB hits
system.switch_cpus0.itb.fetch_misses              693                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     1921963522                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1946494365                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         1935506763                       # Number of instructions committed
system.switch_cpus0.committedOps           1935506763                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   1710688671                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses       1668471                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           87828546                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    255269380                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          1710688671                       # number of integer instructions
system.switch_cpus0.num_fp_insts              1668471                       # number of float instructions
system.switch_cpus0.num_int_register_reads   2230868269                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1251246284                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads      1003471                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes      1003544                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            521801046                       # number of memory refs
system.switch_cpus0.num_load_insts          365246548                       # Number of load instructions
system.switch_cpus0.num_store_insts         156554498                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      484953.174340                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1946009411.825660                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.999751                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.000249                       # Percentage of idle cycles
system.switch_cpus0.Branches                400612671                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    157015559      8.07%      8.07% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       1150346339     59.11%     67.18% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          498919      0.03%     67.21% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     67.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         662222      0.03%     67.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     67.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt         300167      0.02%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         100058      0.01%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     67.26% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       373991505     19.22%     86.48% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      156563131      8.05%     94.53% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess     106530803      5.47%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1946008704                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              369267                       # DTB read hits
system.switch_cpus1.dtb.read_misses               104                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           21367                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             217718                       # DTB write hits
system.switch_cpus1.dtb.write_misses               14                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          12445                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              586985                       # DTB hits
system.switch_cpus1.dtb.data_misses               118                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           33812                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             310554                       # ITB hits
system.switch_cpus1.itb.fetch_misses               99                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         310653                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1945243992                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            1688899                       # Number of instructions committed
system.switch_cpus1.committedOps              1688899                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      1616911                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           628                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              66846                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       123948                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             1616911                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  628                       # number of float instructions
system.switch_cpus1.num_int_register_reads      2215580                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1261076                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          328                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          291                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               588278                       # number of memory refs
system.switch_cpus1.num_load_insts             369492                       # Number of load instructions
system.switch_cpus1.num_store_insts            218786                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1943556948.244539                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1687043.755461                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000867                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999133                       # Percentage of idle cycles
system.switch_cpus1.Branches                   223366                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        13521      0.80%      0.80% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1000092     59.21%     60.01% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            5811      0.34%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             53      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          376248     22.28%     82.64% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         219069     12.97%     95.61% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         74230      4.39%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1689027                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     75577274                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     37788657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       267176                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         440248                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       403403                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        36845                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               2678                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          35939460                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4405                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4405                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5208999                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     12022661                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20290094                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1686                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           250                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1936                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1852051                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1852051                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12185566                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23751216                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     36370884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     76693528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        22909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        30137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             113117458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1548447232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1971159581                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       879296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       852984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3521339093                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14132114                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         89716471                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011276                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.109411                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               88741660     98.91%     98.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 937956      1.05%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  36855      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           89716471                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.094262                       # Number of seconds simulated
sim_ticks                                 94261877500                       # Number of ticks simulated
final_tick                               3327518079500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                9233276                       # Simulator instruction rate (inst/s)
host_op_rate                                  9233275                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              360551520                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734436                       # Number of bytes of host memory used
host_seconds                                   261.44                       # Real time elapsed on the host
sim_insts                                  2413929091                       # Number of instructions simulated
sim_ops                                    2413929091                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       495616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    178553408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       288576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    178680448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          358018048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       495616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       288576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        784192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16033920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16033920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         7744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      2789897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         4509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      2791882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5594032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        250530                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             250530                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      5257863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data   1894227155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3061429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data   1895574889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3798121335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      5257863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3061429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8319291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       170099731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170099731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       170099731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      5257863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data   1894227155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3061429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data   1895574889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3968221066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      23                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   2701420                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     592     26.98%     26.98% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     97      4.42%     31.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     25      1.14%     32.54% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1480     67.46%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2194                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      592     46.07%     46.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      97      7.55%     53.62% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      25      1.95%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     571     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1285                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             94142818000     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                4753000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                3144000      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              110880500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         94261595500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.385811                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.585688                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1     11.11%     11.11% # number of syscalls executed
system.cpu0.kern.syscall::71                        3     33.33%     44.44% # number of syscalls executed
system.cpu0.kern.syscall::73                        2     22.22%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        3     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     9                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   18      0.03%      0.03% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   52      0.09%      0.12% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1898      3.36%      3.48% # number of callpals executed
system.cpu0.kern.callpal::rdps                    202      0.36%      3.84% # number of callpals executed
system.cpu0.kern.callpal::rti                     174      0.31%      4.15% # number of callpals executed
system.cpu0.kern.callpal::callsys                  47      0.08%      4.23% # number of callpals executed
system.cpu0.kern.callpal::rdunique              54140     95.77%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 56531                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              226                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                150                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                150                      
system.cpu0.kern.mode_good::user                  150                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.663717                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.797872                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         736045500      0.78%      0.78% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         93525550000     99.22%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      52                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          3811603                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.976226                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           25702800                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3811603                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.743305                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.976226                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999954                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          327                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         62770273                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        62770273                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19666920                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19666920                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      5812370                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5812370                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        93274                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        93274                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        93539                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        93539                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25479290                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25479290                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25479290                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25479290                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      3792726                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3792726                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        19427                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        19427                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          517                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          517                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          247                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          247                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      3812153                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3812153                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      3812153                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3812153                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     23459646                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     23459646                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      5831797                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5831797                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        93791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        93791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        93786                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        93786                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     29291443                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     29291443                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     29291443                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     29291443                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.161670                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.161670                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.003331                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003331                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.005512                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005512                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.002634                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.002634                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.130146                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.130146                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.130146                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.130146                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       191296                       # number of writebacks
system.cpu0.dcache.writebacks::total           191296                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            11938                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          105817132                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11938                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          8863.891104                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          314                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        374762038                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       374762038                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    187363112                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      187363112                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    187363112                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       187363112                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    187363112                       # number of overall hits
system.cpu0.icache.overall_hits::total      187363112                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        11938                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11938                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        11938                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11938                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        11938                       # number of overall misses
system.cpu0.icache.overall_misses::total        11938                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    187375050                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    187375050                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    187375050                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    187375050                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    187375050                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    187375050                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000064                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000064                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        11938                       # number of writebacks
system.cpu0.icache.writebacks::total            11938                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      13                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   2727686                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     521     27.80%     27.80% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     97      5.18%     32.98% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     18      0.96%     33.94% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1238     66.06%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1874                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      521     45.58%     45.58% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      97      8.49%     54.07% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      18      1.57%     55.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     507     44.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1143                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             95006375000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                4753000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2298500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               82027500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         95095454000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.409532                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.609925                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   25      0.04%      0.04% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   33      0.06%      0.10% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1603      2.86%      2.97% # number of callpals executed
system.cpu1.kern.callpal::rdps                    202      0.36%      3.33% # number of callpals executed
system.cpu1.kern.callpal::rti                     156      0.28%      3.61% # number of callpals executed
system.cpu1.kern.callpal::callsys                  35      0.06%      3.67% # number of callpals executed
system.cpu1.kern.callpal::rdunique              53918     96.33%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 55972                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              162                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                141                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 27                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                155                      
system.cpu1.kern.mode_good::user                  141                      
system.cpu1.kern.mode_good::idle                   13                      
system.cpu1.kern.mode_switch_good::kernel     0.956790                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.481481                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.936364                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         105251000      0.04%      0.04% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         93813898500     32.75%     32.78% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        192578264000     67.22%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      33                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          3911519                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.968410                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           25854483                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3911519                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.609832                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   511.968410                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.999938                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         62908336                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        62908336                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     19622544                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       19622544                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      5775517                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5775517                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        93570                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        93570                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        93572                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        93572                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     25398061                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        25398061                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     25398061                       # number of overall hits
system.cpu1.dcache.overall_hits::total       25398061                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      3864431                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3864431                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        47891                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        47891                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          270                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          270                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          266                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          266                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      3912322                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3912322                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      3912322                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3912322                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     23486975                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     23486975                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      5823408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5823408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        93840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        93840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        93838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        93838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     29310383                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     29310383                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     29310383                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     29310383                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.164535                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.164535                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.008224                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008224                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.002877                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002877                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.002835                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.002835                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.133479                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.133479                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.133479                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.133479                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       232098                       # number of writebacks
system.cpu1.dcache.writebacks::total           232098                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7540                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          102320109                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7540                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13570.306233                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          294                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          194                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        375715808                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       375715808                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    187846594                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      187846594                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    187846594                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       187846594                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    187846594                       # number of overall hits
system.cpu1.icache.overall_hits::total      187846594                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7540                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7540                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7540                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7540                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7540                       # number of overall misses
system.cpu1.icache.overall_misses::total         7540                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    187854134                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    187854134                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    187854134                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    187854134                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    187854134                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    187854134                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7540                       # number of writebacks
system.cpu1.icache.writebacks::total             7540                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                 280                       # Transaction distribution
system.iobus.trans_dist::WriteResp                280                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2240                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   5608942                       # number of replacements
system.l2.tags.tagsinuse                  4092.739712                       # Cycle average of tags in use
system.l2.tags.total_refs                    10347912                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5608942                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.844896                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       16.964143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     4.565252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2029.955360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     2.498175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  2038.756783                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.004142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.495595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.497743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999204                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4041                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1090                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2662                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986572                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 122248856                       # Number of tag accesses
system.l2.tags.data_accesses                122248856                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       423394                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           423394                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        10351                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10351                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          125                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  152                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           56                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           91                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                147                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        16153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        45596                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 61749                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         4194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3031                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7225                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      1005176                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      1073543                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2078719                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         4194                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1021329                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3031                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1119139                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2147693                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         4194                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1021329                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3031                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1119139                       # number of overall hits
system.l2.overall_hits::total                 2147693                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               41                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         2824                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1892                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4716                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         7744                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         4509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12253                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      2787077                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      2789995                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5577072                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         7744                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      2789901                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         4509                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      2791887                       # number of demand (read+write) misses
system.l2.demand_misses::total                5594041                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         7744                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      2789901                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         4509                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      2791887                       # number of overall misses
system.l2.overall_misses::total               5594041                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       423394                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       423394                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        10351                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10351                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          148                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              195                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          108                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            188                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        18977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        47488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66465                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        11938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         7540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19478                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      3792253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      3863538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7655791                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        11938                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      3811230                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7540                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      3911026                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7741734                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        11938                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      3811230                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7540                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      3911026                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7741734                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.155405                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.425532                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.220513                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.300000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.157407                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.218085                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.148812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.039842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.070955                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.648685                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.598011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.629069                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.734940                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.722135                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.728478                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.648685                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.732021                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.598011                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.713850                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.722582                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.648685                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.732021                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.598011                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.713850                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.722582                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               250530                       # number of writebacks
system.l2.writebacks::total                    250530                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            5589325                       # Transaction distribution
system.membus.trans_dist::WriteReq                280                       # Transaction distribution
system.membus.trans_dist::WriteResp               280                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       250530                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5330315                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              672                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            366                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              93                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4745                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4707                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5589325                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16770078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     16770638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16770638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    374051968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    374054208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               374054208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          11176233                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                11176233    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            11176233                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            23014485                       # DTB read hits
system.switch_cpus0.dtb.read_misses           2616214                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        25560344                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            5925603                       # DTB write hits
system.switch_cpus0.dtb.write_misses            28483                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        5906279                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            28940088                       # DTB hits
system.switch_cpus0.dtb.data_misses           2644697                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        31466623                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          187082187                       # ITB hits
system.switch_cpus0.itb.fetch_misses               70                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      187082257                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               188523778                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          184730353                       # Number of instructions committed
system.switch_cpus0.committedOps            184730353                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    135045324                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      41483549                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            2743813                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     11311911                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           135045324                       # number of integer instructions
system.switch_cpus0.num_fp_insts             41483549                       # number of float instructions
system.switch_cpus0.num_int_register_reads    213527333                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    104629992                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     53209902                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     39746949                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             32124033                       # number of memory refs
system.switch_cpus0.num_load_insts           26169651                       # Number of load instructions
system.switch_cpus0.num_store_insts           5954382                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1148658.140125                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      187375119.859875                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.993907                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.006093                       # Percentage of idle cycles
system.switch_cpus0.Branches                 16105514                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     14577202      7.78%      7.78% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         72461225     38.67%     46.45% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1724      0.00%     46.45% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     46.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       28669021     15.30%     61.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp         708707      0.38%     62.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        8642484      4.61%     66.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult       1069651      0.57%     67.31% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         142701      0.08%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     67.39% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        28634886     15.28%     82.67% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        5954641      3.18%     85.85% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      26512808     14.15%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         187375050                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            23038462                       # DTB read hits
system.switch_cpus1.dtb.read_misses           2642434                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        25631219                       # DTB read accesses
system.switch_cpus1.dtb.write_hits            5917303                       # DTB write hits
system.switch_cpus1.dtb.write_misses            29113                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        5916046                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            28955765                       # DTB hits
system.switch_cpus1.dtb.data_misses           2671547                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        31547265                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          187654168                       # ITB hits
system.switch_cpus1.itb.fetch_misses               52                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      187654220                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               190191130                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          185182587                       # Number of instructions committed
system.switch_cpus1.committedOps            185182587                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    135405377                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      41529982                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            2739090                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     11346905                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           135405377                       # number of integer instructions
system.switch_cpus1.num_fp_insts             41529982                       # number of float instructions
system.switch_cpus1.num_int_register_reads    213949584                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    104924859                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads     53261345                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     39787331                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             32169904                       # number of memory refs
system.switch_cpus1.num_load_insts           26223249                       # Number of load instructions
system.switch_cpus1.num_store_insts           5946655                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      675505.043900                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      189515624.956100                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.996448                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.003552                       # Percentage of idle cycles
system.switch_cpus1.Branches                 16137485                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     14640507      7.79%      7.79% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         72533178     38.61%     46.40% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1469      0.00%     46.41% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     46.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       28691157     15.27%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp         709772      0.38%     62.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        8646597      4.60%     66.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult       1073023      0.57%     67.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         142593      0.08%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     67.31% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        28689762     15.27%     82.58% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        5946728      3.17%     85.74% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      26779348     14.26%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         187854134                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     15487853                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      7744361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       914925                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         105982                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        93085                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        12897                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           7677422                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               280                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              280                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       423394                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10351                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6395731                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             815                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           513                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1328                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66503                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66503                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19478                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7657944                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        30444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     11012599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        18863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11258636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22320542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1184384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    256226976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       724672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    265237088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              523373120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5608942                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         21097075                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.092390                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.291679                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19160810     90.82%     90.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1923368      9.12%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  12897      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21097075                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.083300                       # Number of seconds simulated
sim_ticks                                 83299526000                       # Number of ticks simulated
final_tick                               3410817605500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               19510439                       # Simulator instruction rate (inst/s)
host_op_rate                                 19510435                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              630513050                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734436                       # Number of bytes of host memory used
host_seconds                                   132.11                       # Real time elapsed on the host
sim_insts                                  2577598883                       # Number of instructions simulated
sim_ops                                    2577598883                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       382144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    291511552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       145856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       689728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          292729280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       382144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       145856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        528000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     72913024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        72913024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         5971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      4554868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        10777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4573895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1139266                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1139266                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      4587589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data   3499558353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1750982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      8280095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3514177019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      4587589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1750982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6338571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       875311391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            875311391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       875311391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      4587589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data   3499558353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1750982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      8280095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4389488411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   3086738                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    6600     46.09%     46.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    124      0.87%     46.95% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     85      0.59%     47.55% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     47.55% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   7511     52.45%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               14321                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     6600     49.22%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     124      0.92%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      85      0.63%     50.78% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.01%     50.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    6599     49.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                13409                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             81688626500     98.31%     98.31% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                9296500      0.01%     98.32% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                4165000      0.01%     98.33% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 173500      0.00%     98.33% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1390535500      1.67%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         83092797000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.878578                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.936317                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      9.09%      9.09% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      9.09%     18.18% # number of syscalls executed
system.cpu0.kern.syscall::4                         5     45.45%     63.64% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      9.09%     72.73% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      9.09%     81.82% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      9.09%     90.91% # number of syscalls executed
system.cpu0.kern.syscall::73                        1      9.09%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    11                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   41      0.28%      0.29% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.02%      0.31% # number of callpals executed
system.cpu0.kern.callpal::swpipl                13858     96.18%     96.49% # number of callpals executed
system.cpu0.kern.callpal::rdps                    185      1.28%     97.77% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     97.78% # number of callpals executed
system.cpu0.kern.callpal::rti                     253      1.76%     99.54% # number of callpals executed
system.cpu0.kern.callpal::callsys                  20      0.14%     99.67% # number of callpals executed
system.cpu0.kern.callpal::imb                       6      0.04%     99.72% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 41      0.28%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 14409                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              295                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                126                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                127                      
system.cpu0.kern.mode_good::user                  126                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.430508                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.600950                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        2149386000      2.59%      2.59% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         80877395000     97.41%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      41                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          5665857                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.798078                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           30692562                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5666258                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.416725                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.798078                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999606                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999606                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         78358682                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        78358682                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     18487428                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       18487428                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     10028738                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10028738                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       988377                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       988377                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data      1175614                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1175614                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     28516166                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        28516166                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     28516166                       # number of overall hits
system.cpu0.dcache.overall_hits::total       28516166                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      5431125                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5431125                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        47676                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        47676                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       187389                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       187389                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           35                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           35                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      5478801                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5478801                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      5478801                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5478801                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     23918553                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     23918553                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     10076414                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10076414                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data      1175766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1175766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data      1175649                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1175649                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     33994967                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33994967                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     33994967                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33994967                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.227067                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.227067                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.004731                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004731                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.159376                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.159376                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.000030                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000030                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.161165                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.161165                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.161165                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.161165                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1159630                       # number of writebacks
system.cpu0.dcache.writebacks::total          1159630                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             9564                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999619                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          250556089                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            10076                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         24866.622568                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999619                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        332098419                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       332098419                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    166034856                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      166034856                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    166034856                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       166034856                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    166034856                       # number of overall hits
system.cpu0.icache.overall_hits::total      166034856                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         9569                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9569                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         9569                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9569                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         9569                       # number of overall misses
system.cpu0.icache.overall_misses::total         9569                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    166044425                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    166044425                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    166044425                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    166044425                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    166044425                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    166044425                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000058                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000058                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000058                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000058                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000058                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000058                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         9564                       # number of writebacks
system.cpu0.icache.writebacks::total             9564                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      86                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      3425                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     684     34.76%     34.76% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     85      4.32%     39.08% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.05%     39.13% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1198     60.87%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1968                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      682     47.10%     47.10% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      85      5.87%     52.97% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.07%     53.04% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     680     46.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1448                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             83235196000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                4165000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 112000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               59961000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         83299434000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.997076                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.567613                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.735772                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::3                         1      6.67%      6.67% # number of syscalls executed
system.cpu1.kern.syscall::6                         2     13.33%     20.00% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      6.67%     26.67% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      6.67%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     20.00%     53.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1      6.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     26.67%     93.33% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      6.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    15                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.05%      0.05% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  108      4.92%      4.96% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.23%      5.19% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1630     74.19%     79.38% # number of callpals executed
system.cpu1.kern.callpal::rdps                    172      7.83%     87.21% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.05%     87.26% # number of callpals executed
system.cpu1.kern.callpal::rti                     252     11.47%     98.73% # number of callpals executed
system.cpu1.kern.callpal::callsys                  24      1.09%     99.82% # number of callpals executed
system.cpu1.kern.callpal::imb                       4      0.18%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  2197                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              272                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                164                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 87                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                164                      
system.cpu1.kern.mode_good::user                  164                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.602941                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.011494                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.629063                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         211248000      0.25%      0.25% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            83688000      0.10%      0.35% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         83006661500     99.65%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     108                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            14968                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          483.215695                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             241261                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            15480                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.585336                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   483.215695                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.943781                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.943781                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          448                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           511512                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          511512                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       122732                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         122732                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       106239                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        106239                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1841                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1841                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1971                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1971                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       228971                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          228971                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       228971                       # number of overall hits
system.cpu1.dcache.overall_hits::total         228971                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7594                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7594                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         7575                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7575                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           12                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15169                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15169                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15169                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15169                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       130326                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       130326                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       113814                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       113814                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1983                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1983                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       244140                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       244140                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       244140                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       244140                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.058269                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.058269                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.066556                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.066556                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.074409                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.074409                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.006051                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.006051                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.062132                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.062132                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.062132                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.062132                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9227                       # number of writebacks
system.cpu1.dcache.writebacks::total             9227                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             5858                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999429                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           87131157                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6369                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13680.508243                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999429                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1401919                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1401919                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       692171                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         692171                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       692171                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          692171                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       692171                       # number of overall hits
system.cpu1.icache.overall_hits::total         692171                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         5859                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5859                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         5859                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5859                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         5859                       # number of overall misses
system.cpu1.icache.overall_misses::total         5859                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       698030                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       698030                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       698030                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       698030                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       698030                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       698030                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.008394                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008394                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.008394                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008394                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.008394                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008394                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         5858                       # number of writebacks
system.cpu1.icache.writebacks::total             5858                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    73728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          9                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  751                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 751                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1855                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1855                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          600                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1270                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1353                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          635                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4415                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    78167                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1155                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1171                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                10395                       # Number of tag accesses
system.iocache.tags.data_accesses               10395                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1152                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1152                       # number of writebacks
system.iocache.writebacks::total                 1152                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4576509                       # number of replacements
system.l2.tags.tagsinuse                  4089.284346                       # Cycle average of tags in use
system.l2.tags.total_refs                     6883273                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4580549                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.502718                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       73.664962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    13.231705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  3993.902893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     2.519482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     5.965304                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.017985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.003230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.975074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.001456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998360                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          998                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2926                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  94656316                       # Number of tag accesses
system.l2.tags.data_accesses                 94656316                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1168857                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1168857                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        11873                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11873                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          184                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  189                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         5205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          812                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6017                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         3598                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7177                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      1105717                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         3633                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1109350                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         3598                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1110922                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3579                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4445                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1122544                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         3598                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1110922                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3579                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4445                       # number of overall hits
system.l2.overall_hits::total                 1122544                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 61                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        42183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         6727                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               48910                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         5971                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2279                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8250                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      4512690                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         4053                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4516743                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         5971                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      4554873                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2279                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10780                       # number of demand (read+write) misses
system.l2.demand_misses::total                4573903                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         5971                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      4554873                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2279                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10780                       # number of overall misses
system.l2.overall_misses::total               4573903                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      1168857                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1168857                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        11873                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11873                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              250                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        47388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         7539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             54927                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         9569                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         5858                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          15427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      5618407                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         7686                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5626093                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         9569                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      5665795                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         5858                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        15225                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5696447                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         9569                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      5665795                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         5858                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        15225                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5696447                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.223629                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.615385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.244000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.890162                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.892293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.890455                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.623994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.389041                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.534777                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.803197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.527322                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.802821                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.623994                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.803925                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.389041                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.708046                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.802940                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.623994                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.803925                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.389041                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.708046                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.802940                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1138114                       # number of writebacks
system.l2.writebacks::total                   1138114                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 748                       # Transaction distribution
system.membus.trans_dist::ReadResp            4525744                       # Transaction distribution
system.membus.trans_dist::WriteReq                703                       # Transaction distribution
system.membus.trans_dist::WriteResp               703                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1139266                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3421243                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              120                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             46                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              75                       # Transaction distribution
system.membus.trans_dist::ReadExReq             48925                       # Transaction distribution
system.membus.trans_dist::ReadExResp            48902                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4524996                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1152                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         3462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         3462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13707411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13710313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13713775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        73920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        73920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4415                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    365568576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    365572991                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               365646911                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           9137202                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 9137202    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             9137202                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            24632510                       # DTB read hits
system.switch_cpus0.dtb.read_misses           3034756                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        26930780                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           11252724                       # DTB write hits
system.switch_cpus0.dtb.write_misses            37030                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       10906362                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            35885234                       # DTB hits
system.switch_cpus0.dtb.data_misses           3071786                       # DTB misses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        37837142                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          161901041                       # ITB hits
system.switch_cpus0.itb.fetch_misses              321                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      161901362                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               166184977                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          162972627                       # Number of instructions committed
system.switch_cpus0.committedOps            162972627                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    139163264                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses       8400953                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            3793844                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     17933295                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           139163264                       # number of integer instructions
system.switch_cpus0.num_fp_insts              8400953                       # number of float instructions
system.switch_cpus0.num_int_register_reads    177870386                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    104037770                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     10800546                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes      8400474                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             39419799                       # number of memory refs
system.switch_cpus0.num_load_insts           28129823                       # Number of load instructions
system.switch_cpus0.num_store_insts          11289976                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      552932.576866                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      165632044.423134                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.996673                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.003327                       # Percentage of idle cycles
system.switch_cpus0.Branches                 23718525                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     12914687      7.78%      7.78% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         72024770     43.38%     51.15% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           16725      0.01%     51.16% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     51.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        6400149      3.85%     55.02% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              2      0.00%     55.02% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        2000004      1.20%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             2      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv             15      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     56.22% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        30617685     18.44%     74.66% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       11290466      6.80%     81.46% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      30779920     18.54%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         166044425                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              131318                       # DTB read hits
system.switch_cpus1.dtb.read_misses               695                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           35870                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             115725                       # DTB write hits
system.switch_cpus1.dtb.write_misses              144                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          16391                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              247043                       # DTB hits
system.switch_cpus1.dtb.data_misses               839                       # DTB misses
system.switch_cpus1.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           52261                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             201916                       # ITB hits
system.switch_cpus1.itb.fetch_misses              277                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         202193                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               166599138                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             697165                       # Number of instructions committed
system.switch_cpus1.committedOps               697165                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       669751                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          3780                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              15839                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        70044                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              669751                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 3780                       # number of float instructions
system.switch_cpus1.num_int_register_reads       940226                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       477545                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2454                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         2439                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               249316                       # number of memory refs
system.switch_cpus1.num_load_insts             133022                       # Number of load instructions
system.switch_cpus1.num_store_insts            116294                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      165900916.637580                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      698221.362420                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.004191                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.995809                       # Percentage of idle cycles
system.switch_cpus1.Branches                    92198                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        13290      1.90%      1.90% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           407984     58.45%     60.35% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1015      0.15%     60.50% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           1192      0.17%     60.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            230      0.03%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          136807     19.60%     80.30% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         116364     16.67%     96.97% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         21148      3.03%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            698030                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     11393229                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5696338                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       140218                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          19342                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        16933                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2409                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                748                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5642432                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               703                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              703                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1168857                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        11873                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4375640                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             301                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            47                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            54950                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           54950                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         15428                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5626256                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16865209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        45298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16953236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1077056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    436838791                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       670208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1569656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              440155711                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4578819                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         15973499                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018902                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.137287                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15673983     98.12%     98.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 297097      1.86%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2419      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15973499                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
