Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun 22 01:00:40 2018
| Host         : RIEMANN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1404 |
| Unused register locations in slices containing registers |  3900 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4599 |         1565 |
| No           | No                    | Yes                    |             105 |           39 |
| No           | Yes                   | No                     |            3660 |         1481 |
| Yes          | No                    | No                     |           19339 |         4672 |
| Yes          | No                    | Yes                    |             205 |           65 |
| Yes          | Yes                   | No                     |            9504 |         3032 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                               Clock Signal                                               |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                       |                1 |              1 |
|  device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                     |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]                                                                                                     |                1 |              1 |
|  device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                                                      |                1 |              1 |
|  device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                                                                                                                                            |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/first_fail_detect_reg                                                                                                                                                                |                1 |              1 |
|  device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                     |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                    | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                   |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_possible_zero_40_out                                                                                                                                      |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                                                                                                     |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                      | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                               |                1 |              1 |
|  device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                     |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                                                                                                     |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_32                                                                                                                                                                        |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                  |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                                    | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D_reg[31]                                                                                                                                         |                1 |              1 |
| ~device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                               |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                                                                  |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                                                                                                     |                1 |              1 |
|  device_inst/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                          | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                                           |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/reset_sustained_raw[0]                                                                                                     |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                     |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                    | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                       |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/reset_sustained_raw[0]                                                                                                     |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][16]                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                                                                  |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_0_out                                                                                                                                                    |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                         | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                        |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][48]                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][40]                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]_0                                                                                                                                           | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]                                                                                                                                      |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][24]                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]                                                                                                     |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][32]                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][56]                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                         | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                        |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                                                                           | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Div_Dec_Exp_4_reg[0]                                                                                                                                               |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][8]                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_llink_reset_reg                                                                                                                                                                                      |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]                                                                                                     |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                             | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3_n_0                                                                                                                       |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              1 |
| ~device_inst/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                         | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2                                                                                                                                                                                                 |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_square_imag/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                     | device_inst/design_1_i/hier_mod_1/floating_point_square_imag/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                                                                           |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                      | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                               |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                    | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                   |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                                                                                                     |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/first_fail_detect_reg                                                                                                                                                                |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                                                                                                     |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                     | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                       |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_square_imag/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                     | device_inst/design_1_i/hier_mod_2/floating_point_square_imag/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                                                                           |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_square_real/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                     | device_inst/design_1_i/hier_mod_2/floating_point_square_real/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                                                                           |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                                                                                                     |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_square_real/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                     | device_inst/design_1_i/hier_mod_1/floating_point_square_real/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                                                                           |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]                                                                                                     |                1 |              1 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                 | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/p_5_out                                                                                |                1 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                      | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                    |                1 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                      | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/p_5_out                                                                                     |                1 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                          | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                              |                2 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                1 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                2 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                 | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/p_5_out                                                                                |                1 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/bus2ip_mreset                                                                                                                                                                                                                              |                1 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                      | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/p_5_out                                                                                     |                1 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                      | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                    |                1 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                                                                  |                2 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                 |                1 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                             |                2 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                       |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/need_sclr_lut.real_shift_ram.FF_gen[0].reg                                                                                                  |                1 |              2 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                          | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                  |                3 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                          | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                              |                3 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                                                                                                                                       |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_i_1_n_0                                                                                                                                                   | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                2 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_i_1_n_0                                                                                                                                                   | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                             |                3 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                        |                3 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                     | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                        |                3 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                     | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                             |                3 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                             |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/count_ce                                                                                                                                                                                                              | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                2 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                2 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                          | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                  |                3 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                     | device_inst/design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                             |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                3 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                |                                                                                                                                                                                                                                                                                |                2 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                             |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                |                                                                                                                                                                                                                                                                                |                2 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                2 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                             |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                |                                                                                                                                                                                                                                                                                |                2 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                     | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                             |                2 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_i_1_n_0                                                                                                                                                   | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                             |                2 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                3 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                             |                                                                                                                                                                                                                                                                                |                2 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/count_ce                                                                                                                                                                                                              | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                2 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                               |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_rd_sts_tag_reg0                                                                                                                                                                                 |                1 |              3 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                                   | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                  |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/my_empty_reg[8][0]                                                                                                                                                                   |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                      |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                      |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]                                                                                             |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                           | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                       |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                                                                                       | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                                                                                                                     |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                   | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                    |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                              | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_2_out                                                                                                                                             |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                             | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                    | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                3 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                     | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                4 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/update_idle_1_reg_0[0]                                                                                                                         | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                    | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                4 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                     | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                | device_inst/design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                                                                      | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]_0                                                                                                                             |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                     | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                                                |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                      |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                                  |                4 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                            |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                                                                                                            | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_10                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/sclr_count                                                                                                                                         | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                                                                        |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                             | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                            |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                       | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                       |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/p_24_out                                                                                                                                |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/save_sel[7][0]_i_1_n_0                                                                                                                |                3 |              4 |
|  device_inst/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/p_2_out_1                                                                                                                                                                                                                                 | device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                           |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                       | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                       |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                                                |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/writems[3]_i_1_n_0                                                                                                                    |                3 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                     | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                |                2 |              4 |
| ~device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                           |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                   | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                       |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_count[0]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]_0                                                                                                                 | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                                            |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                    |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/gpio_read_switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                            |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                    |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                                       |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                                |                                                                                                                                                                                                                                                                                |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                                     |                4 |              4 |
|  device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Command_Reg_En                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_cmd_reset_reg                                                                                                                                                                                        |                1 |              4 |
|  device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                   | device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                           |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                           | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                                                                                       | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                                                                                                                     |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                         | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                            |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/sclr_count                                                                                                                       | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                                                      |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                              | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_2_out                                                                                                                                             |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                    | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                              | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_2_out                                                                                                                                             |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                    | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                3 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_imag/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_imag/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[12]                                                                                                                                 |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                               | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_2_out                                                                                                                                              |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                                  |                4 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                                  |                4 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                     | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                4 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                     | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                3 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                               | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_2_out                                                                                                                                              |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_imag/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_imag/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[11]_i_1_n_0                                                                                                       |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                                  |                3 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                                  |                3 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_6/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                      |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/complex_address_reg[0]                                                                                                                                                               |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                                  |                3 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/sync_cntr_reg[3][0]                                                                                                                                                                  |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                    | device_inst/design_1_i/hier_mod_2/floating_point_float2fix/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[27]_i_1_n_0                                                                                                           |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                    | device_inst/design_1_i/hier_mod_2/floating_point_float2fix/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[31]_1                                                                                                |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_real/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_real/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[11]_i_1_n_0                                                                                                       |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_real/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_real/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[12]                                                                                                                                 |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                                                                  |                3 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                       |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/gpio_read_switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                  | device_inst/design_1_i/gpio_read_switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                              |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/gpio_read_switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                | device_inst/design_1_i/gpio_read_switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                           |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                           |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                         | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/SLAVE_REG_U6/cs_ce_clr                                                                                                                                                                                                          |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                                     |                4 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_5/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                      |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                  | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                  |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_imag/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_imag/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[11]_i_1_n_0                                                                                                       |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/FSM_sequential_state_reg[3]_i_1_n_0                                                                                                                                                                           | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/m_axis_reset                                                                                                                                                                                         |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_imag/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_imag/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[12]                                                                                                                                 |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/count_ce_0                                                                                                                                                                                                            | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/FSM_sequential_fine_adj_state_r_reg[3][0]                                                                                                                                            |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                     | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                            |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                                                                  |                3 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                    |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_fill_mask_reg[1][0]                                                                                                                                              | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                                                       |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                               | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                           |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_i_1_n_0                                                                                                                                                   | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write                                                                                                                               | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write_select                                                                                                                 |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_4/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                      |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                           | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                   |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_10                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                   | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                    |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                                    | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                            |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_real/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_real/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[11]_i_1_n_0                                                                                                       |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_real/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_real/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[12]                                                                                                                                 |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                    | device_inst/design_1_i/hier_mod_1/floating_point_float2fix/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[31]_1                                                                                                |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                      |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                    | device_inst/design_1_i/hier_mod_1/floating_point_float2fix/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[27]_i_1_n_0                                                                                                           |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/cnt_shift_r_reg[0][0]                                                                                                                                                                |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                                                                    |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                              | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_2_out                                                                                                                                             |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                  | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                  |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                                                |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                              | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                      |                1 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0][0]                                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                           |                2 |              4 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                    |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_has_priority_r_reg_0                                                                                                         |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                                                                           |                3 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                  |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_has_priority_r_reg_0                                                                                                         |                3 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                                                                           |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                             |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]            |                3 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_reg_1                                                                                                            |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                            |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                   |                3 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                         | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                            |                3 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                 |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                      |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                          |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                    |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                            |                3 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                    |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                         | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                     | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                |                2 |              5 |
|  device_inst/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/p_99_out                                                                                                                                 | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                                                         |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                                                        |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                                                        |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                 |                3 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                             | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                            |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                      |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                      | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                            |                3 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_FPU.WB_FSR_reg[31][0]                                                                                                                                                                   |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                   | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                    | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                           |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                               |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                              | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                           |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[0].FDRE_I/Using_FPGA.Native_0                                                                                                  |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                         |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                               |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/my_empty_reg[8][0]                                                                                                                                                                   |                4 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                              | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                           |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                     |                3 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                          | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                         |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Use_FPU.wb_fsr_i_reg[31][0]                                                                                                                                             | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                2 |              5 |
|  device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                3 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                                                                                                            | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                         |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/trans_cnt_reg[4][0]                                                                                                                                                                                         | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_MAXI_SYNC/SR[0]                                                                                                                                                                                                          |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                             | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                            |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                   | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                      | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                            |                3 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                             | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                3 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                         |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                           |                2 |              5 |
|  device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_Reg_En                                                                                                                           | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_reg_clear                                                                                                                 |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                    |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]            |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                         |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                                                                                                                              |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                         |                2 |              5 |
|  device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1                                                      | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_pos                                                                                                                                                                                                                    | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/vsync_rst                                                                                                                                                                                                              |                1 |              5 |
|  device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1                                                      | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                                    | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_fp_cnt0                                                                                                                                                                                                              |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                      | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                         | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                |                2 |              5 |
|  device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                             |                3 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                         |                1 |              5 |
|  device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_bp_cnt1                                                                                                                                                                                                              |                2 |              5 |
|  device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_fp_cnt0                                                                                                                                                                                                              |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                     | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                    | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                           |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                         |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/count_ce_1                                                                                                                                                                                                            | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                    |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                           |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                     |                1 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                 |                2 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                         | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                3 |              5 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | device_inst/design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/en_cnt_div4.wrlvl_odt_reg                                                                                                                                                            |                4 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/en_cnt_div4.wrlvl_odt_reg                                                                                                                                                            |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                             | device_inst/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                4 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | device_inst/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                  |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                              | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/en_cnt_div4.wrlvl_odt_reg                                                                                                                                                            |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                      |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                      |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                  |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                      |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                5 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                      | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                     |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_en_stg2_c                                                                                                         | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                                                        |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                                                             | device_inst/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_en_stg2_f                                                                                                         | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                                                     |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/lane_cnt_po_r_reg[0]                                                                                                                                                                 |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/my_empty_reg[8][0]                                                                                                                                                                   |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | device_inst/design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/lane_cnt_po_r_reg[0]                                                                                                                                                                 |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/lane_cnt_po_r_reg[0]                                                                                                                                                                 |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                      | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                     |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                  |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                                                              |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_1_n_0                                                                                | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/maintenance_request.maint_srx_r_lcl_reg[0]                                                                                                                                           |                6 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                                |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                     |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                   |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                     | device_inst/design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/cnt_read_reg[5][0]    | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                       |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                           | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                       |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | device_inst/design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                             |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                                                                                                            | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                      | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                        |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/count_ce_6                                                                                                                                                                                                            | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/count_ce_5                                                                                                                                                                                                            | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                            | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                        |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                     | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                                                                                                            | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_9                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                4 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_imag/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_imag/U0/i_synth/sclr_i                                                                                                                                                                                              |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                     | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_normal_area.fifo_node_payld_pop_early                                                                                                                                | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/count_ce_6                                                                                                                                                                                                            | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                      | device_inst/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/count_ce_4                                                                                                                                                                                                            | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/count_ce_5                                                                                                                                                                                                            | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/count_ce_2                                                                                                                                                                                                            | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                                          | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_9                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Decode_I/ex_bt_hit_hold                                                                                                                                                                                               |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                    | device_inst/design_1_i/hier_mod_1/floating_point_float2fix/U0/i_synth/sclr_i                                                                                                                                                                                                   |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_real/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_real/U0/i_synth/sclr_i                                                                                                                                                                                              |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_imag/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_imag/U0/i_synth/sclr_i                                                                                                                                                                                              |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_real/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_real/U0/i_synth/sclr_i                                                                                                                                                                                              |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                    | device_inst/design_1_i/hier_mod_2/floating_point_float2fix/U0/i_synth/sclr_i                                                                                                                                                                                                   |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/gen_data_addr_3                                                                                                                                                      | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.base_cnt[5]_i_1_n_0                                                                                                                  |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                      | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                     |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/gen_data_addr_3                                                                                                                                                      | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.gen_coef_addr[7]_i_1_n_0                                                                                                             |                2 |              6 |
|  device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1                                                      | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                                    | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_bp_cnt0                                                                                                                                                                                                              |                1 |              6 |
|  device_inst/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  device_inst/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                      | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                     |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                             | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                2 |              6 |
|  device_inst/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                             | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                     |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0                                                                              |                5 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                          | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                          | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                 |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                          |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                              | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                    |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                              | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                     | device_inst/design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                    | device_inst/design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                       | device_inst/design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                       | device_inst/design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                      | device_inst/design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | device_inst/design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                    | device_inst/design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                     | device_inst/design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                       | device_inst/design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                      | device_inst/design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | device_inst/design_1_i/axi_smc_4/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                       | device_inst/design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                             | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                4 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                       | device_inst/design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                       | device_inst/design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                       | device_inst/design_1_i/axi_smc_4/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                          | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                      | device_inst/design_1_i/axi_smc_4/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                    | device_inst/design_1_i/axi_smc_4/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                     | device_inst/design_1_i/axi_smc_4/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | device_inst/design_1_i/axi_smc_5/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                                                             | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                      | device_inst/design_1_i/axi_smc_6/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                     | device_inst/design_1_i/axi_smc_5/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | device_inst/design_1_i/axi_smc_6/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                    | device_inst/design_1_i/axi_smc_6/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                     | device_inst/design_1_i/axi_smc_6/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                       | device_inst/design_1_i/axi_smc_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                       | device_inst/design_1_i/axi_smc_6/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                              | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                    |                1 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                              | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                      | device_inst/design_1_i/axi_smc_5/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_rdc2pcc_cmd_ready                                                                                                                                                                      | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                   |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0                                                                       | device_inst/design_1_i/axi_smc_6/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                  |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/mem_float_operation_2                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                      | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                     |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                                                                | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/SS[0]                                                                                                                                            |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/channel_id[6]_i_1_n_0                                                                                                                                                                                         | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/m_axis_reset                                                                                                                                                                                         |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                 |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[2]_10                                                                                                                        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[1]_11                                                                                                                        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[3]_9                                                                                                                         | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[4]_7                                                                                                                         | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                          |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[0]_8                                                                                                                         | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[5]_6                                                                                                                         | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/last_outstanding_write                                                                                                                         | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                             | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                   |                3 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/p_79_out                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1__0_n_0                                                                                                    | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                2 |              6 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_real/U0/i_synth/sclr_i                                                                                                                                                                                              |                2 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_sum/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                             | device_inst/design_1_i/hier_mod_1/floating_point_sum/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_1                                                                                                                                                                      |                3 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                4 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/stream_average_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_22_in__0                                                         |                3 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/floating_point_square_imag/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                                                                         |                3 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                                                                                                            | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                3 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/floating_point_sum/U0/i_synth/sclr_i                                                                                                                                                                                                         |                3 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/floating_point_sum/U0/i_synth/ADDSUB_OP.ADDSUB/LOW_LAT.OP/EXP/STATE_SIG_UP_DELAY/i_pipe/p_26_out__0                                                                                                                                          |                2 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/floating_point_square_real/U0/i_synth/sclr_i                                                                                                                                                                                                 |                3 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/gen_data_addr_3                                                                                                                                                                        | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.base_cnt[6]_i_1_n_0                                                                                                                                    |                2 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/floating_point_square_imag/U0/i_synth/sclr_i                                                                                                                                                                                                 |                3 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/floating_point_square_real/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                                                                         |                2 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                              |                3 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/floating_point_square_imag/U0/i_synth/sclr_i                                                                                                                                                                                                 |                2 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/floating_point_square_imag/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                                                                         |                3 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data[0]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                  | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/complex_address_reg[0]                                                                                                                                                               |                5 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data_next[0]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                |                3 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_sum/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                             | device_inst/design_1_i/hier_mod_2/floating_point_sum/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_1                                                                                                                                                                      |                4 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_imag/U0/i_synth/sclr_i                                                                                                                                                                                              |                2 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                  |                3 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/gen_data_addr_3                                                                                                                                                                        | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.gen_coef_addr[8]_i_1_n_0                                                                                                                               |                3 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/floating_point_float2fix/U0/i_synth/sclr_i                                                                                                                                                                                                   |                2 |              7 |
|  device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_Reg_En                                                                                                                           | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_rst                                                                                                                       |                1 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/floating_point_float2fix/U0/i_synth/sclr_i                                                                                                                                                                                                   |                2 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                                |                2 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                  |                2 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/read_req_granted                                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/floating_point_sum/U0/i_synth/sclr_i                                                                                                                                                                                                         |                4 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/stream_average_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/p_22_in__0                                                         |                2 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_real/U0/i_synth/sclr_i                                                                                                                                                                                              |                2 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/floating_point_square_real/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                                                                         |                3 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/floating_point_square_real/U0/i_synth/sclr_i                                                                                                                                                                                                 |                3 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_imag/U0/i_synth/sclr_i                                                                                                                                                                                              |                3 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/floating_point_sum/U0/i_synth/ADDSUB_OP.ADDSUB/LOW_LAT.OP/EXP/STATE_SIG_UP_DELAY/i_pipe/p_26_out__0                                                                                                                                          |                2 |              7 |
|  device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En                                                                                                                               |                                                                                                                                                                                                                                                                                |                4 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                              |                2 |              7 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/count_ce_3                                                                                                                                                                                                            | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                3 |              7 |
| ~device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift_qual                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  device_inst/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                3 |              8 |
|  device_inst/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  device_inst/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                               | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                            |                4 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_fill_mask_reg[1][0]                                                                                                                                              |                                                                                                                                                                                                                                                                                |                6 |              8 |
|  device_inst/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                   |                                                                                                                                                                                                                                                                                |                7 |              8 |
|  device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_p_cnt0                                                                                                                                                                                                               |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                           | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                            |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift_qual                                                                                                                          |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                  |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                        | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                4 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                        | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                4 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                            | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                            |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_sum/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                             | device_inst/design_1_i/hier_mod_2/floating_point_sum/U0/i_synth/sclr_i                                                                                                                                                                                                         |                1 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_sum/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                             | device_inst/design_1_i/hier_mod_2/floating_point_sum/U0/i_synth/ADDSUB_OP.ADDSUB/LOW_LAT.OP/EXP/ABS_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]                                                                                                                              |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                               | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                    |                4 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                         | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                             |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                         | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/next_buffer_U/process_instream_bkb_ram_U/ram_reg_0                                                                                                                                | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/instream_V_last_V_0_state_reg[0]_0                                                                                                                                         |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                               | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                     |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_square_real/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                     | device_inst/design_1_i/hier_mod_2/floating_point_square_real/U0/i_synth/sclr_i                                                                                                                                                                                                 |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_square_imag/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                     | device_inst/design_1_i/hier_mod_2/floating_point_square_imag/U0/i_synth/sclr_i                                                                                                                                                                                                 |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                    | device_inst/design_1_i/hier_mod_2/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[7]                                                                                                                                                                  |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/mem_cache_hit_block/MUXCY_I/E[0]                                                                                                               | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_len_fifo                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_sum/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                             | device_inst/design_1_i/hier_mod_1/floating_point_sum/U0/i_synth/sclr_i                                                                                                                                                                                                         |                1 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_sum/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                             | device_inst/design_1_i/hier_mod_1/floating_point_sum/U0/i_synth/ADDSUB_OP.ADDSUB/LOW_LAT.OP/EXP/ABS_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]                                                                                                                              |                1 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                        | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                4 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/next_buffer_U/process_instream_bkb_ram_U/ram_reg_0                                                                                                                                | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/instream_V_last_V_0_state_reg[0]_0                                                                                                                                         |                1 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_square_imag/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                     | device_inst/design_1_i/hier_mod_1/floating_point_square_imag/U0/i_synth/sclr_i                                                                                                                                                                                                 |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data_next[0]_i_1_n_0                                                                                                                   | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data_next[2]_i_1_n_0                                                                                                            |                1 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                               | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                           |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                 |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                          | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                |                4 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_61                                                                                                                                                                           |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/E[0]                                                                                                                                    |                4 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                    | device_inst/design_1_i/hier_mod_1/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[7]                                                                                                                                                                  |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_8                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                   | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                       |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_len_fifo                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/maint_ref_zq_wip_r_reg                                                                                                                                                               |                6 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                               | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                           |                4 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[127][0]                                                                     |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_len_fifo                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                             | device_inst/design_1_i/axi_smc_5/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                    |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                               | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                    |                4 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                         | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                4 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                       |                4 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                               | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                4 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                        | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                         | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                4 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                          | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                4 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                4 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                    |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                           | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                5 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                    |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                    |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                    | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                |                4 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                    | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                    |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                    |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                         | device_inst/design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                            |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                             | device_inst/design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_8                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                      | device_inst/design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                    |                1 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_len_fifo                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                  | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                       |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_square_real/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                     | device_inst/design_1_i/hier_mod_1/floating_point_square_real/U0/i_synth/sclr_i                                                                                                                                                                                                 |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                               | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                     |                4 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                    |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                    |                2 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                               | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                     |                3 |              8 |
|  device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7][0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                            | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                            |                3 |              8 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_intc_0/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                                                        |                3 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                          | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit11_out                                                                                                                             |                3 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                    | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                            |                3 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                          | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit13_out                                                                                                                             |                3 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                     | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                            |                3 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                 |                4 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/E[0]                                                                                                                                         | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                                                                    |                4 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data[0]_i_1_n_0                                                                                                                        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/event_data[2]_i_1_n_0                                                                                                                 |                3 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                4 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                 |                3 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][2]                                                                                                                                          |                                                                                                                                                                                                                                                                                |                5 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                4 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                 |                4 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_4/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                4 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_6/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                          |                4 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_6/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                 |                4 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][0]                                                                                                                                          |                                                                                                                                                                                                                                                                                |                5 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                 | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/p_7_out                                                                                                         |                4 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_5/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                 |                4 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][1]                                                                                                                                          |                                                                                                                                                                                                                                                                                |                6 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]               |                5 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/line_cnt[0]_i_2_n_0                                                                                                                                                                                                                    | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_MAXI_SYNC/line_cnt_reg[8][0]                                                                                                                                                                                             |                2 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/p_64_in                                                                                                                                      | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                                                           |                3 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_4/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                 |                4 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                 |                3 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                 |                                                                                                                                                                                                                                                                                |                3 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                             |                2 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                   | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_cntrl_wrap_buff_re/p_7_out                                                                                                                           |                3 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]               |                3 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_7                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/read_fifo.tail_r_reg[1]                                                                                                                                                              |                2 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                                |                4 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                     | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                            |                4 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                 | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                            |                2 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                    | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                4 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                          |                                                                                                                                                                                                                                                                                |                3 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                     | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                4 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_7                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                            |                4 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]_0                                                                                                                                           | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]                                                                                                                                      |                2 |              9 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |              9 |
|  device_inst/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | device_inst/design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                3 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                                                                      | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                            |                4 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/complex_address_reg[0]                                                                                                                                                               |                5 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D_reg[31]                                                                                                                                                | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                5 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_outstream_U0/process_outstream_Lo_U0/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                5 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_outstream_U0/process_outstream_Lo_U0/i_i_i3_reg_650                                                                                                                                                                   | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_outstream_U0/process_outstream_Lo_U0/i_i_i3_reg_65_0                                                                                                                                                           |                4 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                  | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                2 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                            | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                5 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                4 |             10 |
|  device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1                                                      | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                                    | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_l_cnt0                                                                                                                                                                                                               |                3 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                4 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                                                                  | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                2 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                           | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                6 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                           | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                4 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                            | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                6 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                           | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                5 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                            | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                8 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[1]                                                                                                                           |                4 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                                                                    | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |                4 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                            | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                5 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/has_scale_sch_buffer.scale_sch_int_reg[10][0]                                                                                                                                                                         | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                4 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/has_scale_sch_buffer.scale_sch_int_reg[10][0]                                                                                                                                                                         | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                2 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_outstream_U0/process_outstream_Lo_U0/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                6 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_outstream_U0/process_outstream_Lo_U0/i_i_i3_reg_650                                                                                                                                                                   | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_outstream_U0/process_outstream_Lo_U0/i_i_i3_reg_65_0                                                                                                                                                           |                5 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_clearing0                                                                                                                                                                           | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/SR[0]                                                                                                                          |                2 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[1]                                                                                                                                                                            |                2 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                           | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                6 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                4 |             10 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                    |                5 |             11 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                     | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/FSM_sequential_fine_adj_state_r_reg[3][0]                                                                                                                                            |                7 |             11 |
|  device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1                                                      | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/tc_reg_inv_n_0                                                                                                                                                                                                          | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/SR[0]                                                                                                                                                                                                                  |                2 |             11 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_1/hamming_window_0/inst/window_coeff_V_U/hamming_window_wibkb_rom_U/ap_ready                                                                                                                                                                   | device_inst/design_1_i/hier_preprocess_1/hamming_window_0/inst/i_rep[10]_i_1_n_0                                                                                                                                                                                               |                3 |             11 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                              |                6 |             11 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                              |                3 |             11 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                6 |             11 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/hamming_window_0/inst/window_coeff_V_U/hamming_window_wibkb_rom_U/ap_ready                                                                                                                                                                   | device_inst/design_1_i/hier_preprocess_2/hamming_window_0/inst/i_rep[10]_i_1_n_0                                                                                                                                                                                               |                4 |             11 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                4 |             11 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/new_tag_valid_bits_1_reg[7][0]                                                                                                                 | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                4 |             11 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[10]_i_1_n_0                                                                                                                                                                                     | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                  |                5 |             11 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[2]                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                              |                2 |             11 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[10]_i_1_n_0                                                                                                                                                                                     | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                  |                4 |             11 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/V_BP_SYNC/E[0]                                                                                                                                                                                                                         | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_MAXI_SYNC/FDR_IP2INTC_Irpt                                                                                                                                                                                               |                3 |             11 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                4 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                            | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                       |                7 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                4 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/sample_cmd                                                                                                                                   | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                2 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                     | device_inst/design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                3 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/data_read_reg_cs                                                                                                                             | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                                                           |                3 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                   | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                   |                5 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                    | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                    |                5 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                3 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                        | device_inst/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                4 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                     | device_inst/design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                4 |             12 |
|  device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/RED_reg[5][0]                                                                                                                                                                                                          |                3 |             12 |
|  device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_pix_cnt0                                                                                                                                                                                                             |                3 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                     | device_inst/design_1_i/axi_smc_4/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                4 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_uncom_wrcnt_reg[11]_0[0]                                                                      | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                |                3 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_uncom_wrcnt_reg[11]_0[0]                                                                      | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                |                2 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                    | device_inst/design_1_i/axi_smc_6/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                4 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/temp_out[11]_i_1_n_0                                                                                                                                                                                          | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/m_axis_reset                                                                                                                                                                                         |                3 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                     | device_inst/design_1_i/axi_smc_6/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                4 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                    |                4 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                                             |                3 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               12 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                    | device_inst/design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                5 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                    | device_inst/design_1_i/axi_smc_4/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                5 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_uncom_wrcnt_reg[11]_0[0]                                                                 | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                           |                4 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                    |                3 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                     | device_inst/design_1_i/axi_smc_6/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                6 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                    | device_inst/design_1_i/axi_smc_5/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                5 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                     | device_inst/design_1_i/axi_smc_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                4 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                6 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_uncom_wrcnt_reg[11]_0[0]                                                                 | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                           |                3 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count[0]_i_1_n_0                                                                                                        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                                                           |                3 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                    |                5 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                     | device_inst/design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                5 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | device_inst/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                3 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                     | device_inst/design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                5 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                3 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                   | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                   |                6 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                3 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                        |                3 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                5 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                        |                4 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                    | device_inst/design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                5 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/maintenance_request.maint_sre_r_lcl_reg                                                                                                                                              |                3 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                    | device_inst/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                5 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                     | device_inst/design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                4 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                     | device_inst/design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                       |                5 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                                                                             |                3 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                4 |             12 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[29]                                                                                                                                                                           |                5 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg                                                                                                                                                                                                      | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                                     |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_7                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                                                                  |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                              | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                6 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/CE                                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                                     |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_4                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                                  |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_6                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                                                                  |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_2                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                                  |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                            | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                       |                3 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_5                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                                  |                5 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/i_tc_reg                                                                                                                                                                                                              | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_3                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                                  |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/i_tc_reg_0                                                                                                                                                                                                            | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_0                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                                  |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_wen_keep                                                                                                                        |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                              | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                6 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                 | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                            |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_1                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                                  |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                   |                5 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                            | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                       |                3 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                                                                      | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/CE                                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                                     |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/i_tc_reg_0                                                                                                                                                                                                            | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_3                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                                  |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                              | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                5 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                              | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                6 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_5                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                                  |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_2                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                                                                                                  |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_4                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                                                                                                  |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                        |                6 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg                                                                                                                                                                                                      | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                                                                                                     |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                   |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_7                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                                                                  |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                   |                5 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_6                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                                                                                                  |                5 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                                                                      | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_0                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                                  |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/i_tc_reg                                                                                                                                                                                                              | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                 | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                            |                3 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/i_tc_compare_reg_1                                                                                                                                                                                                    | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                                                                                                  |                4 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                        |                6 |             13 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/gpio_read_switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                    | device_inst/design_1_i/gpio_read_switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                3 |             14 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/gpio_read_switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[18]                                                                                                                                        |                4 |             14 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_5/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                8 |             14 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                            | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                       |                4 |             14 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_real/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_real/U0/i_synth/i_nd_to_rdy/SR[0]                                                                                                                                                                                   |                2 |             14 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                     |                6 |             14 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                     |                6 |             14 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_imag/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_imag/U0/i_synth/i_nd_to_rdy/SR[0]                                                                                                                                                                                   |                2 |             14 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                8 |             14 |
| ~device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_TFT_SYNC/tft_rst                                                                                                                                                                                                         |                3 |             14 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/r_packing_boundary                                                                                                                              | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                            |                6 |             14 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_imag/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_imag/U0/i_synth/i_nd_to_rdy/SR[0]                                                                                                                                                                                   |                5 |             14 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                             |                                                                                                                                                                                                                                                                                |                6 |             14 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_real/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_real/U0/i_synth/i_nd_to_rdy/SR[0]                                                                                                                                                                                   |                3 |             14 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                                                    |                                                                                                                                                                                                                                                                                |                4 |             14 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/GET_LINE_SYNC/mn_request_set                                                                                                                                                                                                           | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_MAXI_SYNC/FDR_IP2INTC_Irpt                                                                                                                                                                                               |                3 |             14 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                            | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                       |                4 |             14 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/indvar_flatten_reg_970                                                                                                                                                            | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/indvar_flatten_reg_97_1                                                                                                                                                    |                3 |             15 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                   |                6 |             15 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                4 |             15 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                3 |             15 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/indvar_flatten_next_reg_2470                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                5 |             15 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                3 |             15 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                4 |             15 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/gpio_read_switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                               | device_inst/design_1_i/gpio_read_switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                3 |             15 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_addn_clk_1 |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                       |                4 |             15 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                4 |             15 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                4 |             15 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                    | device_inst/design_1_i/hier_mod_1/floating_point_float2fix/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[30]_i_1_n_0                                                                                                           |                3 |             15 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/indvar_flatten_next_reg_2470                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                5 |             15 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/indvar_flatten_reg_970                                                                                                                                                            | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/indvar_flatten_reg_97_1                                                                                                                                                    |                5 |             15 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                3 |             15 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                    | device_inst/design_1_i/hier_mod_2/floating_point_float2fix/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[30]_i_1_n_0                                                                                                           |                2 |             15 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                4 |             15 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2_n_0                                                  | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1_n_0                                           |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_real/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                                                                                                          |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_1/hamming_window_0/inst/window_coeff_V_U/hamming_window_wibkb_rom_U/ap_block_pp0_stage0_11001                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_imag/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_32_in                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[0][0]                                                                                                    | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                  |                3 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_imag/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_mem_allign/E[0]                                                                              | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_mem_allign/SR[0]                                                                      |                3 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_sum/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                             | device_inst/design_1_i/hier_mod_2/floating_point_sum/U0/i_synth/ADDSUB_OP.ADDSUB/LOW_LAT.OP/NORM/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[25]_i_1_n_0                                                                                                 |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                          | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                6 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__1_n_0                                               | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__1_n_0                                        |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg[15]_i_1_n_0                                                                                                                                                                                          | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/m_axis_reset                                                                                                                                                                                         |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_5/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                   |                5 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2[15]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg[15]_i_1_n_0                                                                                                                                                                                          | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/m_axis_reset                                                                                                                                                                                         |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                        |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                  | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                              |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__3_n_0                                               | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__3_n_0                                        |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                            |                5 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                             | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                  | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                              |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_2_n_0                                                  | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Count[0][15]_i_1_n_0                                           |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                             | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                             | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                             | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                          | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                5 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15]_0[0]                                                                                                                                               | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/cycle_count[15]_i_1_n_0                                                                                                               |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_sum/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                             | device_inst/design_1_i/hier_mod_1/floating_point_sum/U0/i_synth/ADDSUB_OP.ADDSUB/LOW_LAT.OP/NORM/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[25]_i_1_n_0                                                                                                 |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                    |                5 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                       |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_real/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_32_in                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_real/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__2_n_0                                               | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__2_n_0                                        |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[0][0]                                                                                                    | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                  |                3 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[0][0]                                                                                                    | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                  |                3 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Maximum[0]_i_1_n_0                                                    | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                5 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Minimum[0]_i_1_n_0                                                    | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                5 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_2[15]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_2__0_n_0                                               | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Gen_Simple_Counter.Count[0][15]_i_1__0_n_0                                        |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_real/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_32_in                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/hamming_window_0/inst/outstream_V_data_V_1_payload_A[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg_reg[15][0]                                                                                                                                                                                    |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_imag/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_imag/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_32_in                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/hamming_window_0/inst/outstream_V_data_V_1_load_B                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/hamming_window_0/inst/instream_V_data_V_0_payload_A[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/hamming_window_0/inst/instream_V_data_V_0_load_B                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                5 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/hamming_window_0/inst/window_coeff_V_U/hamming_window_wibkb_rom_U/ap_block_pp0_stage0_11001                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_mem_allign/E[0]                                                            | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_mem_allign/SR[0]                                                    |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/rfd_int_ce                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                      |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.i_latch_op/wr_enable                                                                                                                        |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_1/hamming_window_0/inst/outstream_V_data_V_1_payload_A[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_1/hamming_window_0/inst/instream_V_data_V_0_payload_A[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                2 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_1/hamming_window_0/inst/instream_V_data_V_0_load_B                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                3 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_1/hamming_window_0/inst/outstream_V_data_V_1_load_B                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_preprocess_1/hamming_window_0/inst/ap_rst_n_inv                                                                                                                                                                                                    |                8 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[0][0]                                                                                                    | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                  |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                       |                4 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_preprocess_2/hamming_window_0/inst/ap_rst_n_inv                                                                                                                                                                                                    |                7 |             16 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/my_empty_reg[8][0]                                                                                                                                                                   |               11 |             17 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                          | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                7 |             17 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                               | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                              |                8 |             17 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                          | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                6 |             17 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                                  |                4 |             17 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                5 |             17 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                               | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                              |                7 |             17 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                3 |             17 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                        | device_inst/design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1_n_0                                                                                                                                              |                4 |             17 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/temp_rd_wait_cycle_reg_reg[15][0]                                                                                                                                                                 | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                       |                7 |             17 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                              | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                       |                5 |             17 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                              |                8 |             17 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                   |                7 |             18 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.rddata[0]_i_1_n_0                                                                                                             | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                9 |             18 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                   |                7 |             18 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                8 |             18 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                   |                6 |             18 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_4/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                   |                8 |             18 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_6/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                   |                7 |             18 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all[144]_i_1_n_0                                                                                                    | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               10 |             18 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all[162]_i_1_n_0                                                                                                    | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                8 |             18 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_din_all[180]_i_1_n_0                                                                                                    | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                6 |             18 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                8 |             18 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                      |                8 |             18 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/gen_data_addr_3                                                                                                                                                      | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                                                      |                6 |             18 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                                                                                               |                                                                                                                                                                                                                                                                                |                5 |             18 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                     |                8 |             19 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_s2mm_ld_nxt_len_reg                                                       |                                                                                                                                                                                                                                                                                |                4 |             19 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_curr_eof_reg_reg                                                           |                                                                                                                                                                                                                                                                                |                3 |             19 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_curr_eof_reg_reg                                                      |                                                                                                                                                                                                                                                                                |                3 |             19 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_s2mm_ld_nxt_len_reg                                                            |                                                                                                                                                                                                                                                                                |                3 |             19 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                               | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                6 |             19 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_s2mm_ld_nxt_len_reg                                                            |                                                                                                                                                                                                                                                                                |                3 |             19 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             19 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                6 |             19 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_s2mm_ld_nxt_len_reg                                                       |                                                                                                                                                                                                                                                                                |                3 |             19 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_curr_eof_reg_reg                                                           |                                                                                                                                                                                                                                                                                |                3 |             19 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                3 |             19 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |               11 |             19 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                5 |             19 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                                                                                                       |                9 |             19 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_curr_eof_reg_reg                                                      |                                                                                                                                                                                                                                                                                |                3 |             19 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                   |                                                                                                                                                                                                                                                                                |                4 |             20 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                5 |             20 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                4 |             20 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                7 |             20 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                   |                                                                                                                                                                                                                                                                                |                4 |             20 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                5 |             20 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                8 |             20 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                7 |             20 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/gen_data_addr_3                                                                                                                                                                        | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                                                                        |                6 |             20 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                8 |             20 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                                                                    |               18 |             20 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                4 |             20 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_4/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                7 |             21 |
|  device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_TFT_SYNC/tft_rst                                                                                                                                                                                                         |                6 |             21 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |               11 |             21 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                9 |             21 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc_6/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                   |                9 |             21 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7][0]_i_2__0_n_0                                                                                                   | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                       |                5 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_62                                                                                                                                 | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_61                                                                                                                                                                           |                4 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_46                                                                                                              | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                       |                5 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                                      |               13 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_47                                                                                                              | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                       |                4 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_52                                                                                                              | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                       |                5 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_49                                                                                                              | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                       |                5 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/stream_average_facud_U1/ce_r                                                                                                                                                      | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/stream_average_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                |                8 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_sum/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                             | device_inst/design_1_i/hier_mod_1/floating_point_sum/U0/i_synth/ADDSUB_OP.ADDSUB/LOW_LAT.OP/EXP/STATE_SIG_UP_DELAY/i_pipe/SR[0]                                                                                                                                                |                4 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                4 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/E[0]                                                                                                                 | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                6 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_50                                                                                                              | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                       |                4 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/req_Addr_reg[5]_0                                                                                                    | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                3 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/Using_Perf_3.tag_hit_comparator2_mux/Using_Victim_Cache.addr_to_write_reg[21][0]                                                               | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                9 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_square_real/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                     | device_inst/design_1_i/hier_mod_1/floating_point_square_real/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                                                                               |                7 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_square_imag/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                     | device_inst/design_1_i/hier_mod_1/floating_point_square_imag/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                                                                               |                6 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_square_imag/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                     | device_inst/design_1_i/hier_mod_2/floating_point_square_imag/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                                                                               |                6 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_68                                                                                                                                 | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_61                                                                                                                                                                           |                5 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_square_real/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                     | device_inst/design_1_i/hier_mod_2/floating_point_square_real/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                                                                               |                5 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/stream_average_facud_U1/ce_r                                                                                                                                                      | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/stream_average_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                                                |                7 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_67                                                                                                                                 | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_61                                                                                                                                                                           |                4 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_48                                                                                                              | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                       |                4 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_66                                                                                                                                 | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_61                                                                                                                                                                           |                3 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_65                                                                                                                                 | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_61                                                                                                                                                                           |                4 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/next_stream_addr_reg[0][0]                                                                                                                        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                6 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_51                                                                                                              | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                       |                4 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_63                                                                                                                                 | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_61                                                                                                                                                                           |                3 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_64                                                                                                                                 | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_61                                                                                                                                                                           |                3 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_sum/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                             | device_inst/design_1_i/hier_mod_2/floating_point_sum/U0/i_synth/ADDSUB_OP.ADDSUB/LOW_LAT.OP/EXP/STATE_SIG_UP_DELAY/i_pipe/SR[0]                                                                                                                                                |                9 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7][0]_i_2_n_0                                                                                                                         | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_61                                                                                                                                                                           |                8 |             22 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                            |               10 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]                   | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]            |                6 |             23 |
|  device_inst/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                   |                7 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                                 |                                                                                                                                                                                                                                                                                |                7 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                            |                8 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                          |                                                                                                                                                                                                                                                                                |                6 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                          | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]            |                6 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]                        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                 |                6 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/exitcond_i1_reg_12507_out                                                                                                                                                         | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/i_i_reg_139_0                                                                                                                                                              |                6 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]                        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                 |                6 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                             | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]               |                6 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |               12 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]                      | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]               |                6 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]                   | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]            |                6 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                          | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]            |                6 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/exitcond_i1_reg_12507_out                                                                                                                                                         | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/i_i_reg_139_0                                                                                                                                                              |                5 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                 | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                            |                6 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                               | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                 |                6 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                6 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |                9 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]                      | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]               |                6 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |               10 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                   |               13 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                6 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                8 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                4 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                             | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]               |                6 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                               | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                 |                6 |             23 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_square_real/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                |                7 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_square_imag/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                |                5 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_square_imag/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_34_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                4 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_square_imag/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                |                5 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_square_imag/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                |                6 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                                                                        |               10 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_square_imag/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                |                4 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_square_imag/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_34_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                5 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_square_real/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_20_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                4 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                                    | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                                                                      |               11 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_square_real/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_34_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                5 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_square_imag/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_20_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                5 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_square_real/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                |                4 |             24 |
|  device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1                                                      | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                             |                7 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                6 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                      | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                        |               10 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                9 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_square_real/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_34_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                4 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_square_real/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_20_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                5 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                           | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                9 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                      | device_inst/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                        |                9 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                      | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                        |                9 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                                |                3 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                                                      |               12 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                      | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                        |                8 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/next_buffer_U/process_instream_bkb_ram_U/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                |               11 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                         |                9 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_square_real/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                |                3 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |               12 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |               11 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D_reg[31]                                                                                                                                                |                                                                                                                                                                                                                                                                                |                8 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_square_imag/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_20_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                6 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                      | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                        |                8 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/next_buffer_U/process_instream_bkb_ram_U/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                |               10 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_square_real/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                |                5 |             24 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                          | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                7 |             25 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                               | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                              |               10 |             25 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                          | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                6 |             25 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                          | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                8 |             25 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                             | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                  |                5 |             25 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                          | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                7 |             25 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                          | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |                8 |             25 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                           |               15 |             25 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_C_reg[6]_i_1_n_0                                                                                                                                                                                        | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/m_axis_reset                                                                                                                                                                                         |                7 |             25 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_reg[6]_i_1_n_0                                                                                                                                                                                          | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/m_axis_reset                                                                                                                                                                                         |                5 |             25 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                               | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                              |                6 |             25 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                               | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                              |                7 |             25 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                               | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                              |                8 |             25 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                          | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                9 |             25 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                          | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                7 |             25 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                          | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                6 |             25 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/gpio_read_switch/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                8 |             26 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Div_Dec_Exp_4_reg[0]                                                                                                                                               |               13 |             26 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                |                6 |             26 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                |                7 |             26 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/instream_V_last_V_0_state_reg[0]_0                                                                                                                                         |               10 |             26 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                |                8 |             26 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                |                6 |             26 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/instream_V_last_V_0_state_reg[0]_0                                                                                                                                         |               12 |             26 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/complex_address_reg[0]                                                                                                                                                               |               16 |             26 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                      | device_inst/design_1_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                              |                8 |             27 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                4 |             27 |
|  device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1                                                      | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_d1_reg[8][0]                                                | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                             |                5 |             27 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                              |                7 |             28 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/m_axis_reset                                                                                                                                                                                         |                9 |             28 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                  |               11 |             28 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_btt_cntr[11]_i_1_n_0                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                       |               10 |             28 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                                                                                  |                8 |             28 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/read_fifo.tail_r_reg[1]                                                                                                                                                              |                7 |             29 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                                                                             |               12 |             29 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/lane_cnt_po_r_reg[0]                                                                                                                                                                 |               16 |             29 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/en_cnt_div4.wrlvl_odt_reg                                                                                                                                                            |               12 |             29 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/E[0]                                                                                                                                                                                                                                   | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/SR[0]                                                                                                                                                                                   |                5 |             29 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |               18 |             30 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |               14 |             30 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_write_delayslot_next                                                                                                                                                                | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                9 |             30 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/E[0]                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               14 |             30 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/I_AS                                                                                                                                   |                                                                                                                                                                                                                                                                                |                9 |             30 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                        | device_inst/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                      |                8 |             30 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                    | device_inst/design_1_i/hier_mod_2/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/p_1_in[0]                                                                                                                                                                                    |                9 |             31 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/E[0]                                                                                                                                              | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                5 |             31 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                    | device_inst/design_1_i/hier_mod_1/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/p_1_in[0]                                                                                                                                                                                    |                9 |             31 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_1/hamming_window_0/inst/window_coeff_V_U/hamming_window_wibkb_rom_U/ap_ready                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/FSM_sequential_fine_adj_state_r_reg[3][0]                                                                                                                                            |               10 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/p_24_out                                                                                                                                                               |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                                         | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                          |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                            | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |               12 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/SR[0]                                                                                                          |               10 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0                                              | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/p_2_out[0]                                                                               | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               11 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_data_reg_out_en                       |                                                                                                                                                                                                                                                                                |               10 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                                                          |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                              |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                       |               11 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/bypass_data_valid_reg[0]                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               13 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                              |                                                                                                                                                                                                                                                                                |                6 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                          | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_btt_cntr_dup_reg[0] |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                                |                4 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_outstream_U0/process_outstream_Lo_U0/outstream_V_data_1_load_A                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                              |                                                                                                                                                                                                                                                                                |                7 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               11 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_data_reg_out_en                       |                                                                                                                                                                                                                                                                                |               10 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_outstream_U0/process_outstream_Lo_U0/outstream_V_data_1_load_B                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/instream_V_data_0_load_A                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                7 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                              |                                                                                                                                                                                                                                                                                |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/instream_V_data_0_load_B                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_sum/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_34_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                6 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_sum/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_20_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                6 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                              | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                6 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                | device_inst/design_1_i/hier_fft_data_2/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_3_out                                                                                                                                              |                5 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[41].srl_nx1/push                                                                                                                     |                                                                                                                                                                                                                                                                                |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_sum/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata[31]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                |                7 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_sum/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                |                6 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                              |                                                                                                                                                                                                                                                                                |               10 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                                                                                | device_inst/design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                         |                6 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_cntr_im0[15]_i_1_n_0                                                                                                                                 | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                         |               11 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                               |                                                                                                                                                                                                                                                                                |               13 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                          | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_btt_cntr_dup_reg[0] |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                                |                4 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_outstream_U0/process_outstream_Lo_U0/outstream_V_data_1_load_B                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                 | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_2_i[0]_i_1_n_0                                            | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                              | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                   |                                                                                                                                                                                                                                                                                |                6 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                | device_inst/design_1_i/hier_mod_data_1/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_3_out                                                                                                                                              |                7 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                                |                4 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                    |                6 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Read_Req                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/p_2_out[0]                                                                               | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               10 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                |                                                                                                                                                                                                                                                                                |               12 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                              | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                7 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                6 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                       |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                 | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                       |                7 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                               | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               10 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_3_out                                                                                                                                              |                7 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[31][0]                                                                                                                                          | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |                5 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/SR[0]                                                                                                                                                                                                          |                5 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                    |               13 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[0][0]                                                                                                                                                                     |               21 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/p_128_in                                                                                      |                                                                                                                                                                                                                                                                                |                4 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                                                                                | device_inst/design_1_i/axi_smc_5/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                         |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[41].srl_nx1/push                                                                                                                     |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_outstream_U0/process_outstream_Lo_U0/outstream_V_data_1_load_A                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               10 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_data_reg_out_en                            |                                                                                                                                                                                                                                                                                |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                    | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                               |               10 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                               |                                                                                                                                                                                                                                                                                |               11 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_sum/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_34_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                6 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                     |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/use_Reg_Neg_S_reg                                                                                                                                           |                                                                                                                                                                                                                                                                                |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                          | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                           |               14 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Access_Count_i[0]_i_1_n_0                                             | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               10 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_cntr_im0[15]_i_1_n_0                                                                                                                                      | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                              |               10 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/instream_V_data_0_load_A                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                   |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_sum/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_20_in                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                6 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_sum/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata[31]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_sum/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata[31]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                |                7 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                7 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_data_reg_out_en                            |                                                                                                                                                                                                                                                                                |               10 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/saved_pc_reg[31][0]                                                                                                                                                                                | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                                                                    |                6 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_cntr_im0[15]_i_1_n_0                                                                                                                                 | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                         |               11 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/instream_V_data_0_load_B                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                7 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/we_ce                                                                              |                                                                                                                                                                                                                                                                                |                4 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                7 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                |                                                                                                                                                                                                                                                                                |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                    | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                               |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                               | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_btt_cntr_dup_reg[0]      |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                                |                4 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               10 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                               | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_btt_cntr_dup_reg[0]      |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/p_2_out[0]                                                                               | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               13 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/p_2_out[0]                                                                               | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               10 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/E[0]                                                                                                                                                                                               | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/first_item_i_1_n_0                                                                                                                    |                5 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                            | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                         |               12 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/p_2_out[0]                                                                               | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               10 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                7 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                              | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                    |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                | device_inst/design_1_i/hier_fft_data_1/axi_bram_ctrl_fft_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_3_out                                                                                                                                              |                6 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Use_XX_Accesses.xx_data_reg[31][0]                                                                                                                                | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               11 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_data_2/axi_bram_ctrl_mod_write/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                              |                                                                                                                                                                                                                                                                                |                6 |             32 |
|  device_inst/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                6 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_cntr_im0[15]_i_1_n_0                                                                                                                                      | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_reset_reg                                                                                                                                              |               10 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                     |                                                                                                                                                                                                                                                                                |                9 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/i_phase_mem/we_ce                                                            |                                                                                                                                                                                                                                                                                |                4 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/hamming_window_0/inst/window_coeff_V_U/hamming_window_wibkb_rom_U/ap_ready                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                8 |             32 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               10 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               11 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               12 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               10 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               11 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                5 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               11 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_float2fix/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                7 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                5 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_float2fix/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_32_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                6 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                5 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               10 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_float2fix/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_32_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                5 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                                   | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Q_reg[32][0]                                                                                                                                                                                |                9 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_float2fix/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                7 |             33 |
|  device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                            | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En                                                                                                                        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write_rst                                                                                                                    |               12 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                5 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                5 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                7 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                8 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                7 |             33 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                 | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                                                      |                8 |             34 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                   | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/sclr_int                                                                                                                                                                        |               10 |             34 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/bus2ip_mreset                                                                                                                                                                                                                              |                7 |             34 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[word_in_line]0                                                                                                                                 | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               10 |             35 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/maintenance_request.maint_sre_r_lcl_reg                                                                                                                                              |               12 |             35 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               11 |             36 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                5 |             36 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                |                6 |             36 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               10 |             36 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                6 |             36 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                          | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.mem_left_shift_reg[0]                                                                                                                                                             |               12 |             36 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                |                8 |             36 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                          | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                               |                9 |             36 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                9 |             36 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                |                9 |             36 |
|  device_inst/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/p_98_out                                                                                                                                 | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/reset_cmd                                                                                                                         |               14 |             36 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                       |                                                                                                                                                                                                                                                                                |               10 |             36 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                |                7 |             36 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               11 |             36 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                |                7 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               11 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                9 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                6 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               11 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                              | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                               |               11 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                8 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               12 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                   | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                           |                9 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               11 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               13 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                8 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               13 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                              | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                               |               10 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                6 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               12 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                8 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               11 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                         | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                          |               10 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                       |               12 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                         | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                          |               13 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                     |                                                                                                                                                                                                                                                                                |               11 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               11 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               14 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                7 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                   | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                           |               11 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                8 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               13 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                |                7 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                7 |             37 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                |                                                                                                                                                                                                                                                                                |                6 |             38 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               11 |             38 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                    |               13 |             38 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               13 |             38 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                9 |             38 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                9 |             38 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                    |               14 |             38 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               13 |             38 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               14 |             38 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                     |                                                                                                                                                                                                                                                                                |                6 |             39 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_MAXI_SYNC/FDR_IP2INTC_Irpt                                                                                                                                                                                               |                9 |             39 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                |                                                                                                                                                                                                                                                                                |                6 |             39 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                     |                                                                                                                                                                                                                                                                                |                6 |             39 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                9 |             40 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               13 |             40 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_full_reg                                                      | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                   |                8 |             41 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                9 |             41 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/maintenance_request.maint_srx_r_lcl_reg[0]                                                                                                                                           |               14 |             41 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                8 |             41 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               12 |             41 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               14 |             41 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               12 |             41 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               12 |             41 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               15 |             41 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                |                                                                                                                                                                                                                                                                                |                6 |             41 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               14 |             41 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                9 |             41 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               13 |             41 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_full_reg                                                           | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                        |                9 |             42 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               10 |             42 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_full_reg                                                      | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                   |                8 |             42 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_full_reg                                                           | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                        |                8 |             42 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               13 |             42 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                7 |             42 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               13 |             42 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                |                                                                                                                                                                                                                                                                                |                6 |             42 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/E[0]                                                                                                                                           | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               12 |             43 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                9 |             44 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/victim_valid_old_data                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               11 |             44 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               15 |             44 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               14 |             44 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_full_reg                                                      | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                   |                8 |             44 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                7 |             44 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               14 |             44 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               13 |             44 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_Victim_Cache.write_in_cacheline_cnt_reg[0]                                                |                                                                                                                                                                                                                                                                                |               11 |             44 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                9 |             45 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/first_fail_detect_reg                                                                                                                                                                |               15 |             45 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_full_reg                                                      | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_mm2s/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                   |                9 |             45 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                8 |             45 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               13 |             45 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               12 |             45 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               13 |             45 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                9 |             45 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               16 |             46 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               13 |             46 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               15 |             46 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_push_addr_reg1_out                                                                                                                                                                         | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                     |               10 |             46 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_push_xfer_reg15_out                                                                                                                                                                        | device_inst/design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_addr_reg0                                                                                                                                                                      |               11 |             46 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/write_req_granted                                                                                                                              |                                                                                                                                                                                                                                                                                |                7 |             46 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               11 |             46 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/mcGo_r_reg_r                                                                                                                                                                         |               15 |             47 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                                |                6 |             48 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                                                |                6 |             48 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               13 |             49 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               10 |             49 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/E[0]                                                                                                                                   | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               15 |             54 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                                |                7 |             56 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                                |                7 |             56 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                                |                7 |             56 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                                |                7 |             56 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc_6/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                                |                7 |             56 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                            |               28 |             57 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_Perf_2.saved_new_data_be_reg[0][0]                                                                                                                     | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               18 |             58 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                            |               31 |             61 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                          | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.Using_BitField.mem_mask1_reg[30]                                                                                                                                                  |               27 |             63 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                                                                                                |               16 |             64 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |               14 |             64 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                          |                                                                                                                                                                                                                                                                                |               25 |             64 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                                                                                                |               15 |             64 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                                            |                                                                                                                                                                                                                                                                                |               18 |             72 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[149].srl_nx1/push                                                                                                                    |                                                                                                                                                                                                                                                                                |               18 |             72 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               27 |             73 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               27 |             73 |
|  device_inst/design_1_i/clk_wiz_25MHz/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               19 |             74 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                  |                                                                                                                                                                                                                                                                                |               12 |             79 |
|  device_inst/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  | device_inst/design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |               22 |             79 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                |               10 |             80 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                |               10 |             80 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                |               10 |             80 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_1/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                |               32 |             83 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_1/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                           |               24 |             83 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_fft_2/axi_datamover_fft/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                |               29 |             83 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/hier_mod_2/axi_datamover_mod_s2mm/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                           |               23 |             83 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                                                                                                |               11 |             88 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/next_buffer_U/process_instream_bkb_ram_U/ram_reg_0                                                                                                                                |                                                                                                                                                                                                                                                                                |               22 |             88 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/next_buffer_U/process_instream_bkb_ram_U/ram_reg_0                                                                                                                                |                                                                                                                                                                                                                                                                                |               20 |             88 |
|  device_inst/design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                  |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               35 |             89 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                |               12 |             96 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                |               12 |             96 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                |               12 |             96 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                                                                                |               12 |             96 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                |               12 |             96 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                |                                                                                                                                                                                                                                                                                |               12 |             96 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/stream_average_facud_U1/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               25 |             98 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/stream_average_facud_U1/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               23 |             98 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_real/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               27 |             99 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_real/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               24 |             99 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_fix2float_imag/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               30 |             99 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_fix2float_imag/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               23 |             99 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                           |                                                                                                                                                                                                                                                                                |               14 |            112 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                                                                                                |               14 |            112 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                                                                                                |               14 |            112 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                       |               27 |            114 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_preprocess_2/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                 |                                                                                                                                                                                                                                                                                |               19 |            115 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/fir_compiler_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full                                                                                                                                   |                                                                                                                                                                                                                                                                                |               22 |            121 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_data_en            |                                                                                                                                                                                                                                                                                |               33 |            128 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[25]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               16 |            128 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               40 |            129 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               25 |            129 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               38 |            135 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                                |               17 |            136 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               43 |            144 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               34 |            144 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               28 |            144 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_square_imag/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               31 |            146 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_square_real/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               35 |            146 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_square_real/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               32 |            146 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_square_imag/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               41 |            146 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               41 |            168 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_float2fix/U0/i_synth/i_nd_to_rdy/ce_internal_core                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               45 |            168 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                                |               23 |            184 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                                |               23 |            184 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/stream_average_facud_U1/ce_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               50 |            189 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/stream_average_0/inst/process_instream_U0/process_instream_Loo_U0/stream_average_facud_U1/ce_r                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               55 |            189 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               24 |            192 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                          | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               77 |            193 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                                |               25 |            200 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                                |               25 |            200 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                                |               25 |            200 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                                |               26 |            208 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/use_Reg_Neg_S_reg                                                                                                                                           | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               87 |            256 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd                                                                                                                               | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |               95 |            300 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_1/floating_point_sum/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |              146 |            595 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_mod_2/floating_point_sum/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |              133 |            595 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       | device_inst/design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                            |              305 |            673 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |             1545 |           4510 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_1/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |             1042 |           4978 |
|  device_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/ui_clk        | device_inst/design_1_i/hier_fft_2/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |              996 |           4978 |
+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    59 |
| 2      |                    22 |
| 3      |                    38 |
| 4      |                   133 |
| 5      |                    76 |
| 6      |                   144 |
| 7      |                    38 |
| 8      |                    93 |
| 9      |                    41 |
| 10     |                    29 |
| 11     |                    14 |
| 12     |                    49 |
| 13     |                    41 |
| 14     |                    17 |
| 15     |                    17 |
| 16+    |                   593 |
+--------+-----------------------+


