0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/ISA.svh,1658712838,systemVerilog,,C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/detection_unit.sv,,,,uvm,../../../../../;../../../../../testbench,,,,,
C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/git_dev/git_dev.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/sys_defs.svh,1658717932,systemVerilog,C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/testbench/mem.sv;C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/testbench/testbench.sv;C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/detection_unit.sv;C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/ex_stage.sv;C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/id_sorter.sv;C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/id_stage.sv;C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/if_stage.sv;C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/mem_stage.sv;C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/pipeline.sv;C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/superregfile.sv;C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/wb_stage.sv,C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/ISA.svh,,$unit_sys_defs_svh_3471327653,,uvm,../../../../../;../../../../../testbench,,,,,
C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/testbench/mem.sv,1658712943,systemVerilog,,C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/mem_stage.sv,,mem,,uvm,../../../../../;../../../../../testbench,,,,,
C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/testbench/testbench.sv,1658712943,systemVerilog,,,,testbench,,uvm,../../../../../;../../../../../testbench,,,,,
C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/detection_unit.sv,1658712944,systemVerilog,,C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/ex_stage.sv,,detection_unit,,uvm,../../../../../;../../../../../testbench,,,,,
C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/ex_stage.sv,1658712944,systemVerilog,,C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/id_sorter.sv,,alu;brcond;ex_stage;signle_ex_stage,,uvm,../../../../../;../../../../../testbench,,,,,
C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/id_sorter.sv,1658712944,systemVerilog,,C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/id_stage.sv,,id_sorter,,uvm,../../../../../;../../../../../testbench,,,,,
C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/id_stage.sv,1658712944,systemVerilog,,C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/if_stage.sv,,decoder;id_stage,,uvm,../../../../../;../../../../../testbench,,,,,
C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/if_stage.sv,1658720397,systemVerilog,,C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/testbench/mem.sv,,detect_structural_hazard;if_stage,,uvm,../../../../../;../../../../../testbench,,,,,
C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/mem_stage.sv,1658712944,systemVerilog,,C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/pipeline.sv,,mem_stage;single_mem_stage,,uvm,../../../../../;../../../../../testbench,,,,,
C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/pipeline.sv,1658721489,systemVerilog,,C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/superregfile.sv,,pipeline,,uvm,../../../../../;../../../../../testbench,,,,,
C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/superregfile.sv,1658712944,systemVerilog,,C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/wb_stage.sv,,superregfile,,uvm,../../../../../;../../../../../testbench,,,,,
C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/verilog/wb_stage.sv,1658712838,systemVerilog,,C:/Users/14991/Desktop/4summer/ECE4700J/final project/dev/VE470_Superscalar/testbench/testbench.sv,,wb_stage,,uvm,../../../../../;../../../../../testbench,,,,,
