/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [12:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [28:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [16:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [3:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [31:0] celloutsig_1_8z;
  reg [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = ~(celloutsig_0_4z[2] & celloutsig_0_5z[1]);
  assign celloutsig_0_29z = ~(celloutsig_0_8z & celloutsig_0_4z[0]);
  assign celloutsig_0_30z = ~(celloutsig_0_21z | celloutsig_0_25z);
  assign celloutsig_0_25z = ~((celloutsig_0_13z | celloutsig_0_24z) & celloutsig_0_22z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z[5] | celloutsig_0_2z[1]) & celloutsig_0_1z);
  assign celloutsig_0_17z = ~((celloutsig_0_12z | celloutsig_0_16z) & (celloutsig_0_16z | celloutsig_0_15z));
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z } + { celloutsig_1_0z[3:2], celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[174:153], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z } & { in_data[157:150], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_13z = { celloutsig_1_0z[1:0], celloutsig_1_3z } & celloutsig_1_7z[4:2];
  assign celloutsig_0_2z = { in_data[10:9], celloutsig_0_0z } & in_data[12:6];
  assign celloutsig_0_33z = { celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_23z } & { celloutsig_0_18z[11:2], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_30z, celloutsig_0_29z };
  assign celloutsig_1_1z = in_data[160:148] >= { in_data[184:176], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[127:122] >= in_data[107:102];
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_3z } >= { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } >= { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_11z } >= celloutsig_1_15z[7:2];
  assign celloutsig_0_12z = { celloutsig_0_7z[2:1], celloutsig_0_5z, celloutsig_0_6z } >= { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_24z = { celloutsig_0_4z[3:1], celloutsig_0_19z } >= { celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_13z = { in_data[30:29], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } > { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_2z[6], celloutsig_0_13z, celloutsig_0_6z } > { celloutsig_0_2z[5:4], celloutsig_0_9z };
  assign celloutsig_1_11z = { in_data[142:132], celloutsig_1_4z } && { celloutsig_1_9z[5:0], celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_1_2z = ! { in_data[146:142], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_8z = ! { in_data[38:34], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_1z = ! in_data[21:6];
  assign celloutsig_0_16z = ! { celloutsig_0_2z[5:0], celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_0z[4:2], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z } || { celloutsig_0_20z[25:15], celloutsig_0_16z };
  assign celloutsig_0_6z = in_data[77:73] < { celloutsig_0_2z[4:3], celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[99:96] * in_data[165:162];
  assign celloutsig_1_10z = { celloutsig_1_7z[3:0], celloutsig_1_5z } * { celloutsig_1_8z[30:27], celloutsig_1_4z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z } != { celloutsig_1_0z[3:1], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_20z = - { celloutsig_0_2z[3:2], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_18z };
  assign celloutsig_0_15z = celloutsig_0_0z !== { celloutsig_0_0z[0], celloutsig_0_7z };
  assign celloutsig_0_7z = ~ celloutsig_0_0z[4:1];
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } | in_data[7:5];
  assign celloutsig_0_9z = | { celloutsig_0_0z[4:3], celloutsig_0_3z };
  assign celloutsig_0_22z = | { celloutsig_0_20z[19:17], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_42z = ~^ { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_33z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_0z[4:3], celloutsig_0_9z } <<< { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[76:72] >>> in_data[58:54];
  assign celloutsig_0_4z = celloutsig_0_2z[5:2] >>> { in_data[74], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_12z = { celloutsig_1_8z[25:16], celloutsig_1_11z } >>> { celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_15z = celloutsig_1_12z[10:1] >>> { celloutsig_1_9z[3:1], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_1_19z = in_data[134:126] >>> { celloutsig_1_15z[8:2], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_23z = celloutsig_0_0z[4:2] >>> { celloutsig_0_0z[1:0], celloutsig_0_1z };
  assign celloutsig_0_43z = ~((celloutsig_0_25z & celloutsig_0_17z) | celloutsig_0_2z[2]);
  assign celloutsig_0_19z = ~((in_data[94] & celloutsig_0_18z[10]) | celloutsig_0_0z[4]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 7'h00;
    else if (!clkin_data[0]) celloutsig_1_9z = in_data[107:101];
  always_latch
    if (!clkin_data[32]) celloutsig_0_18z = 13'h0000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_18z = { celloutsig_0_10z[1], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_13z };
  assign { out_data[128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
