# CPU_BUILD

Welcome to **CPU_BUILD** â€” a personal journey into building a custom CPU from the ground up. This repository is a structured workspace where I explore digital logic design, CPU architecture, and gradually scale my understanding and implementation from fundamental logic gates to a fully functional 8-bit CPU â€” with plans to scale to 32-bit.

## ğŸ“ Repository Structure

This repository is divided into two main directories:

### ğŸ”¬ `practice/`
> _"Before you walk, you gotta crawl."_

This folder contains all my experimental and practice modules â€” a sandbox for learning the basics of digital design. You'll find:

- âœ… Implementations of **basic logic gates** (AND, OR, NOT, XOR, etc.)
- ğŸ§± Building blocks like **multiplexers, decoders**, and **flip-flops**
- ğŸ” Small-scale **combinational and sequential circuits**
- ğŸ“˜ Personal notes or simulation outputs as I test and debug

> This is the warm-up zone â€” messy, evolving, and crucial.

---

### ğŸ§° `main/`
> _"This is where the real stuff happens."_

The `main` folder will contain the primary design for the CPU architecture. This is the serious, structured, and scalable side of the repo.

Planned milestones:

- [ ] **8-bit CPU core**
  - ALU
  - Register file
  - Control unit
  - Instruction decoder
  - Program counter
- [ ] **Basic instruction set**
- [ ] **Simulation & test benches**
- [ ] **Eventually scale to 32-bit**

As development progresses, the folder will reflect a more mature architecture with detailed schematics and Verilog/VHDL/SystemVerilog modules (depending on final implementation choice).

---

## ğŸ›  Tools & Tech Stack

- **Simulation**: Vivado, ModelSim, or open-source alternatives (like Icarus Verilog)
- **Language**: Verilog / VHDL (decided during progression)
- **Visualization**: GTKWave for waveform inspection
- **Goal**: Eventually deploy on an FPGA (e.g., Basys 3 / Nexys A7 / Spartan series)

---

---

## ğŸ§  Philosophy

This isn't just about building a CPU. It's about understanding how a machine thinks â€” from electrons toggling gates to full-blown instruction execution. I'm documenting every step of the way, for myself and for anyone else starting their own hardware adventure.

---

## ğŸ“¬ Feedback or Suggestions?

Feel free to open an issue if you've got ideas, critiques, or want to collaborate. If youâ€™re just watching, buckle up â€” itâ€™s gonna be a gritty ride through the silicon jungle.

---

## ğŸ“œ License

[MIT License](LICENSE) â€” free to use, modify, or learn from.

---

> â€œThe CPU is the brain of the computer... so Iâ€™m building one neuron at a time.â€
