Classic Timing Analyzer report for con_signal
Sun Dec 01 19:09:56 2024
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.019 ns   ; movi ; reg_we ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 14     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+-------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To        ;
+-------+-------------------+-----------------+-------+-----------+
; N/A   ; None              ; 13.019 ns       ; movi  ; reg_we    ;
; N/A   ; None              ; 12.640 ns       ; in1   ; reg_we    ;
; N/A   ; None              ; 12.586 ns       ; add   ; mux_s     ;
; N/A   ; None              ; 12.442 ns       ; add   ; reg_we    ;
; N/A   ; None              ; 12.367 ns       ; mova  ; mux_s     ;
; N/A   ; None              ; 12.223 ns       ; mova  ; reg_we    ;
; N/A   ; None              ; 12.211 ns       ; sub   ; mux_s     ;
; N/A   ; None              ; 12.135 ns       ; add   ; au_en     ;
; N/A   ; None              ; 12.067 ns       ; sub   ; reg_we    ;
; N/A   ; None              ; 12.012 ns       ; sm    ; pc_in     ;
; N/A   ; None              ; 11.980 ns       ; movi  ; mux_s     ;
; N/A   ; None              ; 11.916 ns       ; mova  ; au_en     ;
; N/A   ; None              ; 11.827 ns       ; movd  ; reg_we    ;
; N/A   ; None              ; 11.760 ns       ; sub   ; au_en     ;
; N/A   ; None              ; 11.705 ns       ; sm    ; ram_re    ;
; N/A   ; None              ; 11.682 ns       ; movb  ; s[0]      ;
; N/A   ; None              ; 11.641 ns       ; movi  ; ram_re    ;
; N/A   ; None              ; 11.602 ns       ; out1  ; au_en     ;
; N/A   ; None              ; 11.426 ns       ; movc  ; reg_we    ;
; N/A   ; None              ; 11.364 ns       ; in1   ; mux_s     ;
; N/A   ; None              ; 11.287 ns       ; movi  ; pc_in     ;
; N/A   ; None              ; 11.283 ns       ; movb  ; au_en     ;
; N/A   ; None              ; 11.207 ns       ; movc  ; mux_s     ;
; N/A   ; None              ; 11.154 ns       ; movc  ; s[0]      ;
; N/A   ; None              ; 10.958 ns       ; movc  ; ram_re    ;
; N/A   ; None              ; 10.782 ns       ; out1  ; out_en    ;
; N/A   ; None              ; 10.649 ns       ; jmp   ; pc_ld     ;
; N/A   ; None              ; 10.555 ns       ; in1   ; in_en     ;
; N/A   ; None              ; 10.520 ns       ; ir[3] ; reg_dr[1] ;
; N/A   ; None              ; 10.512 ns       ; halt  ; sm_en     ;
; N/A   ; None              ; 10.509 ns       ; movb  ; ram_wr    ;
; N/A   ; None              ; 10.503 ns       ; sub   ; gf_en     ;
; N/A   ; None              ; 10.497 ns       ; ir[1] ; reg_sr[1] ;
; N/A   ; None              ; 10.492 ns       ; sm    ; ir_ld     ;
; N/A   ; None              ; 10.491 ns       ; g     ; pc_ld     ;
; N/A   ; None              ; 10.487 ns       ; ir[0] ; reg_sr[0] ;
; N/A   ; None              ; 10.483 ns       ; movb  ; s[1]      ;
; N/A   ; None              ; 10.473 ns       ; ir[2] ; reg_dr[0] ;
; N/A   ; None              ; 10.385 ns       ; ir[6] ; au_ac[2]  ;
; N/A   ; None              ; 10.105 ns       ; jg    ; pc_ld     ;
; N/A   ; None              ; 9.419 ns        ; ir[5] ; au_ac[1]  ;
; N/A   ; None              ; 9.366 ns        ; ir[4] ; au_ac[0]  ;
; N/A   ; None              ; 9.223 ns        ; ir[7] ; au_ac[3]  ;
+-------+-------------------+-----------------+-------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 01 19:09:56 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off con_signal -c con_signal --timing_analysis_only
Info: Longest tpd from source pin "movi" to destination pin "reg_we" is 13.019 ns
    Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_42; Fanout = 4; PIN Node = 'movi'
    Info: 2: + IC(6.321 ns) + CELL(0.319 ns) = 7.594 ns; Loc. = LCCOMB_X1_Y11_N28; Fanout = 1; COMB Node = 'reg_we~6'
    Info: 3: + IC(0.375 ns) + CELL(0.624 ns) = 8.593 ns; Loc. = LCCOMB_X1_Y11_N22; Fanout = 1; COMB Node = 'reg_we~5'
    Info: 4: + IC(1.360 ns) + CELL(3.066 ns) = 13.019 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'reg_we'
    Info: Total cell delay = 4.963 ns ( 38.12 % )
    Info: Total interconnect delay = 8.056 ns ( 61.88 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Sun Dec 01 19:09:57 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


