

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Mon Sep 25 10:27:39 2017

* Version:        2017.2 (Build 1909853 on Wed Aug 09 16:50:22 MDT 2017)
* Project:        matrix_mult_prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      7.66|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  451|  451|  452|  452|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col   |  450|  450|        18|          -|          -|    25|    no    |
        | + Product  |   12|   12|         5|          2|          1|     5|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 2, D = 5, States = { 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	11  / (exitcond)
	7  / (!exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	6  / true
11 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_12 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %a) nounwind, !map !7

ST_1: StgValue_13 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %b) nounwind, !map !13

ST_1: StgValue_14 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([25 x i16]* %prod) nounwind, !map !17

ST_1: StgValue_15 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_mult_str) nounwind

ST_1: StgValue_16 (8)  [1/1] 1.59ns  loc: matrix_mult.cpp:10
:4  br label %1


 <State 2>: 4.33ns
ST_2: indvar_flatten (10)  [1/1] 0.00ns
:0  %indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %3 ]

ST_2: i (11)  [1/1] 0.00ns  loc: matrix_mult.cpp:10
:1  %i = phi i3 [ 0, %0 ], [ %i_cast3_mid2_v, %3 ]

ST_2: j (12)  [1/1] 0.00ns
:2  %j = phi i3 [ 0, %0 ], [ %j_1, %3 ]

ST_2: exitcond_flatten (13)  [1/1] 3.31ns
:3  %exitcond_flatten = icmp eq i5 %indvar_flatten, -7

ST_2: indvar_flatten_next (14)  [1/1] 2.33ns
:4  %indvar_flatten_next = add i5 %indvar_flatten, 1

ST_2: StgValue_22 (15)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %4, label %.reset

ST_2: i_1 (17)  [1/1] 2.26ns  loc: matrix_mult.cpp:10
.reset:0  %i_1 = add i3 %i, 1

ST_2: exitcond1 (20)  [1/1] 2.07ns  loc: matrix_mult.cpp:12
.reset:3  %exitcond1 = icmp eq i3 %j, -3

ST_2: j_mid2 (21)  [1/1] 2.07ns  loc: matrix_mult.cpp:12
.reset:4  %j_mid2 = select i1 %exitcond1, i3 0, i3 %j

ST_2: i_cast3_mid2_v (22)  [1/1] 2.07ns  loc: matrix_mult.cpp:10
.reset:5  %i_cast3_mid2_v = select i1 %exitcond1, i3 %i_1, i3 %i

ST_2: StgValue_27 (70)  [1/1] 0.00ns  loc: matrix_mult.cpp:21
:0  ret void


 <State 3>: 2.33ns
ST_3: i_cast3_mid2_cast (23)  [1/1] 0.00ns  loc: matrix_mult.cpp:10
.reset:6  %i_cast3_mid2_cast = zext i3 %i_cast3_mid2_v to i6

ST_3: tmp_4 (24)  [1/1] 0.00ns  loc: matrix_mult.cpp:10
.reset:7  %tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_cast3_mid2_v, i2 0)

ST_3: p_shl_cast (25)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
.reset:8  %p_shl_cast = zext i5 %tmp_4 to i6

ST_3: tmp_7 (26)  [1/1] 2.33ns  loc: matrix_mult.cpp:16
.reset:9  %tmp_7 = add i6 %i_cast3_mid2_cast, %p_shl_cast


 <State 4>: 2.31ns
ST_4: j_cast2_cast (27)  [1/1] 0.00ns  loc: matrix_mult.cpp:13
.reset:10  %j_cast2_cast = zext i3 %j_mid2 to i6

ST_4: tmp_8 (28)  [1/1] 2.31ns  loc: matrix_mult.cpp:13
.reset:11  %tmp_8 = add i6 %tmp_7, %j_cast2_cast

ST_4: tmp_8_cast (29)  [1/1] 0.00ns  loc: matrix_mult.cpp:13
.reset:12  %tmp_8_cast = zext i6 %tmp_8 to i32

ST_4: prod_addr (30)  [1/1] 0.00ns  loc: matrix_mult.cpp:13
.reset:13  %prod_addr = getelementptr [25 x i16]* %prod, i32 0, i32 %tmp_8_cast


 <State 5>: 2.32ns
ST_5: StgValue_36 (18)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)

ST_5: empty_4 (19)  [1/1] 0.00ns
.reset:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind

ST_5: StgValue_38 (31)  [1/1] 0.00ns  loc: matrix_mult.cpp:12
.reset:14  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_5: tmp_5 (32)  [1/1] 0.00ns  loc: matrix_mult.cpp:12
.reset:15  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_5: StgValue_40 (33)  [1/1] 2.32ns  loc: matrix_mult.cpp:13
.reset:16  store i16 0, i16* %prod_addr, align 2

ST_5: StgValue_41 (34)  [1/1] 1.59ns  loc: matrix_mult.cpp:15
.reset:17  br label %2


 <State 6>: 3.49ns
ST_6: k (36)  [1/1] 0.00ns
:0  %k = phi i3 [ 0, %.reset ], [ %k_1, %ifBlock ]

ST_6: exitcond (37)  [1/1] 2.07ns  loc: matrix_mult.cpp:15
:1  %exitcond = icmp eq i3 %k, -3

ST_6: k_1 (38)  [1/1] 2.26ns  loc: matrix_mult.cpp:15
:2  %k_1 = add i3 %k, 1

ST_6: StgValue_45 (39)  [1/1] 0.00ns  loc: matrix_mult.cpp:15
:3  br i1 %exitcond, label %3, label %ifBlock

ST_6: k_cast1_cast (41)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
ifBlock:0  %k_cast1_cast = zext i3 %k to i6

ST_6: tmp_9 (42)  [1/1] 2.31ns  loc: matrix_mult.cpp:16
ifBlock:1  %tmp_9 = add i6 %tmp_7, %k_cast1_cast

ST_6: tmp_s (45)  [1/1] 0.00ns  loc: matrix_mult.cpp:15
ifBlock:4  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k, i2 0)

ST_6: p_shl1_cast (46)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
ifBlock:5  %p_shl1_cast = zext i5 %tmp_s to i6

ST_6: tmp_10 (47)  [1/1] 1.75ns  loc: matrix_mult.cpp:16
ifBlock:6  %tmp_10 = add i6 %k_cast1_cast, %p_shl1_cast

ST_6: tmp_11 (48)  [1/1] 1.75ns  loc: matrix_mult.cpp:16
ifBlock:7  %tmp_11 = add i6 %tmp_10, %j_cast2_cast


 <State 7>: 2.32ns
ST_7: tmp_9_cast (43)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
ifBlock:2  %tmp_9_cast = zext i6 %tmp_9 to i32

ST_7: a_addr (44)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
ifBlock:3  %a_addr = getelementptr [25 x i8]* %a, i32 0, i32 %tmp_9_cast

ST_7: tmp_12_cast (49)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
ifBlock:8  %tmp_12_cast = zext i6 %tmp_11 to i32

ST_7: b_addr (50)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
ifBlock:9  %b_addr = getelementptr [25 x i8]* %b, i32 0, i32 %tmp_12_cast

ST_7: a_load (55)  [2/2] 2.32ns  loc: matrix_mult.cpp:16
ifBlock:14  %a_load = load i8* %a_addr, align 1

ST_7: b_load (57)  [2/2] 2.32ns  loc: matrix_mult.cpp:16
ifBlock:16  %b_load = load i8* %b_addr, align 1


 <State 8>: 3.37ns
ST_8: a_load (55)  [1/2] 2.32ns  loc: matrix_mult.cpp:16
ifBlock:14  %a_load = load i8* %a_addr, align 1

ST_8: tmp (56)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
ifBlock:15  %tmp = sext i8 %a_load to i16

ST_8: b_load (57)  [1/2] 2.32ns  loc: matrix_mult.cpp:16
ifBlock:16  %b_load = load i8* %b_addr, align 1

ST_8: tmp_1 (58)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
ifBlock:17  %tmp_1 = sext i8 %b_load to i16

ST_8: tmp_2 (59)  [3/3] 1.05ns  loc: matrix_mult.cpp:16
ifBlock:18  %tmp_2 = mul i16 %tmp, %tmp_1


 <State 9>: 2.32ns
ST_9: tmp_2 (59)  [2/3] 1.05ns  loc: matrix_mult.cpp:16
ifBlock:18  %tmp_2 = mul i16 %tmp, %tmp_1

ST_9: prod_load (60)  [2/2] 2.32ns  loc: matrix_mult.cpp:16
ifBlock:19  %prod_load = load i16* %prod_addr, align 2


 <State 10>: 7.66ns
ST_10: empty (51)  [1/1] 0.00ns
ifBlock:10  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_10: StgValue_66 (52)  [1/1] 0.00ns  loc: matrix_mult.cpp:15
ifBlock:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind

ST_10: tmp_6 (53)  [1/1] 0.00ns  loc: matrix_mult.cpp:15
ifBlock:12  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str2) nounwind

ST_10: StgValue_68 (54)  [1/1] 0.00ns  loc: matrix_mult.cpp:16
ifBlock:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_10: tmp_2 (59)  [1/3] 0.00ns  loc: matrix_mult.cpp:16
ifBlock:18  %tmp_2 = mul i16 %tmp, %tmp_1

ST_10: prod_load (60)  [1/2] 2.32ns  loc: matrix_mult.cpp:16
ifBlock:19  %prod_load = load i16* %prod_addr, align 2

ST_10: tmp_3 (61)  [1/1] 3.02ns  loc: matrix_mult.cpp:16
ifBlock:20  %tmp_3 = add i16 %tmp_2, %prod_load

ST_10: StgValue_72 (62)  [1/1] 2.32ns  loc: matrix_mult.cpp:16
ifBlock:21  store i16 %tmp_3, i16* %prod_addr, align 2

ST_10: empty_2 (63)  [1/1] 0.00ns  loc: matrix_mult.cpp:17
ifBlock:22  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str2, i32 %tmp_6) nounwind

ST_10: StgValue_74 (64)  [1/1] 0.00ns
ifBlock:23  br label %2


 <State 11>: 2.26ns
ST_11: empty_3 (66)  [1/1] 0.00ns  loc: matrix_mult.cpp:18
:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_5) nounwind

ST_11: j_1 (67)  [1/1] 2.26ns  loc: matrix_mult.cpp:12
:1  %j_1 = add i3 %j_mid2, 1

ST_11: StgValue_77 (68)  [1/1] 0.00ns  loc: matrix_mult.cpp:12
:2  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prod]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_12         (specbitsmap      ) [ 000000000000]
StgValue_13         (specbitsmap      ) [ 000000000000]
StgValue_14         (specbitsmap      ) [ 000000000000]
StgValue_15         (spectopmodule    ) [ 000000000000]
StgValue_16         (br               ) [ 011111111111]
indvar_flatten      (phi              ) [ 001000000000]
i                   (phi              ) [ 001000000000]
j                   (phi              ) [ 001000000000]
exitcond_flatten    (icmp             ) [ 001111111111]
indvar_flatten_next (add              ) [ 011111111111]
StgValue_22         (br               ) [ 000000000000]
i_1                 (add              ) [ 000000000000]
exitcond1           (icmp             ) [ 000000000000]
j_mid2              (select           ) [ 000111111111]
i_cast3_mid2_v      (select           ) [ 011111111111]
StgValue_27         (ret              ) [ 000000000000]
i_cast3_mid2_cast   (zext             ) [ 000000000000]
tmp_4               (bitconcatenate   ) [ 000000000000]
p_shl_cast          (zext             ) [ 000000000000]
tmp_7               (add              ) [ 000011111110]
j_cast2_cast        (zext             ) [ 000001111110]
tmp_8               (add              ) [ 000000000000]
tmp_8_cast          (zext             ) [ 000000000000]
prod_addr           (getelementptr    ) [ 000001111110]
StgValue_36         (specloopname     ) [ 000000000000]
empty_4             (speclooptripcount) [ 000000000000]
StgValue_38         (specloopname     ) [ 000000000000]
tmp_5               (specregionbegin  ) [ 000000111111]
StgValue_40         (store            ) [ 000000000000]
StgValue_41         (br               ) [ 001111111111]
k                   (phi              ) [ 000000100000]
exitcond            (icmp             ) [ 001111111111]
k_1                 (add              ) [ 001111111111]
StgValue_45         (br               ) [ 000000000000]
k_cast1_cast        (zext             ) [ 000000000000]
tmp_9               (add              ) [ 000000010000]
tmp_s               (bitconcatenate   ) [ 000000000000]
p_shl1_cast         (zext             ) [ 000000000000]
tmp_10              (add              ) [ 000000000000]
tmp_11              (add              ) [ 000000010000]
tmp_9_cast          (zext             ) [ 000000000000]
a_addr              (getelementptr    ) [ 000000101000]
tmp_12_cast         (zext             ) [ 000000000000]
b_addr              (getelementptr    ) [ 000000101000]
a_load              (load             ) [ 000000000000]
tmp                 (sext             ) [ 000000110110]
b_load              (load             ) [ 000000000000]
tmp_1               (sext             ) [ 000000110110]
empty               (speclooptripcount) [ 000000000000]
StgValue_66         (specloopname     ) [ 000000000000]
tmp_6               (specregionbegin  ) [ 000000000000]
StgValue_68         (specpipeline     ) [ 000000000000]
tmp_2               (mul              ) [ 000000000000]
prod_load           (load             ) [ 000000000000]
tmp_3               (add              ) [ 000000000000]
StgValue_72         (store            ) [ 000000000000]
empty_2             (specregionend    ) [ 000000000000]
StgValue_74         (br               ) [ 001111111111]
empty_3             (specregionend    ) [ 000000000000]
j_1                 (add              ) [ 011111111111]
StgValue_77         (br               ) [ 011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prod">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prod"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_mult_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="prod_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="6" slack="0"/>
<pin id="62" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="5" slack="1"/>
<pin id="67" dir="0" index="1" bw="16" slack="0"/>
<pin id="68" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_40/5 prod_load/9 StgValue_72/10 "/>
</bind>
</comp>

<comp id="70" class="1004" name="a_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/7 "/>
</bind>
</comp>

<comp id="77" class="1004" name="b_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="6" slack="0"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/7 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/7 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="92" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/7 "/>
</bind>
</comp>

<comp id="94" class="1005" name="indvar_flatten_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="1"/>
<pin id="96" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="i_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="1"/>
<pin id="107" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="3" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="j_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="1"/>
<pin id="118" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="j_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="3" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="k_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="1"/>
<pin id="129" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="k_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="exitcond_flatten_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten_next_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="exitcond1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="3" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="j_mid2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_cast3_mid2_v_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="3" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_cast3_mid2_v/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_cast3_mid2_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="1"/>
<pin id="180" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast3_mid2_cast/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_4_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="3" slack="1"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_shl_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_7_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="5" slack="0"/>
<pin id="195" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_cast2_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="2"/>
<pin id="200" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2_cast/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_8_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="1"/>
<pin id="203" dir="0" index="1" bw="3" slack="0"/>
<pin id="204" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_8_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="exitcond_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="k_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="k_cast1_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast1_cast/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_9_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="3"/>
<pin id="229" dir="0" index="1" bw="3" slack="0"/>
<pin id="230" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_s_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="3" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_shl1_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_10_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="0" index="1" bw="5" slack="0"/>
<pin id="247" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_11_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="0" index="1" bw="3" slack="2"/>
<pin id="253" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_9_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_12_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="271" class="1004" name="j_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="5"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/11 "/>
</bind>
</comp>

<comp id="276" class="1007" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="0" index="2" bw="16" slack="0"/>
<pin id="280" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_2/8 tmp_3/10 "/>
</bind>
</comp>

<comp id="288" class="1005" name="indvar_flatten_next_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="293" class="1005" name="j_mid2_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="2"/>
<pin id="295" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="299" class="1005" name="i_cast3_mid2_v_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="0"/>
<pin id="301" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_cast3_mid2_v "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_7_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="1"/>
<pin id="308" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="312" class="1005" name="j_cast2_cast_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="2"/>
<pin id="314" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="j_cast2_cast "/>
</bind>
</comp>

<comp id="317" class="1005" name="prod_addr_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="1"/>
<pin id="319" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr "/>
</bind>
</comp>

<comp id="322" class="1005" name="exitcond_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="326" class="1005" name="k_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_9_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="1"/>
<pin id="333" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_11_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="1"/>
<pin id="338" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="341" class="1005" name="a_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="1"/>
<pin id="343" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="b_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="1"/>
<pin id="348" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="1"/>
<pin id="353" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="356" class="1005" name="tmp_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="1"/>
<pin id="358" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="j_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="1"/>
<pin id="363" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="28" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="42" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="70" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="77" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="98" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="98" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="109" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="120" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="120" pin="4"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="156" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="150" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="109" pin="4"/><net_sink comp="170" pin=2"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="191"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="178" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="215"><net_src comp="131" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="131" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="131" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="131" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="223" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="240" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="266"><net_src comp="84" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="89" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="20" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="263" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="267" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="65" pin="2"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="276" pin="3"/><net_sink comp="65" pin=1"/></net>

<net id="291"><net_src comp="144" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="296"><net_src comp="162" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="302"><net_src comp="170" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="309"><net_src comp="192" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="315"><net_src comp="198" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="320"><net_src comp="58" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="325"><net_src comp="211" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="217" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="334"><net_src comp="227" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="339"><net_src comp="250" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="344"><net_src comp="70" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="349"><net_src comp="77" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="354"><net_src comp="263" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="359"><net_src comp="267" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="364"><net_src comp="271" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="120" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prod | {5 10 }
 - Input state : 
	Port: matrix_mult : a | {7 8 }
	Port: matrix_mult : b | {7 8 }
	Port: matrix_mult : prod | {9 10 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_22 : 2
		i_1 : 1
		exitcond1 : 1
		j_mid2 : 2
		i_cast3_mid2_v : 2
	State 3
		p_shl_cast : 1
		tmp_7 : 2
	State 4
		tmp_8 : 1
		tmp_8_cast : 2
		prod_addr : 3
	State 5
	State 6
		exitcond : 1
		k_1 : 1
		StgValue_45 : 2
		k_cast1_cast : 1
		tmp_9 : 2
		tmp_s : 1
		p_shl1_cast : 2
		tmp_10 : 3
		tmp_11 : 4
	State 7
		a_addr : 1
		b_addr : 1
		a_load : 2
		b_load : 2
	State 8
		tmp : 1
		tmp_1 : 1
		tmp_2 : 2
	State 9
	State 10
		tmp_3 : 1
		StgValue_72 : 2
		empty_2 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_144 |    0    |    20   |    10   |
|          |         i_1_fu_150         |    0    |    14   |    9    |
|          |        tmp_7_fu_192        |    0    |    20   |    10   |
|          |        tmp_8_fu_201        |    0    |    23   |    11   |
|    add   |         k_1_fu_217         |    0    |    14   |    9    |
|          |        tmp_9_fu_227        |    0    |    23   |    11   |
|          |        tmp_10_fu_244       |    0    |    0    |    8    |
|          |        tmp_11_fu_250       |    0    |    0    |    8    |
|          |         j_1_fu_271         |    0    |    14   |    9    |
|----------|----------------------------|---------|---------|---------|
|  select  |        j_mid2_fu_162       |    0    |    0    |    3    |
|          |    i_cast3_mid2_v_fu_170   |    0    |    0    |    3    |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_138  |    0    |    0    |    2    |
|   icmp   |      exitcond1_fu_156      |    0    |    0    |    1    |
|          |       exitcond_fu_211      |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_276         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  i_cast3_mid2_cast_fu_178  |    0    |    0    |    0    |
|          |      p_shl_cast_fu_188     |    0    |    0    |    0    |
|          |     j_cast2_cast_fu_198    |    0    |    0    |    0    |
|   zext   |      tmp_8_cast_fu_206     |    0    |    0    |    0    |
|          |     k_cast1_cast_fu_223    |    0    |    0    |    0    |
|          |     p_shl1_cast_fu_240     |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_255     |    0    |    0    |    0    |
|          |     tmp_12_cast_fu_259     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_4_fu_181        |    0    |    0    |    0    |
|          |        tmp_s_fu_232        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |         tmp_fu_263         |    0    |    0    |    0    |
|          |        tmp_1_fu_267        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |   128   |    95   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       a_addr_reg_341      |    5   |
|       b_addr_reg_346      |    5   |
|      exitcond_reg_322     |    1   |
|   i_cast3_mid2_v_reg_299  |    3   |
|         i_reg_105         |    3   |
|indvar_flatten_next_reg_288|    5   |
|   indvar_flatten_reg_94   |    5   |
|        j_1_reg_361        |    3   |
|    j_cast2_cast_reg_312   |    6   |
|       j_mid2_reg_293      |    3   |
|         j_reg_116         |    3   |
|        k_1_reg_326        |    3   |
|         k_reg_127         |    3   |
|     prod_addr_reg_317     |    5   |
|       tmp_11_reg_336      |    6   |
|       tmp_1_reg_356       |   16   |
|       tmp_7_reg_306       |    6   |
|       tmp_9_reg_331       |    6   |
|        tmp_reg_351        |   16   |
+---------------------------+--------+
|           Total           |   103  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_84 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_89 |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_276    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_276    |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   84   ||   7.94  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   128  |   95   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   103  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   231  |   140  |
+-----------+--------+--------+--------+--------+
