<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: proc_1_addr_gen</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_proc_1_addr_gen'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_proc_1_addr_gen')">proc_1_addr_gen</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.42</td>
<td class="s5 cl rt"><a href="mod2647.html#Line" > 51.43</a></td>
<td class="s4 cl rt"><a href="mod2647.html#Cond" > 46.15</a></td>
<td class="s0 cl rt"><a href="mod2647.html#Toggle" >  2.67</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2647.html#Branch" > 29.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/soc_ss/proc_1_stp.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/soc_ss/proc_1_stp.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2647.html#inst_tag_194067"  onclick="showContent('inst_tag_194067')">gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_addr_gen</a></td>
<td class="s3 cl rt"> 32.42</td>
<td class="s5 cl rt"><a href="mod2647.html#Line" > 51.43</a></td>
<td class="s4 cl rt"><a href="mod2647.html#Cond" > 46.15</a></td>
<td class="s0 cl rt"><a href="mod2647.html#Toggle" >  2.67</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2647.html#Branch" > 29.41</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_proc_1_addr_gen'>
<hr>
<a name="inst_tag_194067"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_194067" >gemini_tb.DUT.soc_ss_inst.config_ss.vl_sms_proc_1_sms_1_stp.U_proc_1_addr_gen</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.42</td>
<td class="s5 cl rt"><a href="mod2647.html#Line" > 51.43</a></td>
<td class="s4 cl rt"><a href="mod2647.html#Cond" > 46.15</a></td>
<td class="s0 cl rt"><a href="mod2647.html#Toggle" >  2.67</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2647.html#Branch" > 29.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.42</td>
<td class="s5 cl rt"> 51.43</td>
<td class="s4 cl rt"> 46.15</td>
<td class="s0 cl rt">  2.67</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.41</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2596.html#inst_tag_192101" >vl_sms_proc_1_sms_1_stp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_proc_1_addr_gen'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2647.html" >proc_1_addr_gen</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>70</td><td>36</td><td>51.43</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>3571</td><td>11</td><td>6</td><td>54.55</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>3588</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3599</td><td>23</td><td>2</td><td>8.70</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>3692</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>3707</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3717</td><td>19</td><td>19</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
3570                        always_comb begin
3571       1/1                  if (addr_rst)
3572       <font color = "red">0/1     ==>              addr_cntr_nxt = 13'd0;</font>
3573       1/1                  else if (addr_clk &amp; h1_addr_done) begin
3574       <font color = "red">0/1     ==>              addr_cntr_nxt = addr_cntr_r + 13'd1;</font>
3575                            end
3576       1/1                  else if (addr_capt)
3577       <font color = "red">0/1     ==>              addr_cntr_nxt = t_addr;</font>
3578       1/1                  else if (diag_inf_se)
3579       <font color = "red">0/1     ==>              addr_cntr_nxt = {addr_cntr_r[11:0], diag_inf_si};</font>
3580       1/1                  else if (serin_se)
3581       <font color = "red">0/1     ==>              addr_cntr_nxt = {addr_cntr_r[11:0], serin_data_so};</font>
3582                            else
3583       1/1                      addr_cntr_nxt = addr_cntr_r;
3584                        end
3585                        // :: Test Address
3586                    
3587                        always_comb begin
3588       1/1                  if (serin_upd)
3589       <font color = "red">0/1     ==>              t_addr_nxt = ser_addr;</font>
3590       1/1                  else if (bist_enb_pip)
3591       <font color = "red">0/1     ==>                   t_addr_nxt = t_addr_bp;</font>
3592                            else
3593       1/1                      t_addr_nxt = t_addr;
3594                        end
3595                    
3596                        // :: Wrapper Select Signal
3597                    
3598                        always_comb begin
3599       1/1                  if (bist_enb_pip | serin_upd) begin
3600       <font color = "red">0/1     ==>              if (single_address) begin</font>
3601       <font color = "red">0/1     ==>                wr_sel_nxt = {</font>
3602                    ({t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 4'd15) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4]} == 9'd0), 
3603                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 6'd0) &amp; ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} == 7'd0), 
3604                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11]} &lt;= 2'd0) &amp; ({t_addr_nxt[0], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1]} == 11'd0), 
3605                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} &lt;= 3'd0) &amp; ({t_addr_nxt[0], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1]} == 10'd0)};
3606                                end                
3607                                else
3608       <font color = "red">0/1     ==>              if (fast_bist_mode) begin</font>
3609       <font color = "red">0/1     ==>                wr_sel_nxt = {</font>
3610                    ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9]} &lt;= 4'd0) &amp; ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 9'd511), 
3611                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 6'd0) &amp; ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 7'd127), 
3612                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11]} &lt;= 2'd0) &amp; ({t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 11'd1431), 
3613                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} &lt;= 3'd0) &amp; ({t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 10'd575)};
3614                                end                
3615                                else
3616       <font color = "red">0/1     ==>               if (addr_type == 3'b010) begin</font>
3617       <font color = "red">0/1     ==>                  if (addr_mode == 3'b011) </font>
3618       <font color = "red">0/1     ==>                    wr_sel_nxt = {</font>
3619                    ({t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 4'd15) &amp; ({t_addr_nxt[12], t_addr_nxt[11]} == 2'd0) &amp; ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[12], t_addr_nxt[11]} &lt;= 9'd511), 
3620                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 6'd0) &amp; ({t_addr_nxt[6], t_addr_nxt[5]} == 2'd0) &amp; ({t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[6], t_addr_nxt[5]} &lt;= 7'd127), 
3621                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11]} &lt;= 2'd0) &amp; ({t_addr_nxt[10], t_addr_nxt[9]} == 2'd0) &amp; ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[10], t_addr_nxt[9]} &lt;= 11'd1431), 
3622                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} &lt;= 3'd0) &amp; ({t_addr_nxt[9], t_addr_nxt[8]} == 2'd0) &amp; ({t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[9], t_addr_nxt[8]} &lt;= 10'd575)};
3623                                    else 
3624       <font color = "red">0/1     ==>                    wr_sel_nxt = {</font>
3625                    ({t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2]} &lt;= 4'd15) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6]} == 7'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 9'd511), 
3626                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 6'd0) &amp; ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2]} == 5'd0) &amp; ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 7'd127), 
3627                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11]} &lt;= 2'd0) &amp; ({t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3]} == 8'd0) &amp; ({t_addr_nxt[2], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 11'd1431), 
3628                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} &lt;= 3'd0) &amp; ({t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3]} == 7'd0) &amp; ({t_addr_nxt[2], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 10'd575)};
3629                                   end
3630                                 else
3631       <font color = "red">0/1     ==>                if (addr_mode == 3'b001) begin</font>
3632       <font color = "red">0/1     ==>                  wr_sel_nxt = {</font>
3633                    ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9]} &lt;= 4'd15) &amp; ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 9'd511), 
3634                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 6'd0) &amp; ({t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[6], t_addr_nxt[5]} &lt;= 7'd127), 
3635                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11]} &lt;= 2'd0) &amp; ({t_addr_nxt[10], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[9], t_addr_nxt[8]} &lt;= 11'd1431), 
3636                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} &lt;= 3'd0) &amp; ({t_addr_nxt[9], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 10'd575)};
3637                                    end
3638                                  else 
3639       <font color = "red">0/1     ==>                if (addr_mode == 3'b011) begin</font>
3640       <font color = "red">0/1     ==>                  wr_sel_nxt = {</font>
3641                    ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9]} &lt;= 4'd15) &amp; ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 9'd511), 
3642                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 6'd0) &amp; ({t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[6], t_addr_nxt[5]} &lt;= 7'd127), 
3643                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11]} &lt;= 2'd0) &amp; ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[10], t_addr_nxt[9]} &lt;= 11'd1431), 
3644                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} &lt;= 3'd0) &amp; ({t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[9], t_addr_nxt[8]} &lt;= 10'd575)};
3645                                    end
3646                                  else 
3647       <font color = "red">0/1     ==>                if (addr_mode == 3'b110) begin</font>
3648       <font color = "red">0/1     ==>                  wr_sel_nxt = {</font>
3649                    ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9]} &lt;= 4'd15) &amp; ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 9'd511), 
3650                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 6'd0) &amp; ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 7'd127), 
3651                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11]} &lt;= 2'd0) &amp; ({t_addr_nxt[0], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1]} &lt;= 11'd1431), 
3652                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} &lt;= 3'd0) &amp; ({t_addr_nxt[0], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1]} &lt;= 10'd575)};
3653                                    end
3654                                  else 
3655       <font color = "red">0/1     ==>                if (addr_mode == 3'b111) begin</font>
3656       <font color = "red">0/1     ==>                  wr_sel_nxt = {</font>
3657                    ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9]} &lt;= 4'd15) &amp; ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 9'd511), 
3658                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 6'd0) &amp; ({t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[6], t_addr_nxt[5]} &lt;= 7'd127), 
3659                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11]} &lt;= 2'd0) &amp; ({t_addr_nxt[0], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[10], t_addr_nxt[9]} &lt;= 11'd1431), 
3660                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} &lt;= 3'd0) &amp; ({t_addr_nxt[0], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[9], t_addr_nxt[8]} &lt;= 10'd575)};
3661                                    end
3662                                  else 
3663       <font color = "red">0/1     ==>                if (addr_mode == 3'b100) begin</font>
3664       <font color = "red">0/1     ==>                  wr_sel_nxt = {</font>
3665                    ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9]} &lt;= 4'd15) &amp; ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 9'd511), 
3666                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 6'd0) &amp; ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 7'd127), 
3667                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11]} &lt;= 2'd0) &amp; ({t_addr_nxt[2], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 11'd1431), 
3668                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} &lt;= 3'd0) &amp; ({t_addr_nxt[2], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 10'd575)};
3669                                    end
3670                                  else 
3671       <font color = "red">0/1     ==>                if (addr_mode == 3'b000) begin</font>
3672       <font color = "red">0/1     ==>                  wr_sel_nxt = {</font>
3673                    ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9]} &lt;= 4'd15) &amp; ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 9'd511), 
3674                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} &lt;= 6'd0) &amp; ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 7'd127), 
3675                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11]} &lt;= 2'd0) &amp; ({t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 11'd1431), 
3676                    (port_sel &lt;= 1'd0) &amp; ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} &lt;= 3'd0) &amp; ({t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} &lt;= 10'd575)};
3677                                    end
3678                                  else begin
3679       <font color = "red">0/1     ==>                  wr_sel_nxt = 4'd0;</font>
3680                                    end
3681                                end
3682                            else begin
3683       1/1                      wr_sel_nxt = 4'd0;
3684                            end
3685                        end
3686                    
3687                    // H1 ADDRESSING SUPPORT ===============================================
3688                    
3689                        // :: H1 Cycle Counter
3690                    
3691                        always_comb begin
3692       1/1                  if (h1_addr_rst)
3693       <font color = "red">0/1     ==>              h1_cntr_nxt = 2'd0;</font>
3694       1/1                  else if (h1_addr_detect &amp; addr_clk) begin
3695       <font color = "red">0/1     ==>              if (h1_cntr_r[1])</font>
3696       <font color = "red">0/1     ==>                  h1_cntr_nxt = 2'd1;</font>
3697                                else
3698       <font color = "red">0/1     ==>                  h1_cntr_nxt = h1_cntr_r + 2'd1;</font>
3699                            end
3700                            else
3701       1/1                      h1_cntr_nxt = h1_cntr_r;
3702                        end
3703                    
3704                        // :: H1 Bit Register
3705                    
3706                        always_comb begin
3707       1/1                  if (h1_addr_rst)
3708       <font color = "red">0/1     ==>              h1_bit_nxt = {12'd0, 1'b1};</font>
3709       1/1                  else if (h1_addr_detect &amp; addr_clk &amp; h1_cntr_r[1])
3710       <font color = "red">0/1     ==>                   h1_bit_nxt = {h1_bit_r[11:0], h1_bit_r[12]};</font>
3711                            else
3712       1/1                      h1_bit_nxt = h1_bit_r;
3713                        end
3714                    
3715                    
3716                        always_ff @(posedge tclk_sms or negedge rst_sms) begin
3717       1/1                  if (!rst_sms) begin
3718       1/1                      addr_cntr_r         &lt;=  13'd0;
3719       1/1                      t_addr              &lt;=  13'd0;             
3720       1/1                      t_addr_bp           &lt;=  13'd0;
3721       1/1                      bist_enb_pip        &lt;=  1'b0;
3722       1/1                      wr_sel              &lt;=  4'd0;
3723       1/1                      addr_type           &lt;=  3'b000;
3724       1/1                      addr_mode           &lt;=  3'b000;
3725       1/1                      h1_bit_r            &lt;=  {12'd0, 1'b1};
3726       1/1                      h1_cntr_r           &lt;=  2'd0;
3727                            end
3728                            else begin
3729       1/1                      addr_cntr_r         &lt;=  addr_cntr_nxt;
3730       1/1                      t_addr              &lt;=  t_addr_nxt;
3731       1/1                      t_addr_bp           &lt;=  sel_addr;
3732       1/1                      bist_enb_pip        &lt;=  bist_enb;
3733       1/1                      wr_sel              &lt;=  wr_sel_nxt;
3734       1/1                      addr_type           &lt;=  addr_type_nxt;
3735       1/1                      addr_mode           &lt;=  addr_mode_nxt;
3736       1/1                      h1_bit_r            &lt;=  h1_bit_nxt;
3737       1/1                      h1_cntr_r           &lt;=  h1_cntr_nxt;                 
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2647.html" >proc_1_addr_gen</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>26</td><td>12</td><td>46.15</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>26</td><td>12</td><td>46.15</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3552
 EXPRESSION (h1_addr_detect ? ((h1_cntr_r[1] &amp; (h1_full_addr ? h1_bit_r[12] : ((addr_mode == 3'b011) ? h1_bit_r[10] : h1_bit_r[5])))) : 1'b1)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3555
 EXPRESSION (((read_previous &amp; (~|h1_cntr_r))) ? ((~h1_addr)) : h1_addr)
             ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3558
 EXPRESSION 
 Number  Term
      1  single_address ? (addr_cntr_r == 13'd15) : (fast_bist_mode ? ((&amp;addr_cntr_r[2:0])) : (h1_addr_detect ? (((h1_full_addr ? (&amp;addr_cntr_r) : ((addr_mode == 3'b011) ? (&amp;addr_cntr_r[10:0]) : (&amp;addr_cntr_r[5:0]))) &amp; h1_addr_done)) : ((&amp;addr_cntr_r)))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3558
 SUB-EXPRESSION 
 Number  Term
      1  fast_bist_mode ? ((&amp;addr_cntr_r[2:0])) : (h1_addr_detect ? (((h1_full_addr ? (&amp;addr_cntr_r) : ((addr_mode == 3'b011) ? (&amp;addr_cntr_r[10:0]) : (&amp;addr_cntr_r[5:0]))) &amp; h1_addr_done)) : ((&amp;addr_cntr_r))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3558
 SUB-EXPRESSION 
 Number  Term
      1  h1_addr_detect ? (((h1_full_addr ? (&amp;addr_cntr_r) : ((addr_mode == 3'b011) ? (&amp;addr_cntr_r[10:0]) : (&amp;addr_cntr_r[5:0]))) &amp; h1_addr_done)) : ((&amp;addr_cntr_r)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3559
 EXPRESSION (((str_descr.addr_dir | fast_bist_mode)) ? addr_cntr_r[12:0] : ((~addr_cntr_r[12:0])))
             -------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3561
 EXPRESSION (inv_addr[0] ? ({1'b1, (~inv_addr[12:1])}) : ({1'b0, inv_addr[12:1]}))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3562
 EXPRESSION 
 Number  Term
      1  h1_addr_detect ? h1_addr_mux : (((((addr_type == 3'b1) &amp; bist_enb) &amp; (!fast_bist_mode))) ? ping_pong_addr : ((((str_descr.incr_step &amp; bist_enb) &amp; (!fast_bist_mode))) ? ({inv_addr[11:0], inv_addr[12]}) : inv_addr)))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3562
 SUB-EXPRESSION 
 Number  Term
      1  ((((addr_type == 3'b1) &amp; bist_enb) &amp; (!fast_bist_mode))) ? ping_pong_addr : ((((str_descr.incr_step &amp; bist_enb) &amp; (!fast_bist_mode))) ? ({inv_addr[11:0], inv_addr[12]}) : inv_addr))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3562
 SUB-EXPRESSION ((((str_descr.incr_step &amp; bist_enb) &amp; (!fast_bist_mode))) ? ({inv_addr[11:0], inv_addr[12]}) : inv_addr)
                 ----------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3563
 EXPRESSION (((fast_bist_mode | serin_mode)) ? 3'b0 : str_descr.addr_type)
             ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3564
 EXPRESSION 
 Number  Term
      1  (addr_type == 3'b010) ? ((str_descr.addr_mode == 3'b011) ? 3'b011 : 3'b100) : ((((((str_descr.addr_mode != 3'b010) &amp;&amp; (str_descr.addr_mode != 3'b101)) ? str_descr.addr_mode : 3'b0) &amp; {3 {(!fast_bist_mode)}}) &amp; {3 {(!serin_mode)}})))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3564
 SUB-EXPRESSION ((str_descr.addr_mode == 3'b011) ? 3'b011 : 3'b100)
                 ---------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2647.html" >proc_1_addr_gen</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">2</td>
<td class="rt">6.25  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">150</td>
<td class="rt">4</td>
<td class="rt">2.67  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">75</td>
<td class="rt">2</td>
<td class="rt">2.67  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">75</td>
<td class="rt">2</td>
<td class="rt">2.67  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">2</td>
<td class="rt">6.25  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">150</td>
<td class="rt">4</td>
<td class="rt">2.67  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">75</td>
<td class="rt">2</td>
<td class="rt">2.67  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">75</td>
<td class="rt">2</td>
<td class="rt">2.67  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.num_of_acts[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.addr_dir</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.addr_type[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.addr_mode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.incr_step</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.pattern_type[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.port_type</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>str_descr.goto_flag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bist_enb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>port_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fast_bist_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>read_previous</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>serin_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_capt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>serin_upd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>serin_se</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>serin_data_so</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>diag_inf_se</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>diag_inf_si</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_done</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr_type[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr_type_wr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr_mode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr_mode_wr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_addr_bp[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_addr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wr_sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>addr_so</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2647.html" >proc_1_addr_gen</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">15</td>
<td class="rt">29.41 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">3552</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">3555</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">3558</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">3559</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">3561</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">3562</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">3563</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">3564</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>IF</td>
<td class="rt">3571</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">3588</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">3599</td>
<td class="rt">12</td>
<td class="rt">1</td>
<td class="rt">8.33  </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3692</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">3707</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3717</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3552           assign h1_addr_done    = (h1_addr_detect ? (h1_cntr_r[1] &amp; (h1_full_addr ? h1_bit_r[12] : ((addr_mode == 3'b011)? h1_bit_r[10] : h1_bit_r[5]))) : 1'b1);

ID         LINE       
-1-        3552       h1_addr_detect
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3555           assign h1_addr_mux     = (read_previous & ~|h1_cntr_r) ? ~h1_addr : h1_addr;
                                                                      <font color = "red">-1-</font>  
                                                                      <font color = "red">==></font>  
                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3558           assign addr_done       = single_address ? (addr_cntr_r == 13'd15) : ((fast_bist_mode ? &amp;addr_cntr_r[2:0] : (h1_addr_detect ? ((h1_full_addr ? &amp;addr_cntr_r : ((addr_mode == 3'b011)? &amp;addr_cntr_r[10:0] : &amp;addr_cntr_r[5:0])) &amp; h1_addr_done) : &amp;addr_cntr_r)));

ID         LINE       
-1-        3558       single_address
-2-        3558       fast_bist_mode
-3-        3558       h1_addr_detect
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3559           assign inv_addr        = (str_descr.addr_dir | fast_bist_mode) ? addr_cntr_r[12:0] : ~addr_cntr_r[12:0];
                                                                              <font color = "red">-1-</font>  
                                                                              <font color = "green">==></font>  
                                                                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3561           assign ping_pong_addr  = inv_addr[0] ? {1'b1, ~inv_addr[12:1]} : {1'b0, inv_addr[12:1]};
                                                    <font color = "red">-1-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3562           assign sel_addr        = h1_addr_detect ? h1_addr_mux : (((addr_type == 3'b001) & bist_enb & !fast_bist_mode) ? ping_pong_addr : (str_descr.incr_step & bist_enb & !fast_bist_mode) ? {inv_addr[11:0], inv_addr[12]} : inv_addr);
                                                       <font color = "red">-1-</font>                                                                   <font color = "red">-2-</font>                                                                   <font color = "red">-3-</font>      
                                                       <font color = "red">==></font>                                                                   <font color = "red">==></font>                                                                   <font color = "red">==></font>      
                                                                                                                                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3563           assign addr_type_nxt   = (fast_bist_mode | serin_mode) ? 3'b000 : str_descr.addr_type;
                                                                      <font color = "red">-1-</font>  
                                                                      <font color = "red">==></font>  
                                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3564           assign addr_mode_nxt   = (addr_type == 3'b010) ? ((str_descr.addr_mode == 3'b011) ? 3'b011 : 3'b100) : ((((str_descr.addr_mode != 3'b010) &amp;&amp; (str_descr.addr_mode != 3'b101)) ? str_descr.addr_mode : 3'b000) &amp; {3{!fast_bist_mode}} &amp; {3{!(serin_mode)}});

ID         LINE       
-1-        3564       (addr_type == 3'b010)
-2-        3564       (str_descr.addr_mode == 3'b011)
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3571               if (addr_rst)
                   <font color = "red">-1-</font>  
3572                   addr_cntr_nxt = 13'd0;
           <font color = "red">            ==></font>
3573               else if (addr_clk & h1_addr_done) begin
                        <font color = "red">-2-</font>  
3574                   addr_cntr_nxt = addr_cntr_r + 13'd1;
           <font color = "red">            ==></font>
3575               end
3576               else if (addr_capt)
                        <font color = "red">-3-</font>  
3577                   addr_cntr_nxt = t_addr;
           <font color = "red">            ==></font>
3578               else if (diag_inf_se)
                        <font color = "red">-4-</font>  
3579                   addr_cntr_nxt = {addr_cntr_r[11:0], diag_inf_si};
           <font color = "red">            ==></font>
3580               else if (serin_se)
                        <font color = "red">-5-</font>  
3581                   addr_cntr_nxt = {addr_cntr_r[11:0], serin_data_so};
           <font color = "red">            ==></font>
3582               else
3583                   addr_cntr_nxt = addr_cntr_r;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3588               if (serin_upd)
                   <font color = "red">-1-</font>  
3589                   t_addr_nxt = ser_addr;
           <font color = "red">            ==></font>
3590               else if (bist_enb_pip)
                        <font color = "red">-2-</font>  
3591                        t_addr_nxt = t_addr_bp;
           <font color = "red">                 ==></font>
3592               else
3593                   t_addr_nxt = t_addr;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3599               if (bist_enb_pip | serin_upd) begin
                   <font color = "red">-1-</font>  
3600                   if (single_address) begin
                       <font color = "red">-2-</font>  
3601                     wr_sel_nxt = {
           <font color = "red">              ==></font>
3602       ({t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 4'd15) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4]} == 9'd0), 
3603       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} <= 6'd0) & ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} == 7'd0), 
3604       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11]} <= 2'd0) & ({t_addr_nxt[0], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1]} == 11'd0), 
3605       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} <= 3'd0) & ({t_addr_nxt[0], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1]} == 10'd0)};
3606                   end                
3607                   else
3608                   if (fast_bist_mode) begin
                       <font color = "red">-3-</font>  
3609                     wr_sel_nxt = {
           <font color = "red">              ==></font>
3610       ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9]} <= 4'd0) & ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 9'd511), 
3611       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} <= 6'd0) & ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 7'd127), 
3612       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11]} <= 2'd0) & ({t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 11'd1431), 
3613       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} <= 3'd0) & ({t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 10'd575)};
3614                   end                
3615                   else
3616                    if (addr_type == 3'b010) begin
                        <font color = "red">-4-</font>  
3617                       if (addr_mode == 3'b011) 
                           <font color = "red">-5-</font>  
3618                         wr_sel_nxt = {
           <font color = "red">                  ==></font>
3619       ({t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} <= 4'd15) & ({t_addr_nxt[12], t_addr_nxt[11]} == 2'd0) & ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[12], t_addr_nxt[11]} <= 9'd511), 
3620       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} <= 6'd0) & ({t_addr_nxt[6], t_addr_nxt[5]} == 2'd0) & ({t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[6], t_addr_nxt[5]} <= 7'd127), 
3621       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11]} <= 2'd0) & ({t_addr_nxt[10], t_addr_nxt[9]} == 2'd0) & ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[10], t_addr_nxt[9]} <= 11'd1431), 
3622       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} <= 3'd0) & ({t_addr_nxt[9], t_addr_nxt[8]} == 2'd0) & ({t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[9], t_addr_nxt[8]} <= 10'd575)};
3623                       else 
3624                         wr_sel_nxt = {
           <font color = "red">                  ==></font>
3625       ({t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2]} <= 4'd15) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6]} == 7'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[1], t_addr_nxt[0]} <= 9'd511), 
3626       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} <= 6'd0) & ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2]} == 5'd0) & ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 7'd127), 
3627       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11]} <= 2'd0) & ({t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3]} == 8'd0) & ({t_addr_nxt[2], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[1], t_addr_nxt[0]} <= 11'd1431), 
3628       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} <= 3'd0) & ({t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3]} == 7'd0) & ({t_addr_nxt[2], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[1], t_addr_nxt[0]} <= 10'd575)};
3629                      end
3630                    else
3631                     if (addr_mode == 3'b001) begin
                         <font color = "red">-6-</font>  
3632                       wr_sel_nxt = {
           <font color = "red">                ==></font>
3633       ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9]} <= 4'd15) & ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[8], t_addr_nxt[7]} <= 9'd511), 
3634       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} <= 6'd0) & ({t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[6], t_addr_nxt[5]} <= 7'd127), 
3635       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11]} <= 2'd0) & ({t_addr_nxt[10], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[9], t_addr_nxt[8]} <= 11'd1431), 
3636       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} <= 3'd0) & ({t_addr_nxt[9], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[8], t_addr_nxt[7]} <= 10'd575)};
3637                       end
3638                     else 
3639                     if (addr_mode == 3'b011) begin
                         <font color = "red">-7-</font>  
3640                       wr_sel_nxt = {
           <font color = "red">                ==></font>
3641       ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9]} <= 4'd15) & ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[8], t_addr_nxt[7]} <= 9'd511), 
3642       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} <= 6'd0) & ({t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[6], t_addr_nxt[5]} <= 7'd127), 
3643       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11]} <= 2'd0) & ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[10], t_addr_nxt[9]} <= 11'd1431), 
3644       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} <= 3'd0) & ({t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[9], t_addr_nxt[8]} <= 10'd575)};
3645                       end
3646                     else 
3647                     if (addr_mode == 3'b110) begin
                         <font color = "red">-8-</font>  
3648                       wr_sel_nxt = {
           <font color = "red">                ==></font>
3649       ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9]} <= 4'd15) & ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 9'd511), 
3650       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} <= 6'd0) & ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 7'd127), 
3651       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11]} <= 2'd0) & ({t_addr_nxt[0], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1]} <= 11'd1431), 
3652       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} <= 3'd0) & ({t_addr_nxt[0], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1]} <= 10'd575)};
3653                       end
3654                     else 
3655                     if (addr_mode == 3'b111) begin
                         <font color = "red">-9-</font>  
3656                       wr_sel_nxt = {
           <font color = "red">                ==></font>
3657       ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9]} <= 4'd15) & ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[8], t_addr_nxt[7]} <= 9'd511), 
3658       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} <= 6'd0) & ({t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0], t_addr_nxt[6], t_addr_nxt[5]} <= 7'd127), 
3659       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11]} <= 2'd0) & ({t_addr_nxt[0], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[10], t_addr_nxt[9]} <= 11'd1431), 
3660       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} <= 3'd0) & ({t_addr_nxt[0], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[9], t_addr_nxt[8]} <= 10'd575)};
3661                       end
3662                     else 
3663                     if (addr_mode == 3'b100) begin
                         <font color = "red">-10-</font>  
3664                       wr_sel_nxt = {
           <font color = "red">                ==></font>
3665       ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9]} <= 4'd15) & ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 9'd511), 
3666       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} <= 6'd0) & ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 7'd127), 
3667       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11]} <= 2'd0) & ({t_addr_nxt[2], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[1], t_addr_nxt[0]} <= 11'd1431), 
3668       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} <= 3'd0) & ({t_addr_nxt[2], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[1], t_addr_nxt[0]} <= 10'd575)};
3669                       end
3670                     else 
3671                     if (addr_mode == 3'b000) begin
                         <font color = "red">-11-</font>  
3672                       wr_sel_nxt = {
           <font color = "red">                ==></font>
3673       ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9]} <= 4'd15) & ({t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 9'd511), 
3674       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7]} <= 6'd0) & ({t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 7'd127), 
3675       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11]} <= 2'd0) & ({t_addr_nxt[10], t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 11'd1431), 
3676       (port_sel <= 1'd0) & ({t_addr_nxt[12], t_addr_nxt[11], t_addr_nxt[10]} <= 3'd0) & ({t_addr_nxt[9], t_addr_nxt[8], t_addr_nxt[7], t_addr_nxt[6], t_addr_nxt[5], t_addr_nxt[4], t_addr_nxt[3], t_addr_nxt[2], t_addr_nxt[1], t_addr_nxt[0]} <= 10'd575)};
3677                       end
3678                     else begin
3679                       wr_sel_nxt = 4'd0;
           <font color = "red">                ==></font>
3680                       end
3681                   end
3682               else begin
3683                   wr_sel_nxt = 4'd0;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3692               if (h1_addr_rst)
                   <font color = "red">-1-</font>  
3693                   h1_cntr_nxt = 2'd0;
           <font color = "red">            ==></font>
3694               else if (h1_addr_detect & addr_clk) begin
                        <font color = "red">-2-</font>  
3695                   if (h1_cntr_r[1])
                       <font color = "red">-3-</font>  
3696                       h1_cntr_nxt = 2'd1;
           <font color = "red">                ==></font>
3697                   else
3698                       h1_cntr_nxt = h1_cntr_r + 2'd1;
           <font color = "red">                ==></font>
3699               end
3700               else
3701                   h1_cntr_nxt = h1_cntr_r;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3707               if (h1_addr_rst)
                   <font color = "red">-1-</font>  
3708                   h1_bit_nxt = {12'd0, 1'b1};
           <font color = "red">            ==></font>
3709               else if (h1_addr_detect & addr_clk & h1_cntr_r[1])
                        <font color = "red">-2-</font>  
3710                        h1_bit_nxt = {h1_bit_r[11:0], h1_bit_r[12]};
           <font color = "red">                 ==></font>
3711               else
3712                   h1_bit_nxt = h1_bit_r;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3717               if (!rst_sms) begin
                   <font color = "green">-1-</font>  
3718                   addr_cntr_r         <=  13'd0;
           <font color = "green">            ==></font>
3719                   t_addr              <=  13'd0;             
3720                   t_addr_bp           <=  13'd0;
3721                   bist_enb_pip        <=  1'b0;
3722                   wr_sel              <=  4'd0;
3723                   addr_type           <=  3'b000;
3724                   addr_mode           <=  3'b000;
3725                   h1_bit_r            <=  {12'd0, 1'b1};
3726                   h1_cntr_r           <=  2'd0;
3727               end
3728               else begin
3729                   addr_cntr_r         <=  addr_cntr_nxt;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_194067">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_proc_1_addr_gen">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
