Verilog code to demonstrate the use of Equality Operators.
