// Seed: 4242272933
module module_0;
  assign id_1 = 1'b0;
  uwire id_2;
  assign id_2 = 1;
  wire id_3;
  wire id_4;
  always_ff @(negedge 1 or 1) @(posedge 1'd0) id_1 <= id_1;
  wire id_5;
  assign module_1.id_4 = 0;
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    output supply0 id_4,
    output wor id_5,
    input wand id_6,
    output supply1 id_7,
    input tri id_8,
    input supply1 id_9
    , id_12,
    input uwire id_10
);
  assign id_5 = id_8;
  assign id_4 = 1;
  module_0 modCall_1 ();
  integer id_13;
  wire id_14, id_15;
endmodule
