# Tiny Tapeout project information
project:
  title:        "Ternary 128-element Dot Product"
  author:       "ReJ aka Renaldas Zioma"
  discord:      "rzioma"
  description:  "sum(A * B) where A is a binary vector, B is a ternary vector"
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_rejunity_ternary_dot"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "dot.v"
    - "popcount.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "binary vector A element 0, 8,16 .. 120"
  ui[1]: "binary vector A element 1, 9,17 .. 121"
  ui[2]: "binary vector A element 2,10,18 .. 122"
  ui[3]: "binary vector A element 3,11,19 .. 123"
  ui[4]: "binary vector A element 4,12,20 .. 124"
  ui[5]: "binary vector A element 5,13,21 .. 125"
  ui[6]: "binary vector A element 6,14,22 .. 126"
  ui[7]: "binary vector A element 7,15,23 .. 127"

  # Outputs
  uo[0]: "out (LSB)"
  uo[1]: "out"
  uo[2]: "out"
  uo[3]: "out"
  uo[4]: "out"
  uo[5]: "out"
  uo[6]: "out"
  uo[7]: "out"

  # Bidirectional pins
  uio[0]: "(in serial) ternary vector B element ZERO"
  uio[1]: "(in serial) ternary vector B element SIGN"
  uio[2]: "out"
  uio[3]: "out"
  uio[4]: "out"
  uio[5]: "out"
  uio[6]: "out"
  uio[7]: "out (MSB)"

# Do not change!
yaml_version: 6
