#! /Users/nick/.bin/oss-cad-suite/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1554-ge3a959196)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x1197041b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x119704350 .scope module, "cpu_tb" "cpu_tb" 3 4;
 .timescale -9 -12;
v0x1197237d0_0 .net "DataAdr", 31 0, v0x11971a200_0;  1 drivers
v0x119723860_0 .net "MemWrite", 0 0, L_0x1197259d0;  1 drivers
v0x1197238f0_0 .net "WriteData", 31 0, L_0x119726e90;  1 drivers
v0x119723980_0 .var "clk", 0 0;
v0x119723a10_0 .var "reset", 0 0;
E_0x1197044d0 .event negedge, v0x119715da0_0;
S_0x119704510 .scope module, "main" "cpu_main" 3 13, 4 2 0, S_0x119704350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "slow_clk";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "WriteData";
    .port_info 4 /OUTPUT 32 "DataAdr";
    .port_info 5 /OUTPUT 1 "MemWrite";
v0x119723090_0 .net "DataAdr", 31 0, v0x11971a200_0;  alias, 1 drivers
v0x1197231a0_0 .net "Instr", 31 0, L_0x119729160;  1 drivers
v0x119723230_0 .net "MemWrite", 0 0, L_0x1197259d0;  alias, 1 drivers
v0x119723340_0 .net "PC", 31 0, v0x11971d6d0_0;  1 drivers
v0x1197233d0_0 .net "ReadData", 31 0, v0x119722860_0;  1 drivers
v0x1197234e0_0 .net "WriteData", 31 0, L_0x119726e90;  alias, 1 drivers
v0x119723570_0 .net "clk", 0 0, v0x119723980_0;  1 drivers
v0x119723600_0 .net "reset", 0 0, v0x119723a10_0;  1 drivers
v0x119723690_0 .net "slow_clk", 0 0, v0x119723980_0;  alias, 1 drivers
L_0x119729210 .part v0x11971a200_0, 0, 8;
S_0x1197047a0 .scope module, "arm" "arm" 4 9, 5 1 0, S_0x119704510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0x1197215a0_0 .net "ALUControl", 1 0, v0x119717a50_0;  1 drivers
v0x119721630_0 .net "ALUFlags", 3 0, L_0x119728f80;  1 drivers
v0x119721750_0 .net "ALUResult", 31 0, v0x11971a200_0;  alias, 1 drivers
v0x1197217e0_0 .net "ALUSrc", 0 0, L_0x119723d20;  1 drivers
v0x1197218f0_0 .net "ImmSrc", 1 0, L_0x119723c80;  1 drivers
v0x119721a00_0 .net "Instr", 31 0, L_0x119729160;  alias, 1 drivers
v0x119721a90_0 .net "MemWrite", 0 0, L_0x1197259d0;  alias, 1 drivers
v0x119721b20_0 .net "MemtoReg", 0 0, L_0x119723dc0;  1 drivers
v0x119721c30_0 .net "PC", 31 0, v0x11971d6d0_0;  alias, 1 drivers
v0x119721d40_0 .net "PCSrc", 0 0, L_0x119725af0;  1 drivers
v0x119721e50_0 .net "ReadData", 31 0, v0x119722860_0;  alias, 1 drivers
v0x119721ee0_0 .net "RegSrc", 1 0, L_0x119723be0;  1 drivers
v0x119721f70_0 .net "RegWrite", 0 0, L_0x119725920;  1 drivers
v0x119722080_0 .net "WriteData", 31 0, L_0x119726e90;  alias, 1 drivers
v0x119722110_0 .net "clk", 0 0, v0x119723980_0;  alias, 1 drivers
v0x1197221a0_0 .net "reset", 0 0, v0x119723a10_0;  alias, 1 drivers
L_0x119725d00 .part L_0x119729160, 12, 20;
S_0x119704a70 .scope module, "c" "controller" 5 14, 6 2 0, S_0x1197047a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 2 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
v0x119718d90_0 .net "ALUControl", 1 0, v0x119717a50_0;  alias, 1 drivers
v0x119718e20_0 .net "ALUFlags", 3 0, L_0x119728f80;  alias, 1 drivers
v0x119718eb0_0 .net "ALUSrc", 0 0, L_0x119723d20;  alias, 1 drivers
v0x119718f40_0 .net "FlagW", 1 0, v0x119717cf0_0;  1 drivers
v0x119718fd0_0 .net "ImmSrc", 1 0, L_0x119723c80;  alias, 1 drivers
v0x1197190a0_0 .net "Instr", 31 12, L_0x119725d00;  1 drivers
v0x119719130_0 .net "MemW", 0 0, L_0x119723f80;  1 drivers
v0x119719200_0 .net "MemWrite", 0 0, L_0x1197259d0;  alias, 1 drivers
v0x119719290_0 .net "MemtoReg", 0 0, L_0x119723dc0;  alias, 1 drivers
v0x1197193a0_0 .net "NoWrite", 0 0, L_0x119724860;  1 drivers
v0x119719430_0 .net "PCS", 0 0, L_0x119724530;  1 drivers
v0x119719500_0 .net "PCSrc", 0 0, L_0x119725af0;  alias, 1 drivers
v0x119719590_0 .net "RegSrc", 1 0, L_0x119723be0;  alias, 1 drivers
v0x119719620_0 .net "RegW", 0 0, L_0x119723ee0;  1 drivers
v0x1197196f0_0 .net "RegWrite", 0 0, L_0x119725920;  alias, 1 drivers
v0x119719780_0 .net "clk", 0 0, v0x119723980_0;  alias, 1 drivers
v0x119719810_0 .net "reset", 0 0, v0x119723a10_0;  alias, 1 drivers
L_0x1197249c0 .part L_0x119725d00, 14, 2;
L_0x119724a60 .part L_0x119725d00, 8, 6;
L_0x119724b40 .part L_0x119725d00, 0, 4;
L_0x119725be0 .part L_0x119725d00, 16, 4;
S_0x119704dc0 .scope module, "cl" "condlogic" 6 19, 7 1 0, S_0x119704a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
    .port_info 11 /INPUT 1 "NoWrite";
L_0x119725650 .functor AND 2, v0x119717cf0_0, L_0x119725570, C4<11>, C4<11>;
L_0x119725700 .functor AND 1, L_0x119723ee0, v0x119715470_0, C4<1>, C4<1>;
L_0x119725810 .functor NOT 1, L_0x119724860, C4<0>, C4<0>, C4<0>;
L_0x119725920 .functor AND 1, L_0x119725700, L_0x119725810, C4<1>, C4<1>;
L_0x1197259d0 .functor AND 1, L_0x119723f80, v0x119715470_0, C4<1>, C4<1>;
L_0x119725af0 .functor AND 1, L_0x119724530, v0x119715470_0, C4<1>, C4<1>;
v0x119716890_0 .net "ALUFlags", 3 0, L_0x119728f80;  alias, 1 drivers
v0x119716950_0 .net "Cond", 3 0, L_0x119725be0;  1 drivers
v0x1197169f0_0 .net "CondEx", 0 0, v0x119715470_0;  1 drivers
v0x119716ac0_0 .net "FlagW", 1 0, v0x119717cf0_0;  alias, 1 drivers
v0x119716b50_0 .net "FlagWrite", 1 0, L_0x119725650;  1 drivers
v0x119716c20_0 .net "Flags", 3 0, L_0x119724f40;  1 drivers
v0x119716cc0_0 .net "MemW", 0 0, L_0x119723f80;  alias, 1 drivers
v0x119716d50_0 .net "MemWrite", 0 0, L_0x1197259d0;  alias, 1 drivers
v0x119716df0_0 .net "NoWrite", 0 0, L_0x119724860;  alias, 1 drivers
v0x119716f10_0 .net "PCS", 0 0, L_0x119724530;  alias, 1 drivers
v0x119716fb0_0 .net "PCSrc", 0 0, L_0x119725af0;  alias, 1 drivers
v0x119717050_0 .net "RegW", 0 0, L_0x119723ee0;  alias, 1 drivers
v0x1197170f0_0 .net "RegWrite", 0 0, L_0x119725920;  alias, 1 drivers
v0x119717190_0 .net *"_ivl_13", 1 0, L_0x119725570;  1 drivers
v0x119717240_0 .net *"_ivl_17", 0 0, L_0x119725700;  1 drivers
v0x1197172f0_0 .net *"_ivl_19", 0 0, L_0x119725810;  1 drivers
v0x1197173a0_0 .net "clk", 0 0, v0x119723980_0;  alias, 1 drivers
v0x119717530_0 .net "reset", 0 0, v0x119723a10_0;  alias, 1 drivers
L_0x119724c20 .part L_0x119725650, 1, 1;
L_0x119724cc0 .part L_0x119728f80, 2, 2;
L_0x119724d80 .part L_0x119725650, 0, 1;
L_0x119724e80 .part L_0x119728f80, 0, 2;
L_0x119724f40 .concat8 [ 2 2 0 0], v0x119715fb0_0, v0x1197166a0_0;
L_0x119725570 .concat [ 1 1 0 0], v0x119715470_0, v0x119715470_0;
S_0x119705110 .scope module, "cc" "condcheck" 7 20, 7 27 0, S_0x119704dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0x119725410 .functor BUFZ 4, L_0x119724f40, C4<0000>, C4<0000>, C4<0000>;
L_0x119725480 .functor XNOR 1, L_0x119725070, L_0x1197252f0, C4<0>, C4<0>;
v0x1197053b0_0 .net "Cond", 3 0, L_0x119725be0;  alias, 1 drivers
v0x119715470_0 .var "CondEx", 0 0;
v0x119715510_0 .net "Flags", 3 0, L_0x119724f40;  alias, 1 drivers
v0x1197155d0_0 .net *"_ivl_6", 3 0, L_0x119725410;  1 drivers
v0x119715680_0 .net "carry", 0 0, L_0x119725230;  1 drivers
v0x119715760_0 .net "ge", 0 0, L_0x119725480;  1 drivers
v0x119715800_0 .net "neg", 0 0, L_0x119725070;  1 drivers
v0x1197158a0_0 .net "overflow", 0 0, L_0x1197252f0;  1 drivers
v0x119715940_0 .net "zero", 0 0, L_0x119725130;  1 drivers
E_0x119705330/0 .event anyedge, v0x1197053b0_0, v0x119715940_0, v0x119715680_0, v0x119715800_0;
E_0x119705330/1 .event anyedge, v0x1197158a0_0, v0x119715760_0;
E_0x119705330 .event/or E_0x119705330/0, E_0x119705330/1;
L_0x119725070 .part L_0x119725410, 3, 1;
L_0x119725130 .part L_0x119725410, 2, 1;
L_0x119725230 .part L_0x119725410, 1, 1;
L_0x1197252f0 .part L_0x119725410, 0, 1;
S_0x119715a90 .scope module, "flagreg0" "flopenr" 7 16, 8 1 0, S_0x119704dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x119715c50 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
v0x119715da0_0 .net "clk", 0 0, v0x119723980_0;  alias, 1 drivers
v0x119715e50_0 .net "d", 1 0, L_0x119724e80;  1 drivers
v0x119715f00_0 .net "en", 0 0, L_0x119724d80;  1 drivers
v0x119715fb0_0 .var "q", 1 0;
v0x119716060_0 .net "reset", 0 0, v0x119723a10_0;  alias, 1 drivers
E_0x119715d50 .event posedge, v0x119716060_0, v0x119715da0_0;
S_0x1197161c0 .scope module, "flagreg1" "flopenr" 7 14, 8 1 0, S_0x119704dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x119716380 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
v0x1197164b0_0 .net "clk", 0 0, v0x119723980_0;  alias, 1 drivers
v0x119716560_0 .net "d", 1 0, L_0x119724cc0;  1 drivers
v0x1197165f0_0 .net "en", 0 0, L_0x119724c20;  1 drivers
v0x1197166a0_0 .var "q", 1 0;
v0x119716750_0 .net "reset", 0 0, v0x119723a10_0;  alias, 1 drivers
S_0x119717680 .scope module, "dec" "decoder" 6 16, 9 1 0, S_0x119704a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "NoWrite";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 2 "RegSrc";
    .port_info 12 /OUTPUT 2 "ALUControl";
L_0x119724440 .functor AND 1, L_0x119724310, L_0x119723ee0, C4<1>, C4<1>;
L_0x119724530 .functor OR 1, L_0x119724440, L_0x119724020, C4<0>, C4<0>;
v0x119717a50_0 .var "ALUControl", 1 0;
v0x119717b00_0 .net "ALUOp", 0 0, L_0x1197240e0;  1 drivers
v0x119717ba0_0 .net "ALUSrc", 0 0, L_0x119723d20;  alias, 1 drivers
v0x119717c50_0 .net "Branch", 0 0, L_0x119724020;  1 drivers
v0x119717cf0_0 .var "FlagW", 1 0;
v0x119717dd0_0 .net "Funct", 5 0, L_0x119724a60;  1 drivers
v0x119717e70_0 .net "ImmSrc", 1 0, L_0x119723c80;  alias, 1 drivers
v0x119717f20_0 .net "MemW", 0 0, L_0x119723f80;  alias, 1 drivers
v0x119717fd0_0 .net "MemtoReg", 0 0, L_0x119723dc0;  alias, 1 drivers
v0x1197180e0_0 .net "NoWrite", 0 0, L_0x119724860;  alias, 1 drivers
v0x119718190_0 .net "Op", 1 0, L_0x1197249c0;  1 drivers
v0x119718220_0 .net "PCS", 0 0, L_0x119724530;  alias, 1 drivers
v0x1197182b0_0 .net "Rd", 3 0, L_0x119724b40;  1 drivers
v0x119718340_0 .net "RegSrc", 1 0, L_0x119723be0;  alias, 1 drivers
v0x1197183f0_0 .net "RegW", 0 0, L_0x119723ee0;  alias, 1 drivers
v0x1197184a0_0 .net *"_ivl_10", 9 0, v0x119718ba0_0;  1 drivers
L_0x110040010 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x119718540_0 .net/2u *"_ivl_11", 3 0, L_0x110040010;  1 drivers
v0x1197186f0_0 .net *"_ivl_13", 0 0, L_0x119724310;  1 drivers
v0x119718790_0 .net *"_ivl_15", 0 0, L_0x119724440;  1 drivers
v0x119718840_0 .net *"_ivl_20", 3 0, L_0x1197245e0;  1 drivers
L_0x110040058 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x1197188f0_0 .net/2u *"_ivl_21", 3 0, L_0x110040058;  1 drivers
v0x1197189a0_0 .net *"_ivl_23", 0 0, L_0x1197246c0;  1 drivers
L_0x1100400a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x119718a40_0 .net/2u *"_ivl_25", 0 0, L_0x1100400a0;  1 drivers
L_0x1100400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x119718af0_0 .net/2u *"_ivl_27", 0 0, L_0x1100400e8;  1 drivers
v0x119718ba0_0 .var "controls", 9 0;
E_0x119704f90 .event anyedge, v0x119717b00_0, v0x119717dd0_0, v0x119717dd0_0;
E_0x1197179f0 .event anyedge, v0x119718190_0, v0x119717dd0_0, v0x119717dd0_0;
L_0x119723be0 .part v0x119718ba0_0, 8, 2;
L_0x119723c80 .part v0x119718ba0_0, 6, 2;
L_0x119723d20 .part v0x119718ba0_0, 5, 1;
L_0x119723dc0 .part v0x119718ba0_0, 4, 1;
L_0x119723ee0 .part v0x119718ba0_0, 3, 1;
L_0x119723f80 .part v0x119718ba0_0, 2, 1;
L_0x119724020 .part v0x119718ba0_0, 1, 1;
L_0x1197240e0 .part v0x119718ba0_0, 0, 1;
L_0x119724310 .cmp/eq 4, L_0x119724b40, L_0x110040010;
L_0x1197245e0 .part L_0x119724a60, 1, 4;
L_0x1197246c0 .cmp/eq 4, L_0x1197245e0, L_0x110040058;
L_0x119724860 .functor MUXZ 1, L_0x1100400e8, L_0x1100400a0, L_0x1197246c0, C4<>;
S_0x119719a70 .scope module, "dp" "datapath" 5 18, 10 2 0, S_0x1197047a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
v0x119720310_0 .net "ALUControl", 1 0, v0x119717a50_0;  alias, 1 drivers
v0x1197203c0_0 .net "ALUFlags", 3 0, L_0x119728f80;  alias, 1 drivers
v0x119720460_0 .net "ALUResult", 31 0, v0x11971a200_0;  alias, 1 drivers
v0x119720530_0 .net "ALUSrc", 0 0, L_0x119723d20;  alias, 1 drivers
v0x1197205c0_0 .net "ExtImm", 31 0, v0x11971bf20_0;  1 drivers
v0x1197206d0_0 .net "ImmSrc", 1 0, L_0x119723c80;  alias, 1 drivers
v0x119720760_0 .net "Instr", 31 0, L_0x119729160;  alias, 1 drivers
v0x1197207f0_0 .net "MemtoReg", 0 0, L_0x119723dc0;  alias, 1 drivers
v0x119720880_0 .net "PC", 31 0, v0x11971d6d0_0;  alias, 1 drivers
v0x119720990_0 .net "PCNext", 31 0, L_0x119725e20;  1 drivers
v0x119720a60_0 .net "PCPlus4", 31 0, L_0x119725fc0;  1 drivers
v0x119720af0_0 .net "PCPlus8", 31 0, L_0x1197260c0;  1 drivers
v0x119720bc0_0 .net "PCSrc", 0 0, L_0x119725af0;  alias, 1 drivers
v0x119720c50_0 .net "RA1", 3 0, L_0x119726160;  1 drivers
v0x119720d20_0 .net "RA2", 3 0, L_0x119726380;  1 drivers
v0x119720df0_0 .net "ReadData", 31 0, v0x119722860_0;  alias, 1 drivers
v0x119720e80_0 .net "RegSrc", 1 0, L_0x119723be0;  alias, 1 drivers
v0x119721050_0 .net "RegWrite", 0 0, L_0x119725920;  alias, 1 drivers
v0x1197210e0_0 .net "Result", 31 0, L_0x119727150;  1 drivers
v0x119721170_0 .net "SrcA", 31 0, L_0x119726a50;  1 drivers
v0x119721200_0 .net "SrcB", 31 0, L_0x119727290;  1 drivers
v0x119721290_0 .net "WriteData", 31 0, L_0x119726e90;  alias, 1 drivers
v0x119721360_0 .net "clk", 0 0, v0x119723980_0;  alias, 1 drivers
v0x1197213f0_0 .net "reset", 0 0, v0x119723a10_0;  alias, 1 drivers
L_0x119726200 .part L_0x119729160, 16, 4;
L_0x1197262a0 .part L_0x119723be0, 0, 1;
L_0x119726420 .part L_0x119729160, 0, 4;
L_0x1197264c0 .part L_0x119729160, 12, 4;
L_0x1197265a0 .part L_0x119723be0, 1, 1;
L_0x119726fb0 .part L_0x119729160, 12, 4;
L_0x1197271f0 .part L_0x119729160, 0, 24;
S_0x119719dd0 .scope module, "alu" "alu" 10 36, 11 3 0, S_0x119719a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0x1197229c0 .functor NOT 32, L_0x119727290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x119727fe0 .functor NOT 1, L_0x119727ee0, C4<0>, C4<0>, C4<0>;
L_0x119728240 .functor XOR 1, L_0x119728050, L_0x1197280f0, C4<0>, C4<0>;
L_0x1197282f0 .functor AND 1, L_0x119727fe0, L_0x119728240, C4<1>, C4<1>;
L_0x1197281d0 .functor XOR 1, L_0x1197283e0, L_0x119728580, C4<0>, C4<0>;
L_0x119728780 .functor XOR 1, L_0x1197281d0, L_0x1197286e0, C4<0>, C4<0>;
L_0x119728890 .functor NOT 1, L_0x119728780, C4<0>, C4<0>, C4<0>;
L_0x119728980 .functor AND 1, L_0x1197282f0, L_0x119728890, C4<1>, C4<1>;
v0x11971a030_0 .net "ALUControl", 1 0, v0x119717a50_0;  alias, 1 drivers
v0x11971a120_0 .net "ALUFlags", 3 0, L_0x119728f80;  alias, 1 drivers
v0x11971a200_0 .var "ALUResult", 31 0;
v0x11971a290_0 .net "C", 0 0, L_0x119727630;  1 drivers
v0x11971a320_0 .net "N", 0 0, L_0x119728a70;  1 drivers
v0x11971a400_0 .net "SrcA", 31 0, L_0x119726a50;  alias, 1 drivers
v0x11971a4b0_0 .net "SrcB", 31 0, L_0x119727290;  alias, 1 drivers
v0x11971a560_0 .net "V", 0 0, L_0x119728980;  1 drivers
v0x11971a600_0 .net "Z", 0 0, L_0x119728e40;  1 drivers
v0x11971a710_0 .net *"_ivl_1", 0 0, L_0x119727430;  1 drivers
L_0x110040328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11971a7b0_0 .net *"_ivl_12", 0 0, L_0x110040328;  1 drivers
v0x11971a860_0 .net *"_ivl_13", 32 0, L_0x119727970;  1 drivers
L_0x110040370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11971a910_0 .net *"_ivl_16", 0 0, L_0x110040370;  1 drivers
v0x11971a9c0_0 .net *"_ivl_17", 32 0, L_0x119727a90;  1 drivers
v0x11971aa70_0 .net *"_ivl_2", 31 0, L_0x1197229c0;  1 drivers
v0x11971ab20_0 .net *"_ivl_20", 0 0, L_0x119727bd0;  1 drivers
v0x11971abd0_0 .net *"_ivl_21", 32 0, L_0x119727c70;  1 drivers
L_0x1100403b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11971ad60_0 .net *"_ivl_24", 31 0, L_0x1100403b8;  1 drivers
v0x11971adf0_0 .net *"_ivl_25", 32 0, L_0x119727da0;  1 drivers
v0x11971aea0_0 .net *"_ivl_28", 0 0, L_0x119727ee0;  1 drivers
v0x11971af50_0 .net *"_ivl_29", 0 0, L_0x119727fe0;  1 drivers
v0x11971b000_0 .net *"_ivl_32", 0 0, L_0x119728050;  1 drivers
v0x11971b0b0_0 .net *"_ivl_34", 0 0, L_0x1197280f0;  1 drivers
v0x11971b160_0 .net *"_ivl_35", 0 0, L_0x119728240;  1 drivers
v0x11971b210_0 .net *"_ivl_37", 0 0, L_0x1197282f0;  1 drivers
v0x11971b2c0_0 .net *"_ivl_40", 0 0, L_0x1197283e0;  1 drivers
v0x11971b370_0 .net *"_ivl_42", 0 0, L_0x119728580;  1 drivers
v0x11971b420_0 .net *"_ivl_43", 0 0, L_0x1197281d0;  1 drivers
v0x11971b4d0_0 .net *"_ivl_46", 0 0, L_0x1197286e0;  1 drivers
v0x11971b580_0 .net *"_ivl_47", 0 0, L_0x119728780;  1 drivers
v0x11971b630_0 .net *"_ivl_49", 0 0, L_0x119728890;  1 drivers
L_0x110040400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11971b6e0_0 .net/2u *"_ivl_55", 31 0, L_0x110040400;  1 drivers
v0x11971b790_0 .net *"_ivl_57", 0 0, L_0x119728ba0;  1 drivers
L_0x110040448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x11971ac70_0 .net/2u *"_ivl_59", 0 0, L_0x110040448;  1 drivers
L_0x110040490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11971ba20_0 .net/2u *"_ivl_61", 0 0, L_0x110040490;  1 drivers
v0x11971bab0_0 .net *"_ivl_9", 32 0, L_0x1197277d0;  1 drivers
v0x11971bb40_0 .net "condinvb", 31 0, L_0x119727550;  1 drivers
v0x11971bbf0_0 .net "sum", 31 0, L_0x1197276d0;  1 drivers
E_0x119719ff0 .event anyedge, v0x119717a50_0, v0x11971bbf0_0, v0x11971a400_0, v0x11971a4b0_0;
L_0x119727430 .part v0x119717a50_0, 0, 1;
L_0x119727550 .functor MUXZ 32, L_0x119727290, L_0x1197229c0, L_0x119727430, C4<>;
L_0x119727630 .part L_0x119727da0, 32, 1;
L_0x1197276d0 .part L_0x119727da0, 0, 32;
L_0x1197277d0 .concat [ 32 1 0 0], L_0x119726a50, L_0x110040328;
L_0x119727970 .concat [ 32 1 0 0], L_0x119727550, L_0x110040370;
L_0x119727a90 .arith/sum 33, L_0x1197277d0, L_0x119727970;
L_0x119727bd0 .part v0x119717a50_0, 0, 1;
L_0x119727c70 .concat [ 1 32 0 0], L_0x119727bd0, L_0x1100403b8;
L_0x119727da0 .arith/sum 33, L_0x119727a90, L_0x119727c70;
L_0x119727ee0 .part v0x119717a50_0, 1, 1;
L_0x119728050 .part L_0x119726a50, 31, 1;
L_0x1197280f0 .part L_0x1197276d0, 31, 1;
L_0x1197283e0 .part v0x119717a50_0, 0, 1;
L_0x119728580 .part L_0x119726a50, 31, 1;
L_0x1197286e0 .part L_0x119727290, 31, 1;
L_0x119728a70 .part v0x11971a200_0, 31, 1;
L_0x119728ba0 .cmp/eq 32, v0x11971a200_0, L_0x110040400;
L_0x119728e40 .functor MUXZ 1, L_0x110040490, L_0x110040448, L_0x119728ba0, C4<>;
L_0x119728f80 .concat [ 1 1 1 1], L_0x119728e40, L_0x119727630, L_0x119728e40, L_0x119728a70;
S_0x11971bd20 .scope module, "ext" "extend" 10 32, 12 1 0, S_0x119719a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x11971bf20_0 .var "ExtImm", 31 0;
v0x11971bfe0_0 .net "ImmSrc", 1 0, L_0x119723c80;  alias, 1 drivers
v0x11971c0c0_0 .net "Instr", 23 0, L_0x1197271f0;  1 drivers
E_0x11971bee0/0 .event anyedge, v0x119717e70_0, v0x11971c0c0_0, v0x11971c0c0_0, v0x11971c0c0_0;
E_0x11971bee0/1 .event anyedge, v0x11971c0c0_0;
E_0x11971bee0 .event/or E_0x11971bee0/0, E_0x11971bee0/1;
S_0x11971c1b0 .scope module, "pcadd1" "adder" 10 22, 13 1 0, S_0x119719a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x11971c370 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x11971c500_0 .net "a", 31 0, v0x11971d6d0_0;  alias, 1 drivers
L_0x110040130 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11971c5b0_0 .net "b", 31 0, L_0x110040130;  1 drivers
v0x11971c650_0 .net "y", 31 0, L_0x119725fc0;  alias, 1 drivers
L_0x119725fc0 .arith/sum 32, v0x11971d6d0_0, L_0x110040130;
S_0x11971c6f0 .scope module, "pcadd2" "adder" 10 23, 13 1 0, S_0x119719a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x11971c8b0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x11971ca20_0 .net "a", 31 0, L_0x119725fc0;  alias, 1 drivers
L_0x110040178 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11971caf0_0 .net "b", 31 0, L_0x110040178;  1 drivers
v0x11971cb80_0 .net "y", 31 0, L_0x1197260c0;  alias, 1 drivers
L_0x1197260c0 .arith/sum 32, L_0x119725fc0, L_0x110040178;
S_0x11971cc20 .scope module, "pcmux" "mux2" 10 20, 14 1 0, S_0x119719a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x11971ce20 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0x11971cf80_0 .net "d0", 31 0, L_0x119725fc0;  alias, 1 drivers
v0x11971d070_0 .net "d1", 31 0, L_0x119727150;  alias, 1 drivers
v0x11971d100_0 .net "s", 0 0, L_0x119725af0;  alias, 1 drivers
v0x11971d190_0 .net "y", 31 0, L_0x119725e20;  alias, 1 drivers
L_0x119725e20 .functor MUXZ 32, L_0x119725fc0, L_0x119727150, L_0x119725af0, C4<>;
S_0x11971d250 .scope module, "pcreg" "flopr" 10 21, 15 1 0, S_0x119719a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x11971d410 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x11971d590_0 .net "clk", 0 0, v0x119723980_0;  alias, 1 drivers
v0x11971d630_0 .net "d", 31 0, L_0x119725e20;  alias, 1 drivers
v0x11971d6d0_0 .var "q", 31 0;
v0x11971d780_0 .net "reset", 0 0, v0x119723a10_0;  alias, 1 drivers
S_0x11971d8d0 .scope module, "ra1mux" "mux2" 10 26, 14 1 0, S_0x119719a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x119716e80 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000000100>;
v0x11971dbd0_0 .net "d0", 3 0, L_0x119726200;  1 drivers
L_0x1100401c0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x11971dc90_0 .net "d1", 3 0, L_0x1100401c0;  1 drivers
v0x11971dd30_0 .net "s", 0 0, L_0x1197262a0;  1 drivers
v0x11971ddc0_0 .net "y", 3 0, L_0x119726160;  alias, 1 drivers
L_0x119726160 .functor MUXZ 4, L_0x119726200, L_0x1100401c0, L_0x1197262a0, C4<>;
S_0x11971de80 .scope module, "ra2mux" "mux2" 10 27, 14 1 0, S_0x119719a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x11971e040 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000000100>;
v0x11971e1c0_0 .net "d0", 3 0, L_0x119726420;  1 drivers
v0x11971e280_0 .net "d1", 3 0, L_0x1197264c0;  1 drivers
v0x11971e320_0 .net "s", 0 0, L_0x1197265a0;  1 drivers
v0x11971e3b0_0 .net "y", 3 0, L_0x119726380;  alias, 1 drivers
L_0x119726380 .functor MUXZ 4, L_0x119726420, L_0x1197264c0, L_0x1197265a0, C4<>;
S_0x11971e470 .scope module, "resmux" "mux2" 10 31, 14 1 0, S_0x119719a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x11971cde0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0x11971e7f0_0 .net "d0", 31 0, v0x11971a200_0;  alias, 1 drivers
v0x11971e8c0_0 .net "d1", 31 0, v0x119722860_0;  alias, 1 drivers
v0x11971e950_0 .net "s", 0 0, L_0x119723dc0;  alias, 1 drivers
v0x11971e9e0_0 .net "y", 31 0, L_0x119727150;  alias, 1 drivers
L_0x119727150 .functor MUXZ 32, v0x11971a200_0, v0x119722860_0, L_0x119723dc0, C4<>;
S_0x11971eab0 .scope module, "rf" "regfile" 10 28, 16 2 0, S_0x119719a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x110040208 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x11971ee00_0 .net/2u *"_ivl_0", 3 0, L_0x110040208;  1 drivers
L_0x110040298 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x11971eec0_0 .net/2u *"_ivl_12", 3 0, L_0x110040298;  1 drivers
v0x11971ef60_0 .net *"_ivl_14", 0 0, L_0x119726bb0;  1 drivers
v0x11971f010_0 .net *"_ivl_16", 31 0, L_0x119726cd0;  1 drivers
v0x11971f0b0_0 .net *"_ivl_18", 5 0, L_0x119726d70;  1 drivers
v0x11971f1a0_0 .net *"_ivl_2", 0 0, L_0x1197266b0;  1 drivers
L_0x1100402e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11971f240_0 .net *"_ivl_21", 1 0, L_0x1100402e0;  1 drivers
v0x11971f2f0_0 .net *"_ivl_4", 31 0, L_0x1197267d0;  1 drivers
v0x11971f3a0_0 .net *"_ivl_6", 5 0, L_0x119726870;  1 drivers
L_0x110040250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11971f4b0_0 .net *"_ivl_9", 1 0, L_0x110040250;  1 drivers
v0x11971f560_0 .net "clk", 0 0, v0x119723980_0;  alias, 1 drivers
v0x11971f5f0_0 .net "r15", 31 0, L_0x1197260c0;  alias, 1 drivers
v0x11971f6b0_0 .net "ra1", 3 0, L_0x119726160;  alias, 1 drivers
v0x11971f740_0 .net "ra2", 3 0, L_0x119726380;  alias, 1 drivers
v0x11971f7d0_0 .net "rd1", 31 0, L_0x119726a50;  alias, 1 drivers
v0x11971f880_0 .net "rd2", 31 0, L_0x119726e90;  alias, 1 drivers
v0x11971f920 .array "rf", 0 14, 31 0;
v0x11971fac0_0 .net "wa3", 3 0, L_0x119726fb0;  1 drivers
v0x11971fb70_0 .net "wd3", 31 0, L_0x119727150;  alias, 1 drivers
v0x11971fc50_0 .net "we3", 0 0, L_0x119725920;  alias, 1 drivers
E_0x11971eda0 .event posedge, v0x119715da0_0;
L_0x1197266b0 .cmp/eq 4, L_0x119726160, L_0x110040208;
L_0x1197267d0 .array/port v0x11971f920, L_0x119726870;
L_0x119726870 .concat [ 4 2 0 0], L_0x119726160, L_0x110040250;
L_0x119726a50 .functor MUXZ 32, L_0x1197267d0, L_0x1197260c0, L_0x1197266b0, C4<>;
L_0x119726bb0 .cmp/eq 4, L_0x119726380, L_0x110040298;
L_0x119726cd0 .array/port v0x11971f920, L_0x119726d70;
L_0x119726d70 .concat [ 4 2 0 0], L_0x119726380, L_0x1100402e0;
L_0x119726e90 .functor MUXZ 32, L_0x119726cd0, L_0x1197260c0, L_0x119726bb0, C4<>;
S_0x11971fd60 .scope module, "srcbmux" "mux2" 10 35, 14 1 0, S_0x119719a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x11971fed0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0x119720050_0 .net "d0", 31 0, L_0x119726e90;  alias, 1 drivers
v0x119720120_0 .net "d1", 31 0, v0x11971bf20_0;  alias, 1 drivers
v0x1197201b0_0 .net "s", 0 0, L_0x119723d20;  alias, 1 drivers
v0x119720240_0 .net "y", 31 0, L_0x119727290;  alias, 1 drivers
L_0x119727290 .functor MUXZ 32, L_0x119726e90, v0x11971bf20_0, L_0x119723d20, C4<>;
S_0x119722230 .scope module, "dmem" "dmem" 4 12, 17 3 0, S_0x119704510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
P_0x1197223f0 .param/l "ADDR_W" 0 17 4, +C4<00000000000000000000000000001000>;
P_0x119722430 .param/l "DATA_W" 0 17 5, +C4<00000000000000000000000000100000>;
v0x119722560 .array "RAM", 255 0, 7 0;
v0x119722600_0 .net "a", 7 0, L_0x119729210;  1 drivers
v0x1197226b0_0 .net "clk", 0 0, v0x119723980_0;  alias, 1 drivers
v0x119722860_0 .var "rd", 31 0;
v0x1197228f0_0 .net "wd", 31 0, L_0x119726e90;  alias, 1 drivers
v0x119722a40_0 .net "we", 0 0, L_0x1197259d0;  alias, 1 drivers
S_0x119722ad0 .scope module, "imem" "imem" 4 11, 18 9 0, S_0x119704510;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x119729160 .functor BUFZ 32, L_0x119729020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x119722c90 .array "RAM", 0 64, 31 0;
v0x119722d20_0 .net *"_ivl_0", 31 0, L_0x119729020;  1 drivers
v0x119722dc0_0 .net *"_ivl_3", 29 0, L_0x1197290c0;  1 drivers
v0x119722e80_0 .net "a", 31 0, v0x11971d6d0_0;  alias, 1 drivers
v0x119722fa0_0 .net "rd", 31 0, L_0x119729160;  alias, 1 drivers
L_0x119729020 .array/port v0x119722c90, L_0x1197290c0;
L_0x1197290c0 .part v0x11971d6d0_0, 2, 30;
    .scope S_0x119717680;
T_0 ;
Ewait_0 .event/or E_0x1197179f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x119718190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x119718ba0_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x119717dd0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v0x119718ba0_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0x119718ba0_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x119717dd0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v0x119718ba0_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v0x119718ba0_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v0x119718ba0_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x119717680;
T_1 ;
Ewait_1 .event/or E_0x119704f90, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x119717b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x119717dd0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x119717a50_0, 0, 2;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x119717a50_0, 0, 2;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x119717a50_0, 0, 2;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x119717a50_0, 0, 2;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x119717a50_0, 0, 2;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x119717a50_0, 0, 2;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %load/vec4 v0x119717dd0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x119717cf0_0, 4, 1;
    %load/vec4 v0x119717dd0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x119717a50_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x119717a50_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x119717cf0_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x119717a50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x119717cf0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1197161c0;
T_2 ;
    %wait E_0x119715d50;
    %load/vec4 v0x119716750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1197166a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1197165f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x119716560_0;
    %assign/vec4 v0x1197166a0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x119715a90;
T_3 ;
    %wait E_0x119715d50;
    %load/vec4 v0x119716060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x119715fb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x119715f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x119715e50_0;
    %assign/vec4 v0x119715fb0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x119705110;
T_4 ;
Ewait_2 .event/or E_0x119705330, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x1197053b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x119715470_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x119715940_0;
    %store/vec4 v0x119715470_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x119715940_0;
    %inv;
    %store/vec4 v0x119715470_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x119715680_0;
    %store/vec4 v0x119715470_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x119715680_0;
    %inv;
    %store/vec4 v0x119715470_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x119715800_0;
    %store/vec4 v0x119715470_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x119715800_0;
    %inv;
    %store/vec4 v0x119715470_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x1197158a0_0;
    %store/vec4 v0x119715470_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x1197158a0_0;
    %inv;
    %store/vec4 v0x119715470_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x119715680_0;
    %load/vec4 v0x119715940_0;
    %inv;
    %and;
    %store/vec4 v0x119715470_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x119715680_0;
    %load/vec4 v0x119715940_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x119715470_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x119715760_0;
    %store/vec4 v0x119715470_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x119715760_0;
    %inv;
    %store/vec4 v0x119715470_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x119715940_0;
    %inv;
    %load/vec4 v0x119715760_0;
    %and;
    %store/vec4 v0x119715470_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x119715940_0;
    %inv;
    %load/vec4 v0x119715760_0;
    %and;
    %inv;
    %store/vec4 v0x119715470_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x119715470_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x11971d250;
T_5 ;
    %wait E_0x119715d50;
    %load/vec4 v0x11971d780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11971d6d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x11971d630_0;
    %assign/vec4 v0x11971d6d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11971eab0;
T_6 ;
    %wait E_0x11971eda0;
    %load/vec4 v0x11971fc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x11971fb70_0;
    %load/vec4 v0x11971fac0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11971f920, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x11971bd20;
T_7 ;
Ewait_3 .event/or E_0x11971bee0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x11971bfe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x11971bf20_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x11971c0c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11971bf20_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x11971c0c0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11971bf20_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x11971c0c0_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x11971c0c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x11971bf20_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x119719dd0;
T_8 ;
Ewait_4 .event/or E_0x119719ff0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x11971a030_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 2;
    %cmp/z;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/z;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/z;
    %jmp/1 T_8.2, 4;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x11971bbf0_0;
    %store/vec4 v0x11971a200_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x11971a400_0;
    %load/vec4 v0x11971a4b0_0;
    %and;
    %store/vec4 v0x11971a200_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x11971a400_0;
    %load/vec4 v0x11971a4b0_0;
    %or;
    %store/vec4 v0x11971a200_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x119722ad0;
T_9 ;
    %pushi/vec4 3763273743, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3763277839, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3763281935, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3763286031, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3800248321, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3763539970, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 167772163, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3800248321, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3850383380, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3763539970, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 452984825, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3850383360, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3942645751, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3942645751, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3942645751, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3942645751, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3942645751, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3942645751, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3942645751, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3942645751, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3942645751, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3942645751, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3942645751, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %pushi/vec4 3942645751, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x119722c90, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x119722230;
T_10 ;
    %wait E_0x11971eda0;
    %load/vec4 v0x119722a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1197228f0_0;
    %pad/u 8;
    %load/vec4 v0x119722600_0;
    %parti/s 6, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x119722560, 0, 4;
T_10.0 ;
    %load/vec4 v0x119722600_0;
    %parti/s 6, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x119722560, 4;
    %pad/u 32;
    %assign/vec4 v0x119722860_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x119704350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x119723980_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x119723980_0, 0, 1;
    %delay 5000, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x119704350;
T_12 ;
    %vpi_call/w 3 24 "$dumpfile", "cpu_tb.fst" {0 0 0};
    %vpi_call/w 3 25 "$dumpvars", 32'sb00000000000000000000000000000000, v0x1197238f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x119723a10_0, 0, 1;
    %delay 22000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x119723a10_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x119704350;
T_13 ;
    %wait E_0x1197044d0;
    %load/vec4 v0x119721a00_0;
    %cmpi/ne 4294967295, 4294967295, 32;
    %jmp/0xz  T_13.0, 6;
    %vpi_call/w 3 34 "$display", "PC=%h Instr=%h DataAdr=%h MemWrite=%b WriteData=%h RegWrite=%h", v0x119721c30_0, v0x119721a00_0, v0x1197237d0_0, v0x119723860_0, v0x1197238f0_0, v0x119721f70_0 {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 36 "$display", "Simulation ended" {0 0 0};
    %vpi_call/w 3 37 "$finish" {0 0 0};
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "isim/cpu_tb.sv";
    "rtl/cpu_main.sv";
    "rtl/arm.sv";
    "rtl/controller.sv";
    "rtl/condlogic.sv";
    "rtl/flopenr.sv";
    "rtl/decoder.sv";
    "rtl/datapath.sv";
    "rtl/alu.sv";
    "rtl/extend.sv";
    "rtl/adder.sv";
    "rtl/mux2.sv";
    "rtl/flopr.sv";
    "rtl/regfile.sv";
    "rtl/dmem.sv";
    "rtl/imem.sv";
