package fsa.frontend

import chisel3._
import chisel3.util._
import fsa.FSAModule
import fsa.isa.{DMAInstruction, FenceInstruction, MatrixInstruction}
import fsa.isa.ISA._
import fsa.isa.ISA.Constants.I_TYPE_BITS
import org.chipsalliance.cde.config.Parameters

class InstructionMerger(n: Int) extends Module {
    // 用于将多个32位指令字合并成一个宽指令
    val io = IO(new Bundle {
        val in = Flipped(Decoupled(UInt(32.W)))
        val out = Decoupled(UInt((n * 32).W))
        val inflight = Output(Bool())
    })
    val buf = Reg(Vec(n, UInt(32.W))) // n个32位寄存器组成的缓冲区
    val cnt = RegInit(0.U(n.U.getWidth.W)) // 计数器,记录已接收的指令数量

    val w_addr = Mux(io.out.fire, 0.U, cnt) // 写地址

    when(io.in.fire) {
        buf(w_addr) := io.in.bits
        cnt := cnt + 1.U
    }
    when(io.out.fire) {
        cnt := io.in.fire.asUInt
    }
    io.out.valid := cnt === n.U // 收齐n个字后输出有效
    io.out.bits := buf.asUInt
    io.in.ready := cnt < n.U || cnt === n.U && io.out.fire // 缓冲区有空位或能及时输出时可接收新字
    io.inflight := cnt =/= 0.U && !io.out.valid // 有部分数据但未收齐
}

class Decoder(memAddrWidth: Int)(implicit p: Parameters) extends FSAModule {
    // 指令解码器
    val io = IO(new Bundle {
        val in = Flipped(Decoupled(UInt(32.W)))
        val outMx = Decoupled(
          new MatrixInstruction(SPAD_ROW_ADDR_WIDTH, ACC_ROW_ADDR_WIDTH)
        )
        val outDMA =
            Decoupled(new DMAInstruction(SRAM_ROW_ADDR_WIDTH, memAddrWidth))
        val outFence = Decoupled(new FenceInstruction)
    })
    val mx = Module(new InstructionMerger(3))
    val dma = Module(new InstructionMerger(4))
    // 确保不会同时处理两种多字指令
    // 因为first标志确保同一时间只有一个合并器在工作
    assert(!(mx.io.inflight && dma.io.inflight))

    val instType = io.in.bits.head(I_TYPE_BITS) // 低三位, 指令类型字段
    val first = !mx.io.inflight && !dma.io.inflight // 是否是当前指令的第一个字
    // 根据instType和当前状态选择处理路径
    val selMx = first && instType === InstTypes.MATRIX.U || mx.io.inflight
    val selDma = first && instType === InstTypes.DMA.U || dma.io.inflight
    val selFence = first && instType === InstTypes.FENCE.U
    // 输入连接
    mx.io.in.valid := selMx && io.in.valid
    mx.io.in.bits := io.in.bits
    dma.io.in.valid := selDma && io.in.valid
    dma.io.in.bits := io.in.bits
    // MX输出连接
    io.outMx.valid := mx.io.out.valid
    io.outMx.bits := mx.io.out.bits.asTypeOf(io.outMx.bits)
    mx.io.out.ready := io.outMx.ready
    // DMA输出连接
    io.outDMA.valid := dma.io.out.valid
    io.outDMA.bits := dma.io.out.bits.asTypeOf(io.outDMA.bits)
    dma.io.out.ready := io.outDMA.ready
    // 单字指令,直接解码输出
    io.outFence.valid := selFence && io.in.valid
    io.outFence.bits := io.in.bits.asTypeOf(io.outFence.bits)

    io.in.ready := Mux(
      selMx,
      mx.io.in.ready, // Matrix指令时看mx合并器是否就绪
      Mux(
        selDma,
        dma.io.in.ready, // DMA指令时看dma合并器是否就绪
        io.outFence.ready // Fence指令时看输出端口是否就绪
      )
    )
}
