# TCL File Generated by Component Editor 24.1
# Tue Feb 25 17:28:29 IST 2025
# DO NOT MODIFY


# 
# ecpri_oran "ecpri_oran" v1.0
#  2025.02.25.17:28:29
# 
# 

# 
# request TCL package from ACDS 24.1
# 
package require -exact qsys 24.1


# 
# module ecpri_oran
# 
set_module_property DESCRIPTION ""
set_module_property NAME ecpri_oran
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property BSP_CPU false
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME ecpri_oran
set_module_property DATASHEET_URL false
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property PRE_COMP_MODULE_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL ecpri_oran_ss
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file struct_typedef.sv SYSTEM_VERILOG PATH ../common/struct_typedef.sv
add_fileset_file ecpri_oran_ss.sv SYSTEM_VERILOG PATH ecpri_oran_ss.sv TOP_LEVEL_FILE
add_fileset_file ul_eaxc_config.v VERILOG PATH ul_eaxc_config.v
add_fileset_file ul_rtc_id_config.v VERILOG PATH ul_rtc_id_config.v
add_fileset_file dl_rtc_id_config.v VERILOG PATH dl_rtc_id_config.v
add_fileset_file dl_eaxc_config.v VERILOG PATH dl_eaxc_config.v
add_fileset_file prach_data_in_long.mif MIF PATH prach_data_in_long.mif
add_fileset_file cplane_pusch_fdv.mif MIF PATH cplane_pusch_fdv.mif
add_fileset_file cplane_prach_fdv.mif MIF PATH cplane_prach_fdv.mif
add_fileset_file map_table.mif MIF PATH map_table.mif
add_fileset_file uplink_arbiter.v VERILOG PATH uplink_arbiter.v
add_fileset_file cu_plane_coupling_top.v VERILOG PATH cu_plane_coupling_top.v
add_fileset_file cu_plane_coupling_prach_wrapper.v VERILOG PATH cu_plane_coupling_prach_wrapper.v
add_fileset_file cu_plane_coupling_pusch_wrapper.v VERILOG PATH cu_plane_coupling_pusch_wrapper.v
add_fileset_file prach_fdv_read_state_machine.v VERILOG PATH prach_fdv_read_state_machine.v
add_fileset_file pusch_fdv_read_state_machine.v VERILOG PATH pusch_fdv_read_state_machine.v
add_fileset_file pusch_fifo_read_state_machine.v VERILOG PATH pusch_fifo_read_state_machine.v
add_fileset_file prach_fifo_read_state_machine.v VERILOG PATH prach_fifo_read_state_machine.v
add_fileset_file pusch_raw_packet_formation.v VERILOG PATH pusch_raw_packet_formation.v
add_fileset_file prach_raw_packet_formation.v VERILOG PATH prach_raw_packet_formation.v
add_fileset_file pusch_cplane_fdv_buffer.v VERILOG PATH pusch_cplane_fdv_buffer.v
add_fileset_file prach_cplane_fdv_buffer.v VERILOG PATH prach_cplane_fdv_buffer.v
add_fileset_file oran_wrapper.v VERILOG PATH oran_wrapper.v
add_fileset_file Oran_SS_Registers.v VERILOG PATH Oran_SS_Registers.v
add_fileset_file idle_time_counter.v VERILOG PATH idle_time_counter.v
add_fileset_file xran_timestamp.v VERILOG PATH xran_timestamp.v

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL ecpri_oran_ss
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file struct_typedef.sv SYSTEM_VERILOG PATH ../common/struct_typedef.sv
add_fileset_file ecpri_oran_ss.sv SYSTEM_VERILOG PATH ecpri_oran_ss.sv
add_fileset_file ul_eaxc_config.v VERILOG PATH ul_eaxc_config.v
add_fileset_file ul_rtc_id_config.v VERILOG PATH ul_rtc_id_config.v
add_fileset_file dl_rtc_id_config.v VERILOG PATH dl_rtc_id_config.v
add_fileset_file dl_eaxc_config.v VERILOG PATH dl_eaxc_config.v
add_fileset_file prach_data_in_long.mif MIF PATH prach_data_in_long.mif
add_fileset_file cplane_pusch_fdv.mif MIF PATH cplane_pusch_fdv.mif
add_fileset_file cplane_prach_fdv.mif MIF PATH cplane_prach_fdv.mif
add_fileset_file map_table.mif MIF PATH map_table.mif
add_fileset_file uplink_arbiter.v VERILOG PATH uplink_arbiter.v
add_fileset_file cu_plane_coupling_top.v VERILOG PATH cu_plane_coupling_top.v
add_fileset_file cu_plane_coupling_prach_wrapper.v VERILOG PATH cu_plane_coupling_prach_wrapper.v
add_fileset_file cu_plane_coupling_pusch_wrapper.v VERILOG PATH cu_plane_coupling_pusch_wrapper.v
add_fileset_file prach_fdv_read_state_machine.v VERILOG PATH prach_fdv_read_state_machine.v
add_fileset_file pusch_fdv_read_state_machine.v VERILOG PATH pusch_fdv_read_state_machine.v
add_fileset_file pusch_fifo_read_state_machine.v VERILOG PATH pusch_fifo_read_state_machine.v
add_fileset_file prach_fifo_read_state_machine.v VERILOG PATH prach_fifo_read_state_machine.v
add_fileset_file pusch_raw_packet_formation.v VERILOG PATH pusch_raw_packet_formation.v
add_fileset_file prach_raw_packet_formation.v VERILOG PATH prach_raw_packet_formation.v
add_fileset_file pusch_cplane_fdv_buffer.v VERILOG PATH pusch_cplane_fdv_buffer.v
add_fileset_file prach_cplane_fdv_buffer.v VERILOG PATH prach_cplane_fdv_buffer.v
add_fileset_file oran_wrapper.v VERILOG PATH oran_wrapper.v
add_fileset_file Oran_SS_Registers.v VERILOG PATH Oran_SS_Registers.v
add_fileset_file idle_time_counter.v VERILOG PATH idle_time_counter.v
add_fileset_file xran_timestamp.v VERILOG PATH xran_timestamp.v


# 
# documentation links
# 
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_1/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_1/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_1/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_sp_v1/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_sp_v1/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_sp_v1/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_sp_v1/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_d2/IN-PhippsPeak_FPGA/fpga/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/PP_D2_V1/IN-PhippsPeak_FPGA/fpga/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/PP_D2/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/PP_D2/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/PP_D2_V3/IN-PhippsPeak_FPGA/src/ip/custom/ecpri_oran_ss_top/false
add_documentation_link "Data Sheet" file:///Projects/Preethi/IN-PP-RF-ADI-FPGA/src/ip/custom/ecpri_oran_ss_top/false


# 
# parameters
# 
add_parameter NUM_OF_ANT INTEGER 8
set_parameter_property NUM_OF_ANT DEFAULT_VALUE 8
set_parameter_property NUM_OF_ANT DISPLAY_NAME NUM_OF_ANT
set_parameter_property NUM_OF_ANT UNITS None
set_parameter_property NUM_OF_ANT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_OF_ANT AFFECTS_GENERATION false
set_parameter_property NUM_OF_ANT HDL_PARAMETER true
set_parameter_property NUM_OF_ANT EXPORT true
add_parameter NUM_OF_FFT INTEGER 2
set_parameter_property NUM_OF_FFT DEFAULT_VALUE 2
set_parameter_property NUM_OF_FFT DISPLAY_NAME NUM_OF_FFT
set_parameter_property NUM_OF_FFT UNITS None
set_parameter_property NUM_OF_FFT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_OF_FFT AFFECTS_GENERATION false
set_parameter_property NUM_OF_FFT HDL_PARAMETER true
set_parameter_property NUM_OF_FFT EXPORT true
add_parameter CPRI_ETH_DATAWIDTH INTEGER 128
set_parameter_property CPRI_ETH_DATAWIDTH DEFAULT_VALUE 128
set_parameter_property CPRI_ETH_DATAWIDTH DISPLAY_NAME CPRI_ETH_DATAWIDTH
set_parameter_property CPRI_ETH_DATAWIDTH UNITS None
set_parameter_property CPRI_ETH_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CPRI_ETH_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property CPRI_ETH_DATAWIDTH HDL_PARAMETER true
set_parameter_property CPRI_ETH_DATAWIDTH EXPORT true
add_parameter XRAN_ETH_DATAWIDTH INTEGER 128
set_parameter_property XRAN_ETH_DATAWIDTH DEFAULT_VALUE 128
set_parameter_property XRAN_ETH_DATAWIDTH DISPLAY_NAME XRAN_ETH_DATAWIDTH
set_parameter_property XRAN_ETH_DATAWIDTH UNITS None
set_parameter_property XRAN_ETH_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property XRAN_ETH_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property XRAN_ETH_DATAWIDTH HDL_PARAMETER true
set_parameter_property XRAN_ETH_DATAWIDTH EXPORT true
add_parameter CH_DW INTEGER 8
set_parameter_property CH_DW DEFAULT_VALUE 8
set_parameter_property CH_DW DISPLAY_NAME CH_DW
set_parameter_property CH_DW UNITS None
set_parameter_property CH_DW ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CH_DW AFFECTS_GENERATION false
set_parameter_property CH_DW HDL_PARAMETER true
set_parameter_property CH_DW EXPORT true
add_parameter NUM_OF_PRACH INTEGER 2
set_parameter_property NUM_OF_PRACH DEFAULT_VALUE 2
set_parameter_property NUM_OF_PRACH DISPLAY_NAME NUM_OF_PRACH
set_parameter_property NUM_OF_PRACH UNITS None
set_parameter_property NUM_OF_PRACH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_OF_PRACH AFFECTS_GENERATION false
set_parameter_property NUM_OF_PRACH HDL_PARAMETER true
set_parameter_property NUM_OF_PRACH EXPORT true
add_parameter CAPTURE_DMA_WIDTH INTEGER 512
set_parameter_property CAPTURE_DMA_WIDTH DEFAULT_VALUE 512
set_parameter_property CAPTURE_DMA_WIDTH DISPLAY_NAME CAPTURE_DMA_WIDTH
set_parameter_property CAPTURE_DMA_WIDTH UNITS None
set_parameter_property CAPTURE_DMA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CAPTURE_DMA_WIDTH AFFECTS_GENERATION false
set_parameter_property CAPTURE_DMA_WIDTH HDL_PARAMETER true
set_parameter_property CAPTURE_DMA_WIDTH EXPORT true
add_parameter IQ_DATAWIDTH INTEGER 32
set_parameter_property IQ_DATAWIDTH DEFAULT_VALUE 32
set_parameter_property IQ_DATAWIDTH DISPLAY_NAME IQ_DATAWIDTH
set_parameter_property IQ_DATAWIDTH UNITS None
set_parameter_property IQ_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property IQ_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property IQ_DATAWIDTH HDL_PARAMETER true
set_parameter_property IQ_DATAWIDTH EXPORT true
add_parameter CPRI_FRAME_DATAWIDTH INTEGER 64
set_parameter_property CPRI_FRAME_DATAWIDTH DEFAULT_VALUE 64
set_parameter_property CPRI_FRAME_DATAWIDTH DISPLAY_NAME CPRI_FRAME_DATAWIDTH
set_parameter_property CPRI_FRAME_DATAWIDTH UNITS None
set_parameter_property CPRI_FRAME_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CPRI_FRAME_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property CPRI_FRAME_DATAWIDTH HDL_PARAMETER true
set_parameter_property CPRI_FRAME_DATAWIDTH EXPORT true
add_parameter ECPRI_CAPTURE_INSTANCES INTEGER 2
set_parameter_property ECPRI_CAPTURE_INSTANCES DEFAULT_VALUE 2
set_parameter_property ECPRI_CAPTURE_INSTANCES DISPLAY_NAME ECPRI_CAPTURE_INSTANCES
set_parameter_property ECPRI_CAPTURE_INSTANCES UNITS None
set_parameter_property ECPRI_CAPTURE_INSTANCES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ECPRI_CAPTURE_INSTANCES AFFECTS_GENERATION false
set_parameter_property ECPRI_CAPTURE_INSTANCES HDL_PARAMETER true
set_parameter_property ECPRI_CAPTURE_INSTANCES EXPORT true
add_parameter DSP_CAPTURE_INSTANCES INTEGER 30
set_parameter_property DSP_CAPTURE_INSTANCES DEFAULT_VALUE 30
set_parameter_property DSP_CAPTURE_INSTANCES DISPLAY_NAME DSP_CAPTURE_INSTANCES
set_parameter_property DSP_CAPTURE_INSTANCES UNITS None
set_parameter_property DSP_CAPTURE_INSTANCES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DSP_CAPTURE_INSTANCES AFFECTS_GENERATION false
set_parameter_property DSP_CAPTURE_INSTANCES HDL_PARAMETER true
set_parameter_property DSP_CAPTURE_INSTANCES EXPORT true
add_parameter ANTENNA_DWIDTH INTEGER 0
set_parameter_property ANTENNA_DWIDTH DEFAULT_VALUE 0
set_parameter_property ANTENNA_DWIDTH DISPLAY_NAME ANTENNA_DWIDTH
set_parameter_property ANTENNA_DWIDTH UNITS None
set_parameter_property ANTENNA_DWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ANTENNA_DWIDTH AFFECTS_GENERATION false
set_parameter_property ANTENNA_DWIDTH HDL_PARAMETER true
set_parameter_property ANTENNA_DWIDTH EXPORT true


# 
# display items
# 


# 
# connection point ecpri_csr
# 
add_interface ecpri_csr avalon end
set_interface_property ecpri_csr addressGroup 0
set_interface_property ecpri_csr addressUnits WORDS
set_interface_property ecpri_csr associatedClock clock_csr
set_interface_property ecpri_csr associatedReset reset_csr_n
set_interface_property ecpri_csr bitsPerSymbol 8
set_interface_property ecpri_csr bridgedAddressOffset ""
set_interface_property ecpri_csr bridgesToMaster ""
set_interface_property ecpri_csr burstOnBurstBoundariesOnly false
set_interface_property ecpri_csr burstcountUnits WORDS
set_interface_property ecpri_csr explicitAddressSpan 0
set_interface_property ecpri_csr holdTime 0
set_interface_property ecpri_csr linewrapBursts false
set_interface_property ecpri_csr maximumPendingReadTransactions 1
set_interface_property ecpri_csr maximumPendingWriteTransactions 0
set_interface_property ecpri_csr minimumResponseLatency 1
set_interface_property ecpri_csr readLatency 0
set_interface_property ecpri_csr readWaitTime 1
set_interface_property ecpri_csr setupTime 0
set_interface_property ecpri_csr timingUnits Cycles
set_interface_property ecpri_csr transparentBridge false
set_interface_property ecpri_csr waitrequestAllowance 0
set_interface_property ecpri_csr writeWaitTime 0
set_interface_property ecpri_csr dfhFeatureGuid 0
set_interface_property ecpri_csr dfhGroupId 0
set_interface_property ecpri_csr dfhParameterId ""
set_interface_property ecpri_csr dfhParameterName ""
set_interface_property ecpri_csr dfhParameterVersion ""
set_interface_property ecpri_csr dfhParameterData ""
set_interface_property ecpri_csr dfhParameterDataLength ""
set_interface_property ecpri_csr dfhFeatureMajorVersion 0
set_interface_property ecpri_csr dfhFeatureMinorVersion 0
set_interface_property ecpri_csr dfhFeatureId 35
set_interface_property ecpri_csr dfhFeatureType 3
set_interface_property ecpri_csr ENABLED true
set_interface_property ecpri_csr EXPORT_OF ""
set_interface_property ecpri_csr PORT_NAME_MAP ""
set_interface_property ecpri_csr CMSIS_SVD_VARIABLES ""
set_interface_property ecpri_csr SVD_ADDRESS_GROUP ""
set_interface_property ecpri_csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ecpri_csr SV_INTERFACE_TYPE ""
set_interface_property ecpri_csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ecpri_csr ecpri_csr_address address Input 10
add_interface_port ecpri_csr ecpri_csr_write write Input 1
add_interface_port ecpri_csr ecpri_csr_read read Input 1
add_interface_port ecpri_csr ecpri_csr_writedata writedata Input 32
add_interface_port ecpri_csr ecpri_csr_readdata readdata Output 32
add_interface_port ecpri_csr ecpri_csr_readdatavalid readdatavalid Output 1
add_interface_port ecpri_csr ecpri_csr_waitrequest waitrequest Output 1
set_interface_assignment ecpri_csr embeddedsw.configuration.isFlash 0
set_interface_assignment ecpri_csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment ecpri_csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment ecpri_csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point oran_csr
# 
add_interface oran_csr avalon end
set_interface_property oran_csr addressGroup 0
set_interface_property oran_csr addressUnits WORDS
set_interface_property oran_csr associatedClock clock_csr
set_interface_property oran_csr associatedReset reset_csr_n
set_interface_property oran_csr bitsPerSymbol 8
set_interface_property oran_csr bridgedAddressOffset ""
set_interface_property oran_csr bridgesToMaster ""
set_interface_property oran_csr burstOnBurstBoundariesOnly false
set_interface_property oran_csr burstcountUnits WORDS
set_interface_property oran_csr explicitAddressSpan 0
set_interface_property oran_csr holdTime 0
set_interface_property oran_csr linewrapBursts false
set_interface_property oran_csr maximumPendingReadTransactions 1
set_interface_property oran_csr maximumPendingWriteTransactions 0
set_interface_property oran_csr minimumResponseLatency 1
set_interface_property oran_csr readLatency 0
set_interface_property oran_csr readWaitTime 1
set_interface_property oran_csr setupTime 0
set_interface_property oran_csr timingUnits Cycles
set_interface_property oran_csr transparentBridge false
set_interface_property oran_csr waitrequestAllowance 0
set_interface_property oran_csr writeWaitTime 0
set_interface_property oran_csr dfhFeatureGuid 0
set_interface_property oran_csr dfhGroupId 0
set_interface_property oran_csr dfhParameterId ""
set_interface_property oran_csr dfhParameterName ""
set_interface_property oran_csr dfhParameterVersion ""
set_interface_property oran_csr dfhParameterData ""
set_interface_property oran_csr dfhParameterDataLength ""
set_interface_property oran_csr dfhFeatureMajorVersion 0
set_interface_property oran_csr dfhFeatureMinorVersion 0
set_interface_property oran_csr dfhFeatureId 35
set_interface_property oran_csr dfhFeatureType 3
set_interface_property oran_csr ENABLED true
set_interface_property oran_csr EXPORT_OF ""
set_interface_property oran_csr PORT_NAME_MAP ""
set_interface_property oran_csr CMSIS_SVD_VARIABLES ""
set_interface_property oran_csr SVD_ADDRESS_GROUP ""
set_interface_property oran_csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property oran_csr SV_INTERFACE_TYPE ""
set_interface_property oran_csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port oran_csr oran_csr_address address Input 10
add_interface_port oran_csr oran_csr_write write Input 1
add_interface_port oran_csr oran_csr_read read Input 1
add_interface_port oran_csr oran_csr_writedata writedata Input 32
add_interface_port oran_csr oran_csr_readdata readdata Output 32
add_interface_port oran_csr oran_csr_readdatavalid readdatavalid Output 1
add_interface_port oran_csr oran_csr_waitrequest waitrequest Output 1
set_interface_assignment oran_csr embeddedsw.configuration.isFlash 0
set_interface_assignment oran_csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment oran_csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment oran_csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock_csr
# 
add_interface clock_csr clock end
set_interface_property clock_csr ENABLED true
set_interface_property clock_csr EXPORT_OF ""
set_interface_property clock_csr PORT_NAME_MAP ""
set_interface_property clock_csr CMSIS_SVD_VARIABLES ""
set_interface_property clock_csr SVD_ADDRESS_GROUP ""
set_interface_property clock_csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_csr SV_INTERFACE_TYPE ""
set_interface_property clock_csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_csr clk_csr clk Input 1


# 
# connection point clock_dsp
# 
add_interface clock_dsp clock end
set_interface_property clock_dsp ENABLED true
set_interface_property clock_dsp EXPORT_OF ""
set_interface_property clock_dsp PORT_NAME_MAP ""
set_interface_property clock_dsp CMSIS_SVD_VARIABLES ""
set_interface_property clock_dsp SVD_ADDRESS_GROUP ""
set_interface_property clock_dsp IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_dsp SV_INTERFACE_TYPE ""
set_interface_property clock_dsp SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_dsp clk_dsp clk Input 1


# 
# connection point clock_ecpri_tx
# 
add_interface clock_ecpri_tx clock end
set_interface_property clock_ecpri_tx ENABLED true
set_interface_property clock_ecpri_tx EXPORT_OF ""
set_interface_property clock_ecpri_tx PORT_NAME_MAP ""
set_interface_property clock_ecpri_tx CMSIS_SVD_VARIABLES ""
set_interface_property clock_ecpri_tx SVD_ADDRESS_GROUP ""
set_interface_property clock_ecpri_tx IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_ecpri_tx SV_INTERFACE_TYPE ""
set_interface_property clock_ecpri_tx SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_ecpri_tx clk_ecpri_tx clk Input 1


# 
# connection point clock_ecpri_rx
# 
add_interface clock_ecpri_rx clock end
set_interface_property clock_ecpri_rx ENABLED true
set_interface_property clock_ecpri_rx EXPORT_OF ""
set_interface_property clock_ecpri_rx PORT_NAME_MAP ""
set_interface_property clock_ecpri_rx CMSIS_SVD_VARIABLES ""
set_interface_property clock_ecpri_rx SVD_ADDRESS_GROUP ""
set_interface_property clock_ecpri_rx IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_ecpri_rx SV_INTERFACE_TYPE ""
set_interface_property clock_ecpri_rx SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_ecpri_rx clk_ecpri_rx clk Input 1


# 
# connection point clock_eth_xran_dl
# 
add_interface clock_eth_xran_dl clock end
set_interface_property clock_eth_xran_dl ENABLED true
set_interface_property clock_eth_xran_dl EXPORT_OF ""
set_interface_property clock_eth_xran_dl PORT_NAME_MAP ""
set_interface_property clock_eth_xran_dl CMSIS_SVD_VARIABLES ""
set_interface_property clock_eth_xran_dl SVD_ADDRESS_GROUP ""
set_interface_property clock_eth_xran_dl IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_eth_xran_dl SV_INTERFACE_TYPE ""
set_interface_property clock_eth_xran_dl SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_eth_xran_dl clk_eth_xran_dl clk Input 1


# 
# connection point clock_eth_xran_ul
# 
add_interface clock_eth_xran_ul clock end
set_interface_property clock_eth_xran_ul ENABLED true
set_interface_property clock_eth_xran_ul EXPORT_OF ""
set_interface_property clock_eth_xran_ul PORT_NAME_MAP ""
set_interface_property clock_eth_xran_ul CMSIS_SVD_VARIABLES ""
set_interface_property clock_eth_xran_ul SVD_ADDRESS_GROUP ""
set_interface_property clock_eth_xran_ul IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_eth_xran_ul SV_INTERFACE_TYPE ""
set_interface_property clock_eth_xran_ul SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_eth_xran_ul clk_eth_xran_ul clk Input 1


# 
# connection point reset_dsp_n
# 
add_interface reset_dsp_n reset end
set_interface_property reset_dsp_n associatedClock clock_dsp
set_interface_property reset_dsp_n synchronousEdges DEASSERT
set_interface_property reset_dsp_n ENABLED true
set_interface_property reset_dsp_n EXPORT_OF ""
set_interface_property reset_dsp_n PORT_NAME_MAP ""
set_interface_property reset_dsp_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_dsp_n SVD_ADDRESS_GROUP ""
set_interface_property reset_dsp_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_dsp_n SV_INTERFACE_TYPE ""
set_interface_property reset_dsp_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_dsp_n rst_dsp_n reset_n Input 1


# 
# connection point rst_ecpri_n
# 
add_interface rst_ecpri_n reset end
set_interface_property rst_ecpri_n associatedClock clock_ecpri_rx
set_interface_property rst_ecpri_n synchronousEdges DEASSERT
set_interface_property rst_ecpri_n ENABLED true
set_interface_property rst_ecpri_n EXPORT_OF ""
set_interface_property rst_ecpri_n PORT_NAME_MAP ""
set_interface_property rst_ecpri_n CMSIS_SVD_VARIABLES ""
set_interface_property rst_ecpri_n SVD_ADDRESS_GROUP ""
set_interface_property rst_ecpri_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rst_ecpri_n SV_INTERFACE_TYPE ""
set_interface_property rst_ecpri_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rst_ecpri_n rst_ecpri_n reset_n Input 1


# 
# connection point reset_csr_n
# 
add_interface reset_csr_n reset end
set_interface_property reset_csr_n associatedClock clock_csr
set_interface_property reset_csr_n synchronousEdges DEASSERT
set_interface_property reset_csr_n ENABLED true
set_interface_property reset_csr_n EXPORT_OF ""
set_interface_property reset_csr_n PORT_NAME_MAP ""
set_interface_property reset_csr_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_csr_n SVD_ADDRESS_GROUP ""
set_interface_property reset_csr_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_csr_n SV_INTERFACE_TYPE ""
set_interface_property reset_csr_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_csr_n rst_csr_n reset_n Input 1


# 
# connection point reset_eth_xran_dl_n
# 
add_interface reset_eth_xran_dl_n reset end
set_interface_property reset_eth_xran_dl_n associatedClock clock_eth_xran_dl
set_interface_property reset_eth_xran_dl_n synchronousEdges DEASSERT
set_interface_property reset_eth_xran_dl_n ENABLED true
set_interface_property reset_eth_xran_dl_n EXPORT_OF ""
set_interface_property reset_eth_xran_dl_n PORT_NAME_MAP ""
set_interface_property reset_eth_xran_dl_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_eth_xran_dl_n SVD_ADDRESS_GROUP ""
set_interface_property reset_eth_xran_dl_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_eth_xran_dl_n SV_INTERFACE_TYPE ""
set_interface_property reset_eth_xran_dl_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_eth_xran_dl_n rst_eth_xran_n_dl reset_n Input 1


# 
# connection point reset_eth_xran_ul_n
# 
add_interface reset_eth_xran_ul_n reset end
set_interface_property reset_eth_xran_ul_n associatedClock clock_eth_xran_ul
set_interface_property reset_eth_xran_ul_n synchronousEdges DEASSERT
set_interface_property reset_eth_xran_ul_n ENABLED true
set_interface_property reset_eth_xran_ul_n EXPORT_OF ""
set_interface_property reset_eth_xran_ul_n PORT_NAME_MAP ""
set_interface_property reset_eth_xran_ul_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_eth_xran_ul_n SVD_ADDRESS_GROUP ""
set_interface_property reset_eth_xran_ul_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_eth_xran_ul_n SV_INTERFACE_TYPE ""
set_interface_property reset_eth_xran_ul_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_eth_xran_ul_n rst_eth_xran_n_ul reset_n Input 1


# 
# connection point coupling_pusch_sink_l1
# 
add_interface coupling_pusch_sink_l1 avalon_streaming end
set_interface_property coupling_pusch_sink_l1 associatedClock clock_dsp
set_interface_property coupling_pusch_sink_l1 associatedReset reset_dsp_n
set_interface_property coupling_pusch_sink_l1 dataBitsPerSymbol 8
set_interface_property coupling_pusch_sink_l1 errorDescriptor ""
set_interface_property coupling_pusch_sink_l1 firstSymbolInHighOrderBits true
set_interface_property coupling_pusch_sink_l1 maxChannel 0
set_interface_property coupling_pusch_sink_l1 readyAllowance 0
set_interface_property coupling_pusch_sink_l1 readyLatency 0
set_interface_property coupling_pusch_sink_l1 ENABLED true
set_interface_property coupling_pusch_sink_l1 EXPORT_OF ""
set_interface_property coupling_pusch_sink_l1 PORT_NAME_MAP ""
set_interface_property coupling_pusch_sink_l1 CMSIS_SVD_VARIABLES ""
set_interface_property coupling_pusch_sink_l1 SVD_ADDRESS_GROUP ""
set_interface_property coupling_pusch_sink_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property coupling_pusch_sink_l1 SV_INTERFACE_TYPE ""
set_interface_property coupling_pusch_sink_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port coupling_pusch_sink_l1 coupling_pusch_avst_sink_valid_l1 valid Input 1
add_interface_port coupling_pusch_sink_l1 coupling_pusch_avst_sink_data_l1 data Input 32
add_interface_port coupling_pusch_sink_l1 coupling_pusch_avst_sink_channel_l1 channel Input 16
add_interface_port coupling_pusch_sink_l1 coupling_pusch_avst_sink_sop_l1 startofpacket Input 1
add_interface_port coupling_pusch_sink_l1 coupling_pusch_avst_sink_eop_l1 endofpacket Input 1


# 
# connection point coupling_pusch_sink_l2
# 
add_interface coupling_pusch_sink_l2 avalon_streaming end
set_interface_property coupling_pusch_sink_l2 associatedClock clock_dsp
set_interface_property coupling_pusch_sink_l2 associatedReset reset_dsp_n
set_interface_property coupling_pusch_sink_l2 dataBitsPerSymbol 8
set_interface_property coupling_pusch_sink_l2 errorDescriptor ""
set_interface_property coupling_pusch_sink_l2 firstSymbolInHighOrderBits true
set_interface_property coupling_pusch_sink_l2 maxChannel 0
set_interface_property coupling_pusch_sink_l2 readyAllowance 0
set_interface_property coupling_pusch_sink_l2 readyLatency 0
set_interface_property coupling_pusch_sink_l2 ENABLED true
set_interface_property coupling_pusch_sink_l2 EXPORT_OF ""
set_interface_property coupling_pusch_sink_l2 PORT_NAME_MAP ""
set_interface_property coupling_pusch_sink_l2 CMSIS_SVD_VARIABLES ""
set_interface_property coupling_pusch_sink_l2 SVD_ADDRESS_GROUP ""
set_interface_property coupling_pusch_sink_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property coupling_pusch_sink_l2 SV_INTERFACE_TYPE ""
set_interface_property coupling_pusch_sink_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port coupling_pusch_sink_l2 coupling_pusch_avst_sink_valid_l2 valid Input 1
add_interface_port coupling_pusch_sink_l2 coupling_pusch_avst_sink_data_l2 data Input 32
add_interface_port coupling_pusch_sink_l2 coupling_pusch_avst_sink_channel_l2 channel Input 16
add_interface_port coupling_pusch_sink_l2 coupling_pusch_avst_sink_sop_l2 startofpacket Input 1
add_interface_port coupling_pusch_sink_l2 coupling_pusch_avst_sink_eop_l2 endofpacket Input 1


# 
# connection point coupling_prach_sink_l2
# 
add_interface coupling_prach_sink_l2 avalon_streaming end
set_interface_property coupling_prach_sink_l2 associatedClock clock_dsp
set_interface_property coupling_prach_sink_l2 associatedReset reset_dsp_n
set_interface_property coupling_prach_sink_l2 dataBitsPerSymbol 8
set_interface_property coupling_prach_sink_l2 errorDescriptor ""
set_interface_property coupling_prach_sink_l2 firstSymbolInHighOrderBits true
set_interface_property coupling_prach_sink_l2 maxChannel 0
set_interface_property coupling_prach_sink_l2 readyAllowance 0
set_interface_property coupling_prach_sink_l2 readyLatency 0
set_interface_property coupling_prach_sink_l2 ENABLED true
set_interface_property coupling_prach_sink_l2 EXPORT_OF ""
set_interface_property coupling_prach_sink_l2 PORT_NAME_MAP ""
set_interface_property coupling_prach_sink_l2 CMSIS_SVD_VARIABLES ""
set_interface_property coupling_prach_sink_l2 SVD_ADDRESS_GROUP ""
set_interface_property coupling_prach_sink_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property coupling_prach_sink_l2 SV_INTERFACE_TYPE ""
set_interface_property coupling_prach_sink_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port coupling_prach_sink_l2 coupling_prach_avst_sink_valid_l2 valid Input 1
add_interface_port coupling_prach_sink_l2 coupling_prach_avst_sink_data_l2 data Input 32
add_interface_port coupling_prach_sink_l2 coupling_prach_avst_sink_channel_l2 channel Input 16
add_interface_port coupling_prach_sink_l2 coupling_prach_avst_sink_sop_l2 startofpacket Input 1
add_interface_port coupling_prach_sink_l2 coupling_prach_avst_sink_eop_l2 endofpacket Input 1


# 
# connection point avst_source_ul_bridge
# 
add_interface avst_source_ul_bridge avalon_streaming start
set_interface_property avst_source_ul_bridge associatedClock clock_ecpri_tx
set_interface_property avst_source_ul_bridge associatedReset clock_ecpri_tx_reset
set_interface_property avst_source_ul_bridge dataBitsPerSymbol 8
set_interface_property avst_source_ul_bridge errorDescriptor ""
set_interface_property avst_source_ul_bridge firstSymbolInHighOrderBits true
set_interface_property avst_source_ul_bridge maxChannel 0
set_interface_property avst_source_ul_bridge readyAllowance 0
set_interface_property avst_source_ul_bridge readyLatency 0
set_interface_property avst_source_ul_bridge ENABLED true
set_interface_property avst_source_ul_bridge EXPORT_OF ""
set_interface_property avst_source_ul_bridge PORT_NAME_MAP ""
set_interface_property avst_source_ul_bridge CMSIS_SVD_VARIABLES ""
set_interface_property avst_source_ul_bridge SVD_ADDRESS_GROUP ""
set_interface_property avst_source_ul_bridge IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property avst_source_ul_bridge SV_INTERFACE_TYPE ""
set_interface_property avst_source_ul_bridge SV_INTERFACE_MODPORT_TYPE ""

add_interface_port avst_source_ul_bridge avst_source_ul_bridge_valid valid Output 1
add_interface_port avst_source_ul_bridge avst_source_ul_bridge_data data Output 64
add_interface_port avst_source_ul_bridge avst_source_ul_bridge_ready ready Input 1
add_interface_port avst_source_ul_bridge avst_source_ul_bridge_startofpacket startofpacket Output 1
add_interface_port avst_source_ul_bridge avst_source_ul_bridge_empty empty Output 3
add_interface_port avst_source_ul_bridge avst_source_ul_bridge_endofpacket endofpacket Output 1


# 
# connection point avst_sink_dl
# 
add_interface avst_sink_dl avalon_streaming end
set_interface_property avst_sink_dl associatedClock clock_ecpri_rx
set_interface_property avst_sink_dl associatedReset clock_ecpri_rx_reset
set_interface_property avst_sink_dl dataBitsPerSymbol 8
set_interface_property avst_sink_dl errorDescriptor ""
set_interface_property avst_sink_dl firstSymbolInHighOrderBits true
set_interface_property avst_sink_dl maxChannel 0
set_interface_property avst_sink_dl readyAllowance 0
set_interface_property avst_sink_dl readyLatency 0
set_interface_property avst_sink_dl ENABLED true
set_interface_property avst_sink_dl EXPORT_OF ""
set_interface_property avst_sink_dl PORT_NAME_MAP ""
set_interface_property avst_sink_dl CMSIS_SVD_VARIABLES ""
set_interface_property avst_sink_dl SVD_ADDRESS_GROUP ""
set_interface_property avst_sink_dl IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property avst_sink_dl SV_INTERFACE_TYPE ""
set_interface_property avst_sink_dl SV_INTERFACE_MODPORT_TYPE ""

add_interface_port avst_sink_dl avst_sink_dl_valid valid Input 1
add_interface_port avst_sink_dl avst_sink_dl_data data Input 64
add_interface_port avst_sink_dl avst_sink_dl_endofpacket endofpacket Input 1
add_interface_port avst_sink_dl avst_sink_dl_ready ready Output 1
add_interface_port avst_sink_dl avst_sink_dl_startofpacket startofpacket Input 1
add_interface_port avst_sink_dl avst_sink_dl_empty empty Input 3
add_interface_port avst_sink_dl avst_sink_dl_error error Input 6


# 
# connection point ecpri_ext_sink
# 
add_interface ecpri_ext_sink avalon_streaming end
set_interface_property ecpri_ext_sink associatedClock clock_ecpri_rx
set_interface_property ecpri_ext_sink associatedReset reset_csr_n
set_interface_property ecpri_ext_sink dataBitsPerSymbol 8
set_interface_property ecpri_ext_sink errorDescriptor ""
set_interface_property ecpri_ext_sink firstSymbolInHighOrderBits true
set_interface_property ecpri_ext_sink maxChannel 0
set_interface_property ecpri_ext_sink readyAllowance 0
set_interface_property ecpri_ext_sink readyLatency 0
set_interface_property ecpri_ext_sink ENABLED true
set_interface_property ecpri_ext_sink EXPORT_OF ""
set_interface_property ecpri_ext_sink PORT_NAME_MAP ""
set_interface_property ecpri_ext_sink CMSIS_SVD_VARIABLES ""
set_interface_property ecpri_ext_sink SVD_ADDRESS_GROUP ""
set_interface_property ecpri_ext_sink IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ecpri_ext_sink SV_INTERFACE_TYPE ""
set_interface_property ecpri_ext_sink SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ecpri_ext_sink ecpri_ext_sink_valid valid Input 1
add_interface_port ecpri_ext_sink ecpri_ext_sink_data data Input 64
add_interface_port ecpri_ext_sink ecpri_ext_sink_sop startofpacket Input 1
add_interface_port ecpri_ext_sink ecpri_ext_sink_eop endofpacket Input 1
add_interface_port ecpri_ext_sink ecpri_ext_sink_empty empty Input 3
add_interface_port ecpri_ext_sink ecpri_ext_sink_error error Input 1
add_interface_port ecpri_ext_sink ecpri_ext_sink_ready ready Output 1


# 
# connection point ecpri_ext_source
# 
add_interface ecpri_ext_source avalon_streaming start
set_interface_property ecpri_ext_source associatedClock clock_ecpri_tx
set_interface_property ecpri_ext_source associatedReset reset_csr_n
set_interface_property ecpri_ext_source dataBitsPerSymbol 8
set_interface_property ecpri_ext_source errorDescriptor ""
set_interface_property ecpri_ext_source firstSymbolInHighOrderBits true
set_interface_property ecpri_ext_source maxChannel 0
set_interface_property ecpri_ext_source readyAllowance 0
set_interface_property ecpri_ext_source readyLatency 0
set_interface_property ecpri_ext_source ENABLED true
set_interface_property ecpri_ext_source EXPORT_OF ""
set_interface_property ecpri_ext_source PORT_NAME_MAP ""
set_interface_property ecpri_ext_source CMSIS_SVD_VARIABLES ""
set_interface_property ecpri_ext_source SVD_ADDRESS_GROUP ""
set_interface_property ecpri_ext_source IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ecpri_ext_source SV_INTERFACE_TYPE ""
set_interface_property ecpri_ext_source SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ecpri_ext_source ecpri_ext_source_valid valid Output 1
add_interface_port ecpri_ext_source ecpri_ext_source_data data Output 64
add_interface_port ecpri_ext_source ecpri_ext_source_sop startofpacket Output 1
add_interface_port ecpri_ext_source ecpri_ext_source_eop endofpacket Output 1
add_interface_port ecpri_ext_source ecpri_ext_source_empty empty Output 3
add_interface_port ecpri_ext_source ecpri_ext_source_error error Output 6


# 
# connection point xran_demapper_source
# 
add_interface xran_demapper_source avalon_streaming start
set_interface_property xran_demapper_source associatedClock clock_eth_xran_dl
set_interface_property xran_demapper_source associatedReset reset_eth_xran_dl_n
set_interface_property xran_demapper_source dataBitsPerSymbol 8
set_interface_property xran_demapper_source errorDescriptor ""
set_interface_property xran_demapper_source firstSymbolInHighOrderBits true
set_interface_property xran_demapper_source maxChannel 0
set_interface_property xran_demapper_source readyAllowance 0
set_interface_property xran_demapper_source readyLatency 0
set_interface_property xran_demapper_source ENABLED true
set_interface_property xran_demapper_source EXPORT_OF ""
set_interface_property xran_demapper_source PORT_NAME_MAP ""
set_interface_property xran_demapper_source CMSIS_SVD_VARIABLES ""
set_interface_property xran_demapper_source SVD_ADDRESS_GROUP ""
set_interface_property xran_demapper_source IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property xran_demapper_source SV_INTERFACE_TYPE ""
set_interface_property xran_demapper_source SV_INTERFACE_MODPORT_TYPE ""

add_interface_port xran_demapper_source xran_demapper_source_valid valid Output 1
add_interface_port xran_demapper_source xran_demapper_source_data data Output "((XRAN_ETH_DATAWIDTH - 1)) - (0) + 1"
add_interface_port xran_demapper_source xran_demapper_source_channel channel Output 16
add_interface_port xran_demapper_source xran_demapper_source_startofpacket startofpacket Output 1
add_interface_port xran_demapper_source xran_demapper_source_ready ready Input 1
add_interface_port xran_demapper_source xran_demapper_source_endofpacket endofpacket Output 1


# 
# connection point xran_demapper_cplane_source
# 
add_interface xran_demapper_cplane_source avalon_streaming start
set_interface_property xran_demapper_cplane_source associatedClock clock_eth_xran_dl
set_interface_property xran_demapper_cplane_source associatedReset reset_eth_xran_dl_n
set_interface_property xran_demapper_cplane_source dataBitsPerSymbol 8
set_interface_property xran_demapper_cplane_source errorDescriptor ""
set_interface_property xran_demapper_cplane_source firstSymbolInHighOrderBits true
set_interface_property xran_demapper_cplane_source maxChannel 0
set_interface_property xran_demapper_cplane_source readyAllowance 0
set_interface_property xran_demapper_cplane_source readyLatency 0
set_interface_property xran_demapper_cplane_source ENABLED true
set_interface_property xran_demapper_cplane_source EXPORT_OF ""
set_interface_property xran_demapper_cplane_source PORT_NAME_MAP ""
set_interface_property xran_demapper_cplane_source CMSIS_SVD_VARIABLES ""
set_interface_property xran_demapper_cplane_source SVD_ADDRESS_GROUP ""
set_interface_property xran_demapper_cplane_source IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property xran_demapper_cplane_source SV_INTERFACE_TYPE ""
set_interface_property xran_demapper_cplane_source SV_INTERFACE_MODPORT_TYPE ""

add_interface_port xran_demapper_cplane_source xran_demapper_cplane_valid valid Output 1
add_interface_port xran_demapper_cplane_source xran_demapper_cplane_startofpacket startofpacket Output 1
add_interface_port xran_demapper_cplane_source xran_demapper_cplane_endofpacket endofpacket Output 1


# 
# connection point ptp_tod
# 
add_interface ptp_tod conduit end
set_interface_property ptp_tod associatedClock ""
set_interface_property ptp_tod associatedReset ""
set_interface_property ptp_tod ENABLED true
set_interface_property ptp_tod EXPORT_OF ""
set_interface_property ptp_tod PORT_NAME_MAP ""
set_interface_property ptp_tod CMSIS_SVD_VARIABLES ""
set_interface_property ptp_tod SVD_ADDRESS_GROUP ""
set_interface_property ptp_tod IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ptp_tod SV_INTERFACE_TYPE ""
set_interface_property ptp_tod SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ptp_tod o_mac_ptp_fp o_mac_ptp_fp Output 22
add_interface_port ptp_tod o_mac_ptp_ts_req o_mac_ptp_ts_req Output 1
add_interface_port ptp_tod i_mac_ptp_tx_ets_valid i_mac_ptp_tx_ets_valid Input 1
add_interface_port ptp_tod i_mac_ptp_tx_ets i_mac_ptp_tx_ets Input 96
add_interface_port ptp_tod i_mac_ptp_tx_ets_fp i_mac_ptp_tx_ets_fp Input 22
add_interface_port ptp_tod i_mac_ptp_rx_its_valid i_mac_ptp_rx_its_valid Input 1
add_interface_port ptp_tod i_mac_ptp_rx_its i_mac_ptp_rx_its Input 96
add_interface_port ptp_tod i_ext_ptp_fp i_ext_ptp_fp Input 20
add_interface_port ptp_tod i_ext_ptp_ts_req i_ext_ptp_ts_req Input 1
add_interface_port ptp_tod o_ext_ptp_tx_ets_valid o_ext_ptp_tx_ets_valid Output 1
add_interface_port ptp_tod o_ext_ptp_tx_ets o_ext_ptp_tx_ets Output 96
add_interface_port ptp_tod o_ext_ptp_tx_ets_fp o_ext_ptp_tx_ets_fp Output 20
add_interface_port ptp_tod o_ext_ptp_rx_its o_ext_ptp_rx_its Output 96
add_interface_port ptp_tod o_ext_ptp_rx_its_valid o_ext_ptp_rx_its_valid Output 1


# 
# connection point rx_pcs_ready
# 
add_interface rx_pcs_ready conduit end
set_interface_property rx_pcs_ready associatedClock ""
set_interface_property rx_pcs_ready associatedReset ""
set_interface_property rx_pcs_ready ENABLED true
set_interface_property rx_pcs_ready EXPORT_OF ""
set_interface_property rx_pcs_ready PORT_NAME_MAP ""
set_interface_property rx_pcs_ready CMSIS_SVD_VARIABLES ""
set_interface_property rx_pcs_ready SVD_ADDRESS_GROUP ""
set_interface_property rx_pcs_ready IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rx_pcs_ready SV_INTERFACE_TYPE ""
set_interface_property rx_pcs_ready SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rx_pcs_ready rx_pcs_ready rx_pcs_ready Input 1


# 
# connection point tx_lanes_stable
# 
add_interface tx_lanes_stable conduit end
set_interface_property tx_lanes_stable associatedClock ""
set_interface_property tx_lanes_stable associatedReset ""
set_interface_property tx_lanes_stable ENABLED true
set_interface_property tx_lanes_stable EXPORT_OF ""
set_interface_property tx_lanes_stable PORT_NAME_MAP ""
set_interface_property tx_lanes_stable CMSIS_SVD_VARIABLES ""
set_interface_property tx_lanes_stable SVD_ADDRESS_GROUP ""
set_interface_property tx_lanes_stable IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property tx_lanes_stable SV_INTERFACE_TYPE ""
set_interface_property tx_lanes_stable SV_INTERFACE_MODPORT_TYPE ""

add_interface_port tx_lanes_stable tx_lanes_stable tx_lanes_stable Input 1


# 
# connection point rst_soft_n
# 
add_interface rst_soft_n conduit end
set_interface_property rst_soft_n associatedClock ""
set_interface_property rst_soft_n associatedReset ""
set_interface_property rst_soft_n ENABLED true
set_interface_property rst_soft_n EXPORT_OF ""
set_interface_property rst_soft_n PORT_NAME_MAP ""
set_interface_property rst_soft_n CMSIS_SVD_VARIABLES ""
set_interface_property rst_soft_n SVD_ADDRESS_GROUP ""
set_interface_property rst_soft_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rst_soft_n SV_INTERFACE_TYPE ""
set_interface_property rst_soft_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rst_soft_n rst_soft_n rst_soft_n Input 1


# 
# connection point oran_tx_tod_96b_data
# 
add_interface oran_tx_tod_96b_data conduit end
set_interface_property oran_tx_tod_96b_data associatedClock ""
set_interface_property oran_tx_tod_96b_data associatedReset ""
set_interface_property oran_tx_tod_96b_data ENABLED true
set_interface_property oran_tx_tod_96b_data EXPORT_OF ""
set_interface_property oran_tx_tod_96b_data PORT_NAME_MAP ""
set_interface_property oran_tx_tod_96b_data CMSIS_SVD_VARIABLES ""
set_interface_property oran_tx_tod_96b_data SVD_ADDRESS_GROUP ""
set_interface_property oran_tx_tod_96b_data IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property oran_tx_tod_96b_data SV_INTERFACE_TYPE ""
set_interface_property oran_tx_tod_96b_data SV_INTERFACE_MODPORT_TYPE ""

add_interface_port oran_tx_tod_96b_data oran_tx_time_of_day_96b_data tdata Input 96
add_interface_port oran_tx_tod_96b_data oran_tx_time_of_day_96b_valid tvalid Input 1


# 
# connection point oran_rx_tod_96b_data
# 
add_interface oran_rx_tod_96b_data conduit end
set_interface_property oran_rx_tod_96b_data associatedClock ""
set_interface_property oran_rx_tod_96b_data associatedReset ""
set_interface_property oran_rx_tod_96b_data ENABLED true
set_interface_property oran_rx_tod_96b_data EXPORT_OF ""
set_interface_property oran_rx_tod_96b_data PORT_NAME_MAP ""
set_interface_property oran_rx_tod_96b_data CMSIS_SVD_VARIABLES ""
set_interface_property oran_rx_tod_96b_data SVD_ADDRESS_GROUP ""
set_interface_property oran_rx_tod_96b_data IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property oran_rx_tod_96b_data SV_INTERFACE_TYPE ""
set_interface_property oran_rx_tod_96b_data SV_INTERFACE_MODPORT_TYPE ""

add_interface_port oran_rx_tod_96b_data oran_rx_time_of_day_96b_data tdata Input 96
add_interface_port oran_rx_tod_96b_data oran_rx_time_of_day_96b_valid tvalid Input 1


# 
# connection point bw_config_cc1
# 
add_interface bw_config_cc1 conduit end
set_interface_property bw_config_cc1 associatedClock ""
set_interface_property bw_config_cc1 associatedReset ""
set_interface_property bw_config_cc1 ENABLED true
set_interface_property bw_config_cc1 EXPORT_OF ""
set_interface_property bw_config_cc1 PORT_NAME_MAP ""
set_interface_property bw_config_cc1 CMSIS_SVD_VARIABLES ""
set_interface_property bw_config_cc1 SVD_ADDRESS_GROUP ""
set_interface_property bw_config_cc1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property bw_config_cc1 SV_INTERFACE_TYPE ""
set_interface_property bw_config_cc1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port bw_config_cc1 bw_config_cc1 bw_config_cc1 Input 8


# 
# connection point bw_config_cc2
# 
add_interface bw_config_cc2 conduit end
set_interface_property bw_config_cc2 associatedClock ""
set_interface_property bw_config_cc2 associatedReset ""
set_interface_property bw_config_cc2 ENABLED true
set_interface_property bw_config_cc2 EXPORT_OF ""
set_interface_property bw_config_cc2 PORT_NAME_MAP ""
set_interface_property bw_config_cc2 CMSIS_SVD_VARIABLES ""
set_interface_property bw_config_cc2 SVD_ADDRESS_GROUP ""
set_interface_property bw_config_cc2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property bw_config_cc2 SV_INTERFACE_TYPE ""
set_interface_property bw_config_cc2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port bw_config_cc2 bw_config_cc2 bw_config_cc2 Input 8


# 
# connection point short_long_prach_select
# 
add_interface short_long_prach_select conduit end
set_interface_property short_long_prach_select associatedClock ""
set_interface_property short_long_prach_select associatedReset ""
set_interface_property short_long_prach_select ENABLED true
set_interface_property short_long_prach_select EXPORT_OF ""
set_interface_property short_long_prach_select PORT_NAME_MAP ""
set_interface_property short_long_prach_select CMSIS_SVD_VARIABLES ""
set_interface_property short_long_prach_select SVD_ADDRESS_GROUP ""
set_interface_property short_long_prach_select IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property short_long_prach_select SV_INTERFACE_TYPE ""
set_interface_property short_long_prach_select SV_INTERFACE_MODPORT_TYPE ""

add_interface_port short_long_prach_select short_long_prach_select data Input 1


# 
# connection point rx_rtc_id
# 
add_interface rx_rtc_id conduit end
set_interface_property rx_rtc_id associatedClock ""
set_interface_property rx_rtc_id associatedReset ""
set_interface_property rx_rtc_id ENABLED true
set_interface_property rx_rtc_id EXPORT_OF ""
set_interface_property rx_rtc_id PORT_NAME_MAP ""
set_interface_property rx_rtc_id CMSIS_SVD_VARIABLES ""
set_interface_property rx_rtc_id SVD_ADDRESS_GROUP ""
set_interface_property rx_rtc_id IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rx_rtc_id SV_INTERFACE_TYPE ""
set_interface_property rx_rtc_id SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rx_rtc_id rx_rtc_id rx_rtc_id Output 16


# 
# connection point rx_rtc_id_dl
# 
add_interface rx_rtc_id_dl conduit end
set_interface_property rx_rtc_id_dl associatedClock ""
set_interface_property rx_rtc_id_dl associatedReset ""
set_interface_property rx_rtc_id_dl ENABLED true
set_interface_property rx_rtc_id_dl EXPORT_OF ""
set_interface_property rx_rtc_id_dl PORT_NAME_MAP ""
set_interface_property rx_rtc_id_dl CMSIS_SVD_VARIABLES ""
set_interface_property rx_rtc_id_dl SVD_ADDRESS_GROUP ""
set_interface_property rx_rtc_id_dl IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rx_rtc_id_dl SV_INTERFACE_TYPE ""
set_interface_property rx_rtc_id_dl SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rx_rtc_id_dl rx_rtc_id_dl rx_rtc_id_dl Output 16


# 
# connection point rx_u_axc_id
# 
add_interface rx_u_axc_id conduit end
set_interface_property rx_u_axc_id associatedClock ""
set_interface_property rx_u_axc_id associatedReset ""
set_interface_property rx_u_axc_id ENABLED true
set_interface_property rx_u_axc_id EXPORT_OF ""
set_interface_property rx_u_axc_id PORT_NAME_MAP ""
set_interface_property rx_u_axc_id CMSIS_SVD_VARIABLES ""
set_interface_property rx_u_axc_id SVD_ADDRESS_GROUP ""
set_interface_property rx_u_axc_id IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rx_u_axc_id SV_INTERFACE_TYPE ""
set_interface_property rx_u_axc_id SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rx_u_axc_id rx_u_axc_id rx_u_axc_id Output 16


# 
# connection point ul_rtc_id_intr
# 
add_interface ul_rtc_id_intr conduit end
set_interface_property ul_rtc_id_intr associatedClock ""
set_interface_property ul_rtc_id_intr associatedReset ""
set_interface_property ul_rtc_id_intr ENABLED true
set_interface_property ul_rtc_id_intr EXPORT_OF ""
set_interface_property ul_rtc_id_intr PORT_NAME_MAP ""
set_interface_property ul_rtc_id_intr CMSIS_SVD_VARIABLES ""
set_interface_property ul_rtc_id_intr SVD_ADDRESS_GROUP ""
set_interface_property ul_rtc_id_intr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ul_rtc_id_intr SV_INTERFACE_TYPE ""
set_interface_property ul_rtc_id_intr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ul_rtc_id_intr ul_rtc_id_intr ul_rtc_id_intr Output 1


# 
# connection point dl_rtc_id_intr
# 
add_interface dl_rtc_id_intr conduit end
set_interface_property dl_rtc_id_intr associatedClock ""
set_interface_property dl_rtc_id_intr associatedReset ""
set_interface_property dl_rtc_id_intr ENABLED true
set_interface_property dl_rtc_id_intr EXPORT_OF ""
set_interface_property dl_rtc_id_intr PORT_NAME_MAP ""
set_interface_property dl_rtc_id_intr CMSIS_SVD_VARIABLES ""
set_interface_property dl_rtc_id_intr SVD_ADDRESS_GROUP ""
set_interface_property dl_rtc_id_intr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property dl_rtc_id_intr SV_INTERFACE_TYPE ""
set_interface_property dl_rtc_id_intr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port dl_rtc_id_intr dl_rtc_id_intr dl_rtc_id_intr Output 1


# 
# connection point ul_axc_id_intr
# 
add_interface ul_axc_id_intr conduit end
set_interface_property ul_axc_id_intr associatedClock ""
set_interface_property ul_axc_id_intr associatedReset ""
set_interface_property ul_axc_id_intr ENABLED true
set_interface_property ul_axc_id_intr EXPORT_OF ""
set_interface_property ul_axc_id_intr PORT_NAME_MAP ""
set_interface_property ul_axc_id_intr CMSIS_SVD_VARIABLES ""
set_interface_property ul_axc_id_intr SVD_ADDRESS_GROUP ""
set_interface_property ul_axc_id_intr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ul_axc_id_intr SV_INTERFACE_TYPE ""
set_interface_property ul_axc_id_intr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ul_axc_id_intr ul_axc_id_intr ul_axc_id_intr Output 1


# 
# connection point dl_axc_id_intr
# 
add_interface dl_axc_id_intr conduit end
set_interface_property dl_axc_id_intr associatedClock ""
set_interface_property dl_axc_id_intr associatedReset ""
set_interface_property dl_axc_id_intr ENABLED true
set_interface_property dl_axc_id_intr EXPORT_OF ""
set_interface_property dl_axc_id_intr PORT_NAME_MAP ""
set_interface_property dl_axc_id_intr CMSIS_SVD_VARIABLES ""
set_interface_property dl_axc_id_intr SVD_ADDRESS_GROUP ""
set_interface_property dl_axc_id_intr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property dl_axc_id_intr SV_INTERFACE_TYPE ""
set_interface_property dl_axc_id_intr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port dl_axc_id_intr dl_axc_id_intr dl_axc_id_intr Output 1


# 
# connection point coupling_pusch_timing_ref
# 
add_interface coupling_pusch_timing_ref conduit end
set_interface_property coupling_pusch_timing_ref associatedClock ""
set_interface_property coupling_pusch_timing_ref associatedReset ""
set_interface_property coupling_pusch_timing_ref ENABLED true
set_interface_property coupling_pusch_timing_ref EXPORT_OF ""
set_interface_property coupling_pusch_timing_ref PORT_NAME_MAP ""
set_interface_property coupling_pusch_timing_ref CMSIS_SVD_VARIABLES ""
set_interface_property coupling_pusch_timing_ref SVD_ADDRESS_GROUP ""
set_interface_property coupling_pusch_timing_ref IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property coupling_pusch_timing_ref SV_INTERFACE_TYPE ""
set_interface_property coupling_pusch_timing_ref SV_INTERFACE_MODPORT_TYPE ""

add_interface_port coupling_pusch_timing_ref coupling_pusch_timing_ref data Input 32


# 
# connection point coupling_prach_timing_ref
# 
add_interface coupling_prach_timing_ref conduit end
set_interface_property coupling_prach_timing_ref associatedClock ""
set_interface_property coupling_prach_timing_ref associatedReset ""
set_interface_property coupling_prach_timing_ref ENABLED true
set_interface_property coupling_prach_timing_ref EXPORT_OF ""
set_interface_property coupling_prach_timing_ref PORT_NAME_MAP ""
set_interface_property coupling_prach_timing_ref CMSIS_SVD_VARIABLES ""
set_interface_property coupling_prach_timing_ref SVD_ADDRESS_GROUP ""
set_interface_property coupling_prach_timing_ref IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property coupling_prach_timing_ref SV_INTERFACE_TYPE ""
set_interface_property coupling_prach_timing_ref SV_INTERFACE_MODPORT_TYPE ""

add_interface_port coupling_prach_timing_ref coupling_prach_timing_ref data Input 32


# 
# connection point coupling_prach_sink_l1
# 
add_interface coupling_prach_sink_l1 avalon_streaming end
set_interface_property coupling_prach_sink_l1 associatedClock clock_dsp
set_interface_property coupling_prach_sink_l1 associatedReset reset_dsp_n
set_interface_property coupling_prach_sink_l1 dataBitsPerSymbol 8
set_interface_property coupling_prach_sink_l1 errorDescriptor ""
set_interface_property coupling_prach_sink_l1 firstSymbolInHighOrderBits true
set_interface_property coupling_prach_sink_l1 maxChannel 0
set_interface_property coupling_prach_sink_l1 readyAllowance 0
set_interface_property coupling_prach_sink_l1 readyLatency 0
set_interface_property coupling_prach_sink_l1 ENABLED true
set_interface_property coupling_prach_sink_l1 EXPORT_OF ""
set_interface_property coupling_prach_sink_l1 PORT_NAME_MAP ""
set_interface_property coupling_prach_sink_l1 CMSIS_SVD_VARIABLES ""
set_interface_property coupling_prach_sink_l1 SVD_ADDRESS_GROUP ""
set_interface_property coupling_prach_sink_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property coupling_prach_sink_l1 SV_INTERFACE_TYPE ""
set_interface_property coupling_prach_sink_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port coupling_prach_sink_l1 coupling_prach_avst_sink_valid_l1 valid Input 1
add_interface_port coupling_prach_sink_l1 coupling_prach_avst_sink_data_l1 data Input 32
add_interface_port coupling_prach_sink_l1 coupling_prach_avst_sink_channel_l1 channel Input 16
add_interface_port coupling_prach_sink_l1 coupling_prach_avst_sink_sop_l1 startofpacket Input 1
add_interface_port coupling_prach_sink_l1 coupling_prach_avst_sink_eop_l1 endofpacket Input 1


# 
# connection point downlink_eaxc_id_concat
# 
add_interface downlink_eaxc_id_concat conduit end
set_interface_property downlink_eaxc_id_concat associatedClock ""
set_interface_property downlink_eaxc_id_concat associatedReset ""
set_interface_property downlink_eaxc_id_concat ENABLED true
set_interface_property downlink_eaxc_id_concat EXPORT_OF ""
set_interface_property downlink_eaxc_id_concat PORT_NAME_MAP ""
set_interface_property downlink_eaxc_id_concat CMSIS_SVD_VARIABLES ""
set_interface_property downlink_eaxc_id_concat SVD_ADDRESS_GROUP ""
set_interface_property downlink_eaxc_id_concat IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property downlink_eaxc_id_concat SV_INTERFACE_TYPE ""
set_interface_property downlink_eaxc_id_concat SV_INTERFACE_MODPORT_TYPE ""

add_interface_port downlink_eaxc_id_concat downlink_eaxc_id_concat data Input 128


# 
# connection point oran_rx_uplane_concat
# 
add_interface oran_rx_uplane_concat conduit end
set_interface_property oran_rx_uplane_concat associatedClock ""
set_interface_property oran_rx_uplane_concat associatedReset ""
set_interface_property oran_rx_uplane_concat ENABLED true
set_interface_property oran_rx_uplane_concat EXPORT_OF ""
set_interface_property oran_rx_uplane_concat PORT_NAME_MAP ""
set_interface_property oran_rx_uplane_concat CMSIS_SVD_VARIABLES ""
set_interface_property oran_rx_uplane_concat SVD_ADDRESS_GROUP ""
set_interface_property oran_rx_uplane_concat IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property oran_rx_uplane_concat SV_INTERFACE_TYPE ""
set_interface_property oran_rx_uplane_concat SV_INTERFACE_MODPORT_TYPE ""

add_interface_port oran_rx_uplane_concat oran_rx_uplane_concat data Output 68


# 
# connection point oran_rx_cplane_concat
# 
add_interface oran_rx_cplane_concat conduit end
set_interface_property oran_rx_cplane_concat associatedClock ""
set_interface_property oran_rx_cplane_concat associatedReset ""
set_interface_property oran_rx_cplane_concat ENABLED true
set_interface_property oran_rx_cplane_concat EXPORT_OF ""
set_interface_property oran_rx_cplane_concat PORT_NAME_MAP ""
set_interface_property oran_rx_cplane_concat CMSIS_SVD_VARIABLES ""
set_interface_property oran_rx_cplane_concat SVD_ADDRESS_GROUP ""
set_interface_property oran_rx_cplane_concat IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property oran_rx_cplane_concat SV_INTERFACE_TYPE ""
set_interface_property oran_rx_cplane_concat SV_INTERFACE_MODPORT_TYPE ""

add_interface_port oran_rx_cplane_concat oran_rx_cplane_concat data Output 190


# 
# connection point uplink_eaxc_id_concat
# 
add_interface uplink_eaxc_id_concat conduit end
set_interface_property uplink_eaxc_id_concat associatedClock ""
set_interface_property uplink_eaxc_id_concat associatedReset ""
set_interface_property uplink_eaxc_id_concat ENABLED true
set_interface_property uplink_eaxc_id_concat EXPORT_OF ""
set_interface_property uplink_eaxc_id_concat PORT_NAME_MAP ""
set_interface_property uplink_eaxc_id_concat CMSIS_SVD_VARIABLES ""
set_interface_property uplink_eaxc_id_concat SVD_ADDRESS_GROUP ""
set_interface_property uplink_eaxc_id_concat IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property uplink_eaxc_id_concat SV_INTERFACE_TYPE ""
set_interface_property uplink_eaxc_id_concat SV_INTERFACE_MODPORT_TYPE ""

add_interface_port uplink_eaxc_id_concat uplink_eaxc_id_concat data Input 256


# 
# connection point coupling_ul_start_pulse_latch
# 
add_interface coupling_ul_start_pulse_latch conduit end
set_interface_property coupling_ul_start_pulse_latch associatedClock ""
set_interface_property coupling_ul_start_pulse_latch associatedReset ""
set_interface_property coupling_ul_start_pulse_latch ENABLED true
set_interface_property coupling_ul_start_pulse_latch EXPORT_OF ""
set_interface_property coupling_ul_start_pulse_latch PORT_NAME_MAP ""
set_interface_property coupling_ul_start_pulse_latch CMSIS_SVD_VARIABLES ""
set_interface_property coupling_ul_start_pulse_latch SVD_ADDRESS_GROUP ""
set_interface_property coupling_ul_start_pulse_latch IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property coupling_ul_start_pulse_latch SV_INTERFACE_TYPE ""
set_interface_property coupling_ul_start_pulse_latch SV_INTERFACE_MODPORT_TYPE ""

add_interface_port coupling_ul_start_pulse_latch ul_start_pulse_latch data Input 1


# 
# connection point fh_comp_csr
# 
add_interface fh_comp_csr avalon end
set_interface_property fh_comp_csr addressGroup 0
set_interface_property fh_comp_csr addressUnits WORDS
set_interface_property fh_comp_csr associatedClock clock_csr
set_interface_property fh_comp_csr associatedReset reset_csr_n
set_interface_property fh_comp_csr bitsPerSymbol 8
set_interface_property fh_comp_csr bridgedAddressOffset ""
set_interface_property fh_comp_csr bridgesToMaster ""
set_interface_property fh_comp_csr burstOnBurstBoundariesOnly false
set_interface_property fh_comp_csr burstcountUnits WORDS
set_interface_property fh_comp_csr explicitAddressSpan 0
set_interface_property fh_comp_csr holdTime 0
set_interface_property fh_comp_csr linewrapBursts false
set_interface_property fh_comp_csr maximumPendingReadTransactions 1
set_interface_property fh_comp_csr maximumPendingWriteTransactions 0
set_interface_property fh_comp_csr minimumResponseLatency 1
set_interface_property fh_comp_csr readLatency 0
set_interface_property fh_comp_csr readWaitTime 1
set_interface_property fh_comp_csr setupTime 0
set_interface_property fh_comp_csr timingUnits Cycles
set_interface_property fh_comp_csr transparentBridge false
set_interface_property fh_comp_csr waitrequestAllowance 0
set_interface_property fh_comp_csr writeWaitTime 0
set_interface_property fh_comp_csr dfhFeatureGuid 0
set_interface_property fh_comp_csr dfhGroupId 0
set_interface_property fh_comp_csr dfhParameterId ""
set_interface_property fh_comp_csr dfhParameterName ""
set_interface_property fh_comp_csr dfhParameterVersion ""
set_interface_property fh_comp_csr dfhParameterData ""
set_interface_property fh_comp_csr dfhParameterDataLength ""
set_interface_property fh_comp_csr dfhFeatureMajorVersion 0
set_interface_property fh_comp_csr dfhFeatureMinorVersion 0
set_interface_property fh_comp_csr dfhFeatureId 35
set_interface_property fh_comp_csr dfhFeatureType 3
set_interface_property fh_comp_csr ENABLED true
set_interface_property fh_comp_csr EXPORT_OF ""
set_interface_property fh_comp_csr PORT_NAME_MAP ""
set_interface_property fh_comp_csr CMSIS_SVD_VARIABLES ""
set_interface_property fh_comp_csr SVD_ADDRESS_GROUP ""
set_interface_property fh_comp_csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property fh_comp_csr SV_INTERFACE_TYPE ""
set_interface_property fh_comp_csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port fh_comp_csr fh_comp_csr_address address Input 4
add_interface_port fh_comp_csr fh_comp_csr_write write Input 1
add_interface_port fh_comp_csr fh_comp_csr_read read Input 1
add_interface_port fh_comp_csr fh_comp_csr_writedata writedata Input 32
add_interface_port fh_comp_csr fh_comp_csr_readdata readdata Output 32
add_interface_port fh_comp_csr fh_comp_csr_readdatavalid readdatavalid Output 1
add_interface_port fh_comp_csr fh_comp_csr_waitrequest waitrequest Output 1
set_interface_assignment fh_comp_csr embeddedsw.configuration.isFlash 0
set_interface_assignment fh_comp_csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment fh_comp_csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment fh_comp_csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point oran_ss_config_csr
# 
add_interface oran_ss_config_csr avalon end
set_interface_property oran_ss_config_csr addressGroup 0
set_interface_property oran_ss_config_csr addressUnits WORDS
set_interface_property oran_ss_config_csr associatedClock clock_csr
set_interface_property oran_ss_config_csr associatedReset reset_csr_n
set_interface_property oran_ss_config_csr bitsPerSymbol 8
set_interface_property oran_ss_config_csr bridgedAddressOffset ""
set_interface_property oran_ss_config_csr bridgesToMaster ""
set_interface_property oran_ss_config_csr burstOnBurstBoundariesOnly false
set_interface_property oran_ss_config_csr burstcountUnits WORDS
set_interface_property oran_ss_config_csr explicitAddressSpan 0
set_interface_property oran_ss_config_csr holdTime 0
set_interface_property oran_ss_config_csr linewrapBursts false
set_interface_property oran_ss_config_csr maximumPendingReadTransactions 1
set_interface_property oran_ss_config_csr maximumPendingWriteTransactions 0
set_interface_property oran_ss_config_csr minimumResponseLatency 1
set_interface_property oran_ss_config_csr readLatency 0
set_interface_property oran_ss_config_csr readWaitTime 1
set_interface_property oran_ss_config_csr setupTime 0
set_interface_property oran_ss_config_csr timingUnits Cycles
set_interface_property oran_ss_config_csr transparentBridge false
set_interface_property oran_ss_config_csr waitrequestAllowance 0
set_interface_property oran_ss_config_csr writeWaitStates 1
set_interface_property oran_ss_config_csr writeWaitTime 1
set_interface_property oran_ss_config_csr dfhFeatureGuid 0
set_interface_property oran_ss_config_csr dfhGroupId 0
set_interface_property oran_ss_config_csr dfhParameterId ""
set_interface_property oran_ss_config_csr dfhParameterName ""
set_interface_property oran_ss_config_csr dfhParameterVersion ""
set_interface_property oran_ss_config_csr dfhParameterData ""
set_interface_property oran_ss_config_csr dfhParameterDataLength ""
set_interface_property oran_ss_config_csr dfhFeatureMajorVersion 0
set_interface_property oran_ss_config_csr dfhFeatureMinorVersion 0
set_interface_property oran_ss_config_csr dfhFeatureId 35
set_interface_property oran_ss_config_csr dfhFeatureType 3
set_interface_property oran_ss_config_csr ENABLED true
set_interface_property oran_ss_config_csr EXPORT_OF ""
set_interface_property oran_ss_config_csr PORT_NAME_MAP ""
set_interface_property oran_ss_config_csr CMSIS_SVD_VARIABLES ""
set_interface_property oran_ss_config_csr SVD_ADDRESS_GROUP ""
set_interface_property oran_ss_config_csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property oran_ss_config_csr SV_INTERFACE_TYPE ""
set_interface_property oran_ss_config_csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port oran_ss_config_csr oran_ss_config_csr_address address Input 8
add_interface_port oran_ss_config_csr oran_ss_config_csr_write write Input 1
add_interface_port oran_ss_config_csr oran_ss_config_csr_writedata writedata Input 32
add_interface_port oran_ss_config_csr oran_ss_config_csr_readdata readdata Output 32
add_interface_port oran_ss_config_csr oran_ss_config_csr_read read Input 1
add_interface_port oran_ss_config_csr oran_ss_config_csr_readdata_valid readdatavalid Output 1
add_interface_port oran_ss_config_csr oran_ss_config_csr_waitrequest waitrequest Output 1
set_interface_assignment oran_ss_config_csr embeddedsw.configuration.isFlash 0
set_interface_assignment oran_ss_config_csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment oran_ss_config_csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment oran_ss_config_csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point tod
# 
add_interface tod conduit end
set_interface_property tod associatedClock ""
set_interface_property tod associatedReset ""
set_interface_property tod ENABLED true
set_interface_property tod EXPORT_OF ""
set_interface_property tod PORT_NAME_MAP ""
set_interface_property tod CMSIS_SVD_VARIABLES ""
set_interface_property tod SVD_ADDRESS_GROUP ""
set_interface_property tod IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property tod SV_INTERFACE_TYPE ""
set_interface_property tod SV_INTERFACE_MODPORT_TYPE ""

add_interface_port tod tod data Input 96


# 
# connection point radio_config_status
# 
add_interface radio_config_status conduit end
set_interface_property radio_config_status associatedClock ""
set_interface_property radio_config_status associatedReset ""
set_interface_property radio_config_status ENABLED true
set_interface_property radio_config_status EXPORT_OF ""
set_interface_property radio_config_status PORT_NAME_MAP ""
set_interface_property radio_config_status CMSIS_SVD_VARIABLES ""
set_interface_property radio_config_status SVD_ADDRESS_GROUP ""
set_interface_property radio_config_status IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property radio_config_status SV_INTERFACE_TYPE ""
set_interface_property radio_config_status SV_INTERFACE_MODPORT_TYPE ""

add_interface_port radio_config_status radio_config_status data Input 56


# 
# connection point dl_input_hfn_pulse
# 
add_interface dl_input_hfn_pulse conduit end
set_interface_property dl_input_hfn_pulse associatedClock ""
set_interface_property dl_input_hfn_pulse associatedReset ""
set_interface_property dl_input_hfn_pulse ENABLED true
set_interface_property dl_input_hfn_pulse EXPORT_OF ""
set_interface_property dl_input_hfn_pulse PORT_NAME_MAP ""
set_interface_property dl_input_hfn_pulse CMSIS_SVD_VARIABLES ""
set_interface_property dl_input_hfn_pulse SVD_ADDRESS_GROUP ""
set_interface_property dl_input_hfn_pulse IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property dl_input_hfn_pulse SV_INTERFACE_TYPE ""
set_interface_property dl_input_hfn_pulse SV_INTERFACE_MODPORT_TYPE ""

add_interface_port dl_input_hfn_pulse dl_input_hfn_pulse data Input 1


# 
# connection point xran_timestamp_mem
# 
add_interface xran_timestamp_mem avalon end
set_interface_property xran_timestamp_mem addressGroup 0
set_interface_property xran_timestamp_mem addressUnits WORDS
set_interface_property xran_timestamp_mem associatedClock clock_csr
set_interface_property xran_timestamp_mem associatedReset reset_csr_n
set_interface_property xran_timestamp_mem bitsPerSymbol 8
set_interface_property xran_timestamp_mem bridgedAddressOffset ""
set_interface_property xran_timestamp_mem bridgesToMaster ""
set_interface_property xran_timestamp_mem burstOnBurstBoundariesOnly false
set_interface_property xran_timestamp_mem burstcountUnits WORDS
set_interface_property xran_timestamp_mem explicitAddressSpan 0
set_interface_property xran_timestamp_mem holdTime 0
set_interface_property xran_timestamp_mem linewrapBursts false
set_interface_property xran_timestamp_mem maximumPendingReadTransactions 0
set_interface_property xran_timestamp_mem maximumPendingWriteTransactions 0
set_interface_property xran_timestamp_mem minimumResponseLatency 1
set_interface_property xran_timestamp_mem readLatency 2
set_interface_property xran_timestamp_mem readWaitTime 1
set_interface_property xran_timestamp_mem setupTime 0
set_interface_property xran_timestamp_mem timingUnits Cycles
set_interface_property xran_timestamp_mem transparentBridge false
set_interface_property xran_timestamp_mem waitrequestAllowance 0
set_interface_property xran_timestamp_mem writeWaitTime 0
set_interface_property xran_timestamp_mem dfhFeatureGuid 0
set_interface_property xran_timestamp_mem dfhGroupId 0
set_interface_property xran_timestamp_mem dfhParameterId ""
set_interface_property xran_timestamp_mem dfhParameterName ""
set_interface_property xran_timestamp_mem dfhParameterVersion ""
set_interface_property xran_timestamp_mem dfhParameterData ""
set_interface_property xran_timestamp_mem dfhParameterDataLength ""
set_interface_property xran_timestamp_mem dfhFeatureMajorVersion 0
set_interface_property xran_timestamp_mem dfhFeatureMinorVersion 0
set_interface_property xran_timestamp_mem dfhFeatureId 35
set_interface_property xran_timestamp_mem dfhFeatureType 3
set_interface_property xran_timestamp_mem ENABLED true
set_interface_property xran_timestamp_mem EXPORT_OF ""
set_interface_property xran_timestamp_mem PORT_NAME_MAP ""
set_interface_property xran_timestamp_mem CMSIS_SVD_VARIABLES ""
set_interface_property xran_timestamp_mem SVD_ADDRESS_GROUP ""
set_interface_property xran_timestamp_mem IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property xran_timestamp_mem SV_INTERFACE_TYPE ""
set_interface_property xran_timestamp_mem SV_INTERFACE_MODPORT_TYPE ""

add_interface_port xran_timestamp_mem xran_timestamp_ram_read read Input 1
add_interface_port xran_timestamp_mem xran_timestamp_ram_readdata readdata Output 64
set_interface_assignment xran_timestamp_mem embeddedsw.configuration.isFlash 0
set_interface_assignment xran_timestamp_mem embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment xran_timestamp_mem embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment xran_timestamp_mem embeddedsw.configuration.isPrintableDevice 0


# 
# connection point timeout_cntr_intr_uplane
# 
add_interface timeout_cntr_intr_uplane interrupt end
set_interface_property timeout_cntr_intr_uplane bridgedReceiverOffset ""
set_interface_property timeout_cntr_intr_uplane bridgesToReceiver ""
set_interface_property timeout_cntr_intr_uplane ENABLED true
set_interface_property timeout_cntr_intr_uplane EXPORT_OF ""
set_interface_property timeout_cntr_intr_uplane PORT_NAME_MAP ""
set_interface_property timeout_cntr_intr_uplane CMSIS_SVD_VARIABLES ""
set_interface_property timeout_cntr_intr_uplane SVD_ADDRESS_GROUP ""
set_interface_property timeout_cntr_intr_uplane IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property timeout_cntr_intr_uplane SV_INTERFACE_TYPE ""
set_interface_property timeout_cntr_intr_uplane SV_INTERFACE_MODPORT_TYPE ""

add_interface_port timeout_cntr_intr_uplane timeout_cntr_intr_uplane irq Output 1


# 
# connection point timeout_cntr_intr_cplane
# 
add_interface timeout_cntr_intr_cplane interrupt end
set_interface_property timeout_cntr_intr_cplane bridgedReceiverOffset ""
set_interface_property timeout_cntr_intr_cplane bridgesToReceiver ""
set_interface_property timeout_cntr_intr_cplane ENABLED true
set_interface_property timeout_cntr_intr_cplane EXPORT_OF ""
set_interface_property timeout_cntr_intr_cplane PORT_NAME_MAP ""
set_interface_property timeout_cntr_intr_cplane CMSIS_SVD_VARIABLES ""
set_interface_property timeout_cntr_intr_cplane SVD_ADDRESS_GROUP ""
set_interface_property timeout_cntr_intr_cplane IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property timeout_cntr_intr_cplane SV_INTERFACE_TYPE ""
set_interface_property timeout_cntr_intr_cplane SV_INTERFACE_MODPORT_TYPE ""

add_interface_port timeout_cntr_intr_cplane timeout_cntr_intr_cplane irq Output 1


# 
# connection point fifo_full_intr
# 
add_interface fifo_full_intr interrupt end
set_interface_property fifo_full_intr bridgedReceiverOffset ""
set_interface_property fifo_full_intr bridgesToReceiver ""
set_interface_property fifo_full_intr ENABLED true
set_interface_property fifo_full_intr EXPORT_OF ""
set_interface_property fifo_full_intr PORT_NAME_MAP ""
set_interface_property fifo_full_intr CMSIS_SVD_VARIABLES ""
set_interface_property fifo_full_intr SVD_ADDRESS_GROUP ""
set_interface_property fifo_full_intr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property fifo_full_intr SV_INTERFACE_TYPE ""
set_interface_property fifo_full_intr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port fifo_full_intr fifo_full_intr irq Output 1


# 
# connection point tx_ptp_req_fp
# 
add_interface tx_ptp_req_fp conduit end
set_interface_property tx_ptp_req_fp associatedClock ""
set_interface_property tx_ptp_req_fp associatedReset ""
set_interface_property tx_ptp_req_fp ENABLED true
set_interface_property tx_ptp_req_fp EXPORT_OF ""
set_interface_property tx_ptp_req_fp PORT_NAME_MAP ""
set_interface_property tx_ptp_req_fp CMSIS_SVD_VARIABLES ""
set_interface_property tx_ptp_req_fp SVD_ADDRESS_GROUP ""
set_interface_property tx_ptp_req_fp IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property tx_ptp_req_fp SV_INTERFACE_TYPE ""
set_interface_property tx_ptp_req_fp SV_INTERFACE_MODPORT_TYPE ""

add_interface_port tx_ptp_req_fp tx_ptp_fp_bridge fingerprint Output 32
add_interface_port tx_ptp_req_fp tx_ptp_ts_req_bridge ts_request Output 1

