IP Upgrade report for DE1_SOC_golden_top
Tue Sep 26 14:17:21 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Failed Upgrade IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------+
; IP Upgrade Summary                                                             ;
+------------------------------+-------------------------------------------------+
; IP Components Upgrade Status ; Passed - Tue Sep 26 14:17:21 2023               ;
; Quartus Prime Version        ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                ; DE1_SOC_golden_top                              ;
; Top-level Entity Name        ; DE1_SOC_golden_top                              ;
; Family                       ; Cyclone V                                       ;
+------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                                            ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------+------------------------------------------------------------+
; Entity Name  ; Component Name ; Version ; Original Source File                    ; Generation File Path ; New Source File ; Message                                                    ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------+------------------------------------------------------------+
; DE1_SoC_QSYS ; Qsys           ; 13.1    ; DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.qip ; DE1_SoC_QSYS.qsys    ;                 ; Error upgrading Platform Designer file "DE1_SoC_QSYS.qsys" ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------+------------------------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "DE1_SoC_QSYS.qsys" to "DE1_SoC_QSYS.BAK.qsys"
Info (11902): Backing up file "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" to "DE1_SoC_QSYS.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "DE1_SoC_QSYS.qsys"
Info: 2023.09.26.14:16:31 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2023.09.26.14:16:31 Info: Upgrading from core type Nios II (Classic) Processor with version 13.1 to core type Nios II Processor with version 18.1
Info: 2023.09.26.14:16:32 Info: Migration Successful
Info: 2023.09.26.14:16:32 Info: Finished upgrading the ip cores
Info: 2023.09.26.14:16:57 Info: Saving generation log to C:/Users/Zaet/Desktop/18.1/Demonstrations/ControlPanel/Quartus/DE1_SoC_QSYS
Info: 2023.09.26.14:16:57 Info: Starting: Create simulation model
Info: 2023.09.26.14:16:57 Info: qsys-generate C:\Users\Zaet\Desktop\18.1\Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Zaet\Desktop\18.1\Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2023.09.26.14:16:57 Info: Loading Quartus
Info: 2023.09.26.14:16:57 Info: Reading input file
Info: 2023.09.26.14:16:58 Info: Adding alt_vip_cl_scl_0 [alt_vip_cl_scl 18.1]
Info: 2023.09.26.14:16:58 Info: Parameterizing module alt_vip_cl_scl_0
Info: 2023.09.26.14:16:58 Info: Adding alt_vip_clip_0 [alt_vip_clip 13.1]
Info: 2023.09.26.14:16:58 Info: Parameterizing module alt_vip_clip_0
Info: 2023.09.26.14:16:58 Info: Adding alt_vip_cpr_0 [alt_vip_cpr 13.1]
Info: 2023.09.26.14:16:58 Info: Parameterizing module alt_vip_cpr_0
Info: 2023.09.26.14:16:58 Info: Adding alt_vip_cpr_1 [alt_vip_cpr 13.1]
Info: 2023.09.26.14:16:58 Info: Parameterizing module alt_vip_cpr_1
Info: 2023.09.26.14:16:58 Info: Adding alt_vip_cpr_2 [alt_vip_cpr 13.1]
Info: 2023.09.26.14:16:58 Info: Parameterizing module alt_vip_cpr_2
Info: 2023.09.26.14:16:58 Info: Adding alt_vip_crs_0 [alt_vip_crs 13.1]
Info: 2023.09.26.14:16:58 Info: Parameterizing module alt_vip_crs_0
Info: 2023.09.26.14:16:58 Info: Adding alt_vip_csc_0 [alt_vip_csc 13.1]
Warning: 2023.09.26.14:16:58 Warning: alt_vip_csc_0: Component type alt_vip_csc is not in the library
Info: 2023.09.26.14:16:58 Info: Parameterizing module alt_vip_csc_0
Info: 2023.09.26.14:16:58 Info: Adding alt_vip_cti_0 [alt_vip_cti 14.0]
Info: 2023.09.26.14:16:58 Info: Parameterizing module alt_vip_cti_0
Info: 2023.09.26.14:16:58 Info: Adding alt_vip_dil_0 [alt_vip_dil 13.1]
Info: 2023.09.26.14:16:58 Info: Parameterizing module alt_vip_dil_0
Info: 2023.09.26.14:16:58 Info: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info: 2023.09.26.14:16:58 Info: Parameterizing module alt_vip_itc_0
Info: 2023.09.26.14:16:58 Info: Adding alt_vip_mix_0 [alt_vip_mix 13.1]
Info: 2023.09.26.14:16:58 Info: Parameterizing module alt_vip_mix_0
Info: 2023.09.26.14:16:58 Info: Adding alt_vip_vfb_0 [alt_vip_vfb 13.1]
Info: 2023.09.26.14:16:58 Info: Parameterizing module alt_vip_vfb_0
2023.09.26.14:16:58 Info: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
2023.09.26.14:16:58 Info: Parameterizing module alt_vip_vfr_0
2023.09.26.14:16:58 Info: Adding audio [AUDIO_IF 1.0]
2023.09.26.14:16:58 Info: Parameterizing module audio
2023.09.26.14:16:58 Info: Adding clk_50 [clock_source 18.1]
2023.09.26.14:16:58 Info: Parameterizing module clk_50
2023.09.26.14:16:58 Info: Adding clock_crossing_io_slow [altera_avalon_mm_clock_crossing_bridge 18.1]
2023.09.26.14:16:58 Info: Parameterizing module clock_crossing_io_slow
2023.09.26.14:16:58 Info: Adding cpu [altera_nios2_gen2 18.1]
2023.09.26.14:16:58 Info: Parameterizing module cpu
2023.09.26.14:16:58 Info: Adding hps_0 [altera_hps 18.1]
2023.09.26.14:16:58 Info: Parameterizing module hps_0
2023.09.26.14:16:58 Info: Adding i2c_scl [altera_avalon_pio 18.1]
2023.09.26.14:16:58 Info: Parameterizing module i2c_scl
2023.09.26.14:16:58 Info: Adding i2c_sda [altera_avalon_pio 18.1]
2023.09.26.14:16:58 Info: Parameterizing module i2c_sda
2023.09.26.14:16:58 Info: Adding ir_rx [TERASIC_IR_RX_FIFO 1.0]
2023.09.26.14:16:58 Info: Parameterizing module ir_rx
2023.09.26.14:16:58 Info: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
2023.09.26.14:16:58 Info: Parameterizing module jtag_uart
2023.09.26.14:16:58 Info: Adding key [altera_avalon_pio 18.1]
2023.09.26.14:16:58 Info: Parameterizing module key
2023.09.26.14:16:58 Info: Adding ledr [altera_avalon_pio 18.1]
2023.09.26.14:16:58 Info: Parameterizing module ledr
2023.09.26.14:16:58 Info: Adding mm_clock_crossing_bridge_1 [altera_avalon_mm_clock_crossing_bridge 18.1]
2023.09.26.14:16:58 Info: Parameterizing module mm_clock_crossing_bridge_1
2023.09.26.14:16:58 Info: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
2023.09.26.14:16:58 Info: Parameterizing module onchip_memory2
2023.09.26.14:16:58 Info: Adding pll_audio [altera_pll 18.1]
2023.09.26.14:16:58 Info: Parameterizing module pll_audio
2023.09.26.14:16:58 Info: Adding pll_sys [altera_pll 18.1]
2023.09.26.14:16:58 Info: Parameterizing module pll_sys
2023.09.26.14:16:58 Info: Adding sdram [altera_avalon_new_sdram_controller 18.1]
2023.09.26.14:16:58 Info: Parameterizing module sdram
2023.09.26.14:16:58 Info: Adding seg7 [SEG7_IF 1.0]
Info: 2023.09.26.14:16:58 Info: Parameterizing module seg7
2023.09.26.14:16:58 Info: Adding spi_0 [altera_avalon_spi 18.1]
2023.09.26.14:16:58 Info: Parameterizing module spi_0
2023.09.26.14:16:58 Info: Adding sw [altera_avalon_pio 18.1]
2023.09.26.14:16:58 Info: Parameterizing module sw
2023.09.26.14:16:58 Info: Adding sysid [altera_avalon_sysid_qsys 18.1]
2023.09.26.14:16:58 Info: Parameterizing module sysid
2023.09.26.14:16:58 Info: Adding td_reset_n [altera_avalon_pio 18.1]
2023.09.26.14:16:58 Info: Parameterizing module td_reset_n
2023.09.26.14:16:58 Info: Adding td_status [altera_avalon_pio 18.1]
2023.09.26.14:16:58 Info: Parameterizing module td_status
2023.09.26.14:16:58 Info: Adding timer [altera_avalon_timer 18.1]
2023.09.26.14:16:58 Info: Parameterizing module timer
2023.09.26.14:16:58 Info: Adding timer_stamp [altera_avalon_timer 18.1]
2023.09.26.14:16:58 Info: Parameterizing module timer_stamp
2023.09.26.14:16:58 Info: Adding uart [altera_avalon_uart 18.1]
2023.09.26.14:16:58 Info: Parameterizing module uart
2023.09.26.14:16:58 Info: Building connections
2023.09.26.14:16:58 Info: Parameterizing connections
2023.09.26.14:16:58 Info: Validating
Info: 2023.09.26.14:17:04 Info: Done reading input file
Error: 2023.09.26.14:17:08 Error: DE1_SoC_QSYS.alt_vip_cl_scl_0: User packet pass through cannot be supported for video with no blanking
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_cl_scl_0: Vertical coefficient parameters (number of phases, precison parameters, etc.) will be used for the shared coefficients
Error: 2023.09.26.14:17:08 Error: DE1_SoC_QSYS.alt_vip_cl_scl_0.scheduler: Passthrough of user packets is not supported when the support for no blanking is enabled
Error: 2023.09.26.14:17:08 Error: DE1_SoC_QSYS.alt_vip_cl_scl_0.scheduler: Runtime control must be enabled when no blanking is enabled
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_clip_0: The Clipper will no longer be available after 14.1, please upgrade to Clipper II.
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_cpr_0: The Color Plane Sequencer will no longer be available after 16.1, Color Plane Sequencer II will be rolled out in or before 17.0.
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_cpr_1: The Color Plane Sequencer will no longer be available after 16.1, Color Plane Sequencer II will be rolled out in or before 17.0.
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_cpr_2: The Color Plane Sequencer will no longer be available after 16.1, Color Plane Sequencer II will be rolled out in or before 17.0.
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_crs_0: The chroma resampler will no longer be available after 16.1, Chroma Resampler II will be rolled out in 16.1.
Error: 2023.09.26.14:17:08 Error: DE1_SoC_QSYS.alt_vip_csc_0: Component alt_vip_csc 13.1 not found or could not be instantiated
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_dil_0: The Deinterlacer will no longer be available after 16.1, Deinterlacer II will replace it in or before 17.0.
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_mix_0: The Alpha-blending Mixer will no longer be available after 16.1, please upgrade to Mixer II.
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II.
Warning: 2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.pll_audio: The legal reference clock frequency is 50.0 MHz..800.0 MHz
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.pll_audio: Able to implement PLL with user settings
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Info: 2023.09.26.14:17:08 Info: DE1_SoC_QSYS.td_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: 2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.alt_vip_cti_0: Interrupt sender alt_vip_cti_0.status_update_irq is not connected to an interrupt receiver
Warning: 2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.ir_rx: Interrupt sender ir_rx.interrupt_sender is not connected to an interrupt receiver
2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.key: Interrupt sender key.irq is not connected to an interrupt receiver
2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.sw: Interrupt sender sw.irq is not connected to an interrupt receiver
Info: 2023.09.26.14:17:10 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS "DE1_SoC_QSYS" for SIM_VERILOG
Info: 2023.09.26.14:17:14 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: 2023.09.26.14:17:14 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave hps_0.f2h_axi_slave because they have different clock source.
Info: 2023.09.26.14:17:15 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: 2023.09.26.14:17:15 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: 2023.09.26.14:17:15 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: 2023.09.26.14:17:15 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_002.sink1
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src1 and cmd_mux_003.sink1
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src2 and cmd_mux_010.sink0
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src3 and cmd_mux_011.sink0
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src5 and cmd_mux_013.sink0
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src6 and cmd_mux_014.sink0
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src7 and cmd_mux_015.sink0
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux_002.sink2
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src1 and cmd_mux_003.sink2
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src2 and cmd_mux_010.sink1
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src3 and cmd_mux_011.sink1
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src5 and cmd_mux_013.sink1
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src6 and cmd_mux_014.sink1
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src7 and cmd_mux_015.sink1
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_002.sink0
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_002.src2 and rsp_mux_003.sink0
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_002.sink1
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_003.src2 and rsp_mux_003.sink1
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux_002.sink2
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_003.sink2
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux_002.sink3
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_011.src1 and rsp_mux_003.sink3
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_013.src0 and rsp_mux_002.sink5
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_013.src1 and rsp_mux_003.sink5
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux_002.sink6
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_014.src1 and rsp_mux_003.sink6
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux_002.sink7
Info: 2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_015.src1 and rsp_mux_003.sink7
Info: 2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: 2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has readdata signal 32 bit wide, but the slave is 16 bit wide.
Info: 2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: 2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: 2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has writedata signal 32 bit wide, but the slave is 16 bit wide.
Info: 2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has address signal 9 bit wide, but the slave is 3 bit wide.
Info: 2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: 2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Warning: 2023.09.26.14:17:20 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning: 2023.09.26.14:17:20 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning: 2023.09.26.14:17:20 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning: 2023.09.26.14:17:20 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info: 2023.09.26.14:17:20 Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: 2023.09.26.14:17:20 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: 2023.09.26.14:17:20 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_1
Error: 2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0: Both Input and Output Symbols Per beat cannot be equal to 0.
Error: 2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0: Symbols Per Beat must be non-zero.
Error: 2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0: Symbols Per Beat must be non-zero.
Error: 2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0: Port out_data is not fully defined after elaboration
Error: 2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0: "Data Symbols Per Beat" (outSymbolsPerBeat) 0 is out of range: 1-32
Error: 2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0.out: data width (-1) must be a multiple of bitsPerSymbol (8)
Warning: 2023.09.26.14:17:20 Warning: avalon_st_adapter.data_format_adapter_0.out: Signal out_data[-1] of type data must have width [1-8192]
Error: 2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0.out: "Symbols per beat  " (symbolsPerBeat) 0 is out of range: 1-512
Error: 2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1: Bit width of data port for Input interface (-1) is less than bits per symbol(8) * symbols per beat(-1).
Error: 2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1: Bit width of data port for Output interface (-1) is less than bits per symbol(8) * symbols per beat(-1).
Error: 2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1: Port in_data is not fully defined after elaboration
Error: 2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1: Port out_data is not fully defined after elaboration
Error: 2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1: "Data Symbols Per Beat" (inSymbolsPerBeat) -1 is out of range: 1-512
Error: 2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1.in: data width (-1) must be a multiple of bitsPerSymbol (8)
Warning: 2023.09.26.14:17:20 Warning: avalon_st_adapter.timing_adapter_1.in: Signal in_data[-1] of type data must have width [1-8192]
Error: 2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1.in: "Symbols per beat  " (symbolsPerBeat) -1 is out of range: 1-512
Error: 2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1.out: data width (-1) must be a multiple of bitsPerSymbol (8)
Warning: 2023.09.26.14:17:20 Warning: avalon_st_adapter.timing_adapter_1.out: Signal out_data[-1] of type data must have width [1-8192]
Error: 2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1.out: "Symbols per beat  " (symbolsPerBeat) -1 is out of range: 1-512
Error: 2023.09.26.14:17:20 Error: avalon_st_adapter: Port out_0_data is not fully defined after elaboration
Warning: 2023.09.26.14:17:21 Warning: avalon_st_adapter_001: This module has no ports or interfaces
Error: 2023.09.26.14:17:21 Error: null
Info (11904): Restoring file "DE1_SoC_QSYS.BAK.qsys" to "DE1_SoC_QSYS.qsys"
Error (14923): Error upgrading Platform Designer file "DE1_SoC_QSYS.qsys"
Error (11890): Unable to automatically upgrade Platform Designer component. Please manually upgrade "DE1_SoC_QSYS.qsys" in Platform Designer
Error (23031): Evaluation of Tcl script c:/intelfpga/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 26 errors, 15 warnings
    Error: Peak virtual memory: 4855 megabytes
    Error: Processing ended: Tue Sep 26 14:17:21 2023
    Error: Elapsed time: 00:01:26
    Error: Total CPU time (on all processors): 00:02:32


