// SPDX-License-Identifier: GPL-2.0
/*
 * dts file for Xilinx ZynqMP VPK180 revA
 *
 * (C) Copyright 2021 - 2022, Xilinx, Inc.
 *
 */

/dts-v1/;
/plugin/;
/ {
	compatible = "xlnx,zynqmp-sc-vpk180-revA", "xlnx,zynqmp-vpk180-revA",
		     "xlnx,zynqmp-sc-vpk180-revB", "xlnx,zynqmp-vpk180-revB",
		     "xlnx,zynqmp-vpk180", "xlnx,zynqmp";
			 
	fragment@0 {
		target = <&fpga_full>;
		overlay0: __overlay__ {
			#address-cells = <2>;
			#size-cells = <2>;
			firmware-name = "vpk180-a01.bit.bin";
			resets = <&zynqmp_reset 116>;
		};
	};
	fragment@1 {
		target = <&amba>;
		overlay1: __overlay__ {
			afi0: afi0 {
				compatible = "xlnx,afi-fpga";
				config-afi = < 0 0>, <1 0>, <2 0>, <3 0>, <4 0>, <5 0>, <6 0>, <7 0>, <8 0>, <9 0>, <10 0>, <11 0>, <12 0>, <13 0>, <14 0xa00>, <15 0x000>;
			};
			clocking0: clocking0 {
				#clock-cells = <0>;
				assigned-clock-rates = <96968727>;
				assigned-clocks = <&zynqmp_clk 71>;
				clock-output-names = "fabric_clk";
				clocks = <&zynqmp_clk 71>;
				compatible = "xlnx,fclk";
			};
			clocking1: clocking1 {
				#clock-cells = <0>;
				assigned-clock-rates = <266664000>;
				assigned-clocks = <&zynqmp_clk 72>;
				clock-output-names = "fabric_clk";
				clocks = <&zynqmp_clk 72>;
				compatible = "xlnx,fclk";
			};
		};
	};
	fragment@2 {
		target = <&amba>;
		overlay2: __overlay__ {
			#address-cells = <2>;
			#size-cells = <2>;
			axi_gpio_0: gpio@80020000 {
				#gpio-cells = <2>;
				#interrupt-cells = <2>;
				clock-names = "s_axi_aclk";
				clocks = <&zynqmp_clk 71>;
				compatible = "xlnx,axi-gpio-2.0", "xlnx,xps-gpio-1.00.a";
				gpio-controller ;
				interrupt-controller ;
				interrupt-names = "ip2intc_irpt";
				interrupt-parent = <&gic>;
				interrupts = <0 94 4>;
				reg = <0x0 0x80020000 0x0 0x10000>;
				xlnx,all-inputs = <0x0>;
				xlnx,all-inputs-2 = <0x0>;
				xlnx,all-outputs = <0x0>;
				xlnx,all-outputs-2 = <0x0>;
				xlnx,dout-default = <0x00000000>;
				xlnx,dout-default-2 = <0x00000000>;
				xlnx,gpio-width = <0x12>;
				xlnx,gpio2-width = <0x20>;
				xlnx,interrupt-present = <0x1>;
				xlnx,is-dual = <0x0>;
				xlnx,tri-default = <0xFFFFFFFF>;
				xlnx,tri-default-2 = <0xFFFFFFFF>;
				gpio-line-names = "SYSCTLR_GPIO0", "SYSCTLR_GPIO1", "SYSCTLR_GPIO2",	/* 0 - 2 */
				"SYSCTLR_GPIO3", "SYSCTLR_GPIO4", "SYSCTLR_GPIO5",	/* 3 - 5 */
				"SYSCTLR_GPIO6", "SYSCTLR_GPIO7", "SYSCTLR_GPIO8",	/* 6 - 8 */
				"SYSCTLR_GPIO9", "SYSCTLR_GPIO10", "SYSCTLR_GPIO11",	/* 9 - 11 */
				"SYSCTLR_GPIO12", "SYSCTLR_GPIO13", "SYSCTLR_GPIO14",	/* 12 - 14 */
				"SYSCTLR_GPIO15", "SYSCTLR_IIC_MUX1_RESET_B",		/* 15 - 16 */
				"SYSCTLR_IIC_MUX0_RESET_B";				/* 17 */
			};
			axi_gpio_1: gpio@80030000 {
				#gpio-cells = <2>;
				#interrupt-cells = <2>;
				clock-names = "s_axi_aclk";
				clocks = <&zynqmp_clk 71>;
				compatible = "xlnx,axi-gpio-2.0", "xlnx,xps-gpio-1.00.a";
				gpio-controller ;
				interrupt-controller ;
				interrupt-names = "ip2intc_irpt";
				interrupt-parent = <&gic>;
				interrupts = <0 96 4>;
				reg = <0x0 0x80030000 0x0 0x10000>;
				xlnx,all-inputs = <0x0>;
				xlnx,all-inputs-2 = <0x0>;
				xlnx,all-outputs = <0x0>;
				xlnx,all-outputs-2 = <0x0>;
				xlnx,dout-default = <0x00000000>;
				xlnx,dout-default-2 = <0x00000000>;
				xlnx,gpio-width = <0x3>;
				xlnx,gpio2-width = <0x20>;
				xlnx,interrupt-present = <0x1>;
				xlnx,is-dual = <0x0>;
				xlnx,tri-default = <0xFFFFFFFF>;
				xlnx,tri-default-2 = <0xFFFFFFFF>;
				gpio-line-names = "PMBUS2_INA226_ALERT", "PMBUS1_INA226_ALERT",	/* 0 - 1 */
				"PMBUS_ALERT";						/* 2 */
			};
			axi_gpio_2: gpio@80040000 {
				#gpio-cells = <2>;
				#interrupt-cells = <2>;
				clock-names = "s_axi_aclk";
				clocks = <&zynqmp_clk 71>;
				compatible = "xlnx,axi-gpio-2.0", "xlnx,xps-gpio-1.00.a";
				gpio-controller ;
				interrupt-controller ;
				interrupt-names = "ip2intc_irpt";
				interrupt-parent = <&gic>;
				interrupts = <0 95 4>;
				reg = <0x0 0x80040000 0x0 0x10000>;
				xlnx,all-inputs = <0x0>;
				xlnx,all-inputs-2 = <0x0>;
				xlnx,all-outputs = <0x0>;
				xlnx,all-outputs-2 = <0x0>;
				xlnx,dout-default = <0x00000000>;
				xlnx,dout-default-2 = <0x00000000>;
				xlnx,gpio-width = <0xd>;
				xlnx,gpio2-width = <0x20>;
				xlnx,interrupt-present = <0x1>;
				xlnx,is-dual = <0x0>;
				xlnx,tri-default = <0xFFFFFFFF>;
				xlnx,tri-default-2 = <0xFFFFFFFF>;
				gpio-line-names = "SYSCTLR_JTAG_S1", "SYSCTLR_JTAG_S0",		/* 0 - 1 */
				"SYSCTLR_VERSAL_MODE3", "SYSCTLR_VERSAL_MODE2",		/* 2 - 3 */
				"SYSCTLR_VERSAL_MODE1", "SYSCTLR_VERSAL_MODE0",		/* 4 - 5 */
				"SYSCTLR_POR_B_LS", "SYSCTLR_VERSAL_MODE3_READBACK",	/* 6 - 7 */
				"SYSCTLR_VERSAL_MODE2_READBACK", "SYSCTLR_VERSAL_MODE1_READBACK",	/* 8 - 9 */
				"SYSCTLR_VERSAL_MODE0_READBACK", "SYSCTLR_VERSAL_POR_B_READBACK",	/* 10 - 11 */
				"VERSAL_ERROR_OUT_LS";					/* 12 */
			};
			axi_iic_0: i2c@80050000 {
				#address-cells = <1>;
				#size-cells = <0>;
				clock-names = "s_axi_aclk";
				clocks = <&zynqmp_clk 71>;
				compatible = "xlnx,axi-iic-2.1", "xlnx,xps-iic-2.00.a";
				interrupt-names = "iic2intc_irpt";
				interrupt-parent = <&gic>;
				interrupts = <0 91 4>;
				reg = <0x0 0x80050000 0x0 0x10000>;
			};
			axi_iic_1: i2c@80060000 {
				#address-cells = <1>;
				#size-cells = <0>;
				clock-names = "s_axi_aclk";
				clocks = <&zynqmp_clk 71>;
				compatible = "xlnx,axi-iic-2.1", "xlnx,xps-iic-2.00.a";
				interrupt-names = "iic2intc_irpt";
				interrupt-parent = <&gic>;
				interrupts = <0 92 4>;
				reg = <0x0 0x80060000 0x0 0x10000>;
				sysmon: i2c@18 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "xlnx,versal-sysmon";
					reg = <0x18>;
					xlnx,numchannels = [07];
					status = "okay";
					#io-channel-cells = <1>;
					xlnx,scaledint;
					supply@0 {
						reg = <0>;
						xlnx,name = "vccaux";
					};
					supply@1 {
						reg = <1>;
						xlnx,name = "vccaux_pmc";
					};
					supply@2 {
						reg = <2>;
						xlnx,name = "vcc_pmc";
					};
					supply@3 {
						reg = <3>;
						xlnx,name = "vcc_psfp";
					};
					supply@4 {
						reg = <4>;
						xlnx,name = "vcc_pslp";
					};
					supply@5 {
						reg = <5>;
						xlnx,name = "vcc_soc";
					};
					supply@6 {
						reg = <6>;
						xlnx,name = "vp_vn";
					};
				};
			};
			debug_bridge_0: debug_bridge@80010000 {
				clock-names = "s_axi_aclk";
				clocks = <&zynqmp_clk 71>;
				compatible = "xlnx,debug-bridge-3.0", "generic-uio";
				reg = <0x0 0x80010000 0x0 0x10000>;
				xlnx,bscan-mux = <0x1>;
				xlnx,build-revision = <0x0>;
				xlnx,chip-id = <0x0>;
				xlnx,clk-input-freq-hz = <0x11e1a300>;
				xlnx,core-major-ver = <0x1>;
				xlnx,core-minor-alpha-ver = <0x61>;
				xlnx,core-minor-ver = <0x0>;
				xlnx,core-type = <0x1>;
				xlnx,dclk-has-reset = <0x0>;
				xlnx,debug-mode = <0x3>;
				xlnx,design-type = <0x0>;
				xlnx,device-family = <0x0>;
				xlnx,en-bscanid-vec = "false";
				xlnx,en-int-sim = <0x1>;
				xlnx,en-passthrough = <0x0>;
				xlnx,enable-clk-divider = "false";
				xlnx,fifo-style = "SUBCORE";
				xlnx,ir-id-instr = <0x0>;
				xlnx,ir-user1-instr = <0x0>;
				xlnx,ir-width = <0x0>;
				xlnx,major-version = <0xe>;
				xlnx,master-intf-type = <0x1>;
				xlnx,minor-version = <0x1>;
				xlnx,num-bs-master = <0x0>;
				xlnx,pcie-ext-cfg-base-addr = <0x400>;
				xlnx,pcie-ext-cfg-next-ptr = <0x000>;
				xlnx,pcie-ext-cfg-vsec-id = <0x0008>;
				xlnx,pcie-ext-cfg-vsec-length = <0x020>;
				xlnx,pcie-ext-cfg-vsec-rev-id = <0x0>;
				xlnx,tck-clock-ratio = <0x8>;
				xlnx,two-prim-mode = "false";
				xlnx,use-bufr = <0x0>;
				xlnx,use-ext-bscan = "true";
				xlnx,use-softbscan = <0x1>;
				xlnx,use-startup-clk = "false";
				xlnx,user-scan-chain = <0x1>;
				xlnx,xsdb-num-slaves = <0x0>;
				xlnx,xvc-hw-id = <0x0001>;
				xlnx,xvc-sw-id = <0x0001>;
			};
			fan_tach_0: fan_tach@80080000 {
				clock-names = "clk";
				clocks = <&zynqmp_clk 71>;
				compatible = "xlnx,fan-tach-1.0";
				interrupt-names = "interrupt_fan_fail", "interrupt_pwm_det";
				interrupt-parent = <&gic>;
				interrupts = <0 89 4 0 90 4>;
				reg = <0x0 0x80080000 0x0 0x1000 0x0 0x80081000 0x0 0x1000 0x0 0x80082000 0x0 0x1000>;
			};
			hsdp_axi_bram_ctrl_1: axi_bram_ctrl@a0020000 {
				clock-names = "s_axi_aclk";
				clocks = <&zynqmp_clk 72>;
				compatible = "xlnx,axi-bram-ctrl-4.1";
				reg = <0x0 0xa0020000 0x0 0x4000>;
				xlnx,bram-addr-width = <0xa>;
				xlnx,bram-inst-mode = "EXTERNAL";
				xlnx,ecc = <0x0>;
				xlnx,ecc-onoff-reset-value = <0x0>;
				xlnx,ecc-type = <0x0>;
				xlnx,fault-inject = <0x0>;
				xlnx,memory-depth = <0x400>;
				xlnx,rd-cmd-optimization = <0x0>;
				xlnx,read-latency = <0x1>;
				xlnx,s-axi-ctrl-addr-width = <0x20>;
				xlnx,s-axi-ctrl-data-width = <0x20>;
				xlnx,s-axi-id-width = <0x1>;
				xlnx,s-axi-supports-narrow-burst = <0x0>;
				xlnx,single-port-bram = <0x1>;
			};
			hsdp_axi_dma_0: dma@a0000000 {
				#dma-cells = <1>;
				clock-names = "s_axi_lite_aclk", "m_axi_sg_aclk", "m_axi_mm2s_aclk", "m_axi_s2mm_aclk";
				clocks = <&zynqmp_clk 72>, <&zynqmp_clk 72>, <&zynqmp_clk 72>, <&zynqmp_clk 72>;
				compatible = "xlnx,axi-dma-7.1", "xlnx,axi-dma-1.00.a";
				interrupt-names = "mm2s_introut", "s2mm_introut";
				interrupt-parent = <&gic>;
				interrupts = <0 104 4 0 105 4>;
				reg = <0x0 0xa0000000 0x0 0x10000>;
				xlnx,addrwidth = <0x30>;
				xlnx,include-sg ;
				xlnx,sg-length-width = <0x1a>;
				dma-channel@a0000000 {
					compatible = "xlnx,axi-dma-mm2s-channel";
					dma-channels = <0x1>;
					interrupts = <0 104 4>;
					xlnx,datawidth = <0x80>;
					xlnx,device-id = <0x0>;
				};
				dma-channel@a0000030 {
					compatible = "xlnx,axi-dma-s2mm-channel";
					dma-channels = <0x1>;
					interrupts = <0 105 4>;
					xlnx,datawidth = <0x40>;
					xlnx,device-id = <0x0>;
				};
			};
			hsdp_hsdp_ctl_stat_regs: hsdp_ctl_v1_0@a0010000 {
				clock-names = "s00_axi_hsdp_aclk";
				clocks = <&zynqmp_clk 72>;
				compatible = "xlnx,hsdp-ctl-v1-0-1.0";
				reg = <0x0 0xa0010000 0x0 0x10000>;
				xlnx,prog-empty-cnt-width = <0x20>;
				xlnx,s00-axi-hsdp-addr-width = <0x6>;
				xlnx,s00-axi-hsdp-data-width = <0x20>;
				xlnx,tlast-prog-width = <0x17>;
			};
		};
	};
	
	fragment@3 {
		  target-path = "/";
                __overlay__ {
	versal_iio: versal {
		compatible = "iio-hwmon";
		io-channels = <&sysmon 6>, <&sysmon 5>, <&sysmon 4>,
			      <&sysmon 3>, <&sysmon 2>, <&sysmon 1>,
			      <&sysmon 0>, <&sysmon 7>, <&sysmon 8>;
	};
	si570_ref_clk: si570_ref_clk {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&ref_clk>;
	};

	si570_lpddr4_clk3: si570_lpddr4_clk3 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&lpddr4_clk3>;
	};

	si570_lpddr4_clk2: si570_lpddr4_clk2 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&lpddr4_clk2>;
	};

	si570_lpddr4_clk1: si570_lpddr4_clk1 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&lpddr4_clk1>;
	};

	vc7_xin: vc7-xin {
		compatible = "fixed-clock";
		#clock-cells = <0x0>;
		clock-frequency = <50000000>;
	};

	gtclk1_out0: gtclk1-out0 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&vc7_1 0>;
	};

	gtclk1_out1: gtclk1-out1 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&vc7_1 1>;
	};

	gtclk1_out2: gtclk1-out2 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&vc7_1 2>;
	};

	gtclk1_out3: gtclk1-out3 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&vc7_1 3>;
	};

	gtclk1_out4: gtclk1-out4 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&vc7_1 4>;
	};

	gtclk1_out5: gtclk1-out5 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&vc7_1 5>;
	};

	gtclk1_out6: gtclk1-out6 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&vc7_1 6>;
	};

	gtclk1_out7: gtclk1-out7 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&vc7_1 7>;
	};

	gtclk2_out0: gtclk2-out0 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&vc7_2 0>;
	};

	gtclk2_out1: gtclk2-out1 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&vc7_2 1>;
	};

	gtclk2_out2: gtclk2-out2 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&vc7_2 2>;
	};

	gtclk2_out3: gtclk2-out3 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&vc7_2 3>;
	};

	gtclk2_out4: gtclk2-out4 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&vc7_2 4>;
	};

	gtclk2_out5: gtclk2-out5 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&vc7_2 5>;
	};

	gtclk2_out6: gtclk2-out6 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&vc7_2 6>;
	};

	gtclk2_out7: gtclk2-out7 {
		status = "okay";
		compatible = "xlnx,fclk";
		clocks = <&vc7_2 7>;
	};
};
};


	fragment@4 {
                target = <&i2c0>;
                __overlay__ {
	#address-cells = <1>;
	#size-cells = <0>;
	
	tca6416_u233: gpio@20 { /* u233 */
		compatible = "ti,tca6416";
		reg = <0x20>;
		gpio-controller; /* interrupt not connected */
		#gpio-cells = <2>;
		gpio-line-names = "QSFPDD1_MODSELL", "QSFPDD2_MODSELL", "QSFPDD3_MODSELL", "QSFPDD4_MODSELL", /* 0 - 3 */
				"PMBUS2_INA226_ALERT", "QSFPDD5_MODSELL", "QSFPDD6_MODSELL", "", /* 4 - 7 */
				"FMCP1_FMC_PRSNT_M2C_B", "", "FMCP1_FMCP_PRSNT_M2C_B", "", /* 10 - 13 */
				"VCCINT_VRHOT_B", "8A34001_EXP_RST_B", "PMBUS_ALERT", "PMBUS1_INA226_ALERT"; /* 14 - 17 */
	};

	i2c-mux@74 { /* u33 */
		compatible = "nxp,pca9548";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x74>;
		/* reset-gpios = <&gpio SYSCTLR_IIC_MUX0_RESET_B GPIO_ACTIVE_HIGH>; */
		pmbus_i2c: i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
			/* On connector J325 */
			ir38060_41: regulator@41 { /* IR38060 - u259 */
				compatible = "infineon,ir38060", "infineon,ir38064";
				reg = <0x41>; /* i2c addr 0x11 */
			};
			ir35221_45: pmic@45 { /* IR35221 - u291 */
				compatible = "infineon,ir35221";
				reg = <0x45>; /* i2c addr - 0x15 */
			};
			ir35221_46: pmic@46 { /* IR35221 - u152 */
				compatible = "infineon,ir35221";
				reg = <0x46>; /* i2c addr - 0x16 */
			};
			irps5401_47: pmic5401@47 { /* IRPS5401 - u160 */
				compatible = "infineon,irps5401";
				reg = <0x47>; /* i2c addr 0x17 */
			};
			irps5401_48: pmic@48 { /* IRPS5401 - u295 */
				compatible = "infineon,irps5401";
				reg = <0x48>; /* i2c addr 0x18 */
			};
			ir38164_49: regulator@49 { /* IR38164 - u189 */
				compatible = "infineon,ir38164";
				reg = <0x49>; /* i2c addr 0x19 */
			};
			irps5401_4c: pmic@4c { /* IRPS5401 - u167 */
				compatible = "infineon,irps5401";
				reg = <0x4c>; /* i2c addr 0x1c */
			};
			irps5401_4d: pmic@4d { /* IRPS5401 - u175 */
				compatible = "infineon,irps5401";
				reg = <0x4d>; /* i2c addr 0x1d */
			};
			ir38164_4e: regulator@4e { /* IR38164 - u185 */
				compatible = "infineon,ir38164";
				reg = <0x4e>; /* i2c addr 0x1e */
			};
			ir38164_4f: regulator@4f { /* IR38164 - u187 */
				compatible = "infineon,ir38164";
				reg = <0x4f>; /* i2c addr 0x1f */
			};
		};
		pmbus1_ina226_i2c: i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;
			/* FIXME check alerts coming to SC */
			vccint: ina226@40 { /* u65 */
				compatible = "ti,ina226";
				reg = <0x40>;
				shunt-resistor = <5000>; /* r440 */
			};
			vcc_soc: ina226@41 { /* u161 */
				compatible = "ti,ina226";
				reg = <0x41>;
				shunt-resistor = <5000>; /* r2174 */
			};
			vcc_pmc: ina226@42 { /* u163 */
				compatible = "ti,ina226";
				reg = <0x42>;
				shunt-resistor = <5000>; /* r1214 */
			};
			vcc_ram: ina226@43 { /* u5 */
				compatible = "ti,ina226";
				reg = <0x43>;
				shunt-resistor = <5000>; /* r2108 */
			};
			vcc_pslp: ina226@44 { /* u165 */
				compatible = "ti,ina226";
				reg = <0x44>;
				shunt-resistor = <5000>; /* r1830 */
			};
			vcc_psfp: ina226@45 { /* u164 */
				compatible = "ti,ina226";
				reg = <0x45>;
				shunt-resistor = <5000>; /* r2086 */
			};
		};
		i2c@2 { /* NC */ /* FIXME maybe remove */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;
		};
		pmbus2_ina226_i2c: i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;
			/* FIXME check alerts coming to SC */
			vccaux: ina226@40 { /* u166 */
				compatible = "ti,ina226";
				reg = <0x40>;
				shunt-resistor = <2000>; /* r2109 */
			};
			vccaux_pmc: ina226@41 { /* u168 */
				compatible = "ti,ina226";
				reg = <0x41>;
				shunt-resistor = <5000>; /* r1246 */
			};
			mgtavcc: ina226@42 { /* u265 */
				compatible = "ti,ina226";
				reg = <0x42>;
				shunt-resistor = <5000>; /* r1829 */
			};
			vcc1v5: ina226@43 { /* u264 */
				compatible = "ti,ina226";
				reg = <0x43>;
				shunt-resistor = <5000>; /* r1221 */
			};
			vcco_mio: ina226@45 { /* u172 */
				compatible = "ti,ina226";
				reg = <0x45>;
				shunt-resistor = <5000>; /* r1219 */
			};
			mgtavtt: ina226@46 { /* u188 */
				compatible = "ti,ina226";
				reg = <0x46>;
				shunt-resistor = <2000>; /* r1384 */
			};
			vcco_502: ina226@47 { /* u174 */
				compatible = "ti,ina226";
				reg = <0x47>;
				shunt-resistor = <5000>; /* r1825 */
			};
			mgtvccaux: ina226@48 { /* u176 */
				compatible = "ti,ina226";
				reg = <0x48>;
				shunt-resistor = <5000>; /* r1232 */
			};
			vcc1v1_lp4: ina226@49 { /* u186 */
				compatible = "ti,ina226";
				reg = <0x49>;
				shunt-resistor = <2000>; /* r1367 */
			};
			vadj_fmc: ina226@4a { /* u184 */
				compatible = "ti,ina226";
				reg = <0x4a>;
				shunt-resistor = <2000>; /* r1350 */
			};
			lpdmgtyavcc: ina226@4b { /* u177 */
				compatible = "ti,ina226";
				reg = <0x4b>;
				shunt-resistor = <5000>; /* r2097 */
			};
			lpdmgtyavtt: ina226@4c { /* u260 */
				compatible = "ti,ina226";
				reg = <0x4c>;
				shunt-resistor = <2000>; /* r1834 */
			};
			lpdmgtyvccaux: ina226@4d { /* u234 */
				compatible = "ti,ina226";
				reg = <0x4d>;
				shunt-resistor = <5000>; /* r1679 */
			};
		};
		/* 4 - 7 unused */
	};
};
};

	fragment@5 {
                target = <&i2c1>;
                __overlay__ {
	#address-cells = <1>;
	#size-cells = <0>;

	i2c-mux@74 { /* u35 */
		compatible = "nxp,pca9548";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x74>;
		i2c-mux-idle-disconnect;
		/* reset-gpios = <&PL_GPIO SYSCTLR_IIC_MUX1_RESET_B GPIO_ACTIVE_HIGH>; */
		ref_clk_i2c: i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
			ref_clk: clock-generator@5d { /* u32 */
				#clock-cells = <0>;
				compatible = "silabs,si570";
				reg = <0x5d>;
				temperature-stability = <50>;
				factory-fout = <33333333>;
				clock-frequency = <33333333>;
				clock-output-names = "ref_clk";
				silabs,skip-recall;
			};
		};
		fmcp1_i2c: i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;
			/* connection to Samtec J51C */
			/* expected eeprom 0x50 SE cards */
		};
		osfp_i2c: i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;
			/* J362 connector */
		};
		lpddr4_si570_clk3_i2c: i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;
			lpddr4_clk3: clock-generator@60 { /* u4 */
				#clock-cells = <0>;
				compatible = "silabs,si570";
				reg = <0x60>;
				temperature-stability = <50>;
				factory-fout = <200000000>;
				clock-frequency = <200000000>;
				clock-output-names = "lpddr4_clk3";
				silabs,skip-recall;
			};
			/* alternative option DNP - u305 at 0x50 */
		};
		lpddr4_si570_clk2_i2c: i2c@4 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <4>;
			lpddr4_clk2: clock-generator@60 { /* u3 */
				#clock-cells = <0>;
				compatible = "silabs,si570";
				reg = <0x60>;
				temperature-stability = <50>;
				factory-fout = <200000000>;
				clock-frequency = <200000000>;
				clock-output-names = "lpddr4_clk2";
				silabs,skip-recall;
			};
			/* alternative option DNP - u303 at 0x50 */
		};
		lpddr4_si570_clk1_i2c: i2c@5 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <5>;
			lpddr4_clk1: clock-generator@60 { /* u248 */
				#clock-cells = <0>;
				compatible = "silabs,si570";
				reg = <0x60>;
				temperature-stability = <50>;
				factory-fout = <200000000>;
				clock-frequency = <200000000>;
				clock-output-names = "lpddr4_clk1";
				silabs,skip-recall;
			};
			/* alternative option DNP - u301 at 0x50 */
		};
		qsfpdd_i2c: i2c@6 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <6>;
			/* J1/J2/J355/J354/J359/J358 connectors */
		};
		idt8a34001_i2c: i2c@7 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <7>;
			/* Via J310 connector */
			idt_8a34001: phc@5b { /* u219B */
				compatible = "idt,8a34001";
				reg = <0x5b>;
			};
		};
	};
	i2c-mux@75 { /* u322 */
		compatible = "nxp,pca9548";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x75>;
		i2c-mux-idle-disconnect;
		/* reset-gpios = <&PL_GPIO SYSCTLR_IIC_MUX1_RESET_B GPIO_ACTIVE_HIGH>; */
		sfpdd1_i2c: i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
			/* J350 sfp-dd at 0x50 */
		};
		sfpdd2_i2c: i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;
			/* J352 sfp-dd at 0x50 */
		};
		sfpdd3_i2c: i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;
			/* J385 sfp-dd at 0x50 */
		};
		sfpdd4_i2c: i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;
			/* J387 sfp-dd at 0x50 */
		};
		rc21008a_gtclk1_i2c: i2c@4 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <4>;
			vc7_1: clock-generator@9 {
				compatible = "renesas,rc21008a";
				clock-output-names = "rc21008a-0";
				reg = <0x9>;
				#clock-cells = <1>;
				clocks = <&vc7_xin>;
				clock-names = "xin";
			};
			/* u298 - rc21008a at 0x9 */
			/* connector J370 */
		};
		rc21008a_gtclk2_i2c: i2c@5 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <5>;
			vc7_2: clock-generator@9 {
				compatible = "renesas,rc21008a";
				clock-output-names = "rc21008a-1";
				reg = <0x9>;
				#clock-cells = <1>;
				clocks = <&vc7_xin>;
				clock-names = "xin";
			};
			/* u299 - rc21008a at 0x9 */
			/* connector J371 */
		};
	};
};
};
};
