{'Package': 'yosys', 'Version': '0.8-1', 'Installed-Size': '6864', 'Maintainer': 'Debian Science Maintainers <debian-science-maintainers@lists.alioth.debian.org>', 'Architecture': 'amd64', 'Depends': [['libc6', '>=', '2.27'], ['libffi6', '>=', '3.0.4'], ['libgcc1', '>=', '1:3.0'], ['libreadline7', '>=', '6.0'], ['libstdc++6', '>=', '5.2'], ['libtcl8.6', '>=', '8.6.0'], 'python3:any', ['berkeley-abc', '>=', '1.01+20161002hgeb6eca6+dfsg'], 'xdot'], 'Description': 'Framework for Verilog RTL synthesis', 'Homepage': 'http://www.clifford.at/yosys', 'Description-md5': 'b4a38d1bfabb13bedbd16816bf4105ab', 'Section': 'electronics', 'Priority': 'optional', 'Filename': 'pool/main/y/yosys/yosys_0.8-1_amd64.deb', 'Size': '1883824', 'SHA256': 'e204b9c50d48f2eb56220d5ce57321c4024a29b25b439599f00de5c23f2b59d2'}