// Seed: 4260577361
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input tri0 id_2,
    output uwire id_3,
    output supply1 id_4,
    output tri id_5,
    output tri1 id_6,
    output tri0 id_7,
    input wire id_8,
    input wor id_9
);
  wire id_11;
  wire id_12 = id_0 == 1;
  assign id_5 = id_0;
  wor id_13;
  assign id_13 = 1;
endmodule
module module_1 (
    output tri1  id_0,
    input  wor   id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  uwire id_4
);
  wire id_6;
  module_0(
      id_3, id_4, id_3, id_0, id_0, id_2, id_2, id_0, id_3, id_1
  );
endmodule
