#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Feb 27 16:44:44 2018
# Process ID: 3481
# Current directory: /users/students/data/eagle4/tutorials
# Command line: vivado
# Log file: /users/students/data/eagle4/tutorials/vivado.log
# Journal file: /users/students/data/eagle4/tutorials/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_tut2 /users/students/data/eagle4/tutorials/project_tut2 -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/esat/micas-data/software/xilinx_vivado_2016.2/Vivado/2016.2/data/ip'.
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
file mkdir /users/students/data/eagle4/tutorials/project_tut2/project_tut2.srcs/sources_1/new
close [ open /users/students/data/eagle4/tutorials/project_tut2/project_tut2.srcs/sources_1/new/switch_led.vhd w ]
add_files /users/students/data/eagle4/tutorials/project_tut2/project_tut2.srcs/sources_1/new/switch_led.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: switch_led
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:15 ; elapsed = 00:31:16 . Memory (MB): peak = 5987.871 ; gain = 5000.629 ; free physical = 4857 ; free virtual = 14474
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'switch_led' [/users/students/data/eagle4/tutorials/project_tut2/project_tut2.srcs/sources_1/new/switch_led.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'switch_led' (1#1) [/users/students/data/eagle4/tutorials/project_tut2/project_tut2.srcs/sources_1/new/switch_led.vhd:39]
WARNING: [Synth 8-3330] design switch_led has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:16 ; elapsed = 00:31:16 . Memory (MB): peak = 6027.324 ; gain = 5040.082 ; free physical = 4814 ; free virtual = 14433
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:31:17 . Memory (MB): peak = 6027.324 ; gain = 5040.082 ; free physical = 4814 ; free virtual = 14433
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:29 ; elapsed = 00:31:27 . Memory (MB): peak = 6398.086 ; gain = 5410.844 ; free physical = 4481 ; free virtual = 14152
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6398.086 ; gain = 444.199 ; free physical = 4482 ; free virtual = 14152
set_property IOSTANDARD LVCMOS33 [get_ports [list led]]
set_property IOSTANDARD LVCMOS33 [get_ports [list switch]]
file mkdir /users/students/data/eagle4/tutorials/project_tut2/project_tut2.srcs/constrs_1/new
close [ open /users/students/data/eagle4/tutorials/project_tut2/project_tut2.srcs/constrs_1/new/constraints_1.xdc w ]
add_files -fileset constrs_1 /users/students/data/eagle4/tutorials/project_tut2/project_tut2.srcs/constrs_1/new/constraints_1.xdc
set_property target_constrs_file /users/students/data/eagle4/tutorials/project_tut2/project_tut2.srcs/constrs_1/new/constraints_1.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream
[Tue Feb 27 17:28:33 2018] Launched synth_1...
Run output will be captured here: /users/students/data/eagle4/tutorials/project_tut2/project_tut2.runs/synth_1/runme.log
[Tue Feb 27 17:28:33 2018] Launched impl_1...
Run output will be captured here: /users/students/data/eagle4/tutorials/project_tut2/project_tut2.runs/impl_1/runme.log
place_ports led M14
place_ports switch G15
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
[Tue Feb 27 17:37:38 2018] Launched impl_1...
Run output will be captured here: /users/students/data/eagle4/tutorials/project_tut2/project_tut2.runs/impl_1/runme.log
open_hw
create_bd_design "ARM_1"
Wrote  : </users/students/data/eagle4/tutorials/project_tut2/project_tut2.srcs/sources_1/bd/ARM_1/ARM_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_IS_DUAL {1}] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property -dict [list CONFIG.C_DOUT_DEFAULT {0x0000000F}] [get_bd_cells axi_gpio_1]
