<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac9037ae22cfeb273257c787b8a572fef"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a52e3ff05542b959e40a172dd48e9847c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad28accaefb8922023b6527bd2d8fa3e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:ad28accaefb8922023b6527bd2d8fa3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e3ff05542b959e40a172dd48e9847c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a52e3ff05542b959e40a172dd48e9847c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7250aa0d613f657301a7f4633f0e22f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a7250aa0d613f657301a7f4633f0e22f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9037ae22cfeb273257c787b8a572fef"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac9037ae22cfeb273257c787b8a572fef">EAX</a></td></tr>
<tr class="separator:ac9037ae22cfeb273257c787b8a572fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70dbffe313b5f83605967a401904337d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aff3a2d652a00266d71241454ee61c1e2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4c3d7b60abadabe6b2e585b2c34939c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a4c3d7b60abadabe6b2e585b2c34939c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#a4c3d7b60abadabe6b2e585b2c34939c1">More...</a><br /></td></tr>
<tr class="separator:a4c3d7b60abadabe6b2e585b2c34939c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf675eb164f5b16aa50e884962a729f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:adf675eb164f5b16aa50e884962a729f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#adf675eb164f5b16aa50e884962a729f5">More...</a><br /></td></tr>
<tr class="separator:adf675eb164f5b16aa50e884962a729f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf0662dfa6fe8c68d64188de33d4845b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:abf0662dfa6fe8c68d64188de33d4845b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#abf0662dfa6fe8c68d64188de33d4845b">More...</a><br /></td></tr>
<tr class="separator:abf0662dfa6fe8c68d64188de33d4845b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac03f46dcb56a06400ab4c815048363a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:aac03f46dcb56a06400ab4c815048363a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#aac03f46dcb56a06400ab4c815048363a">More...</a><br /></td></tr>
<tr class="separator:aac03f46dcb56a06400ab4c815048363a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a270cdd60f53fa6f47e8e35350c1e22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:a0a270cdd60f53fa6f47e8e35350c1e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#a0a270cdd60f53fa6f47e8e35350c1e22">More...</a><br /></td></tr>
<tr class="separator:a0a270cdd60f53fa6f47e8e35350c1e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac9c747a04cba73759fe408a79265c8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:aac9c747a04cba73759fe408a79265c8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#aac9c747a04cba73759fe408a79265c8f">More...</a><br /></td></tr>
<tr class="separator:aac9c747a04cba73759fe408a79265c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece870ae44398f5f8eb52839e69f7073"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:aece870ae44398f5f8eb52839e69f7073"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#aece870ae44398f5f8eb52839e69f7073">More...</a><br /></td></tr>
<tr class="separator:aece870ae44398f5f8eb52839e69f7073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976e04aeeae3d71b03d9345a1ed5874e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a976e04aeeae3d71b03d9345a1ed5874e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#a976e04aeeae3d71b03d9345a1ed5874e">More...</a><br /></td></tr>
<tr class="separator:a976e04aeeae3d71b03d9345a1ed5874e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44552acd7567eb15b0527c7465f56bf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a44552acd7567eb15b0527c7465f56bf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#a44552acd7567eb15b0527c7465f56bf6">More...</a><br /></td></tr>
<tr class="separator:a44552acd7567eb15b0527c7465f56bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c8a974d34bb1336c60d721b61edf4b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a1c8a974d34bb1336c60d721b61edf4b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#a1c8a974d34bb1336c60d721b61edf4b2">More...</a><br /></td></tr>
<tr class="separator:a1c8a974d34bb1336c60d721b61edf4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adceafbfc9814a9f15af49ae4e599b9f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:adceafbfc9814a9f15af49ae4e599b9f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#adceafbfc9814a9f15af49ae4e599b9f4">More...</a><br /></td></tr>
<tr class="separator:adceafbfc9814a9f15af49ae4e599b9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa290726fa5cd3de9dbc8a46513e37a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:afa290726fa5cd3de9dbc8a46513e37a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#afa290726fa5cd3de9dbc8a46513e37a6">More...</a><br /></td></tr>
<tr class="separator:afa290726fa5cd3de9dbc8a46513e37a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af470c56af9e240c3a3ff321edc86dc66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:af470c56af9e240c3a3ff321edc86dc66"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#af470c56af9e240c3a3ff321edc86dc66">More...</a><br /></td></tr>
<tr class="separator:af470c56af9e240c3a3ff321edc86dc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade5edcf725cc48fb8ec21ed7a4249506"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:ade5edcf725cc48fb8ec21ed7a4249506"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#ade5edcf725cc48fb8ec21ed7a4249506">More...</a><br /></td></tr>
<tr class="separator:ade5edcf725cc48fb8ec21ed7a4249506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab539180b1ae5a7709e50944beca407d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:ab539180b1ae5a7709e50944beca407d6"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#ab539180b1ae5a7709e50944beca407d6">More...</a><br /></td></tr>
<tr class="separator:ab539180b1ae5a7709e50944beca407d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a0cf1c16a168701e450b10943b345ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a7a0cf1c16a168701e450b10943b345ff"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#a7a0cf1c16a168701e450b10943b345ff">More...</a><br /></td></tr>
<tr class="separator:a7a0cf1c16a168701e450b10943b345ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9764aa49753d7f474837b04c429a2adf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a9764aa49753d7f474837b04c429a2adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#a9764aa49753d7f474837b04c429a2adf">More...</a><br /></td></tr>
<tr class="separator:a9764aa49753d7f474837b04c429a2adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa37278219ef27dd7900dcbad29e4a52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:afa37278219ef27dd7900dcbad29e4a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#afa37278219ef27dd7900dcbad29e4a52">More...</a><br /></td></tr>
<tr class="separator:afa37278219ef27dd7900dcbad29e4a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8ae4b412bd91928935bcddfb3a29ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a3e8ae4b412bd91928935bcddfb3a29ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#a3e8ae4b412bd91928935bcddfb3a29ac">More...</a><br /></td></tr>
<tr class="separator:a3e8ae4b412bd91928935bcddfb3a29ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb50ec980c608b866b3e722f15b6cf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:aaeb50ec980c608b866b3e722f15b6cf3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#aaeb50ec980c608b866b3e722f15b6cf3">More...</a><br /></td></tr>
<tr class="separator:aaeb50ec980c608b866b3e722f15b6cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ad0c3bff96183ec40a138de30f1faaf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a3ad0c3bff96183ec40a138de30f1faaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#a3ad0c3bff96183ec40a138de30f1faaf">More...</a><br /></td></tr>
<tr class="separator:a3ad0c3bff96183ec40a138de30f1faaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac65a22fa47954564940067c33be51f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:aaac65a22fa47954564940067c33be51f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#aaac65a22fa47954564940067c33be51f">More...</a><br /></td></tr>
<tr class="separator:aaac65a22fa47954564940067c33be51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8109387c99caa2a5f91866070af4399a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a8109387c99caa2a5f91866070af4399a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#a8109387c99caa2a5f91866070af4399a">More...</a><br /></td></tr>
<tr class="separator:a8109387c99caa2a5f91866070af4399a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3974f8b134fa2668fbc98944a3e36903"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:a3974f8b134fa2668fbc98944a3e36903"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#a3974f8b134fa2668fbc98944a3e36903">More...</a><br /></td></tr>
<tr class="separator:a3974f8b134fa2668fbc98944a3e36903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af21ce062ba5ae6961ccefb28f1120a98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:af21ce062ba5ae6961ccefb28f1120a98"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#af21ce062ba5ae6961ccefb28f1120a98">More...</a><br /></td></tr>
<tr class="separator:af21ce062ba5ae6961ccefb28f1120a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab25c273332dfd559074a66ceaf7aabb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:aab25c273332dfd559074a66ceaf7aabb"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#aab25c273332dfd559074a66ceaf7aabb">More...</a><br /></td></tr>
<tr class="separator:aab25c273332dfd559074a66ceaf7aabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af31a92626f780325da12936ef286386c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:af31a92626f780325da12936ef286386c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#af31a92626f780325da12936ef286386c">More...</a><br /></td></tr>
<tr class="separator:af31a92626f780325da12936ef286386c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c8794280b1d596e4ba6f0b2a3aa6c3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a6c8794280b1d596e4ba6f0b2a3aa6c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#a6c8794280b1d596e4ba6f0b2a3aa6c3d">More...</a><br /></td></tr>
<tr class="separator:a6c8794280b1d596e4ba6f0b2a3aa6c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66c74cd241224369563819bfbd60dee6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a66c74cd241224369563819bfbd60dee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#a66c74cd241224369563819bfbd60dee6">More...</a><br /></td></tr>
<tr class="separator:a66c74cd241224369563819bfbd60dee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df065054cf0745836cbace83dab3f36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a4df065054cf0745836cbace83dab3f36"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#a4df065054cf0745836cbace83dab3f36">More...</a><br /></td></tr>
<tr class="separator:a4df065054cf0745836cbace83dab3f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a754aa57f42145996f0cb3f52158d11cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a754aa57f42145996f0cb3f52158d11cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#a754aa57f42145996f0cb3f52158d11cc">More...</a><br /></td></tr>
<tr class="separator:a754aa57f42145996f0cb3f52158d11cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6af64f9f453c2af882329417d71bee1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:a6af64f9f453c2af882329417d71bee1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../dd/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d221_1_1_0d232.html#a6af64f9f453c2af882329417d71bee1c">More...</a><br /></td></tr>
<tr class="separator:a6af64f9f453c2af882329417d71bee1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff3a2d652a00266d71241454ee61c1e2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aff3a2d652a00266d71241454ee61c1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2acfce227a53669f93e7f4547b42b350"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a2acfce227a53669f93e7f4547b42b350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70dbffe313b5f83605967a401904337d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a70dbffe313b5f83605967a401904337d">EBX</a></td></tr>
<tr class="separator:a70dbffe313b5f83605967a401904337d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af63ebf416c9c0ccab4683620f2a88685"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8e9bc8247f0fd494b09cd94ee84eba8e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8d71a9e19e6a703c5bc93298572a3db3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a8d71a9e19e6a703c5bc93298572a3db3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a8d71a9e19e6a703c5bc93298572a3db3">More...</a><br /></td></tr>
<tr class="separator:a8d71a9e19e6a703c5bc93298572a3db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a028e8e6239347adc8f11511b3badc6d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a028e8e6239347adc8f11511b3badc6d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a028e8e6239347adc8f11511b3badc6d0">More...</a><br /></td></tr>
<tr class="separator:a028e8e6239347adc8f11511b3badc6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3858f46b25922f171498a9036f145061"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a3858f46b25922f171498a9036f145061"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a3858f46b25922f171498a9036f145061">More...</a><br /></td></tr>
<tr class="separator:a3858f46b25922f171498a9036f145061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3957a73b37786d746c1091af511023d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a3957a73b37786d746c1091af511023d4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a3957a73b37786d746c1091af511023d4">More...</a><br /></td></tr>
<tr class="separator:a3957a73b37786d746c1091af511023d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87118c5e577bb62af97fb56b51224978"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a87118c5e577bb62af97fb56b51224978"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a87118c5e577bb62af97fb56b51224978">More...</a><br /></td></tr>
<tr class="separator:a87118c5e577bb62af97fb56b51224978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f2ee51981cbd9790e78159cb029c207"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a9f2ee51981cbd9790e78159cb029c207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a9f2ee51981cbd9790e78159cb029c207">More...</a><br /></td></tr>
<tr class="separator:a9f2ee51981cbd9790e78159cb029c207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d79ba87724cd10c78ea590928c3bcb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a2d79ba87724cd10c78ea590928c3bcb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a2d79ba87724cd10c78ea590928c3bcb9">More...</a><br /></td></tr>
<tr class="separator:a2d79ba87724cd10c78ea590928c3bcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae379bcdf0ae124784c7f4a3ad7a50542"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:ae379bcdf0ae124784c7f4a3ad7a50542"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#ae379bcdf0ae124784c7f4a3ad7a50542">More...</a><br /></td></tr>
<tr class="separator:ae379bcdf0ae124784c7f4a3ad7a50542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5a8cd6562e25634d7b6e7261b76021"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a7f5a8cd6562e25634d7b6e7261b76021"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a7f5a8cd6562e25634d7b6e7261b76021">More...</a><br /></td></tr>
<tr class="separator:a7f5a8cd6562e25634d7b6e7261b76021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6568bb36859de91769d12b675919e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:adf6568bb36859de91769d12b675919e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#adf6568bb36859de91769d12b675919e2">More...</a><br /></td></tr>
<tr class="separator:adf6568bb36859de91769d12b675919e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39473e343615016ddf1bf9abe5da2208"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a39473e343615016ddf1bf9abe5da2208"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a39473e343615016ddf1bf9abe5da2208">More...</a><br /></td></tr>
<tr class="separator:a39473e343615016ddf1bf9abe5da2208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87deeedd66593d56e3c527160031af5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a87deeedd66593d56e3c527160031af5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a87deeedd66593d56e3c527160031af5a">More...</a><br /></td></tr>
<tr class="separator:a87deeedd66593d56e3c527160031af5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed918e4048d7b8287864a3ca02d98dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:aeed918e4048d7b8287864a3ca02d98dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#aeed918e4048d7b8287864a3ca02d98dd">More...</a><br /></td></tr>
<tr class="separator:aeed918e4048d7b8287864a3ca02d98dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e864318446a8d4f9d6622296ac0fb49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a9e864318446a8d4f9d6622296ac0fb49"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a9e864318446a8d4f9d6622296ac0fb49">More...</a><br /></td></tr>
<tr class="separator:a9e864318446a8d4f9d6622296ac0fb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad17bc8011547a7cf3b0727c96ef44d76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:ad17bc8011547a7cf3b0727c96ef44d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#ad17bc8011547a7cf3b0727c96ef44d76">More...</a><br /></td></tr>
<tr class="separator:ad17bc8011547a7cf3b0727c96ef44d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d2e1f8a510b03172e8e176ba9920be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:ab4d2e1f8a510b03172e8e176ba9920be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#ab4d2e1f8a510b03172e8e176ba9920be">More...</a><br /></td></tr>
<tr class="separator:ab4d2e1f8a510b03172e8e176ba9920be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ff6cba6499b2e51ef856eaef502d07f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a3ff6cba6499b2e51ef856eaef502d07f"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a3ff6cba6499b2e51ef856eaef502d07f">More...</a><br /></td></tr>
<tr class="separator:a3ff6cba6499b2e51ef856eaef502d07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d1a62ef2b834a0fdbed257aa3a7993"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:aa1d1a62ef2b834a0fdbed257aa3a7993"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#aa1d1a62ef2b834a0fdbed257aa3a7993">More...</a><br /></td></tr>
<tr class="separator:aa1d1a62ef2b834a0fdbed257aa3a7993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad66cc48beca61ed5d394ce24981a5753"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:ad66cc48beca61ed5d394ce24981a5753"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#ad66cc48beca61ed5d394ce24981a5753">More...</a><br /></td></tr>
<tr class="separator:ad66cc48beca61ed5d394ce24981a5753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fa0e8b0ee1502e747bb28ecab1244c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a3fa0e8b0ee1502e747bb28ecab1244c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a3fa0e8b0ee1502e747bb28ecab1244c9">More...</a><br /></td></tr>
<tr class="separator:a3fa0e8b0ee1502e747bb28ecab1244c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf6be6d2dcf9f47e32223c915f02c37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a4bf6be6d2dcf9f47e32223c915f02c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a4bf6be6d2dcf9f47e32223c915f02c37">More...</a><br /></td></tr>
<tr class="separator:a4bf6be6d2dcf9f47e32223c915f02c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a888c4bb97cc5ebffff0b471b579bdb9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a888c4bb97cc5ebffff0b471b579bdb9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a888c4bb97cc5ebffff0b471b579bdb9c">More...</a><br /></td></tr>
<tr class="separator:a888c4bb97cc5ebffff0b471b579bdb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ddfcab801edec24dec3214c17863dc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a4ddfcab801edec24dec3214c17863dc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a4ddfcab801edec24dec3214c17863dc2">More...</a><br /></td></tr>
<tr class="separator:a4ddfcab801edec24dec3214c17863dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a519c299fbe6c69ab80b1972441eb68cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a519c299fbe6c69ab80b1972441eb68cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a519c299fbe6c69ab80b1972441eb68cf">More...</a><br /></td></tr>
<tr class="separator:a519c299fbe6c69ab80b1972441eb68cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63199b8a2a5335b9a873e7ce53960a0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a63199b8a2a5335b9a873e7ce53960a0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a63199b8a2a5335b9a873e7ce53960a0e">More...</a><br /></td></tr>
<tr class="separator:a63199b8a2a5335b9a873e7ce53960a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d0ba7c5bd698ad88a5f03c00ecae18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:ad4d0ba7c5bd698ad88a5f03c00ecae18"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#ad4d0ba7c5bd698ad88a5f03c00ecae18">More...</a><br /></td></tr>
<tr class="separator:ad4d0ba7c5bd698ad88a5f03c00ecae18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9856e6793cc434473db5b6e78cfa609d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a9856e6793cc434473db5b6e78cfa609d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../db/dc8/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d224_1_1_0d264.html#a9856e6793cc434473db5b6e78cfa609d">More...</a><br /></td></tr>
<tr class="separator:a9856e6793cc434473db5b6e78cfa609d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e9bc8247f0fd494b09cd94ee84eba8e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8e9bc8247f0fd494b09cd94ee84eba8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e41a076de508c66274c58ef97f93ce9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a8e41a076de508c66274c58ef97f93ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af63ebf416c9c0ccab4683620f2a88685"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af63ebf416c9c0ccab4683620f2a88685">ECX</a></td></tr>
<tr class="separator:af63ebf416c9c0ccab4683620f2a88685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c537c5f7aa2e39c63f64cfc569bae2f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3dacf6a7c8bd17c3c04bcc76755d37ce"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9483aa971d6e6b9320bdb6f3d21d9d42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a9483aa971d6e6b9320bdb6f3d21d9d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a9483aa971d6e6b9320bdb6f3d21d9d42">More...</a><br /></td></tr>
<tr class="separator:a9483aa971d6e6b9320bdb6f3d21d9d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ab36aeee49ddde98a0771b9ea13ce9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:af3ab36aeee49ddde98a0771b9ea13ce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#af3ab36aeee49ddde98a0771b9ea13ce9">More...</a><br /></td></tr>
<tr class="separator:af3ab36aeee49ddde98a0771b9ea13ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9552866b0e9c7f43332535d8e349ab4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a9552866b0e9c7f43332535d8e349ab4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a9552866b0e9c7f43332535d8e349ab4a">More...</a><br /></td></tr>
<tr class="separator:a9552866b0e9c7f43332535d8e349ab4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407490d62eb103c5ab6ad4aa7055b918"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a407490d62eb103c5ab6ad4aa7055b918"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a407490d62eb103c5ab6ad4aa7055b918">More...</a><br /></td></tr>
<tr class="separator:a407490d62eb103c5ab6ad4aa7055b918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2d06344fe5b433823d8016f08a2b85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:abc2d06344fe5b433823d8016f08a2b85"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#abc2d06344fe5b433823d8016f08a2b85">More...</a><br /></td></tr>
<tr class="separator:abc2d06344fe5b433823d8016f08a2b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce01e8f65a4fbf2020d01df0e2e612f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:adce01e8f65a4fbf2020d01df0e2e612f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#adce01e8f65a4fbf2020d01df0e2e612f">More...</a><br /></td></tr>
<tr class="separator:adce01e8f65a4fbf2020d01df0e2e612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95510dc2695cef5f9d5ee69f6463a4c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a95510dc2695cef5f9d5ee69f6463a4c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a95510dc2695cef5f9d5ee69f6463a4c1">More...</a><br /></td></tr>
<tr class="separator:a95510dc2695cef5f9d5ee69f6463a4c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabcb1fa33481dd7334c42fea24b1fd8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:aabcb1fa33481dd7334c42fea24b1fd8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#aabcb1fa33481dd7334c42fea24b1fd8c">More...</a><br /></td></tr>
<tr class="separator:aabcb1fa33481dd7334c42fea24b1fd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a855382edf937c01f80b8b92070011d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a4a855382edf937c01f80b8b92070011d"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a4a855382edf937c01f80b8b92070011d">More...</a><br /></td></tr>
<tr class="separator:a4a855382edf937c01f80b8b92070011d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6137525d5a7cdb7119b60817c3b9656"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:af6137525d5a7cdb7119b60817c3b9656"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#af6137525d5a7cdb7119b60817c3b9656">More...</a><br /></td></tr>
<tr class="separator:af6137525d5a7cdb7119b60817c3b9656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7a85355595763fbb775548b4eb7d00d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:ac7a85355595763fbb775548b4eb7d00d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#ac7a85355595763fbb775548b4eb7d00d">More...</a><br /></td></tr>
<tr class="separator:ac7a85355595763fbb775548b4eb7d00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be1ff4f8a86ffecbd037307bd8d801a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a7be1ff4f8a86ffecbd037307bd8d801a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a7be1ff4f8a86ffecbd037307bd8d801a">More...</a><br /></td></tr>
<tr class="separator:a7be1ff4f8a86ffecbd037307bd8d801a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e59ac23ead1d7783869f91d98540d8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a8e59ac23ead1d7783869f91d98540d8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a8e59ac23ead1d7783869f91d98540d8b">More...</a><br /></td></tr>
<tr class="separator:a8e59ac23ead1d7783869f91d98540d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7202b075e94190a12235fb863830ba9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a7202b075e94190a12235fb863830ba9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a7202b075e94190a12235fb863830ba9f">More...</a><br /></td></tr>
<tr class="separator:a7202b075e94190a12235fb863830ba9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09fb50f9dcc26b1b381135600a3de5f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a09fb50f9dcc26b1b381135600a3de5f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a09fb50f9dcc26b1b381135600a3de5f7">More...</a><br /></td></tr>
<tr class="separator:a09fb50f9dcc26b1b381135600a3de5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f4e03f693dc553c2926eac146fe5e4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a5f4e03f693dc553c2926eac146fe5e4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a5f4e03f693dc553c2926eac146fe5e4a">More...</a><br /></td></tr>
<tr class="separator:a5f4e03f693dc553c2926eac146fe5e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eac7459ba714293aeaaf5b984f70ef9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a3eac7459ba714293aeaaf5b984f70ef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a3eac7459ba714293aeaaf5b984f70ef9">More...</a><br /></td></tr>
<tr class="separator:a3eac7459ba714293aeaaf5b984f70ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee3eccaa812254ce4045dad5ea0461a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:abee3eccaa812254ce4045dad5ea0461a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#abee3eccaa812254ce4045dad5ea0461a">More...</a><br /></td></tr>
<tr class="separator:abee3eccaa812254ce4045dad5ea0461a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c9e5e3a07fcb058b8a0477fce29b11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a19c9e5e3a07fcb058b8a0477fce29b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a19c9e5e3a07fcb058b8a0477fce29b11">More...</a><br /></td></tr>
<tr class="separator:a19c9e5e3a07fcb058b8a0477fce29b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae0eb5a23866230b40a941497e6eec9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:aae0eb5a23866230b40a941497e6eec9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#aae0eb5a23866230b40a941497e6eec9d">More...</a><br /></td></tr>
<tr class="separator:aae0eb5a23866230b40a941497e6eec9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a32660e1a47ef570c0c435fb82229a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a1a32660e1a47ef570c0c435fb82229a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a1a32660e1a47ef570c0c435fb82229a0">More...</a><br /></td></tr>
<tr class="separator:a1a32660e1a47ef570c0c435fb82229a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23a20c0e2fed4d65aba2125385dfeccb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a23a20c0e2fed4d65aba2125385dfeccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a23a20c0e2fed4d65aba2125385dfeccb">More...</a><br /></td></tr>
<tr class="separator:a23a20c0e2fed4d65aba2125385dfeccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4bcc288d129ad035e15c598e6190ca8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:aa4bcc288d129ad035e15c598e6190ca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#aa4bcc288d129ad035e15c598e6190ca8">More...</a><br /></td></tr>
<tr class="separator:aa4bcc288d129ad035e15c598e6190ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6da29b477dc9423224f2d782f933e815"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a6da29b477dc9423224f2d782f933e815"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a6da29b477dc9423224f2d782f933e815">More...</a><br /></td></tr>
<tr class="separator:a6da29b477dc9423224f2d782f933e815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40b5342a95dcb623df39bea1c1d9a3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:aa40b5342a95dcb623df39bea1c1d9a3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#aa40b5342a95dcb623df39bea1c1d9a3e">More...</a><br /></td></tr>
<tr class="separator:aa40b5342a95dcb623df39bea1c1d9a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3794884ec1338f4dd2497dab0a4ce7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:ae3794884ec1338f4dd2497dab0a4ce7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#ae3794884ec1338f4dd2497dab0a4ce7a">More...</a><br /></td></tr>
<tr class="separator:ae3794884ec1338f4dd2497dab0a4ce7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784859306f5cd146e713992a2c163cb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a784859306f5cd146e713992a2c163cb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a784859306f5cd146e713992a2c163cb3">More...</a><br /></td></tr>
<tr class="separator:a784859306f5cd146e713992a2c163cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99a106f072abcbbe208f83a599383c28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:a99a106f072abcbbe208f83a599383c28"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a99a106f072abcbbe208f83a599383c28">More...</a><br /></td></tr>
<tr class="separator:a99a106f072abcbbe208f83a599383c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa5052a788aefff6ac1185f01417433"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a6fa5052a788aefff6ac1185f01417433"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#a6fa5052a788aefff6ac1185f01417433">More...</a><br /></td></tr>
<tr class="separator:a6fa5052a788aefff6ac1185f01417433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc8b5a74bbd214e988233d3f9822056f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:abc8b5a74bbd214e988233d3f9822056f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d0/d61/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d286.html#abc8b5a74bbd214e988233d3f9822056f">More...</a><br /></td></tr>
<tr class="separator:abc8b5a74bbd214e988233d3f9822056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dacf6a7c8bd17c3c04bcc76755d37ce"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3dacf6a7c8bd17c3c04bcc76755d37ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca58542bbb9033653fa194df201bb9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:adca58542bbb9033653fa194df201bb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c537c5f7aa2e39c63f64cfc569bae2f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a2c537c5f7aa2e39c63f64cfc569bae2f">EDX</a></td></tr>
<tr class="separator:a2c537c5f7aa2e39c63f64cfc569bae2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac9037ae22cfeb273257c787b8a572fef">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a70dbffe313b5f83605967a401904337d">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af63ebf416c9c0ccab4683620f2a88685">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a2c537c5f7aa2e39c63f64cfc569bae2f">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a2c537c5f7aa2e39c63f64cfc569bae2f"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a2c537c5f7aa2e39c63f64cfc569bae2f">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@227 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a70dbffe313b5f83605967a401904337d"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a70dbffe313b5f83605967a401904337d">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@221 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ac9037ae22cfeb273257c787b8a572fef"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac9037ae22cfeb273257c787b8a572fef">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@220 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_af63ebf416c9c0ccab4683620f2a88685"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af63ebf416c9c0ccab4683620f2a88685">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@224 ECX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac9037ae22cfeb273257c787b8a572fef">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a70dbffe313b5f83605967a401904337d">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af63ebf416c9c0ccab4683620f2a88685">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a2c537c5f7aa2e39c63f64cfc569bae2f">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="ac9037ae22cfeb273257c787b8a572fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9037ae22cfeb273257c787b8a572fef">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a70dbffe313b5f83605967a401904337d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70dbffe313b5f83605967a401904337d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="af63ebf416c9c0ccab4683620f2a88685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af63ebf416c9c0ccab4683620f2a88685">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a2c537c5f7aa2e39c63f64cfc569bae2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c537c5f7aa2e39c63f64cfc569bae2f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
