Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 14 02:03:20 2025
| Host         : DESKTOP-KMJ9JAC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.584        0.000                      0                  106        0.187        0.000                      0                  106        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.584        0.000                      0                  106        0.187        0.000                      0                  106        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 BR_generator/baud_limit_Rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BR_generator/baud_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 2.338ns (53.108%)  route 2.064ns (46.892%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    BR_generator/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  BR_generator/baud_limit_Rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419     5.738 r  BR_generator/baud_limit_Rx_reg[6]/Q
                         net (fo=12, routed)          0.984     6.722    BR_generator/baud_limit_Rx[6]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.299     7.021 r  BR_generator/baud_count1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.021    BR_generator/baud_count1_carry__0_i_7_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.553 r  BR_generator/baud_count1_carry__0/CO[3]
                         net (fo=18, routed)          1.080     8.633    BR_generator/baud_count1
    SLICE_X4Y81          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.159 r  BR_generator/baud_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    BR_generator/baud_count_reg[0]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  BR_generator/baud_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.273    BR_generator/baud_count_reg[4]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  BR_generator/baud_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.387    BR_generator/baud_count_reg[8]_i_1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.721 r  BR_generator/baud_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.721    BR_generator/baud_count_reg[12]_i_1_n_6
    SLICE_X4Y84          FDCE                                         r  BR_generator/baud_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.597    15.020    BR_generator/clk_IBUF_BUFG
    SLICE_X4Y84          FDCE                                         r  BR_generator/baud_count_reg[13]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y84          FDCE (Setup_fdce_C_D)        0.062    15.305    BR_generator/baud_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 BR_generator/baud_limit_Rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BR_generator/baud_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 2.317ns (52.884%)  route 2.064ns (47.116%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    BR_generator/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  BR_generator/baud_limit_Rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419     5.738 r  BR_generator/baud_limit_Rx_reg[6]/Q
                         net (fo=12, routed)          0.984     6.722    BR_generator/baud_limit_Rx[6]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.299     7.021 r  BR_generator/baud_count1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.021    BR_generator/baud_count1_carry__0_i_7_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.553 r  BR_generator/baud_count1_carry__0/CO[3]
                         net (fo=18, routed)          1.080     8.633    BR_generator/baud_count1
    SLICE_X4Y81          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.159 r  BR_generator/baud_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    BR_generator/baud_count_reg[0]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  BR_generator/baud_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.273    BR_generator/baud_count_reg[4]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  BR_generator/baud_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.387    BR_generator/baud_count_reg[8]_i_1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.700 r  BR_generator/baud_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.700    BR_generator/baud_count_reg[12]_i_1_n_4
    SLICE_X4Y84          FDCE                                         r  BR_generator/baud_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.597    15.020    BR_generator/clk_IBUF_BUFG
    SLICE_X4Y84          FDCE                                         r  BR_generator/baud_count_reg[15]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y84          FDCE (Setup_fdce_C_D)        0.062    15.305    BR_generator/baud_count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 BR_generator/baud_limit_Rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BR_generator/baud_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 2.243ns (52.074%)  route 2.064ns (47.926%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    BR_generator/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  BR_generator/baud_limit_Rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419     5.738 r  BR_generator/baud_limit_Rx_reg[6]/Q
                         net (fo=12, routed)          0.984     6.722    BR_generator/baud_limit_Rx[6]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.299     7.021 r  BR_generator/baud_count1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.021    BR_generator/baud_count1_carry__0_i_7_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.553 r  BR_generator/baud_count1_carry__0/CO[3]
                         net (fo=18, routed)          1.080     8.633    BR_generator/baud_count1
    SLICE_X4Y81          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.159 r  BR_generator/baud_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    BR_generator/baud_count_reg[0]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  BR_generator/baud_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.273    BR_generator/baud_count_reg[4]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  BR_generator/baud_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.387    BR_generator/baud_count_reg[8]_i_1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.626 r  BR_generator/baud_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.626    BR_generator/baud_count_reg[12]_i_1_n_5
    SLICE_X4Y84          FDCE                                         r  BR_generator/baud_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.597    15.020    BR_generator/clk_IBUF_BUFG
    SLICE_X4Y84          FDCE                                         r  BR_generator/baud_count_reg[14]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y84          FDCE (Setup_fdce_C_D)        0.062    15.305    BR_generator/baud_count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 BR_generator/baud_limit_Rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BR_generator/baud_count_Rx_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 2.504ns (57.997%)  route 1.813ns (42.002%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    BR_generator/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  BR_generator/baud_limit_Rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419     5.738 r  BR_generator/baud_limit_Rx_reg[6]/Q
                         net (fo=12, routed)          0.829     6.567    BR_generator/baud_limit_Rx[6]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.299     6.866 r  BR_generator/baud_count_Rx1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.866    BR_generator/baud_count_Rx1_carry_i_7_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  BR_generator/baud_count_Rx1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.416    BR_generator/baud_count_Rx1_carry_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  BR_generator/baud_count_Rx1_carry__0/CO[3]
                         net (fo=18, routed)          0.985     8.514    BR_generator/baud_count_Rx1
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.124     8.638 r  BR_generator/baud_count_Rx[4]_i_4/O
                         net (fo=1, routed)           0.000     8.638    BR_generator/baud_count_Rx[4]_i_4_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.188 r  BR_generator/baud_count_Rx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.188    BR_generator/baud_count_Rx_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  BR_generator/baud_count_Rx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    BR_generator/baud_count_Rx_reg[8]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.636 r  BR_generator/baud_count_Rx_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.636    BR_generator/baud_count_Rx_reg[12]_i_1_n_6
    SLICE_X0Y86          FDCE                                         r  BR_generator/baud_count_Rx_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.600    15.023    BR_generator/clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  BR_generator/baud_count_Rx_reg[13]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    BR_generator/baud_count_Rx_reg[13]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 BR_generator/baud_limit_Rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BR_generator/baud_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 2.227ns (51.895%)  route 2.064ns (48.105%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    BR_generator/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  BR_generator/baud_limit_Rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419     5.738 r  BR_generator/baud_limit_Rx_reg[6]/Q
                         net (fo=12, routed)          0.984     6.722    BR_generator/baud_limit_Rx[6]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.299     7.021 r  BR_generator/baud_count1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.021    BR_generator/baud_count1_carry__0_i_7_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.553 r  BR_generator/baud_count1_carry__0/CO[3]
                         net (fo=18, routed)          1.080     8.633    BR_generator/baud_count1
    SLICE_X4Y81          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.159 r  BR_generator/baud_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    BR_generator/baud_count_reg[0]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  BR_generator/baud_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.273    BR_generator/baud_count_reg[4]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.387 r  BR_generator/baud_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.387    BR_generator/baud_count_reg[8]_i_1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.610 r  BR_generator/baud_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.610    BR_generator/baud_count_reg[12]_i_1_n_7
    SLICE_X4Y84          FDCE                                         r  BR_generator/baud_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.597    15.020    BR_generator/clk_IBUF_BUFG
    SLICE_X4Y84          FDCE                                         r  BR_generator/baud_count_reg[12]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y84          FDCE (Setup_fdce_C_D)        0.062    15.305    BR_generator/baud_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 BR_generator/baud_limit_Rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BR_generator/baud_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 2.224ns (51.862%)  route 2.064ns (48.138%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    BR_generator/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  BR_generator/baud_limit_Rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419     5.738 r  BR_generator/baud_limit_Rx_reg[6]/Q
                         net (fo=12, routed)          0.984     6.722    BR_generator/baud_limit_Rx[6]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.299     7.021 r  BR_generator/baud_count1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.021    BR_generator/baud_count1_carry__0_i_7_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.553 r  BR_generator/baud_count1_carry__0/CO[3]
                         net (fo=18, routed)          1.080     8.633    BR_generator/baud_count1
    SLICE_X4Y81          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.159 r  BR_generator/baud_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    BR_generator/baud_count_reg[0]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  BR_generator/baud_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.273    BR_generator/baud_count_reg[4]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.607 r  BR_generator/baud_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.607    BR_generator/baud_count_reg[8]_i_1_n_6
    SLICE_X4Y83          FDCE                                         r  BR_generator/baud_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.596    15.019    BR_generator/clk_IBUF_BUFG
    SLICE_X4Y83          FDCE                                         r  BR_generator/baud_count_reg[9]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y83          FDCE (Setup_fdce_C_D)        0.062    15.304    BR_generator/baud_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 BR_generator/baud_limit_Rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BR_generator/baud_count_Rx_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 2.483ns (57.792%)  route 1.813ns (42.208%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    BR_generator/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  BR_generator/baud_limit_Rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419     5.738 r  BR_generator/baud_limit_Rx_reg[6]/Q
                         net (fo=12, routed)          0.829     6.567    BR_generator/baud_limit_Rx[6]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.299     6.866 r  BR_generator/baud_count_Rx1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.866    BR_generator/baud_count_Rx1_carry_i_7_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  BR_generator/baud_count_Rx1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.416    BR_generator/baud_count_Rx1_carry_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  BR_generator/baud_count_Rx1_carry__0/CO[3]
                         net (fo=18, routed)          0.985     8.514    BR_generator/baud_count_Rx1
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.124     8.638 r  BR_generator/baud_count_Rx[4]_i_4/O
                         net (fo=1, routed)           0.000     8.638    BR_generator/baud_count_Rx[4]_i_4_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.188 r  BR_generator/baud_count_Rx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.188    BR_generator/baud_count_Rx_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  BR_generator/baud_count_Rx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    BR_generator/baud_count_Rx_reg[8]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.615 r  BR_generator/baud_count_Rx_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.615    BR_generator/baud_count_Rx_reg[12]_i_1_n_4
    SLICE_X0Y86          FDCE                                         r  BR_generator/baud_count_Rx_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.600    15.023    BR_generator/clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  BR_generator/baud_count_Rx_reg[15]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    BR_generator/baud_count_Rx_reg[15]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 BR_generator/baud_limit_Rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BR_generator/baud_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 2.203ns (51.625%)  route 2.064ns (48.375%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    BR_generator/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  BR_generator/baud_limit_Rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419     5.738 r  BR_generator/baud_limit_Rx_reg[6]/Q
                         net (fo=12, routed)          0.984     6.722    BR_generator/baud_limit_Rx[6]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.299     7.021 r  BR_generator/baud_count1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.021    BR_generator/baud_count1_carry__0_i_7_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.553 r  BR_generator/baud_count1_carry__0/CO[3]
                         net (fo=18, routed)          1.080     8.633    BR_generator/baud_count1
    SLICE_X4Y81          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.159 r  BR_generator/baud_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    BR_generator/baud_count_reg[0]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  BR_generator/baud_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.273    BR_generator/baud_count_reg[4]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.586 r  BR_generator/baud_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.586    BR_generator/baud_count_reg[8]_i_1_n_4
    SLICE_X4Y83          FDCE                                         r  BR_generator/baud_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.596    15.019    BR_generator/clk_IBUF_BUFG
    SLICE_X4Y83          FDCE                                         r  BR_generator/baud_count_reg[11]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y83          FDCE (Setup_fdce_C_D)        0.062    15.304    BR_generator/baud_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 BR_generator/baud_limit_Rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BR_generator/baud_count_Rx_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 2.409ns (57.052%)  route 1.813ns (42.947%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    BR_generator/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  BR_generator/baud_limit_Rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419     5.738 r  BR_generator/baud_limit_Rx_reg[6]/Q
                         net (fo=12, routed)          0.829     6.567    BR_generator/baud_limit_Rx[6]
    SLICE_X1Y84          LUT4 (Prop_lut4_I2_O)        0.299     6.866 r  BR_generator/baud_count_Rx1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.866    BR_generator/baud_count_Rx1_carry_i_7_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  BR_generator/baud_count_Rx1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.416    BR_generator/baud_count_Rx1_carry_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  BR_generator/baud_count_Rx1_carry__0/CO[3]
                         net (fo=18, routed)          0.985     8.514    BR_generator/baud_count_Rx1
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.124     8.638 r  BR_generator/baud_count_Rx[4]_i_4/O
                         net (fo=1, routed)           0.000     8.638    BR_generator/baud_count_Rx[4]_i_4_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.188 r  BR_generator/baud_count_Rx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.188    BR_generator/baud_count_Rx_reg[4]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.302 r  BR_generator/baud_count_Rx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    BR_generator/baud_count_Rx_reg[8]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.541 r  BR_generator/baud_count_Rx_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.541    BR_generator/baud_count_Rx_reg[12]_i_1_n_5
    SLICE_X0Y86          FDCE                                         r  BR_generator/baud_count_Rx_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.600    15.023    BR_generator/clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  BR_generator/baud_count_Rx_reg[14]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    BR_generator/baud_count_Rx_reg[14]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 BR_generator/baud_limit_Rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BR_generator/baud_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 2.129ns (50.771%)  route 2.064ns (49.229%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.716     5.319    BR_generator/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  BR_generator/baud_limit_Rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419     5.738 r  BR_generator/baud_limit_Rx_reg[6]/Q
                         net (fo=12, routed)          0.984     6.722    BR_generator/baud_limit_Rx[6]
    SLICE_X5Y83          LUT3 (Prop_lut3_I1_O)        0.299     7.021 r  BR_generator/baud_count1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.021    BR_generator/baud_count1_carry__0_i_7_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.553 r  BR_generator/baud_count1_carry__0/CO[3]
                         net (fo=18, routed)          1.080     8.633    BR_generator/baud_count1
    SLICE_X4Y81          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.159 r  BR_generator/baud_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.159    BR_generator/baud_count_reg[0]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.273 r  BR_generator/baud_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.273    BR_generator/baud_count_reg[4]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.512 r  BR_generator/baud_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.512    BR_generator/baud_count_reg[8]_i_1_n_5
    SLICE_X4Y83          FDCE                                         r  BR_generator/baud_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.596    15.019    BR_generator/clk_IBUF_BUFG
    SLICE_X4Y83          FDCE                                         r  BR_generator/baud_count_reg[10]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y83          FDCE (Setup_fdce_C_D)        0.062    15.304    BR_generator/baud_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 receiver_1/data_buffer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_1/Rx_data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    receiver_1/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  receiver_1/data_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  receiver_1/data_buffer_reg[7]/Q
                         net (fo=2, routed)           0.123     1.777    receiver_1/data_buffer_reg_n_0_[7]
    SLICE_X0Y76          FDCE                                         r  receiver_1/Rx_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.862     2.027    receiver_1/clk_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  receiver_1/Rx_data_out_reg[7]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X0Y76          FDCE (Hold_fdce_C_D)         0.066     1.590    receiver_1/Rx_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 transmitter_1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_1/bit_index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.501%)  route 0.083ns (28.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.597     1.516    transmitter_1/clk_IBUF_BUFG
    SLICE_X6Y82          FDCE                                         r  transmitter_1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.164     1.680 r  transmitter_1/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.083     1.764    transmitter_1/FSM_sequential_state_reg_n_0_[0]
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.045     1.809 r  transmitter_1/bit_index[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    transmitter_1/bit_index[2]_i_1__0_n_0
    SLICE_X7Y82          FDCE                                         r  transmitter_1/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    transmitter_1/clk_IBUF_BUFG
    SLICE_X7Y82          FDCE                                         r  transmitter_1/bit_index_reg[2]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X7Y82          FDCE (Hold_fdce_C_D)         0.092     1.621    transmitter_1/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 receiver_1/data_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_1/Rx_data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    receiver_1/clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  receiver_1/data_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  receiver_1/data_buffer_reg[3]/Q
                         net (fo=2, routed)           0.112     1.789    receiver_1/data_buffer_reg_n_0_[3]
    SLICE_X1Y78          FDCE                                         r  receiver_1/Rx_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     2.030    receiver_1/clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  receiver_1/Rx_data_out_reg[3]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y78          FDCE (Hold_fdce_C_D)         0.072     1.599    receiver_1/Rx_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 receiver_1/data_buffer_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_1/Rx_data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.925%)  route 0.131ns (48.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    receiver_1/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  receiver_1/data_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  receiver_1/data_buffer_reg[5]/Q
                         net (fo=2, routed)           0.131     1.785    receiver_1/data_buffer_reg_n_0_[5]
    SLICE_X0Y76          FDCE                                         r  receiver_1/Rx_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.862     2.027    receiver_1/clk_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  receiver_1/Rx_data_out_reg[5]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X0Y76          FDCE (Hold_fdce_C_D)         0.070     1.594    receiver_1/Rx_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 receiver_1/data_buffer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_1/Rx_data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.679%)  route 0.106ns (39.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    receiver_1/clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  receiver_1/data_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  receiver_1/data_buffer_reg[1]/Q
                         net (fo=2, routed)           0.106     1.784    receiver_1/data_buffer_reg_n_0_[1]
    SLICE_X1Y78          FDCE                                         r  receiver_1/Rx_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     2.030    receiver_1/clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  receiver_1/Rx_data_out_reg[1]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y78          FDCE (Hold_fdce_C_D)         0.047     1.574    receiver_1/Rx_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 transmitter_1/bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_1/bit_index_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.597     1.516    transmitter_1/clk_IBUF_BUFG
    SLICE_X7Y82          FDCE                                         r  transmitter_1/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.128     1.644 r  transmitter_1/bit_index_reg[1]/Q
                         net (fo=5, routed)           0.082     1.726    transmitter_1/bit_index_reg_n_0_[1]
    SLICE_X7Y82          LUT6 (Prop_lut6_I3_O)        0.099     1.825 r  transmitter_1/bit_index[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.825    transmitter_1/bit_index[3]_i_2__0_n_0
    SLICE_X7Y82          FDCE                                         r  transmitter_1/bit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    transmitter_1/clk_IBUF_BUFG
    SLICE_X7Y82          FDCE                                         r  transmitter_1/bit_index_reg[3]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X7Y82          FDCE (Hold_fdce_C_D)         0.092     1.608    transmitter_1/bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 receiver_1/bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_1/data_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    receiver_1/clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  receiver_1/bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  receiver_1/bit_index_reg[0]/Q
                         net (fo=12, routed)          0.155     1.809    receiver_1/bit_index_reg_n_0_[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I3_O)        0.045     1.854 r  receiver_1/data_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.854    receiver_1/data_buffer[5]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  receiver_1/data_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     2.029    receiver_1/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  receiver_1/data_buffer_reg[5]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y77          FDCE (Hold_fdce_C_D)         0.091     1.617    receiver_1/data_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 receiver_1/bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_1/data_buffer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    receiver_1/clk_IBUF_BUFG
    SLICE_X1Y77          FDCE                                         r  receiver_1/bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  receiver_1/bit_index_reg[0]/Q
                         net (fo=12, routed)          0.156     1.810    receiver_1/bit_index_reg_n_0_[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I3_O)        0.045     1.855 r  receiver_1/data_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     1.855    receiver_1/data_buffer[7]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  receiver_1/data_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     2.029    receiver_1/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  receiver_1/data_buffer_reg[7]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y77          FDCE (Hold_fdce_C_D)         0.092     1.618    receiver_1/data_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 receiver_1/data_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_1/data_buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    receiver_1/clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  receiver_1/data_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  receiver_1/data_buffer_reg[3]/Q
                         net (fo=2, routed)           0.149     1.827    receiver_1/data_buffer_reg_n_0_[3]
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.872 r  receiver_1/data_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.872    receiver_1/data_buffer[3]_i_1_n_0
    SLICE_X2Y78          FDCE                                         r  receiver_1/data_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     2.030    receiver_1/clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  receiver_1/data_buffer_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.121     1.634    receiver_1/data_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 transmitter_1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_1/Tx_data_out_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.803%)  route 0.135ns (39.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.597     1.516    transmitter_1/clk_IBUF_BUFG
    SLICE_X6Y82          FDCE                                         r  transmitter_1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.164     1.680 r  transmitter_1/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.135     1.815    transmitter_1/FSM_sequential_state_reg_n_0_[0]
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.045     1.860 r  transmitter_1/Tx_data_out_i_1/O
                         net (fo=1, routed)           0.000     1.860    transmitter_1/Tx_data_out_i_1_n_0
    SLICE_X5Y81          FDPE                                         r  transmitter_1/Tx_data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     2.030    transmitter_1/clk_IBUF_BUFG
    SLICE_X5Y81          FDPE                                         r  transmitter_1/Tx_data_out_reg/C
                         clock pessimism             -0.500     1.529    
    SLICE_X5Y81          FDPE (Hold_fdpe_C_D)         0.092     1.621    transmitter_1/Tx_data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     BR_generator/baud_count_Rx_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     BR_generator/baud_count_Rx_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     BR_generator/baud_count_Rx_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     BR_generator/baud_count_Rx_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     BR_generator/baud_count_Rx_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     BR_generator/baud_count_Rx_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     BR_generator/baud_count_Rx_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     BR_generator/baud_count_Rx_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     BR_generator/baud_count_Rx_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     BR_generator/baud_count_Rx_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     BR_generator/baud_count_Rx_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     BR_generator/baud_count_Rx_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     BR_generator/baud_count_Rx_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     BR_generator/baud_count_Rx_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     BR_generator/baud_count_Rx_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     BR_generator/baud_count_Rx_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     BR_generator/baud_count_Rx_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     BR_generator/baud_count_Rx_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     BR_generator/baud_count_Rx_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     BR_generator/baud_count_Rx_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     BR_generator/baud_count_Rx_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     BR_generator/baud_count_Rx_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     BR_generator/baud_count_Rx_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     BR_generator/baud_count_Rx_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     BR_generator/baud_count_Rx_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     BR_generator/baud_count_Rx_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     BR_generator/baud_count_Rx_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     BR_generator/baud_count_Rx_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     BR_generator/baud_count_Rx_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receiver_1/Rx_data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.885ns  (logic 4.009ns (58.218%)  route 2.877ns (41.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    receiver_1/clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  receiver_1/Rx_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  receiver_1/Rx_data_out_reg[2]/Q
                         net (fo=1, routed)           2.877     8.647    data_out_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.199 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.199    data_out[2]
    J13                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_1/Rx_data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.614ns  (logic 3.976ns (60.122%)  route 2.637ns (39.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    receiver_1/clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  receiver_1/Rx_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  receiver_1/Rx_data_out_reg[0]/Q
                         net (fo=1, routed)           2.637     8.407    data_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.928 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.928    data_out[0]
    H17                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_1/Rx_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.306ns  (logic 3.991ns (63.294%)  route 2.315ns (36.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    receiver_1/clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  receiver_1/Rx_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  receiver_1/Rx_data_out_reg[1]/Q
                         net (fo=1, routed)           2.315     8.084    data_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.620 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.620    data_out[1]
    K15                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_1/Rx_data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.260ns  (logic 4.146ns (66.234%)  route 2.114ns (33.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    receiver_1/clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  receiver_1/Rx_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  receiver_1/Rx_data_out_reg[6]/Q
                         net (fo=1, routed)           2.114     7.846    data_out_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.727    11.573 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.573    data_out[6]
    U17                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_1/Rx_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.160ns  (logic 4.146ns (67.301%)  route 2.014ns (32.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    receiver_1/clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  receiver_1/Rx_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.419     5.733 r  receiver_1/Rx_data_out_reg[4]/Q
                         net (fo=1, routed)           2.014     7.747    data_out_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.727    11.474 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.474    data_out[4]
    R18                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_1/Rx_data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.120ns  (logic 4.008ns (65.485%)  route 2.112ns (34.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.707     5.310    receiver_1/clk_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  receiver_1/Rx_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  receiver_1/Rx_data_out_reg[5]/Q
                         net (fo=1, routed)           2.112     7.878    data_out_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    11.430 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.430    data_out[5]
    V17                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_1/Rx_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.964ns  (logic 4.011ns (67.261%)  route 1.952ns (32.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.707     5.310    receiver_1/clk_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  receiver_1/Rx_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  receiver_1/Rx_data_out_reg[7]/Q
                         net (fo=1, routed)           1.952     7.718    data_out_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    11.273 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.273    data_out[7]
    U16                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_1/Rx_data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.875ns  (logic 4.007ns (68.202%)  route 1.868ns (31.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.711     5.314    receiver_1/clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  receiver_1/Rx_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  receiver_1/Rx_data_out_reg[3]/Q
                         net (fo=1, routed)           1.868     7.638    data_out_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.188 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.188    data_out[3]
    N14                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receiver_1/Rx_data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.392ns (76.951%)  route 0.417ns (23.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    receiver_1/clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  receiver_1/Rx_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  receiver_1/Rx_data_out_reg[3]/Q
                         net (fo=1, routed)           0.417     2.071    data_out_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.323 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.323    data_out[3]
    N14                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_1/Rx_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.397ns (74.409%)  route 0.480ns (25.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.511    receiver_1/clk_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  receiver_1/Rx_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  receiver_1/Rx_data_out_reg[7]/Q
                         net (fo=1, routed)           0.480     2.133    data_out_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.389 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.389    data_out[7]
    U16                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_1/Rx_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.434ns (74.955%)  route 0.479ns (25.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    receiver_1/clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  receiver_1/Rx_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.128     1.641 r  receiver_1/Rx_data_out_reg[4]/Q
                         net (fo=1, routed)           0.479     2.121    data_out_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.306     3.427 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.427    data_out[4]
    R18                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_1/Rx_data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.393ns (72.057%)  route 0.540ns (27.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.511    receiver_1/clk_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  receiver_1/Rx_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  receiver_1/Rx_data_out_reg[5]/Q
                         net (fo=1, routed)           0.540     2.193    data_out_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.445 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.445    data_out[5]
    V17                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_1/Rx_data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.437ns (72.475%)  route 0.546ns (27.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    receiver_1/clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  receiver_1/Rx_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.128     1.641 r  receiver_1/Rx_data_out_reg[6]/Q
                         net (fo=1, routed)           0.546     2.187    data_out_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.309     3.496 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.496    data_out[6]
    U17                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_1/Rx_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.377ns (69.104%)  route 0.616ns (30.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    receiver_1/clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  receiver_1/Rx_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  receiver_1/Rx_data_out_reg[1]/Q
                         net (fo=1, routed)           0.616     2.270    data_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.506 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.506    data_out[1]
    K15                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_1/Rx_data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.362ns (65.315%)  route 0.723ns (34.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    receiver_1/clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  receiver_1/Rx_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  receiver_1/Rx_data_out_reg[0]/Q
                         net (fo=1, routed)           0.723     2.378    data_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.599 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.599    data_out[0]
    H17                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver_1/Rx_data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.394ns (62.185%)  route 0.848ns (37.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.513    receiver_1/clk_IBUF_BUFG
    SLICE_X1Y78          FDCE                                         r  receiver_1/Rx_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  receiver_1/Rx_data_out_reg[2]/Q
                         net (fo=1, routed)           0.848     2.502    data_out_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.755 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.755    data_out[2]
    J13                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmitter_1/data_buffer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.734ns  (logic 1.601ns (33.809%)  route 3.134ns (66.191%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=72, routed)          2.366     3.843    transmitter_1/rst_IBUF
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     3.967 r  transmitter_1/data_buffer[7]_i_1/O
                         net (fo=8, routed)           0.767     4.734    transmitter_1/data_buffer[7]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  transmitter_1/data_buffer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.595     5.018    transmitter_1/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  transmitter_1/data_buffer_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmitter_1/data_buffer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.734ns  (logic 1.601ns (33.809%)  route 3.134ns (66.191%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=72, routed)          2.366     3.843    transmitter_1/rst_IBUF
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     3.967 r  transmitter_1/data_buffer[7]_i_1/O
                         net (fo=8, routed)           0.767     4.734    transmitter_1/data_buffer[7]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  transmitter_1/data_buffer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.595     5.018    transmitter_1/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  transmitter_1/data_buffer_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmitter_1/data_buffer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.734ns  (logic 1.601ns (33.809%)  route 3.134ns (66.191%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=72, routed)          2.366     3.843    transmitter_1/rst_IBUF
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     3.967 r  transmitter_1/data_buffer[7]_i_1/O
                         net (fo=8, routed)           0.767     4.734    transmitter_1/data_buffer[7]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  transmitter_1/data_buffer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.595     5.018    transmitter_1/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  transmitter_1/data_buffer_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmitter_1/data_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.728ns  (logic 1.601ns (33.852%)  route 3.128ns (66.148%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=72, routed)          2.602     4.079    transmitter_1/rst_IBUF
    SLICE_X6Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.203 r  transmitter_1/data_buffer[7]_i_2__0/O
                         net (fo=8, routed)           0.525     4.728    transmitter_1/data_buffer[7]_i_2__0_n_0
    SLICE_X5Y82          FDRE                                         r  transmitter_1/data_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.595     5.018    transmitter_1/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  transmitter_1/data_buffer_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmitter_1/data_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.728ns  (logic 1.601ns (33.852%)  route 3.128ns (66.148%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=72, routed)          2.602     4.079    transmitter_1/rst_IBUF
    SLICE_X6Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.203 r  transmitter_1/data_buffer[7]_i_2__0/O
                         net (fo=8, routed)           0.525     4.728    transmitter_1/data_buffer[7]_i_2__0_n_0
    SLICE_X5Y82          FDRE                                         r  transmitter_1/data_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.595     5.018    transmitter_1/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  transmitter_1/data_buffer_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmitter_1/data_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.728ns  (logic 1.601ns (33.852%)  route 3.128ns (66.148%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=72, routed)          2.602     4.079    transmitter_1/rst_IBUF
    SLICE_X6Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.203 r  transmitter_1/data_buffer[7]_i_2__0/O
                         net (fo=8, routed)           0.525     4.728    transmitter_1/data_buffer[7]_i_2__0_n_0
    SLICE_X5Y82          FDRE                                         r  transmitter_1/data_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.595     5.018    transmitter_1/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  transmitter_1/data_buffer_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmitter_1/data_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.555ns  (logic 1.601ns (35.141%)  route 2.954ns (64.859%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=72, routed)          2.602     4.079    transmitter_1/rst_IBUF
    SLICE_X6Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.203 r  transmitter_1/data_buffer[7]_i_2__0/O
                         net (fo=8, routed)           0.352     4.555    transmitter_1/data_buffer[7]_i_2__0_n_0
    SLICE_X7Y83          FDRE                                         r  transmitter_1/data_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.596     5.019    transmitter_1/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  transmitter_1/data_buffer_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmitter_1/data_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.555ns  (logic 1.601ns (35.141%)  route 2.954ns (64.859%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=72, routed)          2.602     4.079    transmitter_1/rst_IBUF
    SLICE_X6Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.203 r  transmitter_1/data_buffer[7]_i_2__0/O
                         net (fo=8, routed)           0.352     4.555    transmitter_1/data_buffer[7]_i_2__0_n_0
    SLICE_X6Y83          FDRE                                         r  transmitter_1/data_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.596     5.019    transmitter_1/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  transmitter_1/data_buffer_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmitter_1/data_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.555ns  (logic 1.601ns (35.141%)  route 2.954ns (64.859%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=72, routed)          2.602     4.079    transmitter_1/rst_IBUF
    SLICE_X6Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.203 r  transmitter_1/data_buffer[7]_i_2__0/O
                         net (fo=8, routed)           0.352     4.555    transmitter_1/data_buffer[7]_i_2__0_n_0
    SLICE_X6Y83          FDRE                                         r  transmitter_1/data_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.596     5.019    transmitter_1/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  transmitter_1/data_buffer_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmitter_1/data_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.555ns  (logic 1.601ns (35.141%)  route 2.954ns (64.859%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=72, routed)          2.602     4.079    transmitter_1/rst_IBUF
    SLICE_X6Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.203 r  transmitter_1/data_buffer[7]_i_2__0/O
                         net (fo=8, routed)           0.352     4.555    transmitter_1/data_buffer[7]_i_2__0_n_0
    SLICE_X6Y83          FDRE                                         r  transmitter_1/data_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.596     5.019    transmitter_1/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  transmitter_1/data_buffer_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[5]
                            (input port)
  Destination:            transmitter_1/data_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.265ns (40.675%)  route 0.387ns (59.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    data_in[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  data_in_IBUF[5]_inst/O
                         net (fo=1, routed)           0.387     0.652    transmitter_1/data_in_IBUF[5]
    SLICE_X6Y83          FDRE                                         r  transmitter_1/data_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.867     2.032    transmitter_1/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  transmitter_1/data_buffer_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            BR_generator/clk_Rx_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.244ns (36.363%)  route 0.428ns (63.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=72, routed)          0.428     0.672    BR_generator/rst_IBUF
    SLICE_X1Y81          FDCE                                         f  BR_generator/clk_Rx_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.868     2.033    BR_generator/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  BR_generator/clk_Rx_reg/C

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            transmitter_1/data_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.253ns (37.479%)  route 0.422ns (62.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  data_in_IBUF[2]_inst/O
                         net (fo=1, routed)           0.422     0.675    transmitter_1/data_in_IBUF[2]
    SLICE_X6Y83          FDRE                                         r  transmitter_1/data_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.867     2.032    transmitter_1/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  transmitter_1/data_buffer_reg[2]/C

Slack:                    inf
  Source:                 data_in[3]
                            (input port)
  Destination:            transmitter_1/data_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.245ns (33.415%)  route 0.488ns (66.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  data_in_IBUF[3]_inst/O
                         net (fo=1, routed)           0.488     0.733    transmitter_1/data_in_IBUF[3]
    SLICE_X5Y82          FDRE                                         r  transmitter_1/data_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    transmitter_1/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  transmitter_1/data_buffer_reg[3]/C

Slack:                    inf
  Source:                 data_in[4]
                            (input port)
  Destination:            transmitter_1/data_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.260ns (33.581%)  route 0.515ns (66.419%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  data_in[4] (IN)
                         net (fo=0)                   0.000     0.000    data_in[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  data_in_IBUF[4]_inst/O
                         net (fo=1, routed)           0.515     0.775    transmitter_1/data_in_IBUF[4]
    SLICE_X5Y82          FDRE                                         r  transmitter_1/data_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.031    transmitter_1/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  transmitter_1/data_buffer_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            BR_generator/clk_Tx_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.244ns (30.818%)  route 0.549ns (69.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=72, routed)          0.549     0.793    BR_generator/rst_IBUF
    SLICE_X5Y81          FDCE                                         f  BR_generator/clk_Tx_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     2.030    BR_generator/clk_IBUF_BUFG
    SLICE_X5Y81          FDCE                                         r  BR_generator/clk_Tx_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmitter_1/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.244ns (30.818%)  route 0.549ns (69.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=72, routed)          0.549     0.793    transmitter_1/rst_IBUF
    SLICE_X5Y81          FDCE                                         f  transmitter_1/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     2.030    transmitter_1/clk_IBUF_BUFG
    SLICE_X5Y81          FDCE                                         r  transmitter_1/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmitter_1/Tx_data_out_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.244ns (30.818%)  route 0.549ns (69.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=72, routed)          0.549     0.793    transmitter_1/rst_IBUF
    SLICE_X5Y81          FDPE                                         f  transmitter_1/Tx_data_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     2.030    transmitter_1/clk_IBUF_BUFG
    SLICE_X5Y81          FDPE                                         r  transmitter_1/Tx_data_out_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            BR_generator/baud_count_Rx_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.244ns (30.719%)  route 0.551ns (69.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=72, routed)          0.551     0.796    BR_generator/rst_IBUF
    SLICE_X0Y83          FDCE                                         f  BR_generator/baud_count_Rx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.870     2.035    BR_generator/clk_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  BR_generator/baud_count_Rx_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            BR_generator/baud_count_Rx_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.244ns (30.719%)  route 0.551ns (69.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=72, routed)          0.551     0.796    BR_generator/rst_IBUF
    SLICE_X0Y83          FDCE                                         f  BR_generator/baud_count_Rx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.870     2.035    BR_generator/clk_IBUF_BUFG
    SLICE_X0Y83          FDCE                                         r  BR_generator/baud_count_Rx_reg[1]/C





