Classic Timing Analyzer report for decoder3_8
Wed Apr 06 10:36:17 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.672 ns   ; I0   ; Y7 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 13.672 ns       ; I0   ; Y7 ;
; N/A   ; None              ; 13.654 ns       ; I0   ; Y6 ;
; N/A   ; None              ; 13.531 ns       ; I1   ; Y6 ;
; N/A   ; None              ; 13.469 ns       ; I1   ; Y7 ;
; N/A   ; None              ; 13.369 ns       ; I0   ; Y3 ;
; N/A   ; None              ; 13.306 ns       ; I0   ; Y1 ;
; N/A   ; None              ; 13.288 ns       ; I2   ; Y6 ;
; N/A   ; None              ; 13.282 ns       ; I0   ; Y5 ;
; N/A   ; None              ; 13.239 ns       ; I0   ; Y2 ;
; N/A   ; None              ; 13.222 ns       ; I2   ; Y7 ;
; N/A   ; None              ; 13.203 ns       ; I0   ; Y4 ;
; N/A   ; None              ; 13.121 ns       ; I1   ; Y3 ;
; N/A   ; None              ; 13.084 ns       ; I1   ; Y5 ;
; N/A   ; None              ; 13.084 ns       ; I1   ; Y4 ;
; N/A   ; None              ; 13.069 ns       ; I1   ; Y2 ;
; N/A   ; None              ; 13.056 ns       ; I1   ; Y1 ;
; N/A   ; None              ; 12.884 ns       ; I2   ; Y3 ;
; N/A   ; None              ; 12.849 ns       ; I2   ; Y4 ;
; N/A   ; None              ; 12.848 ns       ; I2   ; Y5 ;
; N/A   ; None              ; 12.833 ns       ; I2   ; Y2 ;
; N/A   ; None              ; 12.821 ns       ; I2   ; Y1 ;
; N/A   ; None              ; 12.805 ns       ; I0   ; Y0 ;
; N/A   ; None              ; 12.652 ns       ; I1   ; Y0 ;
; N/A   ; None              ; 12.399 ns       ; I2   ; Y0 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Apr 06 10:36:17 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decoder3_8 -c decoder3_8 --timing_analysis_only
Info: Longest tpd from source pin "I0" to destination pin "Y7" is 13.672 ns
    Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 8; PIN Node = 'I0'
    Info: 2: + IC(6.846 ns) + CELL(0.589 ns) = 8.409 ns; Loc. = LCCOMB_X32_Y7_N6; Fanout = 1; COMB Node = 'inst7~83'
    Info: 3: + IC(2.157 ns) + CELL(3.106 ns) = 13.672 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'Y7'
    Info: Total cell delay = 4.669 ns ( 34.15 % )
    Info: Total interconnect delay = 9.003 ns ( 65.85 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Wed Apr 06 10:36:17 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


