<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/CodeGen/GlobalISel/Utils.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L227'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- llvm/CodeGen/GlobalISel/Utils.cpp -------------------------*- C++ -*-==//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \file This file implements the utility functions used by the GlobalISel</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// pipeline.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/Utils.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/APFloat.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/APInt.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/CodeGenCommonISel.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/GISelChangeObserver.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/GISelKnownBits.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/GenericMachineInstrs.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/LostDebugLocObserver.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/MIPatternMatch.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineOptimizationRemarkEmitter.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineSizeOpts.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/RegisterBankInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/StackProtector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetPassConfig.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/Constants.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Target/TargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Transforms/Utils/SizeOpts.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;numeric&gt;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;optional&gt;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;globalisel-utils&quot;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace MIPatternMatch;</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register llvm::constrainRegToClass(MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   const TargetInstrInfo &amp;TII,</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   const RegisterBankInfo &amp;RBI, Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>746k</pre></td><td class='code'><pre>                                   const TargetRegisterClass &amp;RegClass) {</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>746k</pre></td><td class='code'><pre>  if (!RBI.constrainGenericRegister(Reg, RegClass, MRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L48' href='#L48'><span>48:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>947</span>, <span class='None'>False</span>: <span class='covered-line'>745k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>947</pre></td><td class='code'><pre>    return MRI.createVirtualRegister(&amp;RegClass);</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>745k</pre></td><td class='code'><pre>  return Reg;</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>746k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register llvm::constrainOperandRegClass(</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MachineFunction &amp;MF, const TargetRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineRegisterInfo &amp;MRI, const TargetInstrInfo &amp;TII,</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const RegisterBankInfo &amp;RBI, MachineInstr &amp;InsertPt,</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>746k</pre></td><td class='code'><pre>    const TargetRegisterClass &amp;RegClass, MachineOperand &amp;RegMO) {</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>746k</pre></td><td class='code'><pre>  Register Reg = RegMO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Assume physical registers are properly constrained.</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>746k</pre></td><td class='code'><pre>  assert(Reg.isVirtual() &amp;&amp; &quot;PhysReg not implemented&quot;);</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Save the old register class to check whether</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the change notifications will be required.</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: A better approach would be to pass</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the observers to constrainRegToClass().</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>746k</pre></td><td class='code'><pre>  auto *OldRegClass = MRI.getRegClassOrNull(Reg);</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>746k</pre></td><td class='code'><pre>  Register ConstrainedReg = constrainRegToClass(MRI, TII, RBI, Reg, RegClass);</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we created a new virtual register because the class is not compatible</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // then create a copy between the new and the old register.</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>746k</pre></td><td class='code'><pre>  if (ConstrainedReg != Reg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L71' href='#L71'><span>71:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>947</span>, <span class='None'>False</span>: <span class='covered-line'>745k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>947</pre></td><td class='code'><pre>    MachineBasicBlock::iterator InsertIt(&amp;InsertPt);</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>947</pre></td><td class='code'><pre>    MachineBasicBlock &amp;MBB = *InsertPt.getParent();</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: The copy needs to have the classes constrained for its operands.</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Use operand&apos;s regbank to get the class for old register (Reg).</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>947</pre></td><td class='code'><pre>    if (RegMO.isUse()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L76' href='#L76'><span>76:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>568</span>, <span class='None'>False</span>: <span class='covered-line'>379</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>      BuildMI(MBB, InsertIt, InsertPt.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>              TII.get(TargetOpcode::COPY), ConstrainedReg)</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>          .addReg(Reg);</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>      assert(RegMO.isDef() &amp;&amp; &quot;Must be a definition&quot;);</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>      BuildMI(MBB, std::next(InsertIt), InsertPt.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>              TII.get(TargetOpcode::COPY), Reg)</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>          .addReg(ConstrainedReg);</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>947</pre></td><td class='code'><pre>    if (GISelChangeObserver *Observer = MF.getObserver()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L86' href='#L86'><span>86:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>376</span>, <span class='None'>False</span>: <span class='covered-line'>571</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>      Observer-&gt;changingInstr(*RegMO.getParent());</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>947</pre></td><td class='code'><pre>    RegMO.setReg(ConstrainedReg);</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>947</pre></td><td class='code'><pre>    if (GISelChangeObserver *Observer = MF.getObserver()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L90' href='#L90'><span>90:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>376</span>, <span class='None'>False</span>: <span class='covered-line'>571</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>      Observer-&gt;changedInstr(*RegMO.getParent());</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>745k</pre></td><td class='code'><pre>  } else if (OldRegClass != MRI.getRegClassOrNull(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L93' href='#L93'><span>93:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>410k</span>, <span class='None'>False</span>: <span class='covered-line'>334k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>410k</pre></td><td class='code'><pre>    if (GISelChangeObserver *Observer = MF.getObserver()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L94' href='#L94'><span>94:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.87k</span>, <span class='None'>False</span>: <span class='covered-line'>407k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>3.87k</pre></td><td class='code'><pre>      if (!RegMO.isDef()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L95' href='#L95'><span>95:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.80k</span>, <span class='None'>False</span>: <span class='covered-line'>1.07k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>2.80k</pre></td><td class='code'><pre>        MachineInstr *RegDef = MRI.getVRegDef(Reg);</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>2.80k</pre></td><td class='code'><pre>        Observer-&gt;changedInstr(*RegDef);</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>2.80k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>3.87k</pre></td><td class='code'><pre>      Observer-&gt;changingAllUsesOfReg(MRI, Reg);</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>3.87k</pre></td><td class='code'><pre>      Observer-&gt;finishedChangingAllUsesOfReg();</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>3.87k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>410k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>746k</pre></td><td class='code'><pre>  return ConstrainedReg;</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>746k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register llvm::constrainOperandRegClass(</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MachineFunction &amp;MF, const TargetRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineRegisterInfo &amp;MRI, const TargetInstrInfo &amp;TII,</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const RegisterBankInfo &amp;RBI, MachineInstr &amp;InsertPt, const MCInstrDesc &amp;II,</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>751k</pre></td><td class='code'><pre>    MachineOperand &amp;RegMO, unsigned OpIdx) {</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>751k</pre></td><td class='code'><pre>  Register Reg = RegMO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Assume physical registers are properly constrained.</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>751k</pre></td><td class='code'><pre>  assert(Reg.isVirtual() &amp;&amp; &quot;PhysReg not implemented&quot;);</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>751k</pre></td><td class='code'><pre>  const TargetRegisterClass *OpRC = TII.getRegClass(II, OpIdx, &amp;TRI, MF);</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Some of the target independent instructions, like COPY, may not impose any</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register class constraints on some of their operands: If it&apos;s a use, we can</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // skip constraining as the instruction defining the register would constrain</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // it.</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>751k</pre></td><td class='code'><pre>  if (OpRC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L121' href='#L121'><span>121:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>728k</span>, <span class='None'>False</span>: <span class='covered-line'>23.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Obtain the RC from incoming regbank if it is a proper sub-class. Operands</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // can have multiple regbanks for a superclass that combine different</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // register types (E.g., AMDGPU&apos;s VGPR and AGPR). The regbank ambiguity</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // resolved by targets during regbankselect should not be overridden.</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>728k</pre></td><td class='code'><pre>    if (const auto *SubRC = TRI.getCommonSubClass(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>521k</span>, <span class='None'>False</span>: <span class='covered-line'>207k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>728k</pre></td><td class='code'><pre>            OpRC, TRI.getConstrainedRegClassForOperand(RegMO, MRI)))</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>521k</pre></td><td class='code'><pre>      OpRC = SubRC;</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>728k</pre></td><td class='code'><pre>    OpRC = TRI.getAllocatableClass(OpRC);</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>728k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>751k</pre></td><td class='code'><pre>  if (!OpRC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.0k</span>, <span class='None'>False</span>: <span class='covered-line'>728k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>23.0k</pre></td><td class='code'><pre>    assert((!isTargetSpecificOpcode(II.getOpcode()) || RegMO.isUse()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>23.0k</pre></td><td class='code'><pre>           &quot;Register class constraint is required unless either the &quot;</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>23.0k</pre></td><td class='code'><pre>           &quot;instruction is target independent or the operand is a use&quot;);</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Just bailing out like this here could be not enough, unless we</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // expect the users of this function to do the right thing for PHIs and</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // COPY:</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   v1 = COPY v0</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   v2 = COPY v1</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // v1 here may end up not being constrained at all. Please notice that to</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // reproduce the issue we likely need a destination pattern of a selection</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // rule producing such extra copies, not just an input GMIR with them as</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // every existing target using selectImpl handles copies before calling it</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // and they never reach this function.</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>23.0k</pre></td><td class='code'><pre>    return Reg;</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>23.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>728k</pre></td><td class='code'><pre>  return constrainOperandRegClass(MF, TRI, MRI, TII, RBI, InsertPt, *OpRC,</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>728k</pre></td><td class='code'><pre>                                  RegMO);</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>751k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::constrainSelectedInstRegOperands(MachineInstr &amp;I,</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const TargetInstrInfo &amp;TII,</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const TargetRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>320k</pre></td><td class='code'><pre>                                            const RegisterBankInfo &amp;RBI) {</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>320k</pre></td><td class='code'><pre>  assert(!isPreISelGenericOpcode(I.getOpcode()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>320k</pre></td><td class='code'><pre>         &quot;A selected instruction is expected&quot;);</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>320k</pre></td><td class='code'><pre>  MachineBasicBlock &amp;MBB = *I.getParent();</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>320k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = *MBB.getParent();</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>320k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>1.50M</pre></td><td class='code'><pre>  for (unsigned OpI = 0, OpE = I.getNumExplicitOperands(); OpI != OpE; <div class='tooltip'>++OpI<span class='tooltip-content'>1.18M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L163' href='#L163'><span>163:60</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.18M</span>, <span class='None'>False</span>: <span class='covered-line'>320k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>1.18M</pre></td><td class='code'><pre>    MachineOperand &amp;MO = I.getOperand(OpI);</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // There&apos;s nothing to be done on non-register operands.</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>1.18M</pre></td><td class='code'><pre>    if (!MO.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L167' href='#L167'><span>167:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>420k</span>, <span class='None'>False</span>: <span class='covered-line'>764k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>420k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>764k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Converting operand: &quot; &lt;&lt; MO &lt;&lt; &apos;\n&apos;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>764k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>764k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>26</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>22</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>764k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>764k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>764k</pre></td><td class='code'><pre>    assert(MO.isReg() &amp;&amp; &quot;Unsupported non-reg operand&quot;);</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>764k</pre></td><td class='code'><pre>    Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Physical registers don&apos;t need to be constrained.</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>764k</pre></td><td class='code'><pre>    if (Reg.isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L175' href='#L175'><span>175:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.5k</span>, <span class='None'>False</span>: <span class='covered-line'>754k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register operands with a value of 0 (e.g. predicate operands) don&apos;t need</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // to be constrained.</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>754k</pre></td><td class='code'><pre>    if (Reg == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.92k</span>, <span class='None'>False</span>: <span class='covered-line'>751k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>2.92k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the operand is a vreg, we should constrain its regclass, and only</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // insert COPYs if that&apos;s impossible.</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // constrainOperandRegClass does that for us.</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>751k</pre></td><td class='code'><pre>    constrainOperandRegClass(MF, TRI, MRI, TII, RBI, I, I.getDesc(), MO, OpI);</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Tie uses to defs as indicated in MCInstrDesc if this hasn&apos;t already been</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // done.</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>751k</pre></td><td class='code'><pre>    if (MO.isUse()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>448k</span>, <span class='None'>False</span>: <span class='covered-line'>303k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>448k</pre></td><td class='code'><pre>      int DefIdx = I.getDesc().getOperandConstraint(OpI, MCOI::TIED_TO);</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>448k</pre></td><td class='code'><pre>      if (DefIdx != -1 &amp;&amp; <div class='tooltip'>!I.isRegTiedToUseOperand(DefIdx)<span class='tooltip-content'>16.8k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L192' href='#L192'><span>192:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.8k</span>, <span class='None'>False</span>: <span class='covered-line'>431k</span>]
  Branch (<span class='line-number'><a name='L192' href='#L192'><span>192:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>245</span>, <span class='None'>False</span>: <span class='covered-line'>16.6k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L192'><span>192:11</span></a></span>) to (<span class='line-number'><a href='#L192'><span>192:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (192:11)
     Condition C2 --> (192:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>245</pre></td><td class='code'><pre>        I.tieOperands(DefIdx, OpI);</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>448k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>751k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>320k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>320k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::canReplaceReg(Register DstReg, Register SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>621k</pre></td><td class='code'><pre>                         MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Give up if either DstReg or SrcReg  is a physical register.</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>621k</pre></td><td class='code'><pre>  if (DstReg.isPhysical() || <div class='tooltip'>SrcReg.isPhysical()<span class='tooltip-content'>477k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L202' href='#L202'><span>202:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144k</span>, <span class='None'>False</span>: <span class='covered-line'>477k</span>]
  Branch (<span class='line-number'><a name='L202' href='#L202'><span>202:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>280k</span>, <span class='None'>False</span>: <span class='covered-line'>196k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L202'><span>202:7</span></a></span>) to (<span class='line-number'><a href='#L202'><span>202:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (202:7)
     Condition C2 --> (202:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>425k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Give up if the types don&apos;t match.</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>196k</pre></td><td class='code'><pre>  if (MRI.getType(DstReg) != MRI.getType(SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L205' href='#L205'><span>205:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>775</span>, <span class='None'>False</span>: <span class='covered-line'>195k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>775</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Replace if either DstReg has no constraints or the register</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // constraints match.</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>195k</pre></td><td class='code'><pre>  const auto &amp;DstRBC = MRI.getRegClassOrRegBank(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>195k</pre></td><td class='code'><pre>  if (!DstRBC || <div class='tooltip'>DstRBC == MRI.getRegClassOrRegBank(SrcReg)<span class='tooltip-content'>5.74k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L210' href='#L210'><span>210:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>189k</span>, <span class='None'>False</span>: <span class='covered-line'>5.74k</span>]
  Branch (<span class='line-number'><a name='L210' href='#L210'><span>210:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.09k</span>, <span class='None'>False</span>: <span class='covered-line'>1.65k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L210'><span>210:7</span></a></span>) to (<span class='line-number'><a href='#L210'><span>210:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (210:7)
     Condition C2 --> (210:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>193k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Otherwise match if the Src is already a regclass that is covered by the Dst</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // RegBank.</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>1.65k</pre></td><td class='code'><pre>  return DstRBC.is&lt;const RegisterBank *&gt;() &amp;&amp; <div class='tooltip'>MRI.getRegClassOrNull(SrcReg)<span class='tooltip-content'>8</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L215' href='#L215'><span>215:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.65k</span>]
  Branch (<span class='line-number'><a name='L215' href='#L215'><span>215:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>1.65k</pre></td><td class='code'><pre>         DstRBC.get&lt;const RegisterBank *&gt;()-&gt;covers(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L216' href='#L216'><span>216:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>             *MRI.getRegClassOrNull(SrcReg));</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L215'><span>215:10</span></a></span>) to (<span class='line-number'><a href='#L215'><span>217:45</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (215:10)
     Condition C2 --> (215:47)
     Condition C3 --> (216:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>195k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::isTriviallyDead(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>4.45M</pre></td><td class='code'><pre>                           const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: This logical is mostly duplicated with</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // DeadMachineInstructionElim::isDead. Why is LOCAL_ESCAPE not considered in</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MachineInstr::isLabel?</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t delete frame allocation labels.</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>4.45M</pre></td><td class='code'><pre>  if (MI.getOpcode() == TargetOpcode::LOCAL_ESCAPE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L227' href='#L227'><span>227:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.45M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // LIFETIME markers should be preserved even if they seem dead.</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>4.45M</pre></td><td class='code'><pre>  if (MI.getOpcode() == TargetOpcode::LIFETIME_START ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L230' href='#L230'><span>230:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>4.45M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>4.45M</pre></td><td class='code'><pre>      <div class='tooltip'>MI.getOpcode() == TargetOpcode::LIFETIME_END<span class='tooltip-content'>4.45M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L231' href='#L231'><span>231:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>4.45M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L230'><span>230:7</span></a></span>) to (<span class='line-number'><a href='#L230'><span>231:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (230:7)
     Condition C2 --> (231:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>116</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we can move an instruction, we can remove it.  Otherwise, it has</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // a side-effect of some sort.</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>4.45M</pre></td><td class='code'><pre>  bool SawStore = false;</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>4.45M</pre></td><td class='code'><pre>  if (!MI.isSafeToMove(/*AA=*/nullptr, SawStore) &amp;&amp; <div class='tooltip'>!MI.isPHI()<span class='tooltip-content'>521k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>521k</span>, <span class='None'>False</span>: <span class='covered-line'>3.93M</span>]
  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>494k</span>, <span class='None'>False</span>: <span class='covered-line'>27.5k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L237'><span>237:7</span></a></span>) to (<span class='line-number'><a href='#L237'><span>237:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (237:7)
     Condition C2 --> (237:53)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>494k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Instructions without side-effects are dead iff they only define dead vregs.</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>  <div class='tooltip'>for (const auto &amp;MO : MI.all_defs())<span class='tooltip-content'>3.95M</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L241' href='#L241'><span>241:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.00M</span>, <span class='None'>False</span>: <span class='covered-line'>170k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>    Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>    if (Reg.isPhysical() || <div class='tooltip'>!MRI.use_nodbg_empty(Reg)<span class='tooltip-content'>3.70M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L243' href='#L243'><span>243:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>305k</span>, <span class='None'>False</span>: <span class='covered-line'>3.70M</span>]
  Branch (<span class='line-number'><a name='L243' href='#L243'><span>243:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.48M</span>, <span class='None'>False</span>: <span class='covered-line'>218k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L243'><span>243:9</span></a></span>) to (<span class='line-number'><a href='#L243'><span>243:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (243:9)
     Condition C2 --> (243:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>3.78M</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>170k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>3.95M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void reportGISelDiagnostic(DiagnosticSeverity Severity,</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const TargetPassConfig &amp;TPC,</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  MachineOptimizationRemarkEmitter &amp;MORE,</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>                                  MachineOptimizationRemarkMissed &amp;R) {</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  bool IsFatal = Severity == DS_Error &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L254' href='#L254'><span>254:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.15k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>                 TPC.isGlobalISelAbortEnabled();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L255' href='#L255'><span>255:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.15k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L254'><span>254:18</span></a></span>) to (<span class='line-number'><a href='#L254'><span>255:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (254:18)
     Condition C2 --> (255:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Print the function name explicitly if we don&apos;t have a debug location (which</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // makes the diagnostic less useful) or if we&apos;re going to emit a raw error.</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  if (!R.getLocation().isValid() || <div class='tooltip'>IsFatal<span class='tooltip-content'>1</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L258' href='#L258'><span>258:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.15k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L258' href='#L258'><span>258:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.15k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L258' href='#L258'><span>258:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L258'><span>258:7</span></a></span>) to (<span class='line-number'><a href='#L258'><span>258:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (258:7)
     Condition C2 --> (258:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>    R &lt;&lt; (&quot; (in function: &quot; + MF.getName() + &quot;)&quot;).str();</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  if (IsFatal)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>report_fatal_error(Twine(R.getMsg()))</span>;</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>    MORE.emit(R);</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void llvm::reportGISelWarning(MachineFunction &amp;MF, const TargetPassConfig &amp;TPC,</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              MachineOptimizationRemarkEmitter &amp;MORE,</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                              MachineOptimizationRemarkMissed &amp;R) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  reportGISelDiagnostic(DS_Warning, MF, TPC, MORE, R);</span></pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void llvm::reportGISelFailure(MachineFunction &amp;MF, const TargetPassConfig &amp;TPC,</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              MachineOptimizationRemarkEmitter &amp;MORE,</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>                              MachineOptimizationRemarkMissed &amp;R) {</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  MF.getProperties().set(MachineFunctionProperties::Property::FailedISel);</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  reportGISelDiagnostic(DS_Error, MF, TPC, MORE, R);</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void llvm::reportGISelFailure(MachineFunction &amp;MF, const TargetPassConfig &amp;TPC,</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              MachineOptimizationRemarkEmitter &amp;MORE,</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              const char *PassName, StringRef Msg,</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>                              const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  MachineOptimizationRemarkMissed R(PassName, &quot;GISelFailure: &quot;,</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>                                    MI.getDebugLoc(), MI.getParent());</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  R &lt;&lt; Msg;</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Printing MI is expensive;  only do it if expensive remarks are enabled.</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  if (TPC.isGlobalISelAbortEnabled() || MORE.allowExtraAnalysis(PassName))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L288' href='#L288'><span>288:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.15k</span>]
  Branch (<span class='line-number'><a name='L288' href='#L288'><span>288:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>188</span>, <span class='None'>False</span>: <span class='covered-line'>968</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L288'><span>288:7</span></a></span>) to (<span class='line-number'><a href='#L288'><span>288:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (288:7)
     Condition C2 --> (288:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>    R &lt;&lt; &quot;: &quot; &lt;&lt; ore::MNV(&quot;Inst&quot;, MI);</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  reportGISelFailure(MF, TPC, MORE, R);</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;APInt&gt; llvm::getIConstantVRegVal(Register VReg,</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>421k</pre></td><td class='code'><pre>                                               const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>421k</pre></td><td class='code'><pre>  std::optional&lt;ValueAndVReg&gt; ValAndVReg = getIConstantVRegValWithLookThrough(</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>421k</pre></td><td class='code'><pre>      VReg, MRI, /*LookThroughInstrs*/ false);</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>421k</pre></td><td class='code'><pre>  assert((!ValAndVReg || ValAndVReg-&gt;VReg == VReg) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>421k</pre></td><td class='code'><pre>         &quot;Value found while looking through instrs&quot;);</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>421k</pre></td><td class='code'><pre>  if (!ValAndVReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L299' href='#L299'><span>299:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>241k</span>, <span class='None'>False</span>: <span class='covered-line'>180k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>241k</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>180k</pre></td><td class='code'><pre>  return ValAndVReg-&gt;Value;</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>421k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;int64_t&gt;</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>75.3k</pre></td><td class='code'><pre>llvm::getIConstantVRegSExtVal(Register VReg, const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>75.3k</pre></td><td class='code'><pre>  std::optional&lt;APInt&gt; Val = getIConstantVRegVal(VReg, MRI);</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>75.3k</pre></td><td class='code'><pre>  if (Val &amp;&amp; <div class='tooltip'>Val-&gt;getBitWidth() &lt;= 64<span class='tooltip-content'>23.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.1k</span>, <span class='None'>False</span>: <span class='covered-line'>52.2k</span>]
  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.9k</span>, <span class='None'>False</span>: <span class='covered-line'>225</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L307'><span>307:7</span></a></span>) to (<span class='line-number'><a href='#L307'><span>307:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (307:7)
     Condition C2 --> (307:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>22.9k</pre></td><td class='code'><pre>    return Val-&gt;getSExtValue();</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>52.4k</pre></td><td class='code'><pre>  return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>75.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>typedef std::function&lt;bool(const MachineInstr *)&gt; IsOpcodeFn;</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>typedef std::function&lt;std::optional&lt;APInt&gt;(const MachineInstr *MI)&gt; GetAPCstFn;</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;ValueAndVReg&gt; getConstantVRegValWithLookThrough(</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register VReg, const MachineRegisterInfo &amp;MRI, IsOpcodeFn IsConstantOpcode,</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    GetAPCstFn getAPCstValue, bool LookThroughInstrs = true,</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>1.35M</pre></td><td class='code'><pre>    bool LookThroughAnyExt = false) {</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>1.35M</pre></td><td class='code'><pre>  SmallVector&lt;std::pair&lt;unsigned, unsigned&gt;, 4&gt; SeenOpcodes;</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>1.35M</pre></td><td class='code'><pre>  MachineInstr *MI;</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>1.42M</pre></td><td class='code'><pre>  while ((MI = MRI.getVRegDef(VReg)) &amp;&amp; !IsConstantOpcode(MI) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L324' href='#L324'><span>324:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.42M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L324' href='#L324'><span>324:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>817k</span>, <span class='None'>False</span>: <span class='covered-line'>604k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>1.42M</pre></td><td class='code'><pre>         <div class='tooltip'>LookThroughInstrs<span class='tooltip-content'>817k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L325' href='#L325'><span>325:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>331k</span>, <span class='None'>False</span>: <span class='covered-line'>486k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L324'><span>324:10</span></a></span>) to (<span class='line-number'><a href='#L324'><span>325:27</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (324:10)
     Condition C2 --> (324:41)
     Condition C3 --> (325:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  F,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>331k</pre></td><td class='code'><pre>    switch (MI-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>    case TargetOpcode::G_ANYEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L327' href='#L327'><span>327:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.98k</span>, <span class='None'>False</span>: <span class='covered-line'>329k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>      if (!LookThroughAnyExt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.93k</span>, <span class='None'>False</span>: <span class='covered-line'>54</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>        return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>      [[fallthrough]];</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>    case TargetOpcode::G_TRUNC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.9k</span>, <span class='None'>False</span>: <span class='covered-line'>313k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>20.6k</pre></td><td class='code'><pre>    case TargetOpcode::G_SEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.60k</span>, <span class='None'>False</span>: <span class='covered-line'>329k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>42.0k</pre></td><td class='code'><pre>    case TargetOpcode::G_ZEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L333' href='#L333'><span>333:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.4k</span>, <span class='None'>False</span>: <span class='covered-line'>310k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>42.0k</pre></td><td class='code'><pre>      SeenOpcodes.push_back(std::make_pair(</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>42.0k</pre></td><td class='code'><pre>          MI-&gt;getOpcode(),</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>42.0k</pre></td><td class='code'><pre>          MRI.getType(MI-&gt;getOperand(0).getReg()).getSizeInBits()));</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>42.0k</pre></td><td class='code'><pre>      VReg = MI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>42.0k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>72.5k</pre></td><td class='code'><pre>    case TargetOpcode::COPY:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L339' href='#L339'><span>339:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72.5k</span>, <span class='None'>False</span>: <span class='covered-line'>259k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>72.5k</pre></td><td class='code'><pre>      VReg = MI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>72.5k</pre></td><td class='code'><pre>      if (VReg.isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52.2k</span>, <span class='None'>False</span>: <span class='covered-line'>20.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>52.2k</pre></td><td class='code'><pre>        return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>20.3k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>20.3k</pre></td><td class='code'><pre>    case TargetOpcode::G_INTTOPTR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L344' href='#L344'><span>344:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>331k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      VReg = MI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>215k</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L347' href='#L347'><span>347:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>215k</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>215k</pre></td><td class='code'><pre>      return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>331k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>331k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>1.09M</pre></td><td class='code'><pre>  if (!MI || !IsConstantOpcode(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L351' href='#L351'><span>351:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.09M</span>]
  Branch (<span class='line-number'><a name='L351' href='#L351'><span>351:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>486k</span>, <span class='None'>False</span>: <span class='covered-line'>604k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L351'><span>351:7</span></a></span>) to (<span class='line-number'><a href='#L351'><span>351:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (351:7)
     Condition C2 --> (351:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>486k</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>604k</pre></td><td class='code'><pre>  std::optional&lt;APInt&gt; MaybeVal = getAPCstValue(MI);</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>604k</pre></td><td class='code'><pre>  if (!MaybeVal)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>604k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>604k</pre></td><td class='code'><pre>  APInt &amp;Val = *MaybeVal;</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>604k</pre></td><td class='code'><pre>  for (auto [Opcode, Size] : reverse(SeenOpcodes)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L358' href='#L358'><span>358:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.30k</span>, <span class='None'>False</span>: <span class='covered-line'>604k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    switch (Opcode) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L359' href='#L359'><span>359:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.30k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>609</pre></td><td class='code'><pre>    case TargetOpcode::G_TRUNC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L360' href='#L360'><span>360:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>609</span>, <span class='None'>False</span>: <span class='covered-line'>695</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>609</pre></td><td class='code'><pre>      Val = Val.trunc(Size);</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>609</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    case TargetOpcode::G_ANYEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>1.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>474</pre></td><td class='code'><pre>    case TargetOpcode::G_SEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L364' href='#L364'><span>364:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>428</span>, <span class='None'>False</span>: <span class='covered-line'>876</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>474</pre></td><td class='code'><pre>      Val = Val.sext(Size);</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>474</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>    case TargetOpcode::G_ZEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L367' href='#L367'><span>367:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>221</span>, <span class='None'>False</span>: <span class='covered-line'>1.08k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>      Val = Val.zext(Size);</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>604k</pre></td><td class='code'><pre>  return ValueAndVReg{Val, VReg};</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>604k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>1.60M</pre></td><td class='code'><pre>bool isIConstant(const MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>1.60M</pre></td><td class='code'><pre>  if (!MI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L377' href='#L377'><span>377:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.60M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>1.60M</pre></td><td class='code'><pre>  return MI-&gt;getOpcode() == TargetOpcode::G_CONSTANT;</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>1.60M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>71.3k</pre></td><td class='code'><pre>bool isFConstant(const MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>71.3k</pre></td><td class='code'><pre>  if (!MI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L383' href='#L383'><span>383:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>71.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>71.3k</pre></td><td class='code'><pre>  return MI-&gt;getOpcode() == TargetOpcode::G_FCONSTANT;</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>71.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>831k</pre></td><td class='code'><pre>bool isAnyConstant(const MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>831k</pre></td><td class='code'><pre>  if (!MI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L389' href='#L389'><span>389:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>831k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>831k</pre></td><td class='code'><pre>  unsigned Opc = MI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>831k</pre></td><td class='code'><pre>  return Opc == TargetOpcode::G_CONSTANT || <div class='tooltip'>Opc == TargetOpcode::G_FCONSTANT<span class='tooltip-content'>499k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L392' href='#L392'><span>392:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>332k</span>, <span class='None'>False</span>: <span class='covered-line'>499k</span>]
  Branch (<span class='line-number'><a name='L392' href='#L392'><span>392:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.51k</span>, <span class='None'>False</span>: <span class='covered-line'>495k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L392'><span>392:10</span></a></span>) to (<span class='line-number'><a href='#L392'><span>392:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (392:10)
     Condition C2 --> (392:45)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>831k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>424k</pre></td><td class='code'><pre>std::optional&lt;APInt&gt; getCImmAsAPInt(const MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>424k</pre></td><td class='code'><pre>  const MachineOperand &amp;CstVal = MI-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>424k</pre></td><td class='code'><pre>  if (CstVal.isCImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L397' href='#L397'><span>397:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>424k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>424k</pre></td><td class='code'><pre>    return CstVal.getCImm()-&gt;getValue();</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>424k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>179k</pre></td><td class='code'><pre>std::optional&lt;APInt&gt; getCImmOrFPImmAsAPInt(const MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>179k</pre></td><td class='code'><pre>  const MachineOperand &amp;CstVal = MI-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>179k</pre></td><td class='code'><pre>  if (CstVal.isCImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L404' href='#L404'><span>404:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>166k</span>, <span class='None'>False</span>: <span class='covered-line'>13.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>166k</pre></td><td class='code'><pre>    return CstVal.getCImm()-&gt;getValue();</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>  if (CstVal.isFPImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L406' href='#L406'><span>406:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.8k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>    return CstVal.getFPImm()-&gt;getValueAPF().bitcastToAPInt();</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;ValueAndVReg&gt; llvm::getIConstantVRegValWithLookThrough(</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>885k</pre></td><td class='code'><pre>    Register VReg, const MachineRegisterInfo &amp;MRI, bool LookThroughInstrs) {</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>885k</pre></td><td class='code'><pre>  return getConstantVRegValWithLookThrough(VReg, MRI, isIConstant,</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>885k</pre></td><td class='code'><pre>                                           getCImmAsAPInt, LookThroughInstrs);</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>885k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;ValueAndVReg&gt; llvm::getAnyConstantVRegValWithLookThrough(</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register VReg, const MachineRegisterInfo &amp;MRI, bool LookThroughInstrs,</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>418k</pre></td><td class='code'><pre>    bool LookThroughAnyExt) {</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>418k</pre></td><td class='code'><pre>  return getConstantVRegValWithLookThrough(</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>418k</pre></td><td class='code'><pre>      VReg, MRI, isAnyConstant, getCImmOrFPImmAsAPInt, LookThroughInstrs,</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>418k</pre></td><td class='code'><pre>      LookThroughAnyExt);</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>418k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;FPValueAndVReg&gt; llvm::getFConstantVRegValWithLookThrough(</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>55.7k</pre></td><td class='code'><pre>    Register VReg, const MachineRegisterInfo &amp;MRI, bool LookThroughInstrs) {</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>55.7k</pre></td><td class='code'><pre>  auto Reg = getConstantVRegValWithLookThrough(</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>55.7k</pre></td><td class='code'><pre>      VReg, MRI, isFConstant, getCImmOrFPImmAsAPInt, LookThroughInstrs);</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>55.7k</pre></td><td class='code'><pre>  if (!Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L431' href='#L431'><span>431:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43.7k</span>, <span class='None'>False</span>: <span class='covered-line'>12.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>43.7k</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>  return FPValueAndVReg{getConstantFPVRegVal(Reg-&gt;VReg, MRI)-&gt;getValueAPF(),</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>                        Reg-&gt;VReg};</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>55.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const ConstantFP *</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>87.7k</pre></td><td class='code'><pre>llvm::getConstantFPVRegVal(Register VReg, const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>87.7k</pre></td><td class='code'><pre>  MachineInstr *MI = MRI.getVRegDef(VReg);</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>87.7k</pre></td><td class='code'><pre>  if (TargetOpcode::G_FCONSTANT != MI-&gt;getOpcode())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L440' href='#L440'><span>440:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60.5k</span>, <span class='None'>False</span>: <span class='covered-line'>27.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>60.5k</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>27.1k</pre></td><td class='code'><pre>  return MI-&gt;getOperand(1).getFPImm();</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>87.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;DefinitionAndSourceRegister&gt;</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>llvm::getDefSrcRegIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>  Register DefSrcReg = Reg;</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>  auto *DefMI = MRI.getVRegDef(Reg);</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>  auto DstTy = MRI.getType(DefMI-&gt;getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>  if (!DstTy.isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L450' href='#L450'><span>450:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.52M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>  unsigned Opc = DefMI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>2.59M</pre></td><td class='code'><pre>  while (Opc == TargetOpcode::COPY || <div class='tooltip'>isPreISelGenericOptimizationHint(Opc)<span class='tooltip-content'>2.22M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L453' href='#L453'><span>453:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>368k</span>, <span class='None'>False</span>: <span class='covered-line'>2.22M</span>]
  Branch (<span class='line-number'><a name='L453' href='#L453'><span>453:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.35k</span>, <span class='None'>False</span>: <span class='covered-line'>2.21M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L453'><span>453:10</span></a></span>) to (<span class='line-number'><a href='#L453'><span>453:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (453:10)
     Condition C2 --> (453:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>373k</pre></td><td class='code'><pre>    Register SrcReg = DefMI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>373k</pre></td><td class='code'><pre>    auto SrcTy = MRI.getType(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>373k</pre></td><td class='code'><pre>    if (!SrcTy.isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L456' href='#L456'><span>456:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>309k</span>, <span class='None'>False</span>: <span class='covered-line'>64.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>309k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>64.6k</pre></td><td class='code'><pre>    DefMI = MRI.getVRegDef(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>64.6k</pre></td><td class='code'><pre>    DefSrcReg = SrcReg;</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>64.6k</pre></td><td class='code'><pre>    Opc = DefMI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>64.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>  return DefinitionAndSourceRegister{DefMI, DefSrcReg};</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>2.52M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *llvm::getDefIgnoringCopies(Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>                                         const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>  std::optional&lt;DefinitionAndSourceRegister&gt; DefSrcReg =</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>      getDefSrcRegIgnoringCopies(Reg, MRI);</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>  return DefSrcReg ? DefSrcReg-&gt;MI : <div class='tooltip'><span class='red'>nullptr</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L469' href='#L469'><span>469:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.49M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register llvm::getSrcRegIgnoringCopies(Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>266k</pre></td><td class='code'><pre>                                       const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>266k</pre></td><td class='code'><pre>  std::optional&lt;DefinitionAndSourceRegister&gt; DefSrcReg =</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>266k</pre></td><td class='code'><pre>      getDefSrcRegIgnoringCopies(Reg, MRI);</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>266k</pre></td><td class='code'><pre>  return DefSrcReg ? DefSrcReg-&gt;Reg : <div class='tooltip'><span class='red'>Register()</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L476' href='#L476'><span>476:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>266k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>266k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void llvm::extractParts(Register Reg, LLT Ty, int NumParts,</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        SmallVectorImpl&lt;Register&gt; &amp;VRegs,</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        MachineIRBuilder &amp;MIRBuilder,</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>                        MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>80.8k</pre></td><td class='code'><pre>  for (int i = 0; i &lt; NumParts; <div class='tooltip'>++i<span class='tooltip-content'>59.7k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L483' href='#L483'><span>483:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59.7k</span>, <span class='None'>False</span>: <span class='covered-line'>21.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>59.7k</pre></td><td class='code'><pre>    VRegs.push_back(MRI.createGenericVirtualRegister(Ty));</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>  MIRBuilder.buildUnmerge(VRegs, Reg);</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::extractParts(Register Reg, LLT RegTy, LLT MainTy, LLT &amp;LeftoverTy,</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        SmallVectorImpl&lt;Register&gt; &amp;VRegs,</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        SmallVectorImpl&lt;Register&gt; &amp;LeftoverRegs,</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        MachineIRBuilder &amp;MIRBuilder,</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>10.3k</pre></td><td class='code'><pre>                        MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>10.3k</pre></td><td class='code'><pre>  assert(!LeftoverTy.isValid() &amp;&amp; &quot;this is an out argument&quot;);</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>10.3k</pre></td><td class='code'><pre>  unsigned RegSize = RegTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>10.3k</pre></td><td class='code'><pre>  unsigned MainSize = MainTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>10.3k</pre></td><td class='code'><pre>  unsigned NumParts = RegSize / MainSize;</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>10.3k</pre></td><td class='code'><pre>  unsigned LeftoverSize = RegSize - NumParts * MainSize;</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use an unmerge when possible.</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>10.3k</pre></td><td class='code'><pre>  if (LeftoverSize == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L501' href='#L501'><span>501:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>251</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>33.4k</pre></td><td class='code'><pre>    for (unsigned I = 0; I &lt; NumParts; <div class='tooltip'>++I<span class='tooltip-content'>23.3k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L502' href='#L502'><span>502:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.3k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      VRegs.push_back(MRI.createGenericVirtualRegister(MainTy));</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    MIRBuilder.buildUnmerge(VRegs, Reg);</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to use unmerge for irregular vector split where possible</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For example when splitting a &lt;6 x i32&gt; into &lt;4 x i32&gt; with &lt;2 x i32&gt;</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // leftover, it becomes:</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  &lt;2 x i32&gt; %2, &lt;2 x i32&gt;%3, &lt;2 x i32&gt; %4 = G_UNMERGE_VALUE &lt;6 x i32&gt; %1</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  &lt;4 x i32&gt; %5 = G_CONCAT_VECTOR &lt;2 x i32&gt; %2, &lt;2 x i32&gt; %3</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>  if (RegTy.isVector() &amp;&amp; <div class='tooltip'>MainTy.isVector()<span class='tooltip-content'>210</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L513' href='#L513'><span>513:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>210</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
  Branch (<span class='line-number'><a name='L513' href='#L513'><span>513:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>210</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L513'><span>513:7</span></a></span>) to (<span class='line-number'><a href='#L513'><span>513:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (513:7)
     Condition C2 --> (513:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>    unsigned RegNumElts = RegTy.getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>    unsigned MainNumElts = MainTy.getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>    unsigned LeftoverNumElts = RegNumElts % MainNumElts;</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If can unmerge to LeftoverTy, do it</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>    if (MainNumElts % LeftoverNumElts == 0 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L518' href='#L518'><span>518:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>199</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>        <div class='tooltip'>RegNumElts % LeftoverNumElts == 0<span class='tooltip-content'>199</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L519' href='#L519'><span>519:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>199</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>        <div class='tooltip'>RegTy.getScalarSizeInBits() == MainTy.getScalarSizeInBits()<span class='tooltip-content'>199</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L520' href='#L520'><span>520:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>199</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>        <div class='tooltip'>LeftoverNumElts &gt; 1<span class='tooltip-content'>199</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L521' href='#L521'><span>521:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>171</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L518'><span>518:9</span></a></span>) to (<span class='line-number'><a href='#L518'><span>521:28</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (518:9)
     Condition C2 --> (519:9)
     Condition C3 --> (520:9)
     Condition C4 --> (521:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  T,  T,  F  = F      }
  3 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      LeftoverTy =</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>          LLT::fixed_vector(LeftoverNumElts, RegTy.getScalarSizeInBits());</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Unmerge the SrcReg to LeftoverTy vectors</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      SmallVector&lt;Register, 4&gt; UnmergeValues;</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      extractParts(Reg, LeftoverTy, RegNumElts / LeftoverNumElts, UnmergeValues,</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                   MIRBuilder, MRI);</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Find how many LeftoverTy makes one MainTy</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      unsigned LeftoverPerMain = MainNumElts / LeftoverNumElts;</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      unsigned NumOfLeftoverVal =</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>          ((RegNumElts % MainNumElts) / LeftoverNumElts);</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Create as many MainTy as possible using unmerged value</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      SmallVector&lt;Register, 4&gt; MergeValues;</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>      for (unsigned I = 0; I &lt; UnmergeValues.size() - NumOfLeftoverVal; <div class='tooltip'>I++<span class='tooltip-content'>56</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L537' href='#L537'><span>537:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>        MergeValues.push_back(UnmergeValues[I]);</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>        if (MergeValues.size() == LeftoverPerMain) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>          VRegs.push_back(</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>              MIRBuilder.buildMergeLikeInstr(MainTy, MergeValues).getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>          MergeValues.clear();</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Populate LeftoverRegs with the leftovers</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      for (unsigned I = UnmergeValues.size() - NumOfLeftoverVal;</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>           I &lt; UnmergeValues.size(); <div class='tooltip'>I++<span class='tooltip-content'>28</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L547' href='#L547'><span>547:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>        LeftoverRegs.push_back(UnmergeValues[I]);</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Perform irregular split. Leftover is last element of RegPieces.</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>  if (MainTy.isVector()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L554' href='#L554'><span>554:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>182</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>    SmallVector&lt;Register, 8&gt; RegPieces;</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>    extractVectorParts(Reg, MainTy.getNumElements(), RegPieces, MIRBuilder,</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>                       MRI);</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>    for (unsigned i = 0; i &lt; RegPieces.size() - 1; <div class='tooltip'>++i<span class='tooltip-content'>217</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L558' href='#L558'><span>558:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217</span>, <span class='None'>False</span>: <span class='covered-line'>182</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>      VRegs.push_back(RegPieces[i]);</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>    LeftoverRegs.push_back(RegPieces[RegPieces.size() - 1]);</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>    LeftoverTy = MRI.getType(LeftoverRegs[0]);</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>  LeftoverTy = LLT::scalar(LeftoverSize);</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For irregular sizes, extract the individual parts.</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>  for (unsigned I = 0; I != NumParts; <div class='tooltip'>++I<span class='tooltip-content'>46</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L567' href='#L567'><span>567:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    Register NewReg = MRI.createGenericVirtualRegister(MainTy);</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    VRegs.push_back(NewReg);</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    MIRBuilder.buildExtract(NewReg, Reg, MainSize * I);</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  for (unsigned Offset = MainSize * NumParts; Offset &lt; RegSize;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L573' href='#L573'><span>573:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>       Offset += LeftoverSize) {</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    Register NewReg = MRI.createGenericVirtualRegister(LeftoverTy);</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    LeftoverRegs.push_back(NewReg);</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    MIRBuilder.buildExtract(NewReg, Reg, Offset);</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void llvm::extractVectorParts(Register Reg, unsigned NumElts,</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              SmallVectorImpl&lt;Register&gt; &amp;VRegs,</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              MachineIRBuilder &amp;MIRBuilder,</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>                              MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  LLT RegTy = MRI.getType(Reg);</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  assert(RegTy.isVector() &amp;&amp; &quot;Expected a vector type&quot;);</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  LLT EltTy = RegTy.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  LLT NarrowTy = (NumElts == 1) ? <div class='tooltip'>EltTy<span class='tooltip-content'>11.1k</span></div> : <div class='tooltip'>LLT::fixed_vector(NumElts, EltTy)<span class='tooltip-content'>4.56k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L591' href='#L591'><span>591:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.1k</span>, <span class='None'>False</span>: <span class='covered-line'>4.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  unsigned RegNumElts = RegTy.getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  unsigned LeftoverNumElts = RegNumElts % NumElts;</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  unsigned NumNarrowTyPieces = RegNumElts / NumElts;</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Perfect split without leftover</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  if (LeftoverNumElts == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L597' href='#L597'><span>597:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.1k</span>, <span class='None'>False</span>: <span class='covered-line'>537</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>    return extractParts(Reg, NarrowTy, NumNarrowTyPieces, VRegs, MIRBuilder,</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>                        MRI);</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Irregular split. Provide direct access to all elements for artifact</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // combiner using unmerge to elements. Then build vectors with NumElts</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // elements. Remaining element(s) will be (used to build vector) Leftover.</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>537</pre></td><td class='code'><pre>  SmallVector&lt;Register, 8&gt; Elts;</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>537</pre></td><td class='code'><pre>  extractParts(Reg, EltTy, RegNumElts, Elts, MIRBuilder, MRI);</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>537</pre></td><td class='code'><pre>  unsigned Offset = 0;</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Requested sub-vectors of NarrowTy.</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt; NumNarrowTyPieces; <div class='tooltip'>++i, Offset += NumElts<span class='tooltip-content'>584</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L609' href='#L609'><span>609:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>584</span>, <span class='None'>False</span>: <span class='covered-line'>537</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>    ArrayRef&lt;Register&gt; Pieces(&amp;Elts[Offset], NumElts);</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>    VRegs.push_back(MIRBuilder.buildMergeLikeInstr(NarrowTy, Pieces).getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Leftover element(s).</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>537</pre></td><td class='code'><pre>  if (LeftoverNumElts == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L615' href='#L615'><span>615:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>379</span>, <span class='None'>False</span>: <span class='covered-line'>158</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>    VRegs.push_back(Elts[Offset]);</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>    LLT LeftoverTy = LLT::fixed_vector(LeftoverNumElts, EltTy);</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>    ArrayRef&lt;Register&gt; Pieces(&amp;Elts[Offset], LeftoverNumElts);</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>    VRegs.push_back(</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>        MIRBuilder.buildMergeLikeInstr(LeftoverTy, Pieces).getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>537</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *llvm::getOpcodeDef(unsigned Opcode, Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>362k</pre></td><td class='code'><pre>                                 const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>362k</pre></td><td class='code'><pre>  MachineInstr *DefMI = getDefIgnoringCopies(Reg, MRI);</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>362k</pre></td><td class='code'><pre>  return DefMI &amp;&amp; DefMI-&gt;getOpcode() == Opcode ? <div class='tooltip'>DefMI<span class='tooltip-content'>11.1k</span></div> : <div class='tooltip'>nullptr<span class='tooltip-content'>351k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L628' href='#L628'><span>628:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>362k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L628' href='#L628'><span>628:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.1k</span>, <span class='None'>False</span>: <span class='covered-line'>351k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L628'><span>628:10</span></a></span>) to (<span class='line-number'><a href='#L628'><span>628:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (628:10)
     Condition C2 --> (628:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>362k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>8.92k</pre></td><td class='code'><pre>APFloat llvm::getAPFloatFromSize(double Val, unsigned Size) {</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>8.92k</pre></td><td class='code'><pre>  if (Size == 32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L632' href='#L632'><span>632:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.58k</span>, <span class='None'>False</span>: <span class='covered-line'>1.34k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>7.58k</pre></td><td class='code'><pre>    return APFloat(float(Val));</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>  if (Size == 64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>891</span>, <span class='None'>False</span>: <span class='covered-line'>449</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>891</pre></td><td class='code'><pre>    return APFloat(Val);</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>449</pre></td><td class='code'><pre>  if (Size != 16)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>449</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span>(&quot;Unsupported FPConstant size&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>449</pre></td><td class='code'><pre>  bool Ignored;</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>449</pre></td><td class='code'><pre>  APFloat APF(Val);</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>449</pre></td><td class='code'><pre>  APF.convert(APFloat::IEEEhalf(), APFloat::rmNearestTiesToEven, &amp;Ignored);</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>449</pre></td><td class='code'><pre>  return APF;</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;APInt&gt; llvm::ConstantFoldBinOp(unsigned Opcode,</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             const Register Op1,</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             const Register Op2,</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>249k</pre></td><td class='code'><pre>                                             const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>249k</pre></td><td class='code'><pre>  auto MaybeOp2Cst = getAnyConstantVRegValWithLookThrough(Op2, MRI, false);</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>249k</pre></td><td class='code'><pre>  if (!MaybeOp2Cst)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L649' href='#L649'><span>649:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>109k</span>, <span class='None'>False</span>: <span class='covered-line'>139k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>139k</pre></td><td class='code'><pre>  auto MaybeOp1Cst = getAnyConstantVRegValWithLookThrough(Op1, MRI, false);</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>139k</pre></td><td class='code'><pre>  if (!MaybeOp1Cst)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L653' href='#L653'><span>653:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>134k</span>, <span class='None'>False</span>: <span class='covered-line'>5.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>5.26k</pre></td><td class='code'><pre>  const APInt &amp;C1 = MaybeOp1Cst-&gt;Value;</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>5.26k</pre></td><td class='code'><pre>  const APInt &amp;C2 = MaybeOp2Cst-&gt;Value;</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>5.26k</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L659' href='#L659'><span>659:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>  case TargetOpcode::G_ADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L661' href='#L661'><span>661:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>191</span>, <span class='None'>False</span>: <span class='covered-line'>5.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>    return C1 + C2;</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>  case TargetOpcode::G_PTR_ADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L663' href='#L663'><span>663:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67</span>, <span class='None'>False</span>: <span class='covered-line'>5.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Types can be of different width here.</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Result needs to be the same width as C1, so trunc or sext C2.</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>    return C1 + C2.sextOrTrunc(C1.getBitWidth());</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>  case TargetOpcode::G_AND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L667' href='#L667'><span>667:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.17k</span>, <span class='None'>False</span>: <span class='covered-line'>4.08k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>    return C1 &amp; C2;</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  case TargetOpcode::G_ASHR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L669' href='#L669'><span>669:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>5.20k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    return C1.ashr(C2);</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>  case TargetOpcode::G_LSHR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L671' href='#L671'><span>671:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.20k</span>, <span class='None'>False</span>: <span class='covered-line'>4.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>    return C1.lshr(C2);</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  case TargetOpcode::G_MUL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>5.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    return C1 * C2;</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>  case TargetOpcode::G_OR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L675' href='#L675'><span>675:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77</span>, <span class='None'>False</span>: <span class='covered-line'>5.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    return C1 | C2;</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>  case TargetOpcode::G_SHL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L677' href='#L677'><span>677:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.63k</span>, <span class='None'>False</span>: <span class='covered-line'>3.62k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>    return C1 &lt;&lt; C2;</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>477</pre></td><td class='code'><pre>  case TargetOpcode::G_SUB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L679' href='#L679'><span>679:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>477</span>, <span class='None'>False</span>: <span class='covered-line'>4.78k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>477</pre></td><td class='code'><pre>    return C1 - C2;</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case TargetOpcode::G_XOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L681' href='#L681'><span>681:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>146</span>, <span class='None'>False</span>: <span class='covered-line'>5.11k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>    return C1 ^ C2;</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case TargetOpcode::G_UDIV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L683' href='#L683'><span>683:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>5.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    if (!C2.getBoolValue())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L684' href='#L684'><span>684:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return C1.udiv(C2);</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case TargetOpcode::G_SDIV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L687' href='#L687'><span>687:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>5.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    if (!C2.getBoolValue())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L688' href='#L688'><span>688:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return C1.sdiv(C2);</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>  case TargetOpcode::G_UREM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L691' href='#L691'><span>691:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>191</span>, <span class='None'>False</span>: <span class='covered-line'>5.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>    if (!C2.getBoolValue())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L692' href='#L692'><span>692:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>191</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>    return C1.urem(C2);</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case TargetOpcode::G_SREM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L695' href='#L695'><span>695:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>5.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    if (!C2.getBoolValue())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L696' href='#L696'><span>696:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return C1.srem(C2);</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case TargetOpcode::G_SMIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L699' href='#L699'><span>699:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return APIntOps::smin(C1, C2);</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case TargetOpcode::G_SMAX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L701' href='#L701'><span>701:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return APIntOps::smax(C1, C2);</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case TargetOpcode::G_UMIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L703' href='#L703'><span>703:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return APIntOps::umin(C1, C2);</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case TargetOpcode::G_UMAX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return APIntOps::umax(C1, C2);</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>5.26k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>5.26k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;APFloat&gt;</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>llvm::ConstantFoldFPBinOp(unsigned Opcode, const Register Op1,</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>38.6k</pre></td><td class='code'><pre>                          const Register Op2, const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>38.6k</pre></td><td class='code'><pre>  const ConstantFP *Op2Cst = getConstantFPVRegVal(Op2, MRI);</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>38.6k</pre></td><td class='code'><pre>  if (!Op2Cst)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L716' href='#L716'><span>716:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.6k</span>, <span class='None'>False</span>: <span class='covered-line'>10.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>28.6k</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  const ConstantFP *Op1Cst = getConstantFPVRegVal(Op1, MRI);</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  if (!Op1Cst)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L720' href='#L720'><span>720:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.95k</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>9.95k</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>  APFloat C1 = Op1Cst-&gt;getValueAPF();</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>  const APFloat &amp;C2 = Op2Cst-&gt;getValueAPF();</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case TargetOpcode::G_FADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L726' href='#L726'><span>726:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    C1.add(C2, APFloat::rmNearestTiesToEven);</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return C1;</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  case TargetOpcode::G_FSUB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L729' href='#L729'><span>729:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    C1.subtract(C2, APFloat::rmNearestTiesToEven);</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return C1;</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  case TargetOpcode::G_FMUL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L732' href='#L732'><span>732:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    C1.multiply(C2, APFloat::rmNearestTiesToEven);</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    return C1;</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  case TargetOpcode::G_FDIV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L735' href='#L735'><span>735:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    C1.divide(C2, APFloat::rmNearestTiesToEven);</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return C1;</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case TargetOpcode::G_FREM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L738' href='#L738'><span>738:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    C1.mod(C2);</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return C1;</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case TargetOpcode::G_FCOPYSIGN:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L741' href='#L741'><span>741:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    C1.copySign(C2);</span></pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return C1</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case TargetOpcode::G_FMINNUM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L744' href='#L744'><span>744:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return minnum(C1, C2);</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case TargetOpcode::G_FMAXNUM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L746' href='#L746'><span>746:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return maxnum(C1, C2);</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case TargetOpcode::G_FMINIMUM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L748' href='#L748'><span>748:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return minimum(C1, C2);</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case TargetOpcode::G_FMAXIMUM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L750' href='#L750'><span>750:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return maximum(C1, C2);</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case TargetOpcode::G_FMINNUM_IEEE:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L752' href='#L752'><span>752:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case TargetOpcode::G_FMAXNUM_IEEE:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L753' href='#L753'><span>753:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: These operations were unfortunately named. fminnum/fmaxnum do not</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // follow the IEEE behavior for signaling nans and follow libm&apos;s fmin/fmax,</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // and currently there isn&apos;t a nice wrapper in APFloat for the version with</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // correct snan handling.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break;</span></pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L759' href='#L759'><span>759:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span>;</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SmallVector&lt;APInt&gt;</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>llvm::ConstantFoldVectorBinop(unsigned Opcode, const Register Op1,</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              const Register Op2,</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>7.47k</pre></td><td class='code'><pre>                              const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>7.47k</pre></td><td class='code'><pre>  auto *SrcVec2 = getOpcodeDef&lt;GBuildVector&gt;(Op2, MRI);</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>7.47k</pre></td><td class='code'><pre>  if (!SrcVec2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L771' href='#L771'><span>771:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.32k</span>, <span class='None'>False</span>: <span class='covered-line'>3.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>4.32k</pre></td><td class='code'><pre>    return SmallVector&lt;APInt&gt;();</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>3.15k</pre></td><td class='code'><pre>  auto *SrcVec1 = getOpcodeDef&lt;GBuildVector&gt;(Op1, MRI);</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>3.15k</pre></td><td class='code'><pre>  if (!SrcVec1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L775' href='#L775'><span>775:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.39k</span>, <span class='None'>False</span>: <span class='covered-line'>757</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>2.39k</pre></td><td class='code'><pre>    return SmallVector&lt;APInt&gt;();</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>757</pre></td><td class='code'><pre>  SmallVector&lt;APInt&gt; FoldedElements;</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>974</pre></td><td class='code'><pre>  for (unsigned Idx = 0, E = SrcVec1-&gt;getNumSources(); Idx &lt; E; <div class='tooltip'>++Idx<span class='tooltip-content'>217</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L779' href='#L779'><span>779:56</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>911</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>911</pre></td><td class='code'><pre>    auto MaybeCst = ConstantFoldBinOp(Opcode, SrcVec1-&gt;getSourceReg(Idx),</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>911</pre></td><td class='code'><pre>                                      SrcVec2-&gt;getSourceReg(Idx), MRI);</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>911</pre></td><td class='code'><pre>    if (!MaybeCst)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L782' href='#L782'><span>782:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>694</span>, <span class='None'>False</span>: <span class='covered-line'>217</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>694</pre></td><td class='code'><pre>      return SmallVector&lt;APInt&gt;();</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>    FoldedElements.push_back(*MaybeCst);</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  return FoldedElements;</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>757</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::isKnownNeverNaN(Register Val, const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>7.42k</pre></td><td class='code'><pre>                           bool SNaN) {</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>7.42k</pre></td><td class='code'><pre>  const MachineInstr *DefMI = MRI.getVRegDef(Val);</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>7.42k</pre></td><td class='code'><pre>  if (!DefMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L792' href='#L792'><span>792:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>7.42k</pre></td><td class='code'><pre>  const TargetMachine&amp; TM = DefMI-&gt;getMF()-&gt;getTarget();</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>7.42k</pre></td><td class='code'><pre>  if (DefMI-&gt;getFlag(MachineInstr::FmNoNans) || <div class='tooltip'>TM.Options.NoNaNsFPMath<span class='tooltip-content'>7.05k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L796' href='#L796'><span>796:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>366</span>, <span class='None'>False</span>: <span class='covered-line'>7.05k</span>]
  Branch (<span class='line-number'><a name='L796' href='#L796'><span>796:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>959</span>, <span class='None'>False</span>: <span class='covered-line'>6.09k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L796'><span>796:7</span></a></span>) to (<span class='line-number'><a href='#L796'><span>796:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (796:7)
     Condition C2 --> (796:49)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the value is a constant, we can obviously see if it is a NaN or not.</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='covered-line'><pre>6.09k</pre></td><td class='code'><pre>  if (const ConstantFP *FPVal = getConstantFPVRegVal(Val, MRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L800' href='#L800'><span>800:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.97k</span>, <span class='None'>False</span>: <span class='covered-line'>4.11k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>1.97k</pre></td><td class='code'><pre>    return !FPVal-&gt;getValueAPF().isNaN() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L801' href='#L801'><span>801:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.97k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>1.97k</pre></td><td class='code'><pre>           <div class='tooltip'><span class='red'>(</span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>SNaN</span><span class='tooltip-content'>0</span></div><span class='red'> &amp;&amp; </span><div class='tooltip'><span class='red'>!FPVal-&gt;getValueAPF().isSignaling()</span><span class='tooltip-content'>0</span></div><span class='red'>)</span>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L802' href='#L802'><span>802:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L802' href='#L802'><span>802:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L801'><span>801:12</span></a></span>) to (<span class='line-number'><a href='#L801'><span>802:57</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (801:12)
     Condition C2 --> (802:13)
     Condition C3 --> (802:21)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  -,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>1.97k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='covered-line'><pre>4.11k</pre></td><td class='code'><pre>  if (DefMI-&gt;getOpcode() == TargetOpcode::G_BUILD_VECTOR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L805' href='#L805'><span>805:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>85</span>, <span class='None'>False</span>: <span class='covered-line'>4.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>    for (const auto &amp;Op : DefMI-&gt;uses())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L806' href='#L806'><span>806:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>      if (!isKnownNeverNaN(Op.getReg(), MRI, SNaN))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L807' href='#L807'><span>807:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>116</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>4.03k</pre></td><td class='code'><pre>  switch (DefMI-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>3.27k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L813' href='#L813'><span>813:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.27k</span>, <span class='None'>False</span>: <span class='covered-line'>758</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>3.27k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>3.27k</pre></td><td class='code'><pre>  case TargetOpcode::G_FADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L815' href='#L815'><span>815:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>3.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  case TargetOpcode::G_FSUB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L816' href='#L816'><span>816:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>  case TargetOpcode::G_FMUL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L817' href='#L817'><span>817:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>3.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>  case TargetOpcode::G_FDIV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L818' href='#L818'><span>818:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>  case TargetOpcode::G_FREM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L819' href='#L819'><span>819:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>  case TargetOpcode::G_FSIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L820' href='#L820'><span>820:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>  case TargetOpcode::G_FCOS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L821' href='#L821'><span>821:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  case TargetOpcode::G_FMA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L822' href='#L822'><span>822:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>153</span>, <span class='None'>False</span>: <span class='covered-line'>3.88k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>  case TargetOpcode::G_FMAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L823' href='#L823'><span>823:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>3.99k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>317</pre></td><td class='code'><pre>    if (SNaN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L824' href='#L824'><span>824:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>178</span>, <span class='None'>False</span>: <span class='covered-line'>139</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Need isKnownNeverInfinity</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>139</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>  case TargetOpcode::G_FMINNUM_IEEE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L829' href='#L829'><span>829:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>3.95k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  case TargetOpcode::G_FMAXNUM_IEEE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L830' href='#L830'><span>830:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>3.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>    if (SNaN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L831' href='#L831'><span>831:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This can return a NaN if either operand is an sNaN, or if both operands</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // are NaN.</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    return (isKnownNeverNaN(DefMI-&gt;getOperand(1).getReg(), MRI) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L835' href='#L835'><span>835:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>            <div class='tooltip'>isKnownNeverSNaN(DefMI-&gt;getOperand(2).getReg(), MRI)<span class='tooltip-content'>36</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L836' href='#L836'><span>836:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>           <div class='tooltip'>(<span class='tooltip-content'>48</span></div><div class='tooltip'>isKnownNeverSNaN(DefMI-&gt;getOperand(1).getReg(), MRI)<span class='tooltip-content'>48</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L837' href='#L837'><span>837:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>            <div class='tooltip'>isKnownNeverNaN(DefMI-&gt;getOperand(2).getReg(), MRI)<span class='tooltip-content'>41</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L838' href='#L838'><span>838:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L835'><span>835:12</span></a></span>) to (<span class='line-number'><a href='#L835'><span>838:65</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (835:13)
     Condition C2 --> (836:13)
     Condition C3 --> (837:13)
     Condition C4 --> (838:13)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  F,  -  = F      }
  2 { F,  -,  T,  F  = F      }
  3 { T,  T,  -,  -  = T      }
  4 { F,  -,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>  case TargetOpcode::G_FMINNUM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L840' href='#L840'><span>840:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>114</span>, <span class='None'>False</span>: <span class='covered-line'>3.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>  case TargetOpcode::G_FMAXNUM: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L841' href='#L841'><span>841:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>197</span>, <span class='None'>False</span>: <span class='covered-line'>3.83k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Only one needs to be known not-nan, since it will be returned if the</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // other ends up being one.</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>    return isKnownNeverNaN(DefMI-&gt;getOperand(1).getReg(), MRI, SNaN) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L844' href='#L844'><span>844:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>157</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>           <div class='tooltip'>isKnownNeverNaN(DefMI-&gt;getOperand(2).getReg(), MRI, SNaN)<span class='tooltip-content'>154</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L845' href='#L845'><span>845:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>118</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L844'><span>844:12</span></a></span>) to (<span class='line-number'><a href='#L844'><span>845:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (844:12)
     Condition C2 --> (845:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>4.03k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>3.27k</pre></td><td class='code'><pre>  if (SNaN) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L849' href='#L849'><span>849:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.15k</span>, <span class='None'>False</span>: <span class='covered-line'>2.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FP operations quiet. For now, just handle the ones inserted during</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // legalization.</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>    switch (DefMI-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>    case TargetOpcode::G_FPEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L853' href='#L853'><span>853:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126</span>, <span class='None'>False</span>: <span class='covered-line'>1.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>201</pre></td><td class='code'><pre>    case TargetOpcode::G_FPTRUNC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L854' href='#L854'><span>854:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>1.07k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>    case TargetOpcode::G_FCANONICALIZE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L855' href='#L855'><span>855:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>1.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>935</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L857' href='#L857'><span>857:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>935</span>, <span class='None'>False</span>: <span class='covered-line'>216</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>935</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>2.12k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>3.27k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Align llvm::inferAlignFromPtrInfo(MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>3.69k</pre></td><td class='code'><pre>                                  const MachinePointerInfo &amp;MPO) {</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>3.69k</pre></td><td class='code'><pre>  auto PSV = dyn_cast_if_present&lt;const PseudoSourceValue *&gt;(MPO.V);</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>3.69k</pre></td><td class='code'><pre>  if (auto FSPV = dyn_cast_or_null&lt;FixedStackPseudoSourceValue&gt;(PSV)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L868' href='#L868'><span>868:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.15k</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>3.15k</pre></td><td class='code'><pre>    MachineFrameInfo &amp;MFI = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>3.15k</pre></td><td class='code'><pre>    return commonAlignment(MFI.getObjectAlign(FSPV-&gt;getFrameIndex()),</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>3.15k</pre></td><td class='code'><pre>                           MPO.Offset);</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='covered-line'><pre>3.15k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  if (const Value *V = dyn_cast_if_present&lt;const Value *&gt;(MPO.V)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L874' href='#L874'><span>874:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>529</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    const Module *M = MF.getFunction().getParent();</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return V-&gt;getPointerAlignment(M-&gt;getDataLayout());</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='covered-line'><pre>529</pre></td><td class='code'><pre>  return Align(1);</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register llvm::getFunctionLiveInPhysReg(MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const TargetInstrInfo &amp;TII,</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        MCRegister PhysReg,</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const TargetRegisterClass &amp;RC,</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>6.73k</pre></td><td class='code'><pre>                                        const DebugLoc &amp;DL, LLT RegTy) {</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>6.73k</pre></td><td class='code'><pre>  MachineBasicBlock &amp;EntryMBB = MF.front();</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>6.73k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>6.73k</pre></td><td class='code'><pre>  Register LiveIn = MRI.getLiveInVirtReg(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>6.73k</pre></td><td class='code'><pre>  if (LiveIn) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L890' href='#L890'><span>890:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.50k</span>, <span class='None'>False</span>: <span class='covered-line'>225</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>6.50k</pre></td><td class='code'><pre>    MachineInstr *Def = MRI.getVRegDef(LiveIn);</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>6.50k</pre></td><td class='code'><pre>    if (Def) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L892' href='#L892'><span>892:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>272</span>, <span class='None'>False</span>: <span class='covered-line'>6.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: Should the verifier check this is in the entry block?</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>272</pre></td><td class='code'><pre>      assert(Def-&gt;getParent() == &amp;EntryMBB &amp;&amp; &quot;live-in copy not in entry block&quot;);</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>272</pre></td><td class='code'><pre>      return LiveIn;</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>272</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // It&apos;s possible the incoming argument register and copy was added during</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // lowering, but later deleted due to being/becoming dead. If this happens,</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // re-insert the copy.</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>6.50k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The live in register was not present, so add it.</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>225</pre></td><td class='code'><pre>    LiveIn = MF.addLiveIn(PhysReg, &amp;RC);</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>225</pre></td><td class='code'><pre>    if (RegTy.isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L904' href='#L904'><span>904:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>205</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>205</pre></td><td class='code'><pre>      MRI.setType(LiveIn, RegTy);</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>225</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>6.46k</pre></td><td class='code'><pre>  BuildMI(EntryMBB, EntryMBB.begin(), DL, TII.get(TargetOpcode::COPY), LiveIn)</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>6.46k</pre></td><td class='code'><pre>    .addReg(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>6.46k</pre></td><td class='code'><pre>  if (!EntryMBB.isLiveIn(PhysReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L910' href='#L910'><span>910:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.94k</span>, <span class='None'>False</span>: <span class='covered-line'>3.51k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>2.94k</pre></td><td class='code'><pre>    EntryMBB.addLiveIn(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>6.46k</pre></td><td class='code'><pre>  return LiveIn;</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>6.73k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;APInt&gt; llvm::ConstantFoldExtOp(unsigned Opcode,</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             const Register Op1, uint64_t Imm,</pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>                                             const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>  auto MaybeOp1Cst = getIConstantVRegVal(Op1, MRI);</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>  if (MaybeOp1Cst) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L919' href='#L919'><span>919:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>3.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L921' href='#L921'><span>921:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    case TargetOpcode::G_SEXT_INREG: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L923' href='#L923'><span>923:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>      LLT Ty = MRI.getType(Op1);</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>      return MaybeOp1Cst-&gt;trunc(Imm).sext(Ty.getScalarSizeInBits());</pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>3.94k</pre></td><td class='code'><pre>  return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;APInt&gt; llvm::ConstantFoldCastOp(unsigned Opcode, LLT DstTy,</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              const Register Op0,</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>29.6k</pre></td><td class='code'><pre>                                              const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>29.6k</pre></td><td class='code'><pre>  std::optional&lt;APInt&gt; Val = getIConstantVRegVal(Op0, MRI);</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>29.6k</pre></td><td class='code'><pre>  if (!Val)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L936' href='#L936'><span>936:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.6k</span>, <span class='None'>False</span>: <span class='covered-line'>938</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>28.6k</pre></td><td class='code'><pre>    return Val;</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  const unsigned DstSize = DstTy.getScalarSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>477</pre></td><td class='code'><pre>  case TargetOpcode::G_SEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L942' href='#L942'><span>942:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>477</span>, <span class='None'>False</span>: <span class='covered-line'>461</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>477</pre></td><td class='code'><pre>    return Val-&gt;sext(DstSize);</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='covered-line'><pre>357</pre></td><td class='code'><pre>  case TargetOpcode::G_ZEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L944' href='#L944'><span>944:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>357</span>, <span class='None'>False</span>: <span class='covered-line'>581</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>461</pre></td><td class='code'><pre>  case TargetOpcode::G_ANYEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L945' href='#L945'><span>945:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104</span>, <span class='None'>False</span>: <span class='covered-line'>834</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: DAG considers target preference when constant folding any_extend.</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>461</pre></td><td class='code'><pre>    return Val-&gt;zext(DstSize);</pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L948' href='#L948'><span>948:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>938</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span>;</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;unexpected cast opcode to constant fold&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;APFloat&gt;</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>llvm::ConstantFoldIntToFloat(unsigned Opcode, LLT DstTy, Register Src,</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='covered-line'><pre>2.68k</pre></td><td class='code'><pre>                             const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>2.68k</pre></td><td class='code'><pre>  assert(Opcode == TargetOpcode::G_SITOFP || Opcode == TargetOpcode::G_UITOFP);</pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>2.68k</pre></td><td class='code'><pre>  if (auto MaybeSrcVal = getIConstantVRegVal(Src, MRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L959' href='#L959'><span>959:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>2.64k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    APFloat DstVal(getFltSemanticForLLT(DstTy));</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    DstVal.convertFromAPInt(*MaybeSrcVal, Opcode == TargetOpcode::G_SITOFP,</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>                            APFloat::rmNearestTiesToEven);</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    return DstVal;</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>2.64k</pre></td><td class='code'><pre>  return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>2.68k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;SmallVector&lt;unsigned&gt;&gt;</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>llvm::ConstantFoldCountZeros(Register Src, const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>                             std::function&lt;unsigned(APInt)&gt; CB) {</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(Src);</pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>  SmallVector&lt;unsigned&gt; FoldedCTLZs;</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>  auto tryFoldScalar = [&amp;](Register R) -&gt; std::optional&lt;unsigned&gt; {</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>    auto MaybeCst = getIConstantVRegVal(R, MRI);</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>    if (!MaybeCst)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L975' href='#L975'><span>975:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>161</span>, <span class='None'>False</span>: <span class='covered-line'>85</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='covered-line'><pre>161</pre></td><td class='code'><pre>      return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>    return CB(*MaybeCst);</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>  if (Ty.isVector()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L979' href='#L979'><span>979:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>188</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to constant fold each element.</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    auto *BV = getOpcodeDef&lt;GBuildVector&gt;(Src, MRI);</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    if (!BV)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L982' href='#L982'><span>982:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    <div class='tooltip'>for (unsigned SrcIdx = 0; <span class='tooltip-content'>13</span></div>SrcIdx &lt; BV-&gt;getNumSources(); <div class='tooltip'>++SrcIdx<span class='tooltip-content'>58</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L984' href='#L984'><span>984:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>      if (auto MaybeFold = tryFoldScalar(BV-&gt;getSourceReg(SrcIdx))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L985' href='#L985'><span>985:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>        FoldedCTLZs.emplace_back(*MaybeFold);</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    return FoldedCTLZs;</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>  if (auto MaybeCst = tryFoldScalar(Src)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L993' href='#L993'><span>993:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>161</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    FoldedCTLZs.emplace_back(*MaybeCst);</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    return FoldedCTLZs;</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>161</pre></td><td class='code'><pre>  return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;SmallVector&lt;APInt&gt;&gt;</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>llvm::ConstantFoldICmp(unsigned Pred, const Register Op1, const Register Op2,</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>                       const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(Op1);</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>  if (Ty != MRI.getType(Op2))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1004' href='#L1004'><span>1004:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>  auto TryFoldScalar = [&amp;MRI, Pred](Register LHS,</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>                                    Register RHS) -&gt; std::optional&lt;APInt&gt; {</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>    auto LHSCst = getIConstantVRegVal(LHS, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>    auto RHSCst = getIConstantVRegVal(RHS, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>    if (!LHSCst || <div class='tooltip'>!RHSCst<span class='tooltip-content'>236</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1011' href='#L1011'><span>1011:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.5k</span>, <span class='None'>False</span>: <span class='covered-line'>236</span>]
  Branch (<span class='line-number'><a name='L1011' href='#L1011'><span>1011:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>224</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1011'><span>1011:9</span></a></span>) to (<span class='line-number'><a href='#L1011'><span>1011:27</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1011:9)
     Condition C2 --> (1011:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>15.5k</pre></td><td class='code'><pre>      return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='covered-line'><pre>224</pre></td><td class='code'><pre>    switch (Pred) {</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>    case CmpInst::Predicate::ICMP_EQ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1015' href='#L1015'><span>1015:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>178</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>      return APInt(/*numBits=*/1, LHSCst-&gt;eq(*RHSCst));</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    case CmpInst::Predicate::ICMP_NE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1017' href='#L1017'><span>1017:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>218</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      return APInt(/*numBits=*/1, LHSCst-&gt;ne(*RHSCst));</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    case CmpInst::Predicate::ICMP_UGT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1019' href='#L1019'><span>1019:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>221</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return APInt(/*numBits=*/1, LHSCst-&gt;ugt(*RHSCst));</pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    case CmpInst::Predicate::ICMP_UGE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1021' href='#L1021'><span>1021:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>221</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return APInt(/*numBits=*/1, LHSCst-&gt;uge(*RHSCst));</pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    case CmpInst::Predicate::ICMP_ULT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1023' href='#L1023'><span>1023:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>221</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return APInt(/*numBits=*/1, LHSCst-&gt;ult(*RHSCst));</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    case CmpInst::Predicate::ICMP_ULE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1025' href='#L1025'><span>1025:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>221</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return APInt(/*numBits=*/1, LHSCst-&gt;ule(*RHSCst));</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    case CmpInst::Predicate::ICMP_SGT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1027' href='#L1027'><span>1027:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>221</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return APInt(/*numBits=*/1, LHSCst-&gt;sgt(*RHSCst));</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    case CmpInst::Predicate::ICMP_SGE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1029' href='#L1029'><span>1029:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>221</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return APInt(/*numBits=*/1, LHSCst-&gt;sge(*RHSCst));</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    case CmpInst::Predicate::ICMP_SLT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1031' href='#L1031'><span>1031:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>205</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      return APInt(/*numBits=*/1, LHSCst-&gt;slt(*RHSCst));</pre></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    case CmpInst::Predicate::ICMP_SLE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1033' href='#L1033'><span>1033:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>221</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return APInt(/*numBits=*/1, LHSCst-&gt;sle(*RHSCst));</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1035' href='#L1035'><span>1035:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>224</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>224</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>224</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>  SmallVector&lt;APInt&gt; FoldedICmps;</pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>16.0k</pre></td><td class='code'><pre>  if (Ty.isVector()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1042' href='#L1042'><span>1042:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>433</span>, <span class='None'>False</span>: <span class='covered-line'>15.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to constant fold each element.</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='covered-line'><pre>433</pre></td><td class='code'><pre>    auto *BV1 = getOpcodeDef&lt;GBuildVector&gt;(Op1, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='covered-line'><pre>433</pre></td><td class='code'><pre>    auto *BV2 = getOpcodeDef&lt;GBuildVector&gt;(Op2, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>433</pre></td><td class='code'><pre>    if (!BV1 || <div class='tooltip'>!BV2<span class='tooltip-content'>90</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1046' href='#L1046'><span>1046:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>343</span>, <span class='None'>False</span>: <span class='covered-line'>90</span>]
  Branch (<span class='line-number'><a name='L1046' href='#L1046'><span>1046:17</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>90</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1046'><span>1046:9</span></a></span>) to (<span class='line-number'><a href='#L1046'><span>1046:21</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1046:9)
     Condition C2 --> (1046:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>343</pre></td><td class='code'><pre>      return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>    assert(BV1-&gt;getNumSources() == BV2-&gt;getNumSources() &amp;&amp; &quot;Invalid vectors&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>    <div class='tooltip'>for (unsigned I = 0; <span class='tooltip-content'>90</span></div>I &lt; BV1-&gt;getNumSources(); <div class='tooltip'>++I<span class='tooltip-content'>152</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1049' href='#L1049'><span>1049:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>210</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>      if (auto MaybeFold =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1050' href='#L1050'><span>1050:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>152</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>              TryFoldScalar(BV1-&gt;getSourceReg(I), BV2-&gt;getSourceReg(I))) {</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>152</pre></td><td class='code'><pre>        FoldedICmps.emplace_back(*MaybeFold);</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='covered-line'><pre>152</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>152</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>      return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    return FoldedICmps;</pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>15.5k</pre></td><td class='code'><pre>  if (auto MaybeCst = TryFoldScalar(Op1, Op2)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1060' href='#L1060'><span>1060:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>15.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    FoldedICmps.emplace_back(*MaybeCst);</pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    return FoldedICmps;</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>15.5k</pre></td><td class='code'><pre>  return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>15.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::isKnownToBeAPowerOfTwo(Register Reg, const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>                                  GISelKnownBits *KB) {</pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>  std::optional&lt;DefinitionAndSourceRegister&gt; DefSrcReg =</pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>      getDefSrcRegIgnoringCopies(Reg, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>  if (!DefSrcReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1072' href='#L1072'><span>1072:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>170</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>  const MachineInstr &amp;MI = *DefSrcReg-&gt;MI;</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>  const LLT Ty = MRI.getType(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  case TargetOpcode::G_CONSTANT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1079' href='#L1079'><span>1079:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>120</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    unsigned BitWidth = Ty.getScalarSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    const ConstantInt *CI = MI.getOperand(1).getCImm();</pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    return CI-&gt;getValue().zextOrTrunc(BitWidth).isPowerOf2();</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  case TargetOpcode::G_SHL: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1084' href='#L1084'><span>1084:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>155</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // A left-shift of a constant one will have exactly one bit set because</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // shifting the bit off the end is undefined.</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Constant splat</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    if (auto ConstLHS = getIConstantVRegVal(MI.getOperand(1).getReg(), MRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1089' href='#L1089'><span>1089:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      if (*ConstLHS == 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1090' href='#L1090'><span>1090:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  case TargetOpcode::G_LSHR: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1096' href='#L1096'><span>1096:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>166</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    if (auto ConstLHS = getIConstantVRegVal(MI.getOperand(1).getReg(), MRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1097' href='#L1097'><span>1097:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      if (ConstLHS-&gt;isSignMask())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1098' href='#L1098'><span>1098:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  case TargetOpcode::G_BUILD_VECTOR: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1104' href='#L1104'><span>1104:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>157</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Probably should have a recursion depth guard since you could have</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // bitcasted vector elements.</pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    for (const MachineOperand &amp;MO : llvm::drop_begin(MI.operands()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1107' href='#L1107'><span>1107:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      if (!isKnownToBeAPowerOfTwo(MO.getReg(), MRI, KB))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1108' href='#L1108'><span>1108:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case TargetOpcode::G_BUILD_VECTOR_TRUNC: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1113' href='#L1113'><span>1113:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>168</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Only handle constants since we would need to know if number of leading</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // zeros is greater than the truncation amount.</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    const unsigned BitWidth = Ty.getScalarSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    for (const MachineOperand &amp;MO : llvm::drop_begin(MI.operands())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1117' href='#L1117'><span>1117:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      auto Const = getIConstantVRegVal(MO.getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      if (!Const || <div class='tooltip'>!Const-&gt;zextOrTrunc(BitWidth).isPowerOf2()<span class='tooltip-content'>3</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1119' href='#L1119'><span>1119:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
  Branch (<span class='line-number'><a name='L1119' href='#L1119'><span>1119:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
  Branch (<span class='line-number'><a name='L1119' href='#L1119'><span>1119:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1119'><span>1119:11</span></a></span>) to (<span class='line-number'><a href='#L1119'><span>1119:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1119:11)
     Condition C2 --> (1119:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1125' href='#L1125'><span>1125:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>  if (!KB)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1129' href='#L1129'><span>1129:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>101</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // More could be done here, though the above checks are enough</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to handle some common cases.</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Fall back to computeKnownBits to catch other known cases.</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>  KnownBits Known = KB-&gt;getKnownBits(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>  return (Known.countMaxPopulation() == 1) &amp;&amp; <div class='tooltip'>(Known.countMinPopulation() == 1)<span class='tooltip-content'>6</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1137' href='#L1137'><span>1137:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>95</span>]
  Branch (<span class='line-number'><a name='L1137' href='#L1137'><span>1137:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1137'><span>1137:10</span></a></span>) to (<span class='line-number'><a href='#L1137'><span>1137:80</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1137:10)
     Condition C2 --> (1137:47)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='covered-line'><pre>20.0k</pre></td><td class='code'><pre>void llvm::getSelectionDAGFallbackAnalysisUsage(AnalysisUsage &amp;AU) {</pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='covered-line'><pre>20.0k</pre></td><td class='code'><pre>  AU.addPreserved&lt;StackProtector&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='covered-line'><pre>20.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='covered-line'><pre>3.19k</pre></td><td class='code'><pre>LLT llvm::getLCMType(LLT OrigTy, LLT TargetTy) {</pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='covered-line'><pre>3.19k</pre></td><td class='code'><pre>  if (OrigTy.getSizeInBits() == TargetTy.getSizeInBits())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1145' href='#L1145'><span>1145:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>739</span>, <span class='None'>False</span>: <span class='covered-line'>2.45k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>739</pre></td><td class='code'><pre>    return OrigTy;</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='covered-line'><pre>2.45k</pre></td><td class='code'><pre>  if (OrigTy.isVector() &amp;&amp; <div class='tooltip'>TargetTy.isVector()<span class='tooltip-content'>136</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1148' href='#L1148'><span>1148:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>136</span>, <span class='None'>False</span>: <span class='covered-line'>2.32k</span>]
  Branch (<span class='line-number'><a name='L1148' href='#L1148'><span>1148:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1148'><span>1148:7</span></a></span>) to (<span class='line-number'><a href='#L1148'><span>1148:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1148:7)
     Condition C2 --> (1148:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    LLT OrigElt = OrigTy.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    LLT TargetElt = TargetTy.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: The docstring for this function says the intention is to use this</pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // function to build MERGE/UNMERGE instructions. It won&apos;t be the case that</pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // we generate a MERGE/UNMERGE between fixed and scalable vector types. We</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // could implement getLCMType between the two in the future if there was a</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // need, but it is not worth it now as this function should not be used in</pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // that way.</pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    assert(((OrigTy.isScalableVector() &amp;&amp; !TargetTy.isFixedVector()) ||</pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>            (OrigTy.isFixedVector() &amp;&amp; !TargetTy.isScalableVector())) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>           &quot;getLCMType not implemented between fixed and scalable vectors.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    if (OrigElt.getSizeInBits() == TargetElt.getSizeInBits()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1162' href='#L1162'><span>1162:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>      int GCDMinElts = std::gcd(OrigTy.getElementCount().getKnownMinValue(),</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>                                TargetTy.getElementCount().getKnownMinValue());</pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Prefer the original element type.</pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>      ElementCount Mul = OrigTy.getElementCount().multiplyCoefficientBy(</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>          TargetTy.getElementCount().getKnownMinValue());</pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>      return LLT::vector(Mul.divideCoefficientBy(GCDMinElts),</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>                         OrigTy.getElementType());</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    unsigned LCM = std::lcm(OrigTy.getSizeInBits().getKnownMinValue(),</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>                            TargetTy.getSizeInBits().getKnownMinValue());</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    return LLT::vector(</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>        ElementCount::get(LCM / OrigElt.getSizeInBits(), OrigTy.isScalable()),</pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>        OrigElt);</pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // One type is scalar, one type is vector</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>2.33k</pre></td><td class='code'><pre>  if (OrigTy.isVector() || <div class='tooltip'>TargetTy.isVector()<span class='tooltip-content'>2.32k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1179' href='#L1179'><span>1179:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>2.32k</span>]
  Branch (<span class='line-number'><a name='L1179' href='#L1179'><span>1179:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>83</span>, <span class='None'>False</span>: <span class='covered-line'>2.23k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1179'><span>1179:7</span></a></span>) to (<span class='line-number'><a href='#L1179'><span>1179:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1179:7)
     Condition C2 --> (1179:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    LLT VecTy = OrigTy.isVector() ? <div class='tooltip'>OrigTy<span class='tooltip-content'>16</span></div> : <div class='tooltip'>TargetTy<span class='tooltip-content'>83</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1180' href='#L1180'><span>1180:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>83</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    LLT ScalarTy = OrigTy.isVector() ? <div class='tooltip'>TargetTy<span class='tooltip-content'>16</span></div> : <div class='tooltip'>OrigTy<span class='tooltip-content'>83</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1181' href='#L1181'><span>1181:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>83</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    LLT EltTy = VecTy.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    LLT OrigEltTy = OrigTy.isVector() ? <div class='tooltip'>OrigTy.getElementType()<span class='tooltip-content'>16</span></div> : <div class='tooltip'>OrigTy<span class='tooltip-content'>83</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1183' href='#L1183'><span>1183:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>83</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Prefer scalar type from OrigTy.</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    if (EltTy.getSizeInBits() == ScalarTy.getSizeInBits())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1186' href='#L1186'><span>1186:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>      return LLT::vector(VecTy.getElementCount(), OrigEltTy);</pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Different size scalars. Create vector with the same total size.</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // LCM will take fixed/scalable from VecTy.</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    unsigned LCM = std::lcm(EltTy.getSizeInBits().getFixedValue() *</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                                VecTy.getElementCount().getKnownMinValue(),</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                            ScalarTy.getSizeInBits().getFixedValue());</pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Prefer type from OrigTy</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    return LLT::vector(ElementCount::get(LCM / OrigEltTy.getSizeInBits(),</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                                         VecTy.getElementCount().isScalable()),</pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                       OrigEltTy);</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // At this point, both types are scalars of different size</pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>  unsigned LCM = std::lcm(OrigTy.getSizeInBits().getFixedValue(),</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>                          TargetTy.getSizeInBits().getFixedValue());</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Preserve pointer types.</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>  if (LCM == OrigTy.getSizeInBits())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1204' href='#L1204'><span>1204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>769</span>, <span class='None'>False</span>: <span class='covered-line'>1.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>    return OrigTy;</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  if (LCM == TargetTy.getSizeInBits())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1206' href='#L1206'><span>1206:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>1.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    return TargetTy;</pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>  return LLT::scalar(LCM);</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>LLT llvm::getCoverTy(LLT OrigTy, LLT TargetTy) {</pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>  if ((OrigTy.isScalableVector() &amp;&amp; <div class='tooltip'>TargetTy.isFixedVector()<span class='tooltip-content'>2</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1213' href='#L1213'><span>1213:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>15.1k</span>]
  Branch (<span class='line-number'><a name='L1213' href='#L1213'><span>1213:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>      (OrigTy.isFixedVector() &amp;&amp; <div class='tooltip'>TargetTy.isScalableVector()<span class='tooltip-content'>13.4k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1214' href='#L1214'><span>1214:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.4k</span>, <span class='None'>False</span>: <span class='covered-line'>1.70k</span>]
  Branch (<span class='line-number'><a name='L1214' href='#L1214'><span>1214:34</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1213'><span>1213:7</span></a></span>) to (<span class='line-number'><a href='#L1213'><span>1214:62</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1213:8)
     Condition C2 --> (1213:37)
     Condition C3 --> (1214:8)
     Condition C4 --> (1214:34)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  F,  -  = F      }
  2 { T,  F,  F,  -  = F      }
  3 { F,  -,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span>(</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>        &quot;getCoverTy not implemented between fixed and scalable vectors.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>  if (!OrigTy.isVector() || <div class='tooltip'>!TargetTy.isVector()<span class='tooltip-content'>13.4k</span></div> || <div class='tooltip'>OrigTy == TargetTy<span class='tooltip-content'>13.4k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1218' href='#L1218'><span>1218:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.70k</span>, <span class='None'>False</span>: <span class='covered-line'>13.4k</span>]
  Branch (<span class='line-number'><a name='L1218' href='#L1218'><span>1218:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>13.4k</span>]
  Branch (<span class='line-number'><a name='L1218' href='#L1218'><span>1218:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>622</span>, <span class='None'>False</span>: <span class='covered-line'>12.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>      <div class='tooltip'>(OrigTy.getScalarSizeInBits() != TargetTy.getScalarSizeInBits())<span class='tooltip-content'>12.8k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1219' href='#L1219'><span>1219:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>12.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1218'><span>1218:7</span></a></span>) to (<span class='line-number'><a href='#L1218'><span>1219:71</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1218:7)
     Condition C2 --> (1218:29)
     Condition C3 --> (1218:53)
     Condition C4 --> (1219:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='covered-line'><pre>2.33k</pre></td><td class='code'><pre>    return getLCMType(OrigTy, TargetTy);</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  unsigned OrigTyNumElts = OrigTy.getElementCount().getKnownMinValue();</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  unsigned TargetTyNumElts = TargetTy.getElementCount().getKnownMinValue();</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  if (OrigTyNumElts % TargetTyNumElts == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1224' href='#L1224'><span>1224:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.27k</span>, <span class='None'>False</span>: <span class='covered-line'>8.57k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>4.27k</pre></td><td class='code'><pre>    return OrigTy;</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>8.57k</pre></td><td class='code'><pre>  unsigned NumElts = alignTo(OrigTyNumElts, TargetTyNumElts);</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>8.57k</pre></td><td class='code'><pre>  return LLT::scalarOrVector(ElementCount::getFixed(NumElts),</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>8.57k</pre></td><td class='code'><pre>                             OrigTy.getElementType());</pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>LLT llvm::getGCDType(LLT OrigTy, LLT TargetTy) {</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>  if (OrigTy.getSizeInBits() == TargetTy.getSizeInBits())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1233' href='#L1233'><span>1233:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>210</span>, <span class='None'>False</span>: <span class='covered-line'>12.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>    return OrigTy;</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>  if (OrigTy.isVector() &amp;&amp; <div class='tooltip'>TargetTy.isVector()<span class='tooltip-content'>5.85k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1236' href='#L1236'><span>1236:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.85k</span>, <span class='None'>False</span>: <span class='covered-line'>6.60k</span>]
  Branch (<span class='line-number'><a name='L1236' href='#L1236'><span>1236:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.51k</span>, <span class='None'>False</span>: <span class='covered-line'>4.33k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1236'><span>1236:7</span></a></span>) to (<span class='line-number'><a href='#L1236'><span>1236:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1236:7)
     Condition C2 --> (1236:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>    LLT OrigElt = OrigTy.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: The docstring for this function says the intention is to use this</pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // function to build MERGE/UNMERGE instructions. It won&apos;t be the case that</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // we generate a MERGE/UNMERGE between fixed and scalable vector types. We</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // could implement getGCDType between the two in the future if there was a</pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // need, but it is not worth it now as this function should not be used in</pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // that way.</pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>    assert(((OrigTy.isScalableVector() &amp;&amp; !TargetTy.isFixedVector()) ||</pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>            (OrigTy.isFixedVector() &amp;&amp; !TargetTy.isScalableVector())) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>           &quot;getGCDType not implemented between fixed and scalable vectors.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>    unsigned GCD = std::gcd(OrigTy.getSizeInBits().getKnownMinValue(),</pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>                            TargetTy.getSizeInBits().getKnownMinValue());</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='covered-line'><pre>1.51k</pre></td><td class='code'><pre>    if (GCD == OrigElt.getSizeInBits())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1251' href='#L1251'><span>1251:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>188</span>, <span class='None'>False</span>: <span class='covered-line'>1.32k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>      return LLT::scalarOrVector(ElementCount::get(1, OrigTy.isScalable()),</pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>                                 OrigElt);</pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Cannot produce original element type, but both have vscale in common.</pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>    if (GCD &lt; OrigElt.getSizeInBits())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1256' href='#L1256'><span>1256:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.32k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return LLT::scalarOrVector(ElementCount::get(1, OrigTy.isScalable()),</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                                 GCD);</pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>    return LLT::vector(</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>        ElementCount::get(GCD / OrigElt.getSizeInBits().getFixedValue(),</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>                          OrigTy.isScalable()),</pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>        OrigElt);</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If one type is vector and the element size matches the scalar size, then</pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the gcd is the scalar type.</pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>  if (OrigTy.isVector() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1268' href='#L1268'><span>1268:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.73k</span>, <span class='None'>False</span>: <span class='covered-line'>7.20k</span>]
  Branch (<span class='line-number'><a name='L1268' href='#L1268'><span>1268:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.33k</span>, <span class='None'>False</span>: <span class='covered-line'>6.60k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='covered-line'><pre>10.9k</pre></td><td class='code'><pre>      <div class='tooltip'>OrigTy.getElementType().getSizeInBits() == TargetTy.getSizeInBits()<span class='tooltip-content'>4.33k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1269' href='#L1269'><span>1269:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.73k</span>, <span class='None'>False</span>: <span class='covered-line'>603</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1268'><span>1268:7</span></a></span>) to (<span class='line-number'><a href='#L1268'><span>1269:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1268:7)
     Condition C2 --> (1269:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>    return OrigTy.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='covered-line'><pre>7.20k</pre></td><td class='code'><pre>  if (TargetTy.isVector() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1271' href='#L1271'><span>1271:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>7.20k</span>]
  Branch (<span class='line-number'><a name='L1271' href='#L1271'><span>1271:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>7.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='covered-line'><pre>7.20k</pre></td><td class='code'><pre>      <div class='tooltip'>TargetTy.getElementType().getSizeInBits() == OrigTy.getSizeInBits()<span class='tooltip-content'>13</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1272' href='#L1272'><span>1272:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1271'><span>1271:7</span></a></span>) to (<span class='line-number'><a href='#L1271'><span>1272:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1271:7)
     Condition C2 --> (1272:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    return OrigTy;</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // At this point, both types are either scalars of different type or one is a</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // vector and one is a scalar. If both types are scalars, the GCD type is the</pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // GCD between the two scalar sizes. If one is vector and one is scalar, then</pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the GCD type is the GCD between the scalar and the vector element size.</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='covered-line'><pre>7.20k</pre></td><td class='code'><pre>  LLT OrigScalar = OrigTy.getScalarType();</pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='covered-line'><pre>7.20k</pre></td><td class='code'><pre>  LLT TargetScalar = TargetTy.getScalarType();</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='covered-line'><pre>7.20k</pre></td><td class='code'><pre>  unsigned GCD = std::gcd(OrigScalar.getSizeInBits().getFixedValue(),</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='covered-line'><pre>7.20k</pre></td><td class='code'><pre>                          TargetScalar.getSizeInBits().getFixedValue());</pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='covered-line'><pre>7.20k</pre></td><td class='code'><pre>  return LLT::scalar(GCD);</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='covered-line'><pre>7.20k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='covered-line'><pre>513</pre></td><td class='code'><pre>std::optional&lt;int&gt; llvm::getSplatIndex(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>513</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='covered-line'><pre>513</pre></td><td class='code'><pre>         &quot;Only G_SHUFFLE_VECTOR can have a splat index!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='covered-line'><pre>513</pre></td><td class='code'><pre>  ArrayRef&lt;int&gt; Mask = MI.getOperand(3).getShuffleMask();</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='covered-line'><pre>533</pre></td><td class='code'><pre>  auto FirstDefinedIdx = find_if(Mask, [](int Elt) { return Elt &gt;= 0; });</pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If all elements are undefined, this shuffle can be considered a splat.</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return 0 for better potential for callers to simplify.</pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='covered-line'><pre>513</pre></td><td class='code'><pre>  if (FirstDefinedIdx == Mask.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1294' href='#L1294'><span>1294:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>510</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Make sure all remaining elements are either undef or the same</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // as the first non-undef value.</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='covered-line'><pre>510</pre></td><td class='code'><pre>  int SplatValue = *FirstDefinedIdx;</pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>510</pre></td><td class='code'><pre>  if (any_of(make_range(std::next(FirstDefinedIdx), Mask.end()),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1300' href='#L1300'><span>1300:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>342</span>, <span class='None'>False</span>: <span class='covered-line'>168</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>             [&amp;SplatValue](int Elt) { return Elt &gt;= 0 &amp;&amp; <div class='tooltip'>Elt != SplatValue<span class='tooltip-content'>1.10k</span></div>; }))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1301' href='#L1301'><span>1301:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.10k</span>, <span class='None'>False</span>: <span class='covered-line'>71</span>]
  Branch (<span class='line-number'><a name='L1301' href='#L1301'><span>1301:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>342</span>, <span class='None'>False</span>: <span class='covered-line'>766</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1301'><span>1301:46</span></a></span>) to (<span class='line-number'><a href='#L1301'><span>1301:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1301:46)
     Condition C2 --> (1301:58)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='covered-line'><pre>342</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>  return SplatValue;</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>510</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>175k</pre></td><td class='code'><pre>static bool isBuildVectorOp(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='covered-line'><pre>175k</pre></td><td class='code'><pre>  return Opcode == TargetOpcode::G_BUILD_VECTOR ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1308' href='#L1308'><span>1308:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.0k</span>, <span class='None'>False</span>: <span class='covered-line'>161k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>175k</pre></td><td class='code'><pre>         <div class='tooltip'>Opcode == TargetOpcode::G_BUILD_VECTOR_TRUNC<span class='tooltip-content'>161k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1309' href='#L1309'><span>1309:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>161k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1308'><span>1308:10</span></a></span>) to (<span class='line-number'><a href='#L1308'><span>1309:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1308:10)
     Condition C2 --> (1309:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='covered-line'><pre>175k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;ValueAndVReg&gt; getAnyConstantSplat(Register VReg,</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>                                                bool AllowUndef) {</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  MachineInstr *MI = getDefIgnoringCopies(VReg, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  if (!MI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1318' href='#L1318'><span>1318:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>168k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  bool isConcatVectorsOp = MI-&gt;getOpcode() == TargetOpcode::G_CONCAT_VECTORS;</pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  if (!isBuildVectorOp(MI-&gt;getOpcode()) &amp;&amp; <div class='tooltip'>!isConcatVectorsOp<span class='tooltip-content'>157k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1322' href='#L1322'><span>1322:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>157k</span>, <span class='None'>False</span>: <span class='covered-line'>10.6k</span>]
  Branch (<span class='line-number'><a name='L1322' href='#L1322'><span>1322:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1322'><span>1322:7</span></a></span>) to (<span class='line-number'><a href='#L1322'><span>1322:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1322:7)
     Condition C2 --> (1322:44)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>  std::optional&lt;ValueAndVReg&gt; SplatValAndReg;</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='covered-line'><pre>26.2k</pre></td><td class='code'><pre>  for (MachineOperand &amp;Op : MI-&gt;uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1326' href='#L1326'><span>1326:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.2k</span>, <span class='None'>False</span>: <span class='covered-line'>5.83k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='covered-line'><pre>26.2k</pre></td><td class='code'><pre>    Register Element = Op.getReg();</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we have a G_CONCAT_VECTOR, we recursively look into the</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // vectors that we&apos;re concatenating to see if they&apos;re splats.</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='covered-line'><pre>26.2k</pre></td><td class='code'><pre>    auto ElementValAndReg =</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='covered-line'><pre>26.2k</pre></td><td class='code'><pre>        isConcatVectorsOp</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1331' href='#L1331'><span>1331:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.18k</span>, <span class='None'>False</span>: <span class='covered-line'>25.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='covered-line'><pre>26.2k</pre></td><td class='code'><pre>            ? <div class='tooltip'>getAnyConstantSplat(Element, MRI, AllowUndef)<span class='tooltip-content'>1.18k</span></div></pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='covered-line'><pre>26.2k</pre></td><td class='code'><pre>            : <div class='tooltip'>getAnyConstantVRegValWithLookThrough(Element, MRI, true, true)<span class='tooltip-content'>25.0k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If AllowUndef, treat undef as value that will result in a constant splat.</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='covered-line'><pre>26.2k</pre></td><td class='code'><pre>    if (!ElementValAndReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1336' href='#L1336'><span>1336:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.31k</span>, <span class='None'>False</span>: <span class='covered-line'>20.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='covered-line'><pre>5.31k</pre></td><td class='code'><pre>      if (AllowUndef &amp;&amp; <div class='tooltip'>isa&lt;GImplicitDef&gt;(MRI.getVRegDef(Element))<span class='tooltip-content'>1.85k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1337' href='#L1337'><span>1337:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67</span>, <span class='None'>False</span>: <span class='covered-line'>5.25k</span>]
  Branch (<span class='line-number'><a name='L1337' href='#L1337'><span>1337:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.85k</span>, <span class='None'>False</span>: <span class='covered-line'>3.46k</span>]
  Branch (<span class='line-number'><a name='L1337' href='#L1337'><span>1337:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67</span>, <span class='None'>False</span>: <span class='covered-line'>1.78k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1337'><span>1337:11</span></a></span>) to (<span class='line-number'><a href='#L1337'><span>1337:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1337:11)
     Condition C2 --> (1337:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='covered-line'><pre>5.25k</pre></td><td class='code'><pre>      return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='covered-line'><pre>5.31k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Record splat value</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='covered-line'><pre>20.9k</pre></td><td class='code'><pre>    if (!SplatValAndReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1343' href='#L1343'><span>1343:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.75k</span>, <span class='None'>False</span>: <span class='covered-line'>14.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='covered-line'><pre>6.75k</pre></td><td class='code'><pre>      SplatValAndReg = ElementValAndReg;</pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Different constant than the one already recorded, not a constant splat.</pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='covered-line'><pre>20.9k</pre></td><td class='code'><pre>    if (SplatValAndReg-&gt;Value != ElementValAndReg-&gt;Value)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1347' href='#L1347'><span>1347:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>589</span>, <span class='None'>False</span>: <span class='covered-line'>20.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='covered-line'><pre>589</pre></td><td class='code'><pre>      return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='covered-line'><pre>20.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='covered-line'><pre>5.83k</pre></td><td class='code'><pre>  return SplatValAndReg;</pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::isBuildVectorConstantSplat(const Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='covered-line'><pre>5.51k</pre></td><td class='code'><pre>                                      int64_t SplatValue, bool AllowUndef) {</pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='covered-line'><pre>5.51k</pre></td><td class='code'><pre>  if (auto SplatValAndReg = getAnyConstantSplat(Reg, MRI, AllowUndef))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1359' href='#L1359'><span>1359:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>431</span>, <span class='None'>False</span>: <span class='covered-line'>5.08k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='covered-line'><pre>431</pre></td><td class='code'><pre>    return mi_match(SplatValAndReg-&gt;VReg, MRI, m_SpecificICst(SplatValue));</pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='covered-line'><pre>5.08k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='covered-line'><pre>5.51k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::isBuildVectorConstantSplat(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>471</pre></td><td class='code'><pre>                                      int64_t SplatValue, bool AllowUndef) {</pre></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='covered-line'><pre>471</pre></td><td class='code'><pre>  return isBuildVectorConstantSplat(MI.getOperand(0).getReg(), MRI, SplatValue,</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='covered-line'><pre>471</pre></td><td class='code'><pre>                                    AllowUndef);</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='covered-line'><pre>471</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;APInt&gt;</pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>86.5k</pre></td><td class='code'><pre>llvm::getIConstantSplatVal(const Register Reg, const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='covered-line'><pre>86.5k</pre></td><td class='code'><pre>  if (auto SplatValAndReg =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1373' href='#L1373'><span>1373:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.70k</span>, <span class='None'>False</span>: <span class='covered-line'>83.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='covered-line'><pre>86.5k</pre></td><td class='code'><pre>          getAnyConstantSplat(Reg, MRI, /* AllowUndef */ false)) {</pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>2.70k</pre></td><td class='code'><pre>    if (std::optional&lt;ValueAndVReg&gt; ValAndVReg =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1375' href='#L1375'><span>1375:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.70k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>2.70k</pre></td><td class='code'><pre>        getIConstantVRegValWithLookThrough(SplatValAndReg-&gt;VReg, MRI))</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='covered-line'><pre>2.70k</pre></td><td class='code'><pre>      return ValAndVReg-&gt;Value;</pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='covered-line'><pre>2.70k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='covered-line'><pre>83.8k</pre></td><td class='code'><pre>  return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='covered-line'><pre>86.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;APInt&gt;</pre></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>llvm::getIConstantSplatVal(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>                           const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  return getIConstantSplatVal(MI.getOperand(0).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;int64_t&gt;</pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>llvm::getIConstantSplatSExtVal(const Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='covered-line'><pre>22.6k</pre></td><td class='code'><pre>                               const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='covered-line'><pre>22.6k</pre></td><td class='code'><pre>  if (auto SplatValAndReg =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1392' href='#L1392'><span>1392:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.05k</span>, <span class='None'>False</span>: <span class='covered-line'>20.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>22.6k</pre></td><td class='code'><pre>          getAnyConstantSplat(Reg, MRI, /* AllowUndef */ false))</pre></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>    return getIConstantVRegSExtVal(SplatValAndReg-&gt;VReg, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='covered-line'><pre>20.5k</pre></td><td class='code'><pre>  return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>22.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;int64_t&gt;</pre></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>llvm::getIConstantSplatSExtVal(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='covered-line'><pre>20.5k</pre></td><td class='code'><pre>                               const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='covered-line'><pre>20.5k</pre></td><td class='code'><pre>  return getIConstantSplatSExtVal(MI.getOperand(0).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='covered-line'><pre>20.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;FPValueAndVReg&gt;</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>llvm::getFConstantSplat(Register VReg, const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='covered-line'><pre>52.6k</pre></td><td class='code'><pre>                        bool AllowUndef) {</pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='covered-line'><pre>52.6k</pre></td><td class='code'><pre>  if (auto SplatValAndReg = getAnyConstantSplat(VReg, MRI, AllowUndef))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1407' href='#L1407'><span>1407:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>473</span>, <span class='None'>False</span>: <span class='covered-line'>52.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='covered-line'><pre>473</pre></td><td class='code'><pre>    return getFConstantVRegValWithLookThrough(SplatValAndReg-&gt;VReg, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='covered-line'><pre>52.1k</pre></td><td class='code'><pre>  return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>52.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::isBuildVectorAllZeros(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>                                 bool AllowUndef) {</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>  return isBuildVectorConstantSplat(MI, MRI, 0, AllowUndef);</pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::isBuildVectorAllOnes(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='covered-line'><pre>403</pre></td><td class='code'><pre>                                bool AllowUndef) {</pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='covered-line'><pre>403</pre></td><td class='code'><pre>  return isBuildVectorConstantSplat(MI, MRI, -1, AllowUndef);</pre></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='covered-line'><pre>403</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;RegOrConstant&gt;</pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>llvm::getVectorSplat(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>  unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='covered-line'><pre>3.93k</pre></td><td class='code'><pre>  if (!isBuildVectorOp(Opc))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1427' href='#L1427'><span>1427:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>514</span>, <span class='None'>False</span>: <span class='covered-line'>3.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='covered-line'><pre>514</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='covered-line'><pre>3.42k</pre></td><td class='code'><pre>  if (auto Splat = getIConstantSplatSExtVal(MI, MRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1429' href='#L1429'><span>1429:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28k</span>, <span class='None'>False</span>: <span class='covered-line'>2.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>    return RegOrConstant(*Splat);</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='covered-line'><pre>2.13k</pre></td><td class='code'><pre>  auto Reg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='covered-line'><pre>2.13k</pre></td><td class='code'><pre>  if (any_of(drop_begin(MI.operands(), 2),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1432' href='#L1432'><span>1432:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.94k</span>, <span class='None'>False</span>: <span class='covered-line'>189</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='covered-line'><pre>2.71k</pre></td><td class='code'><pre>             [&amp;Reg](const MachineOperand &amp;Op) { return Op.getReg() != Reg; }))</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='covered-line'><pre>189</pre></td><td class='code'><pre>  return RegOrConstant(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='covered-line'><pre>2.13k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool isConstantScalar(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             bool AllowFP = true,</pre></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='covered-line'><pre>6.09k</pre></td><td class='code'><pre>                             bool AllowOpaqueConstants = true) {</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='covered-line'><pre>6.09k</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>  case TargetOpcode::G_CONSTANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1443' href='#L1443'><span>1443:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>144</span>, <span class='None'>False</span>: <span class='covered-line'>5.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>  case TargetOpcode::G_IMPLICIT_DEF:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1444' href='#L1444'><span>1444:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>6.07k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='covered-line'><pre>3.04k</pre></td><td class='code'><pre>  case TargetOpcode::G_FCONSTANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1446' href='#L1446'><span>1446:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.04k</span>, <span class='None'>False</span>: <span class='covered-line'>3.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='covered-line'><pre>3.04k</pre></td><td class='code'><pre>    return AllowFP;</pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case TargetOpcode::G_GLOBAL_VALUE:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1448' href='#L1448'><span>1448:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case TargetOpcode::G_FRAME_INDEX:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1449' href='#L1449'><span>1449:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case TargetOpcode::G_BLOCK_ADDR:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1450' href='#L1450'><span>1450:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case TargetOpcode::G_JUMP_TABLE:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1451' href='#L1451'><span>1451:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return AllowOpaqueConstants</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='covered-line'><pre>2.88k</pre></td><td class='code'><pre><span class='red'>  </span>default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1453' href='#L1453'><span>1453:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.88k</span>, <span class='None'>False</span>: <span class='covered-line'>3.20k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='covered-line'><pre>2.88k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='covered-line'><pre>6.09k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='covered-line'><pre>6.09k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::isConstantOrConstantVector(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>                                      const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>  Register Def = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>  if (auto C = getIConstantVRegValWithLookThrough(Def, MRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1461' href='#L1461'><span>1461:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>  GBuildVector *BV = dyn_cast&lt;GBuildVector&gt;(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>  if (!BV)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1464' href='#L1464'><span>1464:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>  <div class='tooltip'>for (unsigned SrcIdx = 0; <span class='tooltip-content'>18</span></div>SrcIdx &lt; BV-&gt;getNumSources(); <div class='tooltip'>++SrcIdx<span class='tooltip-content'>120</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1466' href='#L1466'><span>1466:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>122</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    if (getIConstantVRegValWithLookThrough(BV-&gt;getSourceReg(SrcIdx), MRI) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1467' href='#L1467'><span>1467:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L1467' href='#L1467'><span>1467:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>        <div class='tooltip'>getOpcodeDef&lt;GImplicitDef&gt;(BV-&gt;getSourceReg(SrcIdx), MRI)<span class='tooltip-content'>2</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1468' href='#L1468'><span>1468:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1467'><span>1467:9</span></a></span>) to (<span class='line-number'><a href='#L1467'><span>1468:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1467:9)
     Condition C2 --> (1468:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::isConstantOrConstantVector(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='covered-line'><pre>5.90k</pre></td><td class='code'><pre>                                      bool AllowFP, bool AllowOpaqueConstants) {</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='covered-line'><pre>5.90k</pre></td><td class='code'><pre>  if (isConstantScalar(MI, MRI, AllowFP, AllowOpaqueConstants))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1478' href='#L1478'><span>1478:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.02k</span>, <span class='None'>False</span>: <span class='covered-line'>2.88k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='covered-line'><pre>3.02k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='covered-line'><pre>2.88k</pre></td><td class='code'><pre>  if (!isBuildVectorOp(MI.getOpcode()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1481' href='#L1481'><span>1481:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.79k</span>, <span class='None'>False</span>: <span class='covered-line'>93</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='covered-line'><pre>2.79k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>  const unsigned NumOps = MI.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='covered-line'><pre>279</pre></td><td class='code'><pre>  for (unsigned I = 1; I != NumOps; <div class='tooltip'>++I<span class='tooltip-content'>186</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1485' href='#L1485'><span>1485:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186</span>, <span class='None'>False</span>: <span class='covered-line'>93</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    const MachineInstr *ElementDef = MRI.getVRegDef(MI.getOperand(I).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    if (!isConstantScalar(*ElementDef, MRI, AllowFP, AllowOpaqueConstants))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1487' href='#L1487'><span>1487:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>186</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;APInt&gt;</pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>llvm::isConstantOrConstantSplatVector(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='covered-line'><pre>20.5k</pre></td><td class='code'><pre>                                      const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='covered-line'><pre>20.5k</pre></td><td class='code'><pre>  Register Def = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='covered-line'><pre>20.5k</pre></td><td class='code'><pre>  if (auto C = getIConstantVRegValWithLookThrough(Def, MRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1498' href='#L1498'><span>1498:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.36k</span>, <span class='None'>False</span>: <span class='covered-line'>17.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='covered-line'><pre>3.36k</pre></td><td class='code'><pre>    return C-&gt;Value;</pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>  auto MaybeCst = getIConstantSplatSExtVal(MI, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>  if (!MaybeCst)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1501' href='#L1501'><span>1501:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.8k</span>, <span class='None'>False</span>: <span class='covered-line'>292</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='covered-line'><pre>16.8k</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='covered-line'><pre>292</pre></td><td class='code'><pre>  const unsigned ScalarSize = MRI.getType(Def).getScalarSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='covered-line'><pre>292</pre></td><td class='code'><pre>  return APInt(ScalarSize, *MaybeCst, true);</pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='covered-line'><pre>17.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::isNullOrNullSplat(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>                             const MachineRegisterInfo &amp;MRI, bool AllowUndefs) {</pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case TargetOpcode::G_IMPLICIT_DEF:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1510' href='#L1510'><span>1510:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return AllowUndefs;</pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  case TargetOpcode::G_CONSTANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1512' href='#L1512'><span>1512:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return MI.getOperand(1).getCImm()-&gt;isNullValue();</pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case TargetOpcode::G_FCONSTANT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1514' href='#L1514'><span>1514:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    const ConstantFP *FPImm = MI.getOperand(1).getFPImm();</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return FPImm-&gt;isZero() &amp;&amp; !FPImm-&gt;isNegative();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1516' href='#L1516'><span>1516:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1516' href='#L1516'><span>1516:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1516'><span>1516:12</span></a></span>) to (<span class='line-number'><a href='#L1516'><span>1516:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1516:12)
     Condition C2 --> (1516:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1518' href='#L1518'><span>1518:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    if (!AllowUndefs) // TODO: isBuildVectorAllZeros assumes undef is OK already</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1519' href='#L1519'><span>1519:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return isBuildVectorAllZeros(MI, MRI)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::isAllOnesOrAllOnesSplat(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>                                   bool AllowUndefs) {</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case TargetOpcode::G_IMPLICIT_DEF:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1529' href='#L1529'><span>1529:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return AllowUndefs;</pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  case TargetOpcode::G_CONSTANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1531' href='#L1531'><span>1531:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    return MI.getOperand(1).getCImm()-&gt;isAllOnesValue();</pre></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1533' href='#L1533'><span>1533:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    if (!AllowUndefs) // TODO: isBuildVectorAllOnes assumes undef is OK already</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1534' href='#L1534'><span>1534:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return isBuildVectorAllOnes(MI, MRI)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::matchUnaryPredicate(</pre></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MachineRegisterInfo &amp;MRI, Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='covered-line'><pre>43.0k</pre></td><td class='code'><pre>    std::function&lt;bool(const Constant *ConstVal)&gt; Match, bool AllowUndefs) {</pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='covered-line'><pre>43.0k</pre></td><td class='code'><pre>  const MachineInstr *Def = getDefIgnoringCopies(Reg, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='covered-line'><pre>43.0k</pre></td><td class='code'><pre>  if (AllowUndefs &amp;&amp; <div class='tooltip'>Def-&gt;getOpcode() == TargetOpcode::G_IMPLICIT_DEF<span class='tooltip-content'>1.16k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1545' href='#L1545'><span>1545:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.16k</span>, <span class='None'>False</span>: <span class='covered-line'>41.9k</span>]
  Branch (<span class='line-number'><a name='L1545' href='#L1545'><span>1545:22</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.16k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1545'><span>1545:7</span></a></span>) to (<span class='line-number'><a href='#L1545'><span>1545:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1545:7)
     Condition C2 --> (1545:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return Match(nullptr)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Also handle fconstant</pre></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='covered-line'><pre>43.0k</pre></td><td class='code'><pre>  if (Def-&gt;getOpcode() == TargetOpcode::G_CONSTANT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1549' href='#L1549'><span>1549:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.0k</span>, <span class='None'>False</span>: <span class='covered-line'>13.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='covered-line'><pre>29.0k</pre></td><td class='code'><pre>    return Match(Def-&gt;getOperand(1).getCImm());</pre></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  if (Def-&gt;getOpcode() != TargetOpcode::G_BUILD_VECTOR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1552' href='#L1552'><span>1552:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.4k</span>, <span class='None'>False</span>: <span class='covered-line'>1.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  <div class='tooltip'>for (unsigned I = 1, E = Def-&gt;getNumOperands(); <span class='tooltip-content'>1.56k</span></div>I != E; <div class='tooltip'>++I<span class='tooltip-content'>342</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1555' href='#L1555'><span>1555:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.84k</span>, <span class='None'>False</span>: <span class='covered-line'>60</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    Register SrcElt = Def-&gt;getOperand(I).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    const MachineInstr *SrcDef = getDefIgnoringCopies(SrcElt, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    if (AllowUndefs &amp;&amp; <div class='tooltip'>SrcDef-&gt;getOpcode() == TargetOpcode::G_IMPLICIT_DEF<span class='tooltip-content'>20</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1558' href='#L1558'><span>1558:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>1.82k</span>]
  Branch (<span class='line-number'><a name='L1558' href='#L1558'><span>1558:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1558'><span>1558:9</span></a></span>) to (<span class='line-number'><a href='#L1558'><span>1558:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1558:9)
     Condition C2 --> (1558:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>!Match(nullptr)</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1559' href='#L1559'><span>1559:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>continue</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    if (SrcDef-&gt;getOpcode() != TargetOpcode::G_CONSTANT ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1564' href='#L1564'><span>1564:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>222</span>, <span class='None'>False</span>: <span class='covered-line'>1.62k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>        <div class='tooltip'>!Match(SrcDef-&gt;getOperand(1).getCImm())<span class='tooltip-content'>1.62k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1565' href='#L1565'><span>1565:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27k</span>, <span class='None'>False</span>: <span class='covered-line'>342</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1564'><span>1564:9</span></a></span>) to (<span class='line-number'><a href='#L1564'><span>1565:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1564:9)
     Condition C2 --> (1565:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='covered-line'><pre>1.50k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::isConstTrueVal(const TargetLowering &amp;TLI, int64_t Val, bool IsVector,</pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                          bool IsFP) {</pre></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  switch (TLI.getBooleanContents(IsVector, IsFP)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1574' href='#L1574'><span>1574:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case TargetLowering::UndefinedBooleanContent:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1575' href='#L1575'><span>1575:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return Val &amp; 0x1</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case TargetLowering::ZeroOrOneBooleanContent:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1577' href='#L1577'><span>1577:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return Val == 1;</pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case TargetLowering::ZeroOrNegativeOneBooleanContent:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1579' href='#L1579'><span>1579:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return Val == -1</span>;</pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Invalid boolean contents&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::isConstFalseVal(const TargetLowering &amp;TLI, int64_t Val,</pre></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>                           bool IsVector, bool IsFP) {</pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  switch (TLI.getBooleanContents(IsVector, IsFP)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1587' href='#L1587'><span>1587:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case TargetLowering::UndefinedBooleanContent:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1588' href='#L1588'><span>1588:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ~Val &amp; 0x1</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case TargetLowering::ZeroOrOneBooleanContent:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1590' href='#L1590'><span>1590:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  case TargetLowering::ZeroOrNegativeOneBooleanContent:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1591' href='#L1591'><span>1591:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return Val == 0;</pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Invalid boolean contents&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>int64_t llvm::getICmpTrueVal(const TargetLowering &amp;TLI, bool IsVector,</pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>                             bool IsFP) {</pre></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  switch (TLI.getBooleanContents(IsVector, IsFP)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1599' href='#L1599'><span>1599:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.99k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case TargetLowering::UndefinedBooleanContent:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1600' href='#L1600'><span>1600:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.99k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='covered-line'><pre>8.86k</pre></td><td class='code'><pre><span class='red'>  </span>case TargetLowering::ZeroOrOneBooleanContent:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1601' href='#L1601'><span>1601:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.86k</span>, <span class='None'>False</span>: <span class='covered-line'>130</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='covered-line'><pre>8.86k</pre></td><td class='code'><pre>    return 1<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre><span class='red'>  </span>case TargetLowering::ZeroOrNegativeOneBooleanContent:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1603' href='#L1603'><span>1603:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>130</span>, <span class='None'>False</span>: <span class='covered-line'>8.86k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>    return -1;</pre></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Invalid boolean contents&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool llvm::shouldOptForSize(const MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                            ProfileSummaryInfo *PSI, BlockFrequencyInfo *BFI) {</pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  const auto &amp;F = MBB.getParent()-&gt;getFunction();</pre></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  return F.hasOptSize() || F.hasMinSize() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1612' href='#L1612'><span>1612:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L1612' href='#L1612'><span>1612:28</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>         llvm::shouldOptimizeForSize(MBB.getBasicBlock(), PSI, BFI);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1613' href='#L1613'><span>1613:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1612'><span>1612:10</span></a></span>) to (<span class='line-number'><a href='#L1612'><span>1613:68</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1612:10)
     Condition C2 --> (1612:28)
     Condition C3 --> (1613:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void llvm::saveUsesAndErase(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            LostDebugLocObserver *LocObserver,</pre></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='covered-line'><pre>237k</pre></td><td class='code'><pre>                            SmallInstListTy &amp;DeadInstChain) {</pre></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>  for (MachineOperand &amp;Op : MI.uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1619' href='#L1619'><span>1619:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>332k</span>, <span class='None'>False</span>: <span class='covered-line'>237k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>    if (Op.isReg() &amp;&amp; <div class='tooltip'>Op.getReg().isVirtual()<span class='tooltip-content'>307k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1620' href='#L1620'><span>1620:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>306k</span>, <span class='None'>False</span>: <span class='covered-line'>26.0k</span>]
  Branch (<span class='line-number'><a name='L1620' href='#L1620'><span>1620:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>307k</span>, <span class='None'>False</span>: <span class='covered-line'>24.5k</span>]
  Branch (<span class='line-number'><a name='L1620' href='#L1620'><span>1620:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>306k</span>, <span class='None'>False</span>: <span class='covered-line'>1.48k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1620'><span>1620:9</span></a></span>) to (<span class='line-number'><a href='#L1620'><span>1620:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1620:9)
     Condition C2 --> (1620:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='covered-line'><pre>306k</pre></td><td class='code'><pre>      DeadInstChain.insert(MRI.getVRegDef(Op.getReg()));</pre></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='covered-line'><pre>332k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='covered-line'><pre>237k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; MI &lt;&lt; &quot;Is dead; erasing.\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>237k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>237k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>4</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>237k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>237k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='covered-line'><pre>237k</pre></td><td class='code'><pre>  DeadInstChain.remove(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='covered-line'><pre>237k</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='covered-line'><pre>237k</pre></td><td class='code'><pre>  if (LocObserver)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1626' href='#L1626'><span>1626:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>236k</span>, <span class='None'>False</span>: <span class='covered-line'>462</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='covered-line'><pre>236k</pre></td><td class='code'><pre>    LocObserver-&gt;checkpoint(false);</pre></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='covered-line'><pre>237k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void llvm::eraseInstrs(ArrayRef&lt;MachineInstr *&gt; DeadInstrs,</pre></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='covered-line'><pre>128k</pre></td><td class='code'><pre>                       LostDebugLocObserver *LocObserver) {</pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='covered-line'><pre>128k</pre></td><td class='code'><pre>  SmallInstListTy DeadInstChain;</pre></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='covered-line'><pre>128k</pre></td><td class='code'><pre>  for (MachineInstr *MI : DeadInstrs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1634' href='#L1634'><span>1634:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>218k</span>, <span class='None'>False</span>: <span class='covered-line'>128k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='covered-line'><pre>218k</pre></td><td class='code'><pre>    saveUsesAndErase(*MI, MRI, LocObserver, DeadInstChain);</pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='covered-line'><pre>309k</pre></td><td class='code'><pre>  while (!DeadInstChain.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1637' href='#L1637'><span>1637:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>181k</span>, <span class='None'>False</span>: <span class='covered-line'>128k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='covered-line'><pre>181k</pre></td><td class='code'><pre>    MachineInstr *Inst = DeadInstChain.pop_back_val();</pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='covered-line'><pre>181k</pre></td><td class='code'><pre>    if (!isTriviallyDead(*Inst, MRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1639' href='#L1639'><span>1639:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>162k</span>, <span class='None'>False</span>: <span class='covered-line'>18.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='covered-line'><pre>18.8k</pre></td><td class='code'><pre>    saveUsesAndErase(*Inst, MRI, LocObserver, DeadInstChain);</pre></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='covered-line'><pre>18.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='covered-line'><pre>128k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void llvm::eraseInstr(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='covered-line'><pre>23.7k</pre></td><td class='code'><pre>                      LostDebugLocObserver *LocObserver) {</pre></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='covered-line'><pre>23.7k</pre></td><td class='code'><pre>  return eraseInstrs({&amp;MI}, MRI, LocObserver);</pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='covered-line'><pre>23.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='covered-line'><pre>151k</pre></td><td class='code'><pre>void llvm::salvageDebugInfo(const MachineRegisterInfo &amp;MRI, MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='covered-line'><pre>153k</pre></td><td class='code'><pre>  for (auto &amp;Def : MI.defs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1651' href='#L1651'><span>1651:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>153k</span>, <span class='None'>False</span>: <span class='covered-line'>151k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='covered-line'><pre>153k</pre></td><td class='code'><pre>    assert(Def.isReg() &amp;&amp; &quot;Must be a reg&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='covered-line'><pre>153k</pre></td><td class='code'><pre>    SmallVector&lt;MachineOperand *, 16&gt; DbgUsers;</pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='covered-line'><pre>153k</pre></td><td class='code'><pre>    for (auto &amp;MOUse : MRI.use_operands(Def.getReg())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1655' href='#L1655'><span>1655:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03k</span>, <span class='None'>False</span>: <span class='covered-line'>153k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>      MachineInstr *DbgValue = MOUse.getParent();</pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Ignore partially formed DBG_VALUEs.</pre></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>      if (DbgValue-&gt;isNonListDebugValue() &amp;&amp; DbgValue-&gt;getNumOperands() == 4) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1658' href='#L1658'><span>1658:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1658' href='#L1658'><span>1658:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1658'><span>1658:11</span></a></span>) to (<span class='line-number'><a href='#L1658'><span>1658:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1658:11)
     Condition C2 --> (1658:46)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>        DbgUsers.push_back(&amp;MOUse);</pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='covered-line'><pre>153k</pre></td><td class='code'><pre>    if (!DbgUsers.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1663' href='#L1663'><span>1663:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.00k</span>, <span class='None'>False</span>: <span class='covered-line'>152k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>      salvageDebugInfoForDbgValue(MRI, MI, DbgUsers);</pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='covered-line'><pre>153k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='covered-line'><pre>151k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='covered-line'><pre>231k</pre></td><td class='code'><pre>bool llvm::isPreISelGenericFloatingPointOpcode(unsigned Opc) {</pre></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='covered-line'><pre>231k</pre></td><td class='code'><pre>  switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  case TargetOpcode::G_FABS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1671' href='#L1671'><span>1671:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='covered-line'><pre>636</pre></td><td class='code'><pre>  case TargetOpcode::G_FADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1672' href='#L1672'><span>1672:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>604</span>, <span class='None'>False</span>: <span class='covered-line'>230k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='covered-line'><pre>636</pre></td><td class='code'><pre>  case TargetOpcode::G_FCANONICALIZE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1673' href='#L1673'><span>1673:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='covered-line'><pre>659</pre></td><td class='code'><pre>  case TargetOpcode::G_FCEIL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1674' href='#L1674'><span>1674:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='covered-line'><pre>804</pre></td><td class='code'><pre>  case TargetOpcode::G_FCONSTANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1675' href='#L1675'><span>1675:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>145</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='covered-line'><pre>816</pre></td><td class='code'><pre>  case TargetOpcode::G_FCOPYSIGN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1676' href='#L1676'><span>1676:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='covered-line'><pre>816</pre></td><td class='code'><pre>  case TargetOpcode::G_FCOS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1677' href='#L1677'><span>1677:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='covered-line'><pre>870</pre></td><td class='code'><pre>  case TargetOpcode::G_FDIV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1678' href='#L1678'><span>1678:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='covered-line'><pre>870</pre></td><td class='code'><pre>  case TargetOpcode::G_FEXP2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1679' href='#L1679'><span>1679:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='covered-line'><pre>870</pre></td><td class='code'><pre>  case TargetOpcode::G_FEXP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1680' href='#L1680'><span>1680:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='covered-line'><pre>890</pre></td><td class='code'><pre>  case TargetOpcode::G_FFLOOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1681' href='#L1681'><span>1681:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='covered-line'><pre>890</pre></td><td class='code'><pre>  case TargetOpcode::G_FLOG10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1682' href='#L1682'><span>1682:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='covered-line'><pre>890</pre></td><td class='code'><pre>  case TargetOpcode::G_FLOG2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1683' href='#L1683'><span>1683:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='covered-line'><pre>890</pre></td><td class='code'><pre>  case TargetOpcode::G_FLOG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1684' href='#L1684'><span>1684:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='covered-line'><pre>990</pre></td><td class='code'><pre>  case TargetOpcode::G_FMA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1685' href='#L1685'><span>1685:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='covered-line'><pre>990</pre></td><td class='code'><pre>  case TargetOpcode::G_FMAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1686' href='#L1686'><span>1686:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>  case TargetOpcode::G_FMAXIMUM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1687' href='#L1687'><span>1687:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>  case TargetOpcode::G_FMAXNUM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1688' href='#L1688'><span>1688:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>  case TargetOpcode::G_FMAXNUM_IEEE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1689' href='#L1689'><span>1689:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  case TargetOpcode::G_FMINIMUM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1690' href='#L1690'><span>1690:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>  case TargetOpcode::G_FMINNUM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1691' href='#L1691'><span>1691:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>  case TargetOpcode::G_FMINNUM_IEEE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1692' href='#L1692'><span>1692:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='covered-line'><pre>1.77k</pre></td><td class='code'><pre>  case TargetOpcode::G_FMUL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1693' href='#L1693'><span>1693:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>597</span>, <span class='None'>False</span>: <span class='covered-line'>230k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='covered-line'><pre>1.80k</pre></td><td class='code'><pre>  case TargetOpcode::G_FNEARBYINT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1694' href='#L1694'><span>1694:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='covered-line'><pre>1.82k</pre></td><td class='code'><pre>  case TargetOpcode::G_FNEG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1695' href='#L1695'><span>1695:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='covered-line'><pre>1.89k</pre></td><td class='code'><pre>  case TargetOpcode::G_FPEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1696' href='#L1696'><span>1696:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='covered-line'><pre>1.89k</pre></td><td class='code'><pre>  case TargetOpcode::G_FPOW:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1697' href='#L1697'><span>1697:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='covered-line'><pre>3.47k</pre></td><td class='code'><pre>  case TargetOpcode::G_FPTRUNC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1698' href='#L1698'><span>1698:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.57k</span>, <span class='None'>False</span>: <span class='covered-line'>229k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='covered-line'><pre>3.47k</pre></td><td class='code'><pre>  case TargetOpcode::G_FREM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1699' href='#L1699'><span>1699:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>3.49k</pre></td><td class='code'><pre>  case TargetOpcode::G_FRINT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1700' href='#L1700'><span>1700:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='covered-line'><pre>3.49k</pre></td><td class='code'><pre>  case TargetOpcode::G_FSIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1701' href='#L1701'><span>1701:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='covered-line'><pre>3.52k</pre></td><td class='code'><pre>  case TargetOpcode::G_FSQRT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1702' href='#L1702'><span>1702:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='covered-line'><pre>3.60k</pre></td><td class='code'><pre>  case TargetOpcode::G_FSUB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1703' href='#L1703'><span>1703:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='covered-line'><pre>3.63k</pre></td><td class='code'><pre>  case TargetOpcode::G_INTRINSIC_ROUND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1704' href='#L1704'><span>1704:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='covered-line'><pre>3.65k</pre></td><td class='code'><pre>  case TargetOpcode::G_INTRINSIC_ROUNDEVEN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1705' href='#L1705'><span>1705:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='covered-line'><pre>3.67k</pre></td><td class='code'><pre>  case TargetOpcode::G_INTRINSIC_TRUNC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1706' href='#L1706'><span>1706:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>231k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='covered-line'><pre>3.67k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1708' href='#L1708'><span>1708:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>227k</span>, <span class='None'>False</span>: <span class='covered-line'>3.67k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='covered-line'><pre>231k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='covered-line'><pre>231k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>