{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734278099896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734278099900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 16:54:59 2024 " "Processing started: Sun Dec 15 16:54:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734278099900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278099900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama " "Command: quartus_map --read_settings_files=on --write_settings_files=off Parser_UDP_datagrama -c Parser_UDP_datagrama" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278099900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734278100156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734278100156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parser_udp_datagrama.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parser_udp_datagrama.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parser_UDP_datagrama-rtl " "Found design unit 1: Parser_UDP_datagrama-rtl" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734278105574 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parser_UDP_datagrama " "Found entity 1: Parser_UDP_datagrama" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734278105574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Parser_UDP_datagrama " "Elaborating entity \"Parser_UDP_datagrama\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734278105595 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_ready Parser_UDP_datagrama.vhd(14) " "VHDL Signal Declaration warning at Parser_UDP_datagrama.vhd(14): used implicit default value for signal \"in_ready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734278105596 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "udp_payload_length Parser_UDP_datagrama.vhd(32) " "Verilog HDL or VHDL warning at Parser_UDP_datagrama.vhd(32): object \"udp_payload_length\" assigned a value but never read" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734278105597 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_data Parser_UDP_datagrama.vhd(186) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(186): signal \"in_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734278105602 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_channel Parser_UDP_datagrama.vhd(187) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(187): signal \"s_channel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1734278105602 "|Parser_UDP_datagrama"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "channel Parser_UDP_datagrama.vhd(178) " "VHDL Process Statement warning at Parser_UDP_datagrama.vhd(178): inferring latch(es) for signal or variable \"channel\", which holds its previous value in one or more paths through the process" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1734278105603 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[0\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[0\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105609 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[1\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[1\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105609 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[2\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[2\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105609 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[3\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[3\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[4\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[4\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[5\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[5\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[6\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[6\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[7\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[7\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[8\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[8\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[9\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[9\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[10\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[10\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[11\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[11\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[12\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[12\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[13\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[13\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[14\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[14\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[15\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[15\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[16\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[16\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[17\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[17\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[18\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[18\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[19\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[19\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[20\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[20\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[21\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[21\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[22\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[22\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[23\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[23\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[24\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[24\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105610 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[25\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[25\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[26\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[26\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[27\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[27\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[28\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[28\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[29\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[29\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[30\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[30\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[31\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[31\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[32\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[32\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[33\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[33\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[34\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[34\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[35\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[35\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[36\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[36\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[37\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[37\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[38\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[38\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[39\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[39\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[40\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[40\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[41\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[41\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[42\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[42\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[43\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[43\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[44\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[44\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[45\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[45\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[46\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[46\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[47\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[47\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[48\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[48\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105611 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[49\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[49\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[50\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[50\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[51\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[51\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[52\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[52\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[53\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[53\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[54\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[54\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[55\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[55\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[56\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[56\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[57\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[57\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[58\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[58\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[59\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[59\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[60\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[60\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[61\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[61\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[62\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[62\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[63\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[63\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[64\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[64\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[65\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[65\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[66\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[66\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[67\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[67\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[68\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[68\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[69\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[69\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[70\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[70\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[71\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[71\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105612 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[72\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[72\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[73\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[73\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[74\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[74\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[75\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[75\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[76\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[76\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[77\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[77\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[78\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[78\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[79\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[79\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[80\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[80\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[81\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[81\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[82\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[82\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[83\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[83\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[84\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[84\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[85\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[85\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[86\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[86\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[87\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[87\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[88\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[88\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[89\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[89\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[90\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[90\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[91\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[91\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[92\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[92\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[93\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[93\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[94\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[94\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel\[95\] Parser_UDP_datagrama.vhd(178) " "Inferred latch for \"channel\[95\]\" at Parser_UDP_datagrama.vhd(178)" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278105613 "|Parser_UDP_datagrama"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "in_ready GND " "Pin \"in_ready\" is stuck at GND" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734278106120 "|Parser_UDP_datagrama|in_ready"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734278106120 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734278106167 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734278106475 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734278106475 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_endofpacket " "No output dependent on input pin \"in_endofpacket\"" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734278106514 "|Parser_UDP_datagrama|in_endofpacket"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_valid " "No output dependent on input pin \"in_valid\"" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734278106514 "|Parser_UDP_datagrama|in_valid"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "out_ready " "No output dependent on input pin \"out_ready\"" {  } { { "Parser_UDP_datagrama.vhd" "" { Text "C:/Users/User/Desktop/APC/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734278106514 "|Parser_UDP_datagrama|out_ready"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734278106514 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "753 " "Implemented 753 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734278106515 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734278106515 ""} { "Info" "ICUT_CUT_TM_LCELLS" "631 " "Implemented 631 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734278106515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734278106515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734278106524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 16:55:06 2024 " "Processing ended: Sun Dec 15 16:55:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734278106524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734278106524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734278106524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734278106524 ""}
