{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749476823402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749476823402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 09 21:47:03 2025 " "Processing started: Mon Jun 09 21:47:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749476823402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749476823402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mul4 -c mul4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mul4 -c mul4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749476823402 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749476823667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog_training/mutiply/cla/cla.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog_training/mutiply/cla/cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla " "Found entity 1: cla" {  } { { "../cla/cla.v" "" { Text "C:/Verilog_training/mutiply/cla/cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749476823742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749476823742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog_training/mutiply/fulladd_cla/fulladd_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog_training/mutiply/fulladd_cla/fulladd_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd_cla " "Found entity 1: fulladd_cla" {  } { { "../fulladd_cla/fulladd_cla.v" "" { Text "C:/Verilog_training/mutiply/fulladd_cla/fulladd_cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749476823742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749476823742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffulladd_cla " "Found entity 1: ffulladd_cla" {  } { { "../ffulladd_cla/ffulladd_cla.v" "" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749476823748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749476823748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog_training/mutiply/mutiply.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog_training/mutiply/mutiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 mutiply " "Found entity 1: mutiply" {  } { { "../mutiply.v" "" { Text "C:/Verilog_training/mutiply/mutiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749476823748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749476823748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul4.v 1 1 " "Found 1 design units, including 1 entities, in source file mul4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul4 " "Found entity 1: mul4" {  } { { "mul4.v" "" { Text "C:/Verilog_training/mutiply/mul4/mul4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749476823751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749476823751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mul4 " "Elaborating entity \"mul4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749476823764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mutiply mutiply:m0 " "Elaborating entity \"mutiply\" for hierarchy \"mutiply:m0\"" {  } { { "mul4.v" "m0" { Text "C:/Verilog_training/mutiply/mul4/mul4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476823764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffulladd_cla ffulladd_cla:c0 " "Elaborating entity \"ffulladd_cla\" for hierarchy \"ffulladd_cla:c0\"" {  } { { "mul4.v" "c0" { Text "C:/Verilog_training/mutiply/mul4/mul4.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476823774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd_cla ffulladd_cla:c0\|fulladd_cla:f0 " "Elaborating entity \"fulladd_cla\" for hierarchy \"ffulladd_cla:c0\|fulladd_cla:f0\"" {  } { { "../ffulladd_cla/ffulladd_cla.v" "f0" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476823776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla ffulladd_cla:c0\|cla:c0 " "Elaborating entity \"cla\" for hierarchy \"ffulladd_cla:c0\|cla:c0\"" {  } { { "../ffulladd_cla/ffulladd_cla.v" "c0" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749476823785 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "p\[4\] GND " "Pin \"p\[4\]\" is stuck at GND" {  } { { "mul4.v" "" { Text "C:/Verilog_training/mutiply/mul4/mul4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749476824267 "|mul4|p[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p\[5\] GND " "Pin \"p\[5\]\" is stuck at GND" {  } { { "mul4.v" "" { Text "C:/Verilog_training/mutiply/mul4/mul4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749476824267 "|mul4|p[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p\[6\] GND " "Pin \"p\[6\]\" is stuck at GND" {  } { { "mul4.v" "" { Text "C:/Verilog_training/mutiply/mul4/mul4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749476824267 "|mul4|p[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p\[7\] GND " "Pin \"p\[7\]\" is stuck at GND" {  } { { "mul4.v" "" { Text "C:/Verilog_training/mutiply/mul4/mul4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749476824267 "|mul4|p[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1749476824267 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1749476824442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1749476824677 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749476824677 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "mul4.v" "" { Text "C:/Verilog_training/mutiply/mul4/mul4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749476824708 "|mul4|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "mul4.v" "" { Text "C:/Verilog_training/mutiply/mul4/mul4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749476824708 "|mul4|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "mul4.v" "" { Text "C:/Verilog_training/mutiply/mul4/mul4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749476824708 "|mul4|a[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1749476824708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1749476824708 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1749476824708 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1749476824708 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1749476824708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13080 " "Peak virtual memory: 13080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749476824727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 09 21:47:04 2025 " "Processing ended: Mon Jun 09 21:47:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749476824727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749476824727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749476824727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749476824727 ""}
