0.6
2017.4
Dec 15 2017
21:07:18
D:/AAAA/study/CS202jizu/proj_cun/single-cycle-CPU-testbench-for-reference/sim_decoder.v,1684140895,verilog,,,,sim_decoder,,,,,,,,
D:/AAAA/study/CS202jizu/project/project.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/cpuclk_tb.v,1685169051,verilog,,,,cpuclk_tb,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/executs32_tb.v,1684999046,verilog,,,,sim_executs32,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v,1685174380,verilog,,,,CPU_TOP_tb,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/RAM/sim/RAM.v,1685006084,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/sim/prgrom.v,,RAM,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.v,1684999047,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Debounce.v,,cpuclk,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,1684999047,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk.v,,cpuclk_clk_wiz,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/sim/prgrom.v,1685003190,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v,,prgrom,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v,1684999048,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,,uart_bmpg_0,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v,1684999048,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/upg.v,,uart_bmpg,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/upg.v,1684999048,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v,,upg,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Debounce.v,1684999048,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Ifetc32.v,,Debounce,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/Ifetc32.v,1685168381,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/MemOrIO.v,,Ifetc32,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/MemOrIO.v,1684999048,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/cache.v,,MemOrIO,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/cache.v,1684999048,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/control32.v,,cache,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/control32.v,1685168476,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/decode32.v,,control32,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/decode32.v,1684999048,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/dmemory32.v,,decode32,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/dmemory32.v,1685005564,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/executs32.v,,dmemory32,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/executs32.v,1684999048,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/ioread.v,,executs32,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/ioread.v,1684999048,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/leds.v,,ioread,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/leds.v,1684999048,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/programrom.v,,leds,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/programrom.v,1685173478,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v,,programrom,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/top.v,1685174133,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_colorbar.v,,CPU_TOP,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_colorbar.v,1684999048,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_ctrl.v,,vga_colorbar,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_ctrl.v,1684999048,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_pic.v,,vga_ctrl,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/new/vga_pic.v,1684999048,verilog,,D:/AAAA/study/CS202jizu/project/project.srcs/sim_1/new/top_tb.v,,vga_pic,,,../../../../project.srcs/sources_1/ip/cpuclk,,,,,
