Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 05:29:56 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.274        0.000                      0                 1037        0.102        0.000                      0                 1037        3.000        0.000                       0                   426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           5.090        0.000                      0                  108        0.260        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10               4.274        0.000                      0                  929        0.102        0.000                      0                  929       49.500        0.000                       0                   367  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.704ns (15.926%)  route 3.716ns (84.074%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.740     7.419    bseg_driver/ctr/S[0]
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  bseg_driver/ctr/D_ctr_q[0]_i_6__3/O
                         net (fo=1, routed)           0.815     8.358    bseg_driver/ctr/D_ctr_q[0]_i_6__3_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.482 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          1.161     9.643    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    bseg_driver/ctr/clk
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X63Y4          FDRE (Setup_fdre_C_R)       -0.429    14.733    bseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.704ns (15.926%)  route 3.716ns (84.074%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.740     7.419    bseg_driver/ctr/S[0]
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  bseg_driver/ctr/D_ctr_q[0]_i_6__3/O
                         net (fo=1, routed)           0.815     8.358    bseg_driver/ctr/D_ctr_q[0]_i_6__3_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.482 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          1.161     9.643    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    bseg_driver/ctr/clk
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X63Y4          FDRE (Setup_fdre_C_R)       -0.429    14.733    bseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.704ns (15.926%)  route 3.716ns (84.074%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.740     7.419    bseg_driver/ctr/S[0]
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  bseg_driver/ctr/D_ctr_q[0]_i_6__3/O
                         net (fo=1, routed)           0.815     8.358    bseg_driver/ctr/D_ctr_q[0]_i_6__3_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.482 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          1.161     9.643    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    bseg_driver/ctr/clk
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X63Y4          FDRE (Setup_fdre_C_R)       -0.429    14.733    bseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.704ns (15.926%)  route 3.716ns (84.074%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.740     7.419    bseg_driver/ctr/S[0]
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  bseg_driver/ctr/D_ctr_q[0]_i_6__3/O
                         net (fo=1, routed)           0.815     8.358    bseg_driver/ctr/D_ctr_q[0]_i_6__3_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.482 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          1.161     9.643    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    bseg_driver/ctr/clk
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X63Y4          FDRE (Setup_fdre_C_R)       -0.429    14.733    bseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.704ns (16.514%)  route 3.559ns (83.486%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.740     7.419    bseg_driver/ctr/S[0]
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  bseg_driver/ctr/D_ctr_q[0]_i_6__3/O
                         net (fo=1, routed)           0.815     8.358    bseg_driver/ctr/D_ctr_q[0]_i_6__3_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.482 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          1.004     9.485    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.298    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X63Y5          FDRE (Setup_fdre_C_R)       -0.429    14.758    bseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.704ns (16.514%)  route 3.559ns (83.486%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.740     7.419    bseg_driver/ctr/S[0]
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  bseg_driver/ctr/D_ctr_q[0]_i_6__3/O
                         net (fo=1, routed)           0.815     8.358    bseg_driver/ctr/D_ctr_q[0]_i_6__3_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.482 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          1.004     9.485    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.298    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X63Y5          FDRE (Setup_fdre_C_R)       -0.429    14.758    bseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 0.704ns (17.047%)  route 3.426ns (82.953%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.740     7.419    bseg_driver/ctr/S[0]
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  bseg_driver/ctr/D_ctr_q[0]_i_6__3/O
                         net (fo=1, routed)           0.815     8.358    bseg_driver/ctr/D_ctr_q[0]_i_6__3_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.482 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.871     9.352    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X63Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    bseg_driver/ctr/clk
    SLICE_X63Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X63Y3          FDRE (Setup_fdre_C_R)       -0.429    14.733    bseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 0.704ns (17.047%)  route 3.426ns (82.953%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.740     7.419    bseg_driver/ctr/S[0]
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  bseg_driver/ctr/D_ctr_q[0]_i_6__3/O
                         net (fo=1, routed)           0.815     8.358    bseg_driver/ctr/D_ctr_q[0]_i_6__3_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.482 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.871     9.352    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X63Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    bseg_driver/ctr/clk
    SLICE_X63Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X63Y3          FDRE (Setup_fdre_C_R)       -0.429    14.733    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 0.704ns (17.047%)  route 3.426ns (82.953%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.740     7.419    bseg_driver/ctr/S[0]
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  bseg_driver/ctr/D_ctr_q[0]_i_6__3/O
                         net (fo=1, routed)           0.815     8.358    bseg_driver/ctr/D_ctr_q[0]_i_6__3_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.482 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.871     9.352    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X63Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    bseg_driver/ctr/clk
    SLICE_X63Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X63Y3          FDRE (Setup_fdre_C_R)       -0.429    14.733    bseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 0.704ns (17.047%)  route 3.426ns (82.953%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.740     7.419    bseg_driver/ctr/S[0]
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.543 r  bseg_driver/ctr/D_ctr_q[0]_i_6__3/O
                         net (fo=1, routed)           0.815     8.358    bseg_driver/ctr/D_ctr_q[0]_i_6__3_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.482 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.871     9.352    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X63Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519    14.924    bseg_driver/ctr/clk
    SLICE_X63Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X63Y3          FDRE (Setup_fdre_C_R)       -0.429    14.733    bseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  5.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.251ns (68.758%)  route 0.114ns (31.242%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    timerseg_driver/ctr/clk
    SLICE_X59Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  timerseg_driver/ctr/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.114     1.794    timerseg_driver/ctr/D_ctr_q_reg[1]
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.904 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2/O[1]
                         net (fo=1, routed)           0.000     1.904    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__2_n_6
    SLICE_X59Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    timerseg_driver/ctr/clk
    SLICE_X59Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X59Y0          FDRE (Hold_fdre_C_D)         0.105     1.644    timerseg_driver/ctr/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    timerseg_driver/ctr/clk
    SLICE_X59Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  timerseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.797    timerseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     1.905    timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__9_n_4
    SLICE_X59Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    timerseg_driver/ctr/clk
    SLICE_X59Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X59Y2          FDRE (Hold_fdre_C_D)         0.105     1.644    timerseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X63Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.797    bseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X63Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.905    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_4
    SLICE_X63Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.866     2.056    bseg_driver/ctr/clk
    SLICE_X63Y3          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X63Y3          FDRE (Hold_fdre_C_D)         0.105     1.644    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.537    aseg_driver/ctr/clk
    SLICE_X63Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.118     1.796    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.904    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_4
    SLICE_X63Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    aseg_driver/ctr/clk
    SLICE_X63Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X63Y11         FDRE (Hold_fdre_C_D)         0.105     1.642    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.538    timerseg_driver/ctr/clk
    SLICE_X59Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  timerseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.797    timerseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     1.905    timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__9_n_4
    SLICE_X59Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    timerseg_driver/ctr/clk
    SLICE_X59Y3          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X59Y3          FDRE (Hold_fdre_C_D)         0.105     1.643    timerseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.537    aseg_driver/ctr/clk
    SLICE_X63Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  aseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.797    aseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.905    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_4
    SLICE_X63Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    aseg_driver/ctr/clk
    SLICE_X63Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X63Y10         FDRE (Hold_fdre_C_D)         0.105     1.642    aseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    timerseg_driver/ctr/clk
    SLICE_X59Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y1          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  timerseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.799    timerseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     1.907    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__9_n_4
    SLICE_X59Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    timerseg_driver/ctr/clk
    SLICE_X59Y1          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.539    
    SLICE_X59Y1          FDRE (Hold_fdre_C_D)         0.105     1.644    timerseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.538    aseg_driver/ctr/clk
    SLICE_X63Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.799    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.907    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_4
    SLICE_X63Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     2.055    aseg_driver/ctr/clk
    SLICE_X63Y9          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X63Y9          FDRE (Hold_fdre_C_D)         0.105     1.643    aseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.596     1.540    bseg_driver/ctr/clk
    SLICE_X63Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  bseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    bseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.909 r  bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.909    bseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_4
    SLICE_X63Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    bseg_driver/ctr/clk
    SLICE_X63Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X63Y1          FDRE (Hold_fdre_C_D)         0.105     1.645    bseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.596     1.540    bseg_driver/ctr/clk
    SLICE_X63Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  bseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.801    bseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X63Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.909 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.909    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_4
    SLICE_X63Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    bseg_driver/ctr/clk
    SLICE_X63Y2          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X63Y2          FDRE (Hold_fdre_C_D)         0.105     1.645    bseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y9    aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y13   aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y13   aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y9    aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y9    aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y9    aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y9    aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y11   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12   aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack        4.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.493ns  (logic 54.045ns (56.596%)  route 41.448ns (43.404%))
  Logic Levels:           270  (CARRY4=236 LUT2=16 LUT3=8 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 101.430 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.547     1.547    sm/clk_out1
    SLICE_X47Y24         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  sm/D_states_q_reg[4]/Q
                         net (fo=166, routed)         1.617     3.621    sm/D_states_q[4]
    SLICE_X53Y22         LUT4 (Prop_lut4_I2_O)        0.152     3.773 r  sm/ram_reg_i_48/O
                         net (fo=19, routed)          1.157     4.930    sm/ram_reg_i_48_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.326     5.256 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.587     5.843    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.967 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.823     6.790    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.914 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.280     8.194    sm/M_sm_bsel[0]
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.117     8.311 f  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           1.127     9.438    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.331     9.769 r  sm/ram_reg_i_227/O
                         net (fo=50, routed)          0.669    10.438    alum/divider/D_registers_q[7][12]_i_650_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.958 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.958    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    11.075    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.833    12.065    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.332    12.397 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.397    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.947 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.947    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.061    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.175    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.174    14.464    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y9          LUT2 (Prop_lut2_I1_O)        0.124    14.588 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.588    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.121 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.121    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.238 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.238    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.355 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.472 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.472    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.726 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.525    16.251    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    16.618 r  alum/divider/D_registers_q[7][12]_i_598/O
                         net (fo=1, routed)           0.000    16.618    alum/divider/D_registers_q[7][12]_i_598_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.151 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.151    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.268 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.385 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.502 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.502    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.659 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.838    18.497    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.829 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    18.829    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.379 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.379    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.493    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.607 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.607    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.949 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.710    20.659    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X54Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.972 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    20.972    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.505 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.505    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.622 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.622    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.739 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.739    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.856 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    21.856    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.973 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.204    23.177    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X53Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.301 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.301    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.851 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.851    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.965 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    23.965    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.079 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.193 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.193    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.307 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.307    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.578 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          1.002    25.580    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.409 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.523    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    26.637    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.751 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    26.751    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.865 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    26.865    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.022 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.990    28.011    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X50Y14         LUT2 (Prop_lut2_I1_O)        0.329    28.340 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.340    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.873 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.873    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.341 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.570 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.877    30.447    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.310    30.757 r  alum/divider/D_registers_q[7][12]_i_447/O
                         net (fo=1, routed)           0.000    30.757    alum/divider/D_registers_q[7][12]_i_447_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.307 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.763 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.212    32.975    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    33.099 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.099    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.649 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.649    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.763 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.763    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.877 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    33.877    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.991 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.991    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.105 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.105    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.219 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.219    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.490 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.971    35.461    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.834 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    35.834    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.384 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.384    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.498    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.612    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    36.726    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    36.954    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.111 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          1.007    38.118    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.329    38.447 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.447    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.980 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.097 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.097    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.214 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.214    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.331 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    39.331    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.448 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.448    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.565 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.565    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.794 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.888    40.683    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.310    40.993 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    40.993    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.526 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.526    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.643 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.643    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.760 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.760    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.877 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    41.877    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.994 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    41.994    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.111 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.000    42.111    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.228 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.184    43.412    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.536 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.536    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.086 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.086    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.200 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.200    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.314 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.314    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.428 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.428    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.542 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.542    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.656 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.656    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.770 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    44.770    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.041 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.234    46.276    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.373    46.649 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    46.649    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.199 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.199    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.313 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.313    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.427 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.427    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.541 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.541    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.655 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.655    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.769 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    47.769    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.883 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    47.883    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.040 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.088    49.127    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X38Y3          LUT2 (Prop_lut2_I1_O)        0.329    49.456 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.456    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.989 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    49.989    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.106 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.106    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.223 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.340 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.340    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.457 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.457    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.574 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.574    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.691 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.691    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.771    51.692    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X37Y3          LUT2 (Prop_lut2_I1_O)        0.310    52.002 r  alum/divider/D_registers_q[7][12]_i_216/O
                         net (fo=1, routed)           0.000    52.002    alum/divider/D_registers_q[7][12]_i_216_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.552 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.552    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.666 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.666    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.780 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    52.780    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.894 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    52.894    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.008 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.008    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          0.984    54.334    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.124    54.458 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    54.458    alum/divider/ram_reg_i_982_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.008 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.008    alum/divider/ram_reg_i_911_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.122 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.122    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.236 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.236    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.464 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.464    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.578 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    55.578    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.692 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.692    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.806 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.806    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.077 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.018    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.862 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    57.862    alum/divider/ram_reg_i_906_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    57.979    alum/divider/ram_reg_i_836_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.096    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.213    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    58.447    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.564 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.564    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.838 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.041    59.879    alum/divider/d0[12]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    60.667 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/divider/ram_reg_i_901_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/divider/ram_reg_i_831_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/divider/ram_reg_i_769_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/divider/ram_reg_i_757_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/divider/ram_reg_i_681_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/divider/ram_reg_i_598_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/divider/ram_reg_i_505_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/divider/ram_reg_i_404_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.171    62.793    alum/divider/d0[11]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.578 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/ram_reg_i_900_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/ram_reg_i_830_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.806 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    63.806    alum/divider/ram_reg_i_768_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.920 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    63.920    alum/divider/ram_reg_i_692_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.034 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.034    alum/divider/ram_reg_i_610_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.148 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.148    alum/divider/ram_reg_i_518_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.262 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.262    alum/divider/ram_reg_i_419_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.376 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.376    alum/divider/ram_reg_i_314_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.533 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.198    65.731    alum/divider/d0[10]
    SLICE_X36Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.516 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    66.516    alum/divider/ram_reg_i_916_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.630 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    66.630    alum/divider/ram_reg_i_841_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.744 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    66.744    alum/divider/ram_reg_i_774_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.858 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    66.858    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.972 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    66.972    alum/divider/ram_reg_i_615_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.086 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.086    alum/divider/ram_reg_i_523_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.200 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.200    alum/divider/ram_reg_i_426_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.314 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.314    alum/divider/ram_reg_i_324_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.471 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.934    68.405    alum/divider/d0[9]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    68.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.284 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/divider/ram_reg_i_922_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.398 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.398    alum/divider/ram_reg_i_851_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.512 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    69.512    alum/divider/ram_reg_i_785_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.626 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    69.626    alum/divider/ram_reg_i_779_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.740 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    69.740    alum/divider/ram_reg_i_702_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.854 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/divider/ram_reg_i_620_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.968 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    69.968    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.082 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.082    alum/divider/ram_reg_i_431_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.239 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.150    71.388    alum/divider/d0[8]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.173 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.173    alum/divider/ram_reg_i_921_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.287 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.287    alum/divider/ram_reg_i_850_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.401 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.401    alum/divider/ram_reg_i_784_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.515 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.515    alum/divider/ram_reg_i_708_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.629 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.629    alum/divider/ram_reg_i_628_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.743 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.743    alum/divider/ram_reg_i_535_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.857 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.857    alum/divider/ram_reg_i_439_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.971 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/divider/ram_reg_i_337_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.946    74.075    alum/divider/d0[7]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.404 r  alum/divider/ram_reg_i_1000/O
                         net (fo=1, routed)           0.000    74.404    alum/divider/ram_reg_i_1000_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.954 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    74.954    alum/divider/ram_reg_i_941_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.068 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.068    alum/divider/ram_reg_i_875_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.182 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.182    alum/divider/ram_reg_i_860_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.296 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.296    alum/divider/ram_reg_i_790_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.410 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.410    alum/divider/ram_reg_i_713_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.524 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.524    alum/divider/ram_reg_i_635_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.638 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.638    alum/divider/ram_reg_i_544_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.752 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.752    alum/divider/ram_reg_i_446_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.909 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.061    76.970    alum/divider/d0[6]
    SLICE_X45Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.755 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    77.755    alum/divider/ram_reg_i_936_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.869 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    77.869    alum/divider/ram_reg_i_870_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.983 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    77.983    alum/divider/ram_reg_i_801_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.097 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.097    alum/divider/ram_reg_i_795_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.211 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.211    alum/divider/ram_reg_i_718_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.325 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_640_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.439 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/divider/ram_reg_i_550_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.710 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.059    79.769    alum/divider/d0[5]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.098    alum/divider/ram_reg_i_994_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.631 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    80.631    alum/divider/ram_reg_i_935_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.748 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    80.748    alum/divider/ram_reg_i_869_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.865 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    80.865    alum/divider/ram_reg_i_800_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.982 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    80.982    alum/divider/ram_reg_i_723_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.099 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.099    alum/divider/ram_reg_i_645_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.216 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.216    alum/divider/ram_reg_i_555_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.333 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.333    alum/divider/ram_reg_i_460_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.450 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.450    alum/divider/ram_reg_i_356_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.607 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.933    82.539    alum/divider/d0[4]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.871 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    82.871    alum/divider/ram_reg_i_1003_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.421 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.421    alum/divider/ram_reg_i_950_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.535 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    83.535    alum/divider/ram_reg_i_880_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.649 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/divider/ram_reg_i_806_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.763 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    83.763    alum/divider/ram_reg_i_728_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.877 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/divider/ram_reg_i_650_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.991 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    83.991    alum/divider/ram_reg_i_560_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.105 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.105    alum/divider/ram_reg_i_465_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.219 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.219    alum/divider/ram_reg_i_362_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.376 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.089    85.466    alum/divider/d0[3]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    85.795 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    85.795    alum/divider/ram_reg_i_1006_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.345 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.345    alum/divider/ram_reg_i_955_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.459 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.459    alum/divider/ram_reg_i_885_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.573 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    86.573    alum/divider/ram_reg_i_811_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.687 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    86.687    alum/divider/ram_reg_i_733_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.801 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.801    alum/divider/ram_reg_i_655_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.915 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    86.915    alum/divider/ram_reg_i_565_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.029 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/divider/ram_reg_i_473_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.143 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.143    alum/divider/ram_reg_i_375_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.300 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.929    88.229    alum/divider/d0[2]
    SLICE_X49Y5          LUT3 (Prop_lut3_I0_O)        0.329    88.558 r  alum/divider/ram_reg_i_1009/O
                         net (fo=1, routed)           0.000    88.558    alum/divider/ram_reg_i_1009_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.108 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.108    alum/divider/ram_reg_i_960_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.222 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.222    alum/divider/ram_reg_i_890_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.336 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.336    alum/divider/ram_reg_i_816_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.450 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.450    alum/divider/ram_reg_i_738_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.564 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.564    alum/divider/ram_reg_i_660_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.678 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    89.678    alum/divider/ram_reg_i_570_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.792 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.792    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.906 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.906    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.063 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.016    91.079    alum/divider/d0[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.879 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    91.879    alum/divider/ram_reg_i_1010_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.996 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    91.996    alum/divider/ram_reg_i_965_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.113 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.113    alum/divider/ram_reg_i_895_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.230 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.230    alum/divider/ram_reg_i_821_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.347 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.347    alum/divider/ram_reg_i_743_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.464 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.464    alum/divider/ram_reg_i_665_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.581 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.581    alum/divider/ram_reg_i_575_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.698 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.698    alum/divider/ram_reg_i_483_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.952 f  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.745    93.697    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.064 f  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.226    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.350 f  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.809    95.159    sm/ram_reg_i_136_n_0
    SLICE_X42Y20         LUT6 (Prop_lut6_I2_O)        0.124    95.283 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.596    95.879    sm/D_states_q[2]_i_19_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124    96.003 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.573    96.576    sm/D_states_q[2]_i_4_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124    96.700 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.340    97.040    sm/D_states_d__0[2]
    SLICE_X41Y24         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.430   101.430    sm/clk_out1
    SLICE_X41Y24         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.080   101.510    
                         clock uncertainty           -0.149   101.361    
    SLICE_X41Y24         FDSE (Setup_fdse_C_D)       -0.047   101.314    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        101.314    
                         arrival time                         -97.040    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.748ns  (logic 54.172ns (57.175%)  route 40.576ns (42.825%))
  Logic Levels:           269  (CARRY4=236 LUT2=16 LUT3=8 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 101.493 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.547     1.547    sm/clk_out1
    SLICE_X47Y24         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  sm/D_states_q_reg[4]/Q
                         net (fo=166, routed)         1.617     3.621    sm/D_states_q[4]
    SLICE_X53Y22         LUT4 (Prop_lut4_I2_O)        0.152     3.773 r  sm/ram_reg_i_48/O
                         net (fo=19, routed)          1.157     4.930    sm/ram_reg_i_48_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.326     5.256 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.587     5.843    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.967 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.823     6.790    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.914 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.280     8.194    sm/M_sm_bsel[0]
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.117     8.311 f  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           1.127     9.438    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.331     9.769 r  sm/ram_reg_i_227/O
                         net (fo=50, routed)          0.669    10.438    alum/divider/D_registers_q[7][12]_i_650_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.958 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.958    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    11.075    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.833    12.065    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.332    12.397 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.397    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.947 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.947    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.061    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.175    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.174    14.464    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y9          LUT2 (Prop_lut2_I1_O)        0.124    14.588 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.588    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.121 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.121    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.238 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.238    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.355 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.472 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.472    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.726 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.525    16.251    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    16.618 r  alum/divider/D_registers_q[7][12]_i_598/O
                         net (fo=1, routed)           0.000    16.618    alum/divider/D_registers_q[7][12]_i_598_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.151 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.151    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.268 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.385 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.502 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.502    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.659 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.838    18.497    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.829 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    18.829    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.379 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.379    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.493    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.607 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.607    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.949 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.710    20.659    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X54Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.972 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    20.972    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.505 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.505    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.622 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.622    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.739 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.739    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.856 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    21.856    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.973 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.204    23.177    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X53Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.301 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.301    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.851 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.851    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.965 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    23.965    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.079 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.193 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.193    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.307 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.307    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.578 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          1.002    25.580    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.409 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.523    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    26.637    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.751 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    26.751    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.865 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    26.865    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.022 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.990    28.011    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X50Y14         LUT2 (Prop_lut2_I1_O)        0.329    28.340 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.340    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.873 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.873    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.341 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.570 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.877    30.447    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.310    30.757 r  alum/divider/D_registers_q[7][12]_i_447/O
                         net (fo=1, routed)           0.000    30.757    alum/divider/D_registers_q[7][12]_i_447_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.307 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.763 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.212    32.975    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    33.099 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.099    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.649 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.649    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.763 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.763    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.877 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    33.877    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.991 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.991    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.105 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.105    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.219 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.219    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.490 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.971    35.461    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.834 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    35.834    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.384 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.384    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.498    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.612    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    36.726    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    36.954    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.111 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          1.007    38.118    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.329    38.447 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.447    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.980 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.097 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.097    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.214 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.214    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.331 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    39.331    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.448 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.448    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.565 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.565    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.794 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.888    40.683    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.310    40.993 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    40.993    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.526 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.526    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.643 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.643    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.760 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.760    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.877 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    41.877    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.994 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    41.994    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.111 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.000    42.111    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.228 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.184    43.412    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.536 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.536    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.086 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.086    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.200 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.200    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.314 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.314    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.428 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.428    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.542 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.542    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.656 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.656    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.770 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    44.770    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.041 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.234    46.276    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.373    46.649 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    46.649    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.199 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.199    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.313 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.313    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.427 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.427    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.541 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.541    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.655 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.655    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.769 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    47.769    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.883 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    47.883    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.040 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.088    49.127    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X38Y3          LUT2 (Prop_lut2_I1_O)        0.329    49.456 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.456    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.989 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    49.989    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.106 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.106    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.223 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.340 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.340    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.457 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.457    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.574 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.574    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.691 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.691    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.771    51.692    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X37Y3          LUT2 (Prop_lut2_I1_O)        0.310    52.002 r  alum/divider/D_registers_q[7][12]_i_216/O
                         net (fo=1, routed)           0.000    52.002    alum/divider/D_registers_q[7][12]_i_216_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.552 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.552    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.666 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.666    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.780 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    52.780    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.894 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    52.894    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.008 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.008    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          0.984    54.334    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.124    54.458 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    54.458    alum/divider/ram_reg_i_982_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.008 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.008    alum/divider/ram_reg_i_911_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.122 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.122    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.236 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.236    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.464 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.464    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.578 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    55.578    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.692 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.692    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.806 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.806    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.077 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.018    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.862 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    57.862    alum/divider/ram_reg_i_906_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    57.979    alum/divider/ram_reg_i_836_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.096    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.213    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    58.447    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.564 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.564    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.838 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.041    59.879    alum/divider/d0[12]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    60.667 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/divider/ram_reg_i_901_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/divider/ram_reg_i_831_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/divider/ram_reg_i_769_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/divider/ram_reg_i_757_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/divider/ram_reg_i_681_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/divider/ram_reg_i_598_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/divider/ram_reg_i_505_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/divider/ram_reg_i_404_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.171    62.793    alum/divider/d0[11]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.578 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/ram_reg_i_900_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/ram_reg_i_830_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.806 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    63.806    alum/divider/ram_reg_i_768_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.920 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    63.920    alum/divider/ram_reg_i_692_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.034 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.034    alum/divider/ram_reg_i_610_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.148 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.148    alum/divider/ram_reg_i_518_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.262 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.262    alum/divider/ram_reg_i_419_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.376 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.376    alum/divider/ram_reg_i_314_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.533 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.198    65.731    alum/divider/d0[10]
    SLICE_X36Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.516 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    66.516    alum/divider/ram_reg_i_916_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.630 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    66.630    alum/divider/ram_reg_i_841_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.744 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    66.744    alum/divider/ram_reg_i_774_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.858 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    66.858    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.972 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    66.972    alum/divider/ram_reg_i_615_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.086 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.086    alum/divider/ram_reg_i_523_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.200 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.200    alum/divider/ram_reg_i_426_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.314 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.314    alum/divider/ram_reg_i_324_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.471 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.934    68.405    alum/divider/d0[9]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    68.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.284 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/divider/ram_reg_i_922_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.398 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.398    alum/divider/ram_reg_i_851_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.512 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    69.512    alum/divider/ram_reg_i_785_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.626 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    69.626    alum/divider/ram_reg_i_779_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.740 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    69.740    alum/divider/ram_reg_i_702_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.854 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/divider/ram_reg_i_620_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.968 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    69.968    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.082 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.082    alum/divider/ram_reg_i_431_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.239 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.150    71.388    alum/divider/d0[8]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.173 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.173    alum/divider/ram_reg_i_921_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.287 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.287    alum/divider/ram_reg_i_850_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.401 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.401    alum/divider/ram_reg_i_784_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.515 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.515    alum/divider/ram_reg_i_708_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.629 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.629    alum/divider/ram_reg_i_628_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.743 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.743    alum/divider/ram_reg_i_535_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.857 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.857    alum/divider/ram_reg_i_439_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.971 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/divider/ram_reg_i_337_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.946    74.075    alum/divider/d0[7]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.404 r  alum/divider/ram_reg_i_1000/O
                         net (fo=1, routed)           0.000    74.404    alum/divider/ram_reg_i_1000_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.954 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    74.954    alum/divider/ram_reg_i_941_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.068 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.068    alum/divider/ram_reg_i_875_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.182 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.182    alum/divider/ram_reg_i_860_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.296 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.296    alum/divider/ram_reg_i_790_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.410 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.410    alum/divider/ram_reg_i_713_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.524 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.524    alum/divider/ram_reg_i_635_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.638 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.638    alum/divider/ram_reg_i_544_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.752 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.752    alum/divider/ram_reg_i_446_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.909 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.061    76.970    alum/divider/d0[6]
    SLICE_X45Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.755 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    77.755    alum/divider/ram_reg_i_936_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.869 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    77.869    alum/divider/ram_reg_i_870_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.983 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    77.983    alum/divider/ram_reg_i_801_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.097 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.097    alum/divider/ram_reg_i_795_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.211 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.211    alum/divider/ram_reg_i_718_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.325 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_640_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.439 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/divider/ram_reg_i_550_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.710 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.059    79.769    alum/divider/d0[5]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.098    alum/divider/ram_reg_i_994_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.631 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    80.631    alum/divider/ram_reg_i_935_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.748 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    80.748    alum/divider/ram_reg_i_869_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.865 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    80.865    alum/divider/ram_reg_i_800_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.982 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    80.982    alum/divider/ram_reg_i_723_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.099 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.099    alum/divider/ram_reg_i_645_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.216 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.216    alum/divider/ram_reg_i_555_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.333 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.333    alum/divider/ram_reg_i_460_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.450 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.450    alum/divider/ram_reg_i_356_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.607 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.933    82.539    alum/divider/d0[4]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.871 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    82.871    alum/divider/ram_reg_i_1003_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.421 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.421    alum/divider/ram_reg_i_950_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.535 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    83.535    alum/divider/ram_reg_i_880_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.649 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/divider/ram_reg_i_806_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.763 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    83.763    alum/divider/ram_reg_i_728_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.877 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/divider/ram_reg_i_650_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.991 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    83.991    alum/divider/ram_reg_i_560_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.105 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.105    alum/divider/ram_reg_i_465_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.219 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.219    alum/divider/ram_reg_i_362_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.376 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.089    85.466    alum/divider/d0[3]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    85.795 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    85.795    alum/divider/ram_reg_i_1006_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.345 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.345    alum/divider/ram_reg_i_955_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.459 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.459    alum/divider/ram_reg_i_885_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.573 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    86.573    alum/divider/ram_reg_i_811_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.687 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    86.687    alum/divider/ram_reg_i_733_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.801 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.801    alum/divider/ram_reg_i_655_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.915 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    86.915    alum/divider/ram_reg_i_565_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.029 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/divider/ram_reg_i_473_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.143 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.143    alum/divider/ram_reg_i_375_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.300 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.929    88.229    alum/divider/d0[2]
    SLICE_X49Y5          LUT3 (Prop_lut3_I0_O)        0.329    88.558 r  alum/divider/ram_reg_i_1009/O
                         net (fo=1, routed)           0.000    88.558    alum/divider/ram_reg_i_1009_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.108 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.108    alum/divider/ram_reg_i_960_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.222 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.222    alum/divider/ram_reg_i_890_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.336 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.336    alum/divider/ram_reg_i_816_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.450 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.450    alum/divider/ram_reg_i_738_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.564 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.564    alum/divider/ram_reg_i_660_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.678 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    89.678    alum/divider/ram_reg_i_570_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.792 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.792    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.906 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.906    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.063 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.016    91.079    alum/divider/d0[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.879 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    91.879    alum/divider/ram_reg_i_1010_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.996 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    91.996    alum/divider/ram_reg_i_965_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.113 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.113    alum/divider/ram_reg_i_895_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.230 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.230    alum/divider/ram_reg_i_821_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.347 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.347    alum/divider/ram_reg_i_743_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.464 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.464    alum/divider/ram_reg_i_665_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.581 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.581    alum/divider/ram_reg_i_575_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.698 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.698    alum/divider/ram_reg_i_483_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.952 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.745    93.697    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.064 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.226    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.350 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.350    sm/ram_reg_i_136_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    94.559 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.864    95.423    sm/M_alum_out[0]
    SLICE_X48Y4          LUT5 (Prop_lut5_I2_O)        0.290    95.713 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.582    96.295    brams/bram2/ram_reg_0[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.493   101.493    brams/bram2/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.573    
                         clock uncertainty           -0.149   101.423    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   100.649    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.649    
                         arrival time                         -96.295    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.359ns  (logic 54.303ns (56.946%)  route 41.056ns (43.054%))
  Logic Levels:           270  (CARRY4=236 LUT2=16 LUT3=8 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 101.428 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.547     1.547    sm/clk_out1
    SLICE_X47Y24         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  sm/D_states_q_reg[4]/Q
                         net (fo=166, routed)         1.617     3.621    sm/D_states_q[4]
    SLICE_X53Y22         LUT4 (Prop_lut4_I2_O)        0.152     3.773 r  sm/ram_reg_i_48/O
                         net (fo=19, routed)          1.157     4.930    sm/ram_reg_i_48_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.326     5.256 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.587     5.843    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.967 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.823     6.790    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.914 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.280     8.194    sm/M_sm_bsel[0]
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.117     8.311 f  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           1.127     9.438    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.331     9.769 r  sm/ram_reg_i_227/O
                         net (fo=50, routed)          0.669    10.438    alum/divider/D_registers_q[7][12]_i_650_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.958 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.958    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    11.075    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.833    12.065    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.332    12.397 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.397    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.947 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.947    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.061    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.175    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.174    14.464    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y9          LUT2 (Prop_lut2_I1_O)        0.124    14.588 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.588    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.121 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.121    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.238 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.238    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.355 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.472 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.472    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.726 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.525    16.251    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    16.618 r  alum/divider/D_registers_q[7][12]_i_598/O
                         net (fo=1, routed)           0.000    16.618    alum/divider/D_registers_q[7][12]_i_598_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.151 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.151    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.268 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.385 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.502 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.502    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.659 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.838    18.497    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.829 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    18.829    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.379 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.379    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.493    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.607 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.607    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.949 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.710    20.659    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X54Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.972 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    20.972    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.505 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.505    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.622 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.622    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.739 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.739    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.856 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    21.856    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.973 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.204    23.177    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X53Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.301 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.301    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.851 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.851    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.965 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    23.965    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.079 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.193 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.193    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.307 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.307    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.578 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          1.002    25.580    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.409 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.523    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    26.637    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.751 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    26.751    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.865 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    26.865    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.022 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.990    28.011    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X50Y14         LUT2 (Prop_lut2_I1_O)        0.329    28.340 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.340    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.873 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.873    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.341 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.570 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.877    30.447    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.310    30.757 r  alum/divider/D_registers_q[7][12]_i_447/O
                         net (fo=1, routed)           0.000    30.757    alum/divider/D_registers_q[7][12]_i_447_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.307 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.763 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.212    32.975    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    33.099 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.099    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.649 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.649    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.763 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.763    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.877 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    33.877    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.991 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.991    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.105 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.105    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.219 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.219    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.490 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.971    35.461    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.834 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    35.834    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.384 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.384    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.498    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.612    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    36.726    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    36.954    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.111 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          1.007    38.118    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.329    38.447 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.447    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.980 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.097 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.097    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.214 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.214    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.331 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    39.331    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.448 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.448    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.565 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.565    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.794 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.888    40.683    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.310    40.993 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    40.993    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.526 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.526    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.643 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.643    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.760 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.760    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.877 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    41.877    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.994 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    41.994    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.111 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.000    42.111    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.228 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.184    43.412    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.536 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.536    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.086 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.086    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.200 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.200    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.314 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.314    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.428 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.428    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.542 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.542    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.656 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.656    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.770 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    44.770    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.041 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.234    46.276    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.373    46.649 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    46.649    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.199 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.199    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.313 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.313    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.427 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.427    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.541 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.541    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.655 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.655    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.769 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    47.769    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.883 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    47.883    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.040 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.088    49.127    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X38Y3          LUT2 (Prop_lut2_I1_O)        0.329    49.456 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.456    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.989 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    49.989    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.106 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.106    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.223 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.340 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.340    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.457 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.457    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.574 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.574    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.691 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.691    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.771    51.692    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X37Y3          LUT2 (Prop_lut2_I1_O)        0.310    52.002 r  alum/divider/D_registers_q[7][12]_i_216/O
                         net (fo=1, routed)           0.000    52.002    alum/divider/D_registers_q[7][12]_i_216_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.552 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.552    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.666 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.666    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.780 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    52.780    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.894 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    52.894    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.008 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.008    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          0.984    54.334    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.124    54.458 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    54.458    alum/divider/ram_reg_i_982_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.008 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.008    alum/divider/ram_reg_i_911_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.122 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.122    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.236 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.236    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.464 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.464    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.578 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    55.578    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.692 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.692    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.806 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.806    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.077 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.018    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.862 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    57.862    alum/divider/ram_reg_i_906_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    57.979    alum/divider/ram_reg_i_836_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.096    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.213    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    58.447    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.564 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.564    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.838 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.041    59.879    alum/divider/d0[12]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    60.667 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/divider/ram_reg_i_901_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/divider/ram_reg_i_831_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/divider/ram_reg_i_769_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/divider/ram_reg_i_757_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/divider/ram_reg_i_681_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/divider/ram_reg_i_598_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/divider/ram_reg_i_505_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/divider/ram_reg_i_404_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.171    62.793    alum/divider/d0[11]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.578 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/ram_reg_i_900_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/ram_reg_i_830_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.806 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    63.806    alum/divider/ram_reg_i_768_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.920 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    63.920    alum/divider/ram_reg_i_692_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.034 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.034    alum/divider/ram_reg_i_610_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.148 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.148    alum/divider/ram_reg_i_518_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.262 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.262    alum/divider/ram_reg_i_419_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.376 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.376    alum/divider/ram_reg_i_314_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.533 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.198    65.731    alum/divider/d0[10]
    SLICE_X36Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.516 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    66.516    alum/divider/ram_reg_i_916_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.630 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    66.630    alum/divider/ram_reg_i_841_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.744 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    66.744    alum/divider/ram_reg_i_774_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.858 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    66.858    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.972 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    66.972    alum/divider/ram_reg_i_615_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.086 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.086    alum/divider/ram_reg_i_523_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.200 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.200    alum/divider/ram_reg_i_426_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.314 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.314    alum/divider/ram_reg_i_324_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.471 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.934    68.405    alum/divider/d0[9]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    68.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.284 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/divider/ram_reg_i_922_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.398 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.398    alum/divider/ram_reg_i_851_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.512 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    69.512    alum/divider/ram_reg_i_785_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.626 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    69.626    alum/divider/ram_reg_i_779_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.740 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    69.740    alum/divider/ram_reg_i_702_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.854 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/divider/ram_reg_i_620_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.968 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    69.968    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.082 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.082    alum/divider/ram_reg_i_431_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.239 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.150    71.388    alum/divider/d0[8]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.173 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.173    alum/divider/ram_reg_i_921_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.287 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.287    alum/divider/ram_reg_i_850_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.401 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.401    alum/divider/ram_reg_i_784_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.515 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.515    alum/divider/ram_reg_i_708_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.629 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.629    alum/divider/ram_reg_i_628_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.743 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.743    alum/divider/ram_reg_i_535_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.857 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.857    alum/divider/ram_reg_i_439_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.971 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/divider/ram_reg_i_337_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.946    74.075    alum/divider/d0[7]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.404 r  alum/divider/ram_reg_i_1000/O
                         net (fo=1, routed)           0.000    74.404    alum/divider/ram_reg_i_1000_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.954 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    74.954    alum/divider/ram_reg_i_941_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.068 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.068    alum/divider/ram_reg_i_875_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.182 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.182    alum/divider/ram_reg_i_860_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.296 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.296    alum/divider/ram_reg_i_790_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.410 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.410    alum/divider/ram_reg_i_713_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.524 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.524    alum/divider/ram_reg_i_635_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.638 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.638    alum/divider/ram_reg_i_544_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.752 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.752    alum/divider/ram_reg_i_446_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.909 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.061    76.970    alum/divider/d0[6]
    SLICE_X45Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.755 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    77.755    alum/divider/ram_reg_i_936_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.869 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    77.869    alum/divider/ram_reg_i_870_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.983 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    77.983    alum/divider/ram_reg_i_801_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.097 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.097    alum/divider/ram_reg_i_795_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.211 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.211    alum/divider/ram_reg_i_718_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.325 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_640_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.439 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/divider/ram_reg_i_550_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.710 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.059    79.769    alum/divider/d0[5]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.098    alum/divider/ram_reg_i_994_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.631 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    80.631    alum/divider/ram_reg_i_935_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.748 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    80.748    alum/divider/ram_reg_i_869_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.865 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    80.865    alum/divider/ram_reg_i_800_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.982 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    80.982    alum/divider/ram_reg_i_723_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.099 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.099    alum/divider/ram_reg_i_645_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.216 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.216    alum/divider/ram_reg_i_555_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.333 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.333    alum/divider/ram_reg_i_460_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.450 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.450    alum/divider/ram_reg_i_356_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.607 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.933    82.539    alum/divider/d0[4]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.871 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    82.871    alum/divider/ram_reg_i_1003_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.421 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.421    alum/divider/ram_reg_i_950_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.535 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    83.535    alum/divider/ram_reg_i_880_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.649 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/divider/ram_reg_i_806_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.763 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    83.763    alum/divider/ram_reg_i_728_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.877 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/divider/ram_reg_i_650_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.991 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    83.991    alum/divider/ram_reg_i_560_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.105 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.105    alum/divider/ram_reg_i_465_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.219 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.219    alum/divider/ram_reg_i_362_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.376 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.089    85.466    alum/divider/d0[3]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    85.795 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    85.795    alum/divider/ram_reg_i_1006_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.345 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.345    alum/divider/ram_reg_i_955_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.459 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.459    alum/divider/ram_reg_i_885_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.573 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    86.573    alum/divider/ram_reg_i_811_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.687 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    86.687    alum/divider/ram_reg_i_733_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.801 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.801    alum/divider/ram_reg_i_655_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.915 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    86.915    alum/divider/ram_reg_i_565_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.029 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/divider/ram_reg_i_473_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.143 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.143    alum/divider/ram_reg_i_375_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.300 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.929    88.229    alum/divider/d0[2]
    SLICE_X49Y5          LUT3 (Prop_lut3_I0_O)        0.329    88.558 r  alum/divider/ram_reg_i_1009/O
                         net (fo=1, routed)           0.000    88.558    alum/divider/ram_reg_i_1009_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.108 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.108    alum/divider/ram_reg_i_960_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.222 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.222    alum/divider/ram_reg_i_890_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.336 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.336    alum/divider/ram_reg_i_816_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.450 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.450    alum/divider/ram_reg_i_738_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.564 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.564    alum/divider/ram_reg_i_660_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.678 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    89.678    alum/divider/ram_reg_i_570_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.792 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.792    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.906 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.906    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.063 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.016    91.079    alum/divider/d0[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.879 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    91.879    alum/divider/ram_reg_i_1010_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.996 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    91.996    alum/divider/ram_reg_i_965_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.113 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.113    alum/divider/ram_reg_i_895_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.230 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.230    alum/divider/ram_reg_i_821_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.347 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.347    alum/divider/ram_reg_i_743_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.464 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.464    alum/divider/ram_reg_i_665_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.581 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.581    alum/divider/ram_reg_i_575_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.698 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.698    alum/divider/ram_reg_i_483_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.952 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.745    93.697    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.064 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.226    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.350 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.350    sm/ram_reg_i_136_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    94.559 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           1.112    95.671    sm/M_alum_out[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.297    95.968 r  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.282    96.250    sm/D_states_q[3]_i_2_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.124    96.374 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.532    96.906    sm/D_states_d__0[3]
    SLICE_X39Y24         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.428   101.428    sm/clk_out1
    SLICE_X39Y24         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.080   101.508    
                         clock uncertainty           -0.149   101.359    
    SLICE_X39Y24         FDRE (Setup_fdre_C_D)       -0.081   101.278    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        101.278    
                         arrival time                         -96.906    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.236ns  (logic 54.179ns (56.889%)  route 41.057ns (43.111%))
  Logic Levels:           269  (CARRY4=236 LUT2=16 LUT3=8 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 101.442 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.547     1.547    sm/clk_out1
    SLICE_X47Y24         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  sm/D_states_q_reg[4]/Q
                         net (fo=166, routed)         1.617     3.621    sm/D_states_q[4]
    SLICE_X53Y22         LUT4 (Prop_lut4_I2_O)        0.152     3.773 r  sm/ram_reg_i_48/O
                         net (fo=19, routed)          1.157     4.930    sm/ram_reg_i_48_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.326     5.256 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.587     5.843    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.967 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.823     6.790    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.914 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.280     8.194    sm/M_sm_bsel[0]
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.117     8.311 f  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           1.127     9.438    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.331     9.769 r  sm/ram_reg_i_227/O
                         net (fo=50, routed)          0.669    10.438    alum/divider/D_registers_q[7][12]_i_650_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.958 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.958    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    11.075    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.833    12.065    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.332    12.397 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.397    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.947 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.947    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.061    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.175    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.174    14.464    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y9          LUT2 (Prop_lut2_I1_O)        0.124    14.588 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.588    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.121 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.121    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.238 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.238    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.355 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.472 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.472    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.726 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.525    16.251    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    16.618 r  alum/divider/D_registers_q[7][12]_i_598/O
                         net (fo=1, routed)           0.000    16.618    alum/divider/D_registers_q[7][12]_i_598_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.151 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.151    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.268 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.385 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.502 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.502    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.659 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.838    18.497    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.829 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    18.829    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.379 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.379    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.493    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.607 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.607    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.949 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.710    20.659    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X54Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.972 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    20.972    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.505 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.505    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.622 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.622    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.739 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.739    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.856 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    21.856    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.973 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.204    23.177    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X53Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.301 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.301    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.851 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.851    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.965 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    23.965    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.079 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.193 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.193    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.307 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.307    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.578 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          1.002    25.580    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.409 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.523    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    26.637    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.751 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    26.751    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.865 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    26.865    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.022 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.990    28.011    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X50Y14         LUT2 (Prop_lut2_I1_O)        0.329    28.340 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.340    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.873 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.873    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.341 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.570 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.877    30.447    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.310    30.757 r  alum/divider/D_registers_q[7][12]_i_447/O
                         net (fo=1, routed)           0.000    30.757    alum/divider/D_registers_q[7][12]_i_447_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.307 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.763 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.212    32.975    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    33.099 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.099    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.649 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.649    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.763 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.763    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.877 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    33.877    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.991 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.991    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.105 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.105    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.219 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.219    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.490 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.971    35.461    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.834 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    35.834    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.384 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.384    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.498    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.612    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    36.726    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    36.954    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.111 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          1.007    38.118    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.329    38.447 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.447    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.980 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.097 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.097    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.214 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.214    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.331 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    39.331    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.448 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.448    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.565 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.565    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.794 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.888    40.683    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.310    40.993 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    40.993    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.526 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.526    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.643 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.643    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.760 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.760    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.877 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    41.877    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.994 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    41.994    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.111 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.000    42.111    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.228 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.184    43.412    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.536 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.536    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.086 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.086    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.200 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.200    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.314 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.314    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.428 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.428    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.542 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.542    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.656 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.656    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.770 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    44.770    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.041 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.234    46.276    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.373    46.649 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    46.649    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.199 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.199    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.313 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.313    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.427 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.427    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.541 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.541    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.655 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.655    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.769 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    47.769    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.883 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    47.883    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.040 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.088    49.127    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X38Y3          LUT2 (Prop_lut2_I1_O)        0.329    49.456 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.456    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.989 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    49.989    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.106 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.106    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.223 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.340 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.340    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.457 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.457    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.574 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.574    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.691 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.691    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.771    51.692    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X37Y3          LUT2 (Prop_lut2_I1_O)        0.310    52.002 r  alum/divider/D_registers_q[7][12]_i_216/O
                         net (fo=1, routed)           0.000    52.002    alum/divider/D_registers_q[7][12]_i_216_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.552 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.552    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.666 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.666    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.780 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    52.780    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.894 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    52.894    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.008 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.008    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          0.984    54.334    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.124    54.458 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    54.458    alum/divider/ram_reg_i_982_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.008 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.008    alum/divider/ram_reg_i_911_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.122 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.122    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.236 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.236    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.464 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.464    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.578 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    55.578    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.692 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.692    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.806 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.806    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.077 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.018    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.862 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    57.862    alum/divider/ram_reg_i_906_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    57.979    alum/divider/ram_reg_i_836_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.096    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.213    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    58.447    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.564 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.564    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.838 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.041    59.879    alum/divider/d0[12]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    60.667 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/divider/ram_reg_i_901_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/divider/ram_reg_i_831_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/divider/ram_reg_i_769_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/divider/ram_reg_i_757_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/divider/ram_reg_i_681_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/divider/ram_reg_i_598_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/divider/ram_reg_i_505_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/divider/ram_reg_i_404_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.171    62.793    alum/divider/d0[11]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.578 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/ram_reg_i_900_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/ram_reg_i_830_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.806 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    63.806    alum/divider/ram_reg_i_768_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.920 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    63.920    alum/divider/ram_reg_i_692_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.034 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.034    alum/divider/ram_reg_i_610_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.148 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.148    alum/divider/ram_reg_i_518_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.262 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.262    alum/divider/ram_reg_i_419_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.376 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.376    alum/divider/ram_reg_i_314_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.533 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.198    65.731    alum/divider/d0[10]
    SLICE_X36Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.516 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    66.516    alum/divider/ram_reg_i_916_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.630 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    66.630    alum/divider/ram_reg_i_841_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.744 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    66.744    alum/divider/ram_reg_i_774_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.858 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    66.858    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.972 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    66.972    alum/divider/ram_reg_i_615_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.086 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.086    alum/divider/ram_reg_i_523_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.200 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.200    alum/divider/ram_reg_i_426_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.314 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.314    alum/divider/ram_reg_i_324_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.471 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.934    68.405    alum/divider/d0[9]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    68.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.284 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/divider/ram_reg_i_922_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.398 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.398    alum/divider/ram_reg_i_851_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.512 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    69.512    alum/divider/ram_reg_i_785_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.626 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    69.626    alum/divider/ram_reg_i_779_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.740 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    69.740    alum/divider/ram_reg_i_702_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.854 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/divider/ram_reg_i_620_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.968 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    69.968    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.082 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.082    alum/divider/ram_reg_i_431_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.239 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.150    71.388    alum/divider/d0[8]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.173 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.173    alum/divider/ram_reg_i_921_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.287 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.287    alum/divider/ram_reg_i_850_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.401 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.401    alum/divider/ram_reg_i_784_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.515 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.515    alum/divider/ram_reg_i_708_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.629 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.629    alum/divider/ram_reg_i_628_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.743 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.743    alum/divider/ram_reg_i_535_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.857 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.857    alum/divider/ram_reg_i_439_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.971 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/divider/ram_reg_i_337_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.946    74.075    alum/divider/d0[7]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.404 r  alum/divider/ram_reg_i_1000/O
                         net (fo=1, routed)           0.000    74.404    alum/divider/ram_reg_i_1000_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.954 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    74.954    alum/divider/ram_reg_i_941_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.068 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.068    alum/divider/ram_reg_i_875_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.182 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.182    alum/divider/ram_reg_i_860_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.296 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.296    alum/divider/ram_reg_i_790_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.410 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.410    alum/divider/ram_reg_i_713_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.524 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.524    alum/divider/ram_reg_i_635_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.638 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.638    alum/divider/ram_reg_i_544_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.752 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.752    alum/divider/ram_reg_i_446_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.909 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.061    76.970    alum/divider/d0[6]
    SLICE_X45Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.755 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    77.755    alum/divider/ram_reg_i_936_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.869 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    77.869    alum/divider/ram_reg_i_870_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.983 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    77.983    alum/divider/ram_reg_i_801_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.097 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.097    alum/divider/ram_reg_i_795_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.211 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.211    alum/divider/ram_reg_i_718_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.325 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_640_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.439 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/divider/ram_reg_i_550_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.710 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.059    79.769    alum/divider/d0[5]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.098    alum/divider/ram_reg_i_994_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.631 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    80.631    alum/divider/ram_reg_i_935_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.748 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    80.748    alum/divider/ram_reg_i_869_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.865 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    80.865    alum/divider/ram_reg_i_800_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.982 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    80.982    alum/divider/ram_reg_i_723_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.099 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.099    alum/divider/ram_reg_i_645_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.216 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.216    alum/divider/ram_reg_i_555_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.333 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.333    alum/divider/ram_reg_i_460_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.450 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.450    alum/divider/ram_reg_i_356_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.607 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.933    82.539    alum/divider/d0[4]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.871 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    82.871    alum/divider/ram_reg_i_1003_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.421 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.421    alum/divider/ram_reg_i_950_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.535 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    83.535    alum/divider/ram_reg_i_880_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.649 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/divider/ram_reg_i_806_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.763 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    83.763    alum/divider/ram_reg_i_728_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.877 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/divider/ram_reg_i_650_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.991 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    83.991    alum/divider/ram_reg_i_560_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.105 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.105    alum/divider/ram_reg_i_465_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.219 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.219    alum/divider/ram_reg_i_362_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.376 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.089    85.466    alum/divider/d0[3]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    85.795 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    85.795    alum/divider/ram_reg_i_1006_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.345 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.345    alum/divider/ram_reg_i_955_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.459 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.459    alum/divider/ram_reg_i_885_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.573 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    86.573    alum/divider/ram_reg_i_811_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.687 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    86.687    alum/divider/ram_reg_i_733_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.801 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.801    alum/divider/ram_reg_i_655_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.915 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    86.915    alum/divider/ram_reg_i_565_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.029 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/divider/ram_reg_i_473_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.143 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.143    alum/divider/ram_reg_i_375_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.300 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.929    88.229    alum/divider/d0[2]
    SLICE_X49Y5          LUT3 (Prop_lut3_I0_O)        0.329    88.558 r  alum/divider/ram_reg_i_1009/O
                         net (fo=1, routed)           0.000    88.558    alum/divider/ram_reg_i_1009_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.108 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.108    alum/divider/ram_reg_i_960_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.222 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.222    alum/divider/ram_reg_i_890_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.336 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.336    alum/divider/ram_reg_i_816_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.450 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.450    alum/divider/ram_reg_i_738_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.564 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.564    alum/divider/ram_reg_i_660_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.678 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    89.678    alum/divider/ram_reg_i_570_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.792 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.792    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.906 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.906    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.063 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.016    91.079    alum/divider/d0[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.879 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    91.879    alum/divider/ram_reg_i_1010_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.996 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    91.996    alum/divider/ram_reg_i_965_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.113 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.113    alum/divider/ram_reg_i_895_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.230 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.230    alum/divider/ram_reg_i_821_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.347 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.347    alum/divider/ram_reg_i_743_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.464 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.464    alum/divider/ram_reg_i_665_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.581 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.581    alum/divider/ram_reg_i_575_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.698 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.698    alum/divider/ram_reg_i_483_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.952 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.745    93.697    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.064 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.226    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.350 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.350    sm/ram_reg_i_136_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    94.559 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           1.089    95.648    sm/M_alum_out[0]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.297    95.945 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.838    96.784    L_reg/D[0]
    SLICE_X53Y18         FDRE                                         r  L_reg/D_registers_q_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.442   101.442    L_reg/clk_out1
    SLICE_X53Y18         FDRE                                         r  L_reg/D_registers_q_reg[2][0]/C
                         clock pessimism              0.080   101.522    
                         clock uncertainty           -0.149   101.373    
    SLICE_X53Y18         FDRE (Setup_fdre_C_D)       -0.103   101.270    L_reg/D_registers_q_reg[2][0]
  -------------------------------------------------------------------
                         required time                        101.270    
                         arrival time                         -96.784    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.812ns  (logic 54.179ns (57.144%)  route 40.633ns (42.856%))
  Logic Levels:           269  (CARRY4=236 LUT2=16 LUT3=8 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 101.494 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.547     1.547    sm/clk_out1
    SLICE_X47Y24         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  sm/D_states_q_reg[4]/Q
                         net (fo=166, routed)         1.617     3.621    sm/D_states_q[4]
    SLICE_X53Y22         LUT4 (Prop_lut4_I2_O)        0.152     3.773 r  sm/ram_reg_i_48/O
                         net (fo=19, routed)          1.157     4.930    sm/ram_reg_i_48_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.326     5.256 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.587     5.843    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.967 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.823     6.790    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.914 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.280     8.194    sm/M_sm_bsel[0]
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.117     8.311 f  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           1.127     9.438    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.331     9.769 r  sm/ram_reg_i_227/O
                         net (fo=50, routed)          0.669    10.438    alum/divider/D_registers_q[7][12]_i_650_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.958 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.958    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    11.075    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.833    12.065    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.332    12.397 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.397    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.947 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.947    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.061    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.175    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.174    14.464    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y9          LUT2 (Prop_lut2_I1_O)        0.124    14.588 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.588    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.121 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.121    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.238 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.238    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.355 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.472 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.472    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.726 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.525    16.251    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    16.618 r  alum/divider/D_registers_q[7][12]_i_598/O
                         net (fo=1, routed)           0.000    16.618    alum/divider/D_registers_q[7][12]_i_598_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.151 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.151    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.268 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.385 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.502 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.502    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.659 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.838    18.497    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.829 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    18.829    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.379 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.379    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.493    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.607 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.607    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.949 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.710    20.659    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X54Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.972 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    20.972    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.505 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.505    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.622 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.622    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.739 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.739    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.856 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    21.856    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.973 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.204    23.177    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X53Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.301 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.301    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.851 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.851    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.965 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    23.965    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.079 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.193 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.193    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.307 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.307    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.578 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          1.002    25.580    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.409 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.523    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    26.637    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.751 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    26.751    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.865 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    26.865    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.022 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.990    28.011    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X50Y14         LUT2 (Prop_lut2_I1_O)        0.329    28.340 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.340    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.873 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.873    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.341 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.570 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.877    30.447    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.310    30.757 r  alum/divider/D_registers_q[7][12]_i_447/O
                         net (fo=1, routed)           0.000    30.757    alum/divider/D_registers_q[7][12]_i_447_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.307 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.763 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.212    32.975    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    33.099 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.099    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.649 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.649    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.763 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.763    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.877 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    33.877    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.991 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.991    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.105 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.105    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.219 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.219    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.490 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.971    35.461    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.834 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    35.834    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.384 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.384    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.498    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.612    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    36.726    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    36.954    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.111 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          1.007    38.118    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.329    38.447 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.447    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.980 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.097 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.097    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.214 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.214    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.331 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    39.331    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.448 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.448    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.565 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.565    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.794 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.888    40.683    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.310    40.993 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    40.993    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.526 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.526    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.643 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.643    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.760 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.760    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.877 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    41.877    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.994 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    41.994    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.111 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.000    42.111    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.228 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.184    43.412    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.536 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.536    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.086 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.086    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.200 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.200    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.314 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.314    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.428 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.428    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.542 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.542    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.656 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.656    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.770 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    44.770    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.041 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.234    46.276    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.373    46.649 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    46.649    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.199 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.199    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.313 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.313    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.427 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.427    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.541 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.541    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.655 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.655    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.769 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    47.769    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.883 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    47.883    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.040 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.088    49.127    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X38Y3          LUT2 (Prop_lut2_I1_O)        0.329    49.456 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.456    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.989 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    49.989    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.106 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.106    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.223 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.340 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.340    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.457 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.457    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.574 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.574    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.691 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.691    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.771    51.692    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X37Y3          LUT2 (Prop_lut2_I1_O)        0.310    52.002 r  alum/divider/D_registers_q[7][12]_i_216/O
                         net (fo=1, routed)           0.000    52.002    alum/divider/D_registers_q[7][12]_i_216_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.552 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.552    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.666 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.666    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.780 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    52.780    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.894 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    52.894    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.008 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.008    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          0.984    54.334    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.124    54.458 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    54.458    alum/divider/ram_reg_i_982_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.008 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.008    alum/divider/ram_reg_i_911_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.122 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.122    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.236 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.236    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.464 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.464    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.578 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    55.578    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.692 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.692    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.806 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.806    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.077 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.018    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.862 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    57.862    alum/divider/ram_reg_i_906_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    57.979    alum/divider/ram_reg_i_836_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.096    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.213    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    58.447    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.564 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.564    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.838 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.041    59.879    alum/divider/d0[12]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    60.667 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/divider/ram_reg_i_901_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/divider/ram_reg_i_831_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/divider/ram_reg_i_769_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/divider/ram_reg_i_757_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/divider/ram_reg_i_681_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/divider/ram_reg_i_598_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/divider/ram_reg_i_505_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/divider/ram_reg_i_404_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.171    62.793    alum/divider/d0[11]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.578 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/ram_reg_i_900_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/ram_reg_i_830_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.806 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    63.806    alum/divider/ram_reg_i_768_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.920 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    63.920    alum/divider/ram_reg_i_692_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.034 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.034    alum/divider/ram_reg_i_610_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.148 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.148    alum/divider/ram_reg_i_518_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.262 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.262    alum/divider/ram_reg_i_419_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.376 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.376    alum/divider/ram_reg_i_314_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.533 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.198    65.731    alum/divider/d0[10]
    SLICE_X36Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.516 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    66.516    alum/divider/ram_reg_i_916_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.630 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    66.630    alum/divider/ram_reg_i_841_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.744 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    66.744    alum/divider/ram_reg_i_774_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.858 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    66.858    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.972 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    66.972    alum/divider/ram_reg_i_615_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.086 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.086    alum/divider/ram_reg_i_523_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.200 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.200    alum/divider/ram_reg_i_426_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.314 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.314    alum/divider/ram_reg_i_324_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.471 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.934    68.405    alum/divider/d0[9]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    68.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.284 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/divider/ram_reg_i_922_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.398 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.398    alum/divider/ram_reg_i_851_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.512 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    69.512    alum/divider/ram_reg_i_785_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.626 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    69.626    alum/divider/ram_reg_i_779_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.740 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    69.740    alum/divider/ram_reg_i_702_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.854 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/divider/ram_reg_i_620_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.968 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    69.968    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.082 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.082    alum/divider/ram_reg_i_431_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.239 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.150    71.388    alum/divider/d0[8]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.173 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.173    alum/divider/ram_reg_i_921_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.287 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.287    alum/divider/ram_reg_i_850_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.401 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.401    alum/divider/ram_reg_i_784_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.515 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.515    alum/divider/ram_reg_i_708_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.629 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.629    alum/divider/ram_reg_i_628_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.743 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.743    alum/divider/ram_reg_i_535_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.857 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.857    alum/divider/ram_reg_i_439_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.971 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/divider/ram_reg_i_337_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.946    74.075    alum/divider/d0[7]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.404 r  alum/divider/ram_reg_i_1000/O
                         net (fo=1, routed)           0.000    74.404    alum/divider/ram_reg_i_1000_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.954 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    74.954    alum/divider/ram_reg_i_941_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.068 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.068    alum/divider/ram_reg_i_875_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.182 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.182    alum/divider/ram_reg_i_860_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.296 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.296    alum/divider/ram_reg_i_790_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.410 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.410    alum/divider/ram_reg_i_713_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.524 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.524    alum/divider/ram_reg_i_635_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.638 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.638    alum/divider/ram_reg_i_544_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.752 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.752    alum/divider/ram_reg_i_446_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.909 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.061    76.970    alum/divider/d0[6]
    SLICE_X45Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.755 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    77.755    alum/divider/ram_reg_i_936_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.869 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    77.869    alum/divider/ram_reg_i_870_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.983 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    77.983    alum/divider/ram_reg_i_801_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.097 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.097    alum/divider/ram_reg_i_795_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.211 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.211    alum/divider/ram_reg_i_718_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.325 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_640_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.439 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/divider/ram_reg_i_550_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.710 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.059    79.769    alum/divider/d0[5]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.098    alum/divider/ram_reg_i_994_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.631 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    80.631    alum/divider/ram_reg_i_935_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.748 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    80.748    alum/divider/ram_reg_i_869_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.865 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    80.865    alum/divider/ram_reg_i_800_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.982 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    80.982    alum/divider/ram_reg_i_723_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.099 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.099    alum/divider/ram_reg_i_645_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.216 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.216    alum/divider/ram_reg_i_555_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.333 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.333    alum/divider/ram_reg_i_460_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.450 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.450    alum/divider/ram_reg_i_356_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.607 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.933    82.539    alum/divider/d0[4]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.871 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    82.871    alum/divider/ram_reg_i_1003_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.421 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.421    alum/divider/ram_reg_i_950_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.535 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    83.535    alum/divider/ram_reg_i_880_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.649 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/divider/ram_reg_i_806_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.763 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    83.763    alum/divider/ram_reg_i_728_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.877 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/divider/ram_reg_i_650_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.991 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    83.991    alum/divider/ram_reg_i_560_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.105 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.105    alum/divider/ram_reg_i_465_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.219 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.219    alum/divider/ram_reg_i_362_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.376 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.089    85.466    alum/divider/d0[3]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    85.795 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    85.795    alum/divider/ram_reg_i_1006_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.345 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.345    alum/divider/ram_reg_i_955_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.459 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.459    alum/divider/ram_reg_i_885_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.573 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    86.573    alum/divider/ram_reg_i_811_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.687 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    86.687    alum/divider/ram_reg_i_733_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.801 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.801    alum/divider/ram_reg_i_655_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.915 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    86.915    alum/divider/ram_reg_i_565_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.029 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/divider/ram_reg_i_473_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.143 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.143    alum/divider/ram_reg_i_375_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.300 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.929    88.229    alum/divider/d0[2]
    SLICE_X49Y5          LUT3 (Prop_lut3_I0_O)        0.329    88.558 r  alum/divider/ram_reg_i_1009/O
                         net (fo=1, routed)           0.000    88.558    alum/divider/ram_reg_i_1009_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.108 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.108    alum/divider/ram_reg_i_960_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.222 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.222    alum/divider/ram_reg_i_890_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.336 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.336    alum/divider/ram_reg_i_816_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.450 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.450    alum/divider/ram_reg_i_738_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.564 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.564    alum/divider/ram_reg_i_660_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.678 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    89.678    alum/divider/ram_reg_i_570_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.792 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.792    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.906 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.906    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.063 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.016    91.079    alum/divider/d0[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.879 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    91.879    alum/divider/ram_reg_i_1010_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.996 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    91.996    alum/divider/ram_reg_i_965_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.113 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.113    alum/divider/ram_reg_i_895_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.230 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.230    alum/divider/ram_reg_i_821_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.347 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.347    alum/divider/ram_reg_i_743_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.464 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.464    alum/divider/ram_reg_i_665_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.581 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.581    alum/divider/ram_reg_i_575_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.698 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.698    alum/divider/ram_reg_i_483_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.952 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.745    93.697    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.064 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.226    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.350 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.350    sm/ram_reg_i_136_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    94.559 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.864    95.423    sm/M_alum_out[0]
    SLICE_X48Y4          LUT5 (Prop_lut5_I2_O)        0.297    95.720 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.640    96.359    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.494   101.494    brams/bram1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.080   101.574    
                         clock uncertainty           -0.149   101.424    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   100.858    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.858    
                         arrival time                         -96.359    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.247ns  (logic 54.179ns (56.883%)  route 41.068ns (43.117%))
  Logic Levels:           269  (CARRY4=236 LUT2=16 LUT3=8 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.547     1.547    sm/clk_out1
    SLICE_X47Y24         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  sm/D_states_q_reg[4]/Q
                         net (fo=166, routed)         1.617     3.621    sm/D_states_q[4]
    SLICE_X53Y22         LUT4 (Prop_lut4_I2_O)        0.152     3.773 r  sm/ram_reg_i_48/O
                         net (fo=19, routed)          1.157     4.930    sm/ram_reg_i_48_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.326     5.256 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.587     5.843    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.967 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.823     6.790    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.914 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.280     8.194    sm/M_sm_bsel[0]
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.117     8.311 f  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           1.127     9.438    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.331     9.769 r  sm/ram_reg_i_227/O
                         net (fo=50, routed)          0.669    10.438    alum/divider/D_registers_q[7][12]_i_650_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.958 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.958    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    11.075    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.833    12.065    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.332    12.397 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.397    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.947 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.947    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.061    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.175    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.174    14.464    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y9          LUT2 (Prop_lut2_I1_O)        0.124    14.588 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.588    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.121 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.121    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.238 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.238    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.355 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.472 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.472    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.726 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.525    16.251    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    16.618 r  alum/divider/D_registers_q[7][12]_i_598/O
                         net (fo=1, routed)           0.000    16.618    alum/divider/D_registers_q[7][12]_i_598_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.151 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.151    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.268 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.385 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.502 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.502    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.659 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.838    18.497    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.829 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    18.829    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.379 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.379    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.493    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.607 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.607    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.949 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.710    20.659    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X54Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.972 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    20.972    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.505 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.505    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.622 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.622    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.739 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.739    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.856 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    21.856    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.973 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.204    23.177    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X53Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.301 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.301    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.851 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.851    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.965 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    23.965    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.079 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.193 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.193    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.307 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.307    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.578 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          1.002    25.580    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.409 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.523    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    26.637    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.751 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    26.751    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.865 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    26.865    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.022 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.990    28.011    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X50Y14         LUT2 (Prop_lut2_I1_O)        0.329    28.340 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.340    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.873 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.873    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.341 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.570 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.877    30.447    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.310    30.757 r  alum/divider/D_registers_q[7][12]_i_447/O
                         net (fo=1, routed)           0.000    30.757    alum/divider/D_registers_q[7][12]_i_447_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.307 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.763 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.212    32.975    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    33.099 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.099    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.649 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.649    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.763 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.763    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.877 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    33.877    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.991 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.991    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.105 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.105    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.219 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.219    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.490 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.971    35.461    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.834 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    35.834    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.384 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.384    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.498    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.612    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    36.726    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    36.954    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.111 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          1.007    38.118    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.329    38.447 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.447    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.980 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.097 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.097    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.214 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.214    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.331 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    39.331    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.448 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.448    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.565 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.565    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.794 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.888    40.683    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.310    40.993 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    40.993    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.526 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.526    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.643 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.643    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.760 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.760    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.877 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    41.877    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.994 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    41.994    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.111 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.000    42.111    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.228 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.184    43.412    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.536 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.536    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.086 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.086    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.200 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.200    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.314 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.314    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.428 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.428    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.542 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.542    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.656 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.656    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.770 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    44.770    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.041 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.234    46.276    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.373    46.649 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    46.649    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.199 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.199    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.313 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.313    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.427 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.427    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.541 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.541    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.655 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.655    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.769 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    47.769    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.883 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    47.883    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.040 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.088    49.127    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X38Y3          LUT2 (Prop_lut2_I1_O)        0.329    49.456 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.456    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.989 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    49.989    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.106 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.106    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.223 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.340 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.340    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.457 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.457    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.574 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.574    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.691 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.691    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.771    51.692    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X37Y3          LUT2 (Prop_lut2_I1_O)        0.310    52.002 r  alum/divider/D_registers_q[7][12]_i_216/O
                         net (fo=1, routed)           0.000    52.002    alum/divider/D_registers_q[7][12]_i_216_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.552 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.552    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.666 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.666    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.780 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    52.780    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.894 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    52.894    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.008 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.008    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          0.984    54.334    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.124    54.458 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    54.458    alum/divider/ram_reg_i_982_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.008 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.008    alum/divider/ram_reg_i_911_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.122 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.122    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.236 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.236    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.464 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.464    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.578 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    55.578    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.692 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.692    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.806 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.806    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.077 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.018    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.862 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    57.862    alum/divider/ram_reg_i_906_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    57.979    alum/divider/ram_reg_i_836_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.096    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.213    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    58.447    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.564 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.564    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.838 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.041    59.879    alum/divider/d0[12]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    60.667 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/divider/ram_reg_i_901_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/divider/ram_reg_i_831_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/divider/ram_reg_i_769_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/divider/ram_reg_i_757_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/divider/ram_reg_i_681_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/divider/ram_reg_i_598_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/divider/ram_reg_i_505_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/divider/ram_reg_i_404_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.171    62.793    alum/divider/d0[11]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.578 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/ram_reg_i_900_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/ram_reg_i_830_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.806 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    63.806    alum/divider/ram_reg_i_768_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.920 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    63.920    alum/divider/ram_reg_i_692_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.034 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.034    alum/divider/ram_reg_i_610_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.148 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.148    alum/divider/ram_reg_i_518_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.262 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.262    alum/divider/ram_reg_i_419_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.376 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.376    alum/divider/ram_reg_i_314_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.533 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.198    65.731    alum/divider/d0[10]
    SLICE_X36Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.516 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    66.516    alum/divider/ram_reg_i_916_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.630 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    66.630    alum/divider/ram_reg_i_841_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.744 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    66.744    alum/divider/ram_reg_i_774_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.858 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    66.858    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.972 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    66.972    alum/divider/ram_reg_i_615_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.086 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.086    alum/divider/ram_reg_i_523_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.200 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.200    alum/divider/ram_reg_i_426_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.314 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.314    alum/divider/ram_reg_i_324_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.471 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.934    68.405    alum/divider/d0[9]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    68.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.284 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/divider/ram_reg_i_922_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.398 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.398    alum/divider/ram_reg_i_851_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.512 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    69.512    alum/divider/ram_reg_i_785_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.626 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    69.626    alum/divider/ram_reg_i_779_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.740 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    69.740    alum/divider/ram_reg_i_702_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.854 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/divider/ram_reg_i_620_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.968 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    69.968    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.082 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.082    alum/divider/ram_reg_i_431_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.239 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.150    71.388    alum/divider/d0[8]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.173 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.173    alum/divider/ram_reg_i_921_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.287 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.287    alum/divider/ram_reg_i_850_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.401 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.401    alum/divider/ram_reg_i_784_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.515 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.515    alum/divider/ram_reg_i_708_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.629 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.629    alum/divider/ram_reg_i_628_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.743 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.743    alum/divider/ram_reg_i_535_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.857 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.857    alum/divider/ram_reg_i_439_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.971 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/divider/ram_reg_i_337_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.946    74.075    alum/divider/d0[7]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.404 r  alum/divider/ram_reg_i_1000/O
                         net (fo=1, routed)           0.000    74.404    alum/divider/ram_reg_i_1000_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.954 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    74.954    alum/divider/ram_reg_i_941_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.068 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.068    alum/divider/ram_reg_i_875_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.182 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.182    alum/divider/ram_reg_i_860_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.296 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.296    alum/divider/ram_reg_i_790_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.410 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.410    alum/divider/ram_reg_i_713_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.524 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.524    alum/divider/ram_reg_i_635_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.638 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.638    alum/divider/ram_reg_i_544_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.752 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.752    alum/divider/ram_reg_i_446_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.909 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.061    76.970    alum/divider/d0[6]
    SLICE_X45Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.755 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    77.755    alum/divider/ram_reg_i_936_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.869 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    77.869    alum/divider/ram_reg_i_870_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.983 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    77.983    alum/divider/ram_reg_i_801_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.097 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.097    alum/divider/ram_reg_i_795_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.211 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.211    alum/divider/ram_reg_i_718_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.325 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_640_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.439 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/divider/ram_reg_i_550_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.710 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.059    79.769    alum/divider/d0[5]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.098    alum/divider/ram_reg_i_994_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.631 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    80.631    alum/divider/ram_reg_i_935_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.748 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    80.748    alum/divider/ram_reg_i_869_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.865 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    80.865    alum/divider/ram_reg_i_800_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.982 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    80.982    alum/divider/ram_reg_i_723_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.099 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.099    alum/divider/ram_reg_i_645_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.216 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.216    alum/divider/ram_reg_i_555_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.333 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.333    alum/divider/ram_reg_i_460_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.450 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.450    alum/divider/ram_reg_i_356_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.607 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.933    82.539    alum/divider/d0[4]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.871 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    82.871    alum/divider/ram_reg_i_1003_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.421 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.421    alum/divider/ram_reg_i_950_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.535 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    83.535    alum/divider/ram_reg_i_880_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.649 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/divider/ram_reg_i_806_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.763 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    83.763    alum/divider/ram_reg_i_728_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.877 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/divider/ram_reg_i_650_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.991 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    83.991    alum/divider/ram_reg_i_560_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.105 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.105    alum/divider/ram_reg_i_465_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.219 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.219    alum/divider/ram_reg_i_362_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.376 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.089    85.466    alum/divider/d0[3]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    85.795 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    85.795    alum/divider/ram_reg_i_1006_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.345 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.345    alum/divider/ram_reg_i_955_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.459 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.459    alum/divider/ram_reg_i_885_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.573 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    86.573    alum/divider/ram_reg_i_811_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.687 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    86.687    alum/divider/ram_reg_i_733_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.801 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.801    alum/divider/ram_reg_i_655_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.915 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    86.915    alum/divider/ram_reg_i_565_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.029 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/divider/ram_reg_i_473_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.143 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.143    alum/divider/ram_reg_i_375_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.300 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.929    88.229    alum/divider/d0[2]
    SLICE_X49Y5          LUT3 (Prop_lut3_I0_O)        0.329    88.558 r  alum/divider/ram_reg_i_1009/O
                         net (fo=1, routed)           0.000    88.558    alum/divider/ram_reg_i_1009_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.108 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.108    alum/divider/ram_reg_i_960_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.222 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.222    alum/divider/ram_reg_i_890_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.336 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.336    alum/divider/ram_reg_i_816_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.450 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.450    alum/divider/ram_reg_i_738_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.564 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.564    alum/divider/ram_reg_i_660_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.678 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    89.678    alum/divider/ram_reg_i_570_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.792 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.792    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.906 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.906    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.063 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.016    91.079    alum/divider/d0[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.879 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    91.879    alum/divider/ram_reg_i_1010_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.996 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    91.996    alum/divider/ram_reg_i_965_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.113 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.113    alum/divider/ram_reg_i_895_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.230 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.230    alum/divider/ram_reg_i_821_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.347 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.347    alum/divider/ram_reg_i_743_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.464 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.464    alum/divider/ram_reg_i_665_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.581 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.581    alum/divider/ram_reg_i_575_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.698 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.698    alum/divider/ram_reg_i_483_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.952 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.745    93.697    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.064 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.226    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.350 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.350    sm/ram_reg_i_136_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    94.559 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           1.089    95.648    sm/M_alum_out[0]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.297    95.945 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.849    96.794    L_reg/D[0]
    SLICE_X50Y19         FDRE                                         r  L_reg/D_registers_q_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.441   101.441    L_reg/clk_out1
    SLICE_X50Y19         FDRE                                         r  L_reg/D_registers_q_reg[7][0]/C
                         clock pessimism              0.080   101.521    
                         clock uncertainty           -0.149   101.372    
    SLICE_X50Y19         FDRE (Setup_fdre_C_D)       -0.058   101.314    L_reg/D_registers_q_reg[7][0]
  -------------------------------------------------------------------
                         required time                        101.314    
                         arrival time                         -96.794    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.092ns  (logic 54.303ns (57.106%)  route 40.789ns (42.894%))
  Logic Levels:           270  (CARRY4=236 LUT2=16 LUT3=8 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 101.428 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.547     1.547    sm/clk_out1
    SLICE_X47Y24         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  sm/D_states_q_reg[4]/Q
                         net (fo=166, routed)         1.617     3.621    sm/D_states_q[4]
    SLICE_X53Y22         LUT4 (Prop_lut4_I2_O)        0.152     3.773 r  sm/ram_reg_i_48/O
                         net (fo=19, routed)          1.157     4.930    sm/ram_reg_i_48_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.326     5.256 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.587     5.843    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.967 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.823     6.790    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.914 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.280     8.194    sm/M_sm_bsel[0]
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.117     8.311 f  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           1.127     9.438    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.331     9.769 r  sm/ram_reg_i_227/O
                         net (fo=50, routed)          0.669    10.438    alum/divider/D_registers_q[7][12]_i_650_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.958 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.958    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    11.075    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.833    12.065    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.332    12.397 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.397    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.947 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.947    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.061    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.175    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.174    14.464    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y9          LUT2 (Prop_lut2_I1_O)        0.124    14.588 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.588    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.121 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.121    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.238 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.238    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.355 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.472 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.472    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.726 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.525    16.251    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    16.618 r  alum/divider/D_registers_q[7][12]_i_598/O
                         net (fo=1, routed)           0.000    16.618    alum/divider/D_registers_q[7][12]_i_598_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.151 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.151    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.268 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.385 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.502 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.502    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.659 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.838    18.497    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.829 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    18.829    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.379 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.379    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.493    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.607 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.607    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.949 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.710    20.659    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X54Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.972 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    20.972    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.505 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.505    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.622 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.622    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.739 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.739    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.856 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    21.856    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.973 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.204    23.177    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X53Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.301 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.301    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.851 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.851    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.965 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    23.965    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.079 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.193 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.193    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.307 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.307    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.578 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          1.002    25.580    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.409 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.523    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    26.637    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.751 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    26.751    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.865 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    26.865    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.022 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.990    28.011    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X50Y14         LUT2 (Prop_lut2_I1_O)        0.329    28.340 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.340    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.873 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.873    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.341 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.570 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.877    30.447    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.310    30.757 r  alum/divider/D_registers_q[7][12]_i_447/O
                         net (fo=1, routed)           0.000    30.757    alum/divider/D_registers_q[7][12]_i_447_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.307 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.763 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.212    32.975    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    33.099 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.099    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.649 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.649    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.763 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.763    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.877 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    33.877    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.991 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.991    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.105 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.105    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.219 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.219    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.490 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.971    35.461    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.834 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    35.834    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.384 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.384    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.498    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.612    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    36.726    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    36.954    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.111 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          1.007    38.118    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.329    38.447 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.447    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.980 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.097 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.097    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.214 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.214    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.331 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    39.331    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.448 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.448    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.565 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.565    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.794 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.888    40.683    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.310    40.993 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    40.993    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.526 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.526    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.643 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.643    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.760 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.760    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.877 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    41.877    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.994 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    41.994    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.111 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.000    42.111    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.228 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.184    43.412    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.536 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.536    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.086 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.086    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.200 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.200    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.314 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.314    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.428 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.428    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.542 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.542    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.656 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.656    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.770 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    44.770    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.041 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.234    46.276    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.373    46.649 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    46.649    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.199 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.199    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.313 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.313    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.427 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.427    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.541 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.541    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.655 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.655    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.769 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    47.769    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.883 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    47.883    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.040 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.088    49.127    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X38Y3          LUT2 (Prop_lut2_I1_O)        0.329    49.456 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.456    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.989 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    49.989    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.106 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.106    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.223 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.340 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.340    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.457 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.457    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.574 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.574    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.691 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.691    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.771    51.692    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X37Y3          LUT2 (Prop_lut2_I1_O)        0.310    52.002 r  alum/divider/D_registers_q[7][12]_i_216/O
                         net (fo=1, routed)           0.000    52.002    alum/divider/D_registers_q[7][12]_i_216_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.552 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.552    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.666 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.666    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.780 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    52.780    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.894 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    52.894    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.008 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.008    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          0.984    54.334    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.124    54.458 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    54.458    alum/divider/ram_reg_i_982_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.008 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.008    alum/divider/ram_reg_i_911_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.122 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.122    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.236 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.236    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.464 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.464    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.578 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    55.578    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.692 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.692    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.806 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.806    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.077 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.018    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.862 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    57.862    alum/divider/ram_reg_i_906_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    57.979    alum/divider/ram_reg_i_836_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.096    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.213    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    58.447    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.564 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.564    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.838 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.041    59.879    alum/divider/d0[12]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    60.667 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/divider/ram_reg_i_901_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/divider/ram_reg_i_831_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/divider/ram_reg_i_769_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/divider/ram_reg_i_757_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/divider/ram_reg_i_681_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/divider/ram_reg_i_598_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/divider/ram_reg_i_505_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/divider/ram_reg_i_404_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.171    62.793    alum/divider/d0[11]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.578 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/ram_reg_i_900_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/ram_reg_i_830_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.806 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    63.806    alum/divider/ram_reg_i_768_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.920 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    63.920    alum/divider/ram_reg_i_692_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.034 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.034    alum/divider/ram_reg_i_610_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.148 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.148    alum/divider/ram_reg_i_518_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.262 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.262    alum/divider/ram_reg_i_419_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.376 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.376    alum/divider/ram_reg_i_314_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.533 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.198    65.731    alum/divider/d0[10]
    SLICE_X36Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.516 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    66.516    alum/divider/ram_reg_i_916_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.630 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    66.630    alum/divider/ram_reg_i_841_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.744 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    66.744    alum/divider/ram_reg_i_774_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.858 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    66.858    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.972 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    66.972    alum/divider/ram_reg_i_615_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.086 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.086    alum/divider/ram_reg_i_523_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.200 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.200    alum/divider/ram_reg_i_426_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.314 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.314    alum/divider/ram_reg_i_324_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.471 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.934    68.405    alum/divider/d0[9]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    68.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.284 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/divider/ram_reg_i_922_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.398 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.398    alum/divider/ram_reg_i_851_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.512 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    69.512    alum/divider/ram_reg_i_785_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.626 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    69.626    alum/divider/ram_reg_i_779_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.740 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    69.740    alum/divider/ram_reg_i_702_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.854 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/divider/ram_reg_i_620_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.968 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    69.968    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.082 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.082    alum/divider/ram_reg_i_431_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.239 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.150    71.388    alum/divider/d0[8]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.173 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.173    alum/divider/ram_reg_i_921_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.287 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.287    alum/divider/ram_reg_i_850_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.401 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.401    alum/divider/ram_reg_i_784_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.515 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.515    alum/divider/ram_reg_i_708_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.629 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.629    alum/divider/ram_reg_i_628_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.743 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.743    alum/divider/ram_reg_i_535_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.857 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.857    alum/divider/ram_reg_i_439_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.971 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/divider/ram_reg_i_337_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.946    74.075    alum/divider/d0[7]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.404 r  alum/divider/ram_reg_i_1000/O
                         net (fo=1, routed)           0.000    74.404    alum/divider/ram_reg_i_1000_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.954 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    74.954    alum/divider/ram_reg_i_941_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.068 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.068    alum/divider/ram_reg_i_875_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.182 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.182    alum/divider/ram_reg_i_860_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.296 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.296    alum/divider/ram_reg_i_790_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.410 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.410    alum/divider/ram_reg_i_713_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.524 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.524    alum/divider/ram_reg_i_635_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.638 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.638    alum/divider/ram_reg_i_544_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.752 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.752    alum/divider/ram_reg_i_446_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.909 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.061    76.970    alum/divider/d0[6]
    SLICE_X45Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.755 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    77.755    alum/divider/ram_reg_i_936_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.869 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    77.869    alum/divider/ram_reg_i_870_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.983 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    77.983    alum/divider/ram_reg_i_801_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.097 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.097    alum/divider/ram_reg_i_795_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.211 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.211    alum/divider/ram_reg_i_718_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.325 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_640_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.439 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/divider/ram_reg_i_550_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.710 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.059    79.769    alum/divider/d0[5]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.098    alum/divider/ram_reg_i_994_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.631 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    80.631    alum/divider/ram_reg_i_935_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.748 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    80.748    alum/divider/ram_reg_i_869_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.865 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    80.865    alum/divider/ram_reg_i_800_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.982 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    80.982    alum/divider/ram_reg_i_723_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.099 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.099    alum/divider/ram_reg_i_645_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.216 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.216    alum/divider/ram_reg_i_555_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.333 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.333    alum/divider/ram_reg_i_460_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.450 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.450    alum/divider/ram_reg_i_356_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.607 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.933    82.539    alum/divider/d0[4]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.871 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    82.871    alum/divider/ram_reg_i_1003_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.421 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.421    alum/divider/ram_reg_i_950_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.535 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    83.535    alum/divider/ram_reg_i_880_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.649 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/divider/ram_reg_i_806_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.763 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    83.763    alum/divider/ram_reg_i_728_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.877 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/divider/ram_reg_i_650_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.991 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    83.991    alum/divider/ram_reg_i_560_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.105 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.105    alum/divider/ram_reg_i_465_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.219 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.219    alum/divider/ram_reg_i_362_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.376 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.089    85.466    alum/divider/d0[3]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    85.795 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    85.795    alum/divider/ram_reg_i_1006_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.345 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.345    alum/divider/ram_reg_i_955_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.459 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.459    alum/divider/ram_reg_i_885_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.573 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    86.573    alum/divider/ram_reg_i_811_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.687 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    86.687    alum/divider/ram_reg_i_733_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.801 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.801    alum/divider/ram_reg_i_655_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.915 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    86.915    alum/divider/ram_reg_i_565_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.029 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/divider/ram_reg_i_473_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.143 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.143    alum/divider/ram_reg_i_375_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.300 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.929    88.229    alum/divider/d0[2]
    SLICE_X49Y5          LUT3 (Prop_lut3_I0_O)        0.329    88.558 r  alum/divider/ram_reg_i_1009/O
                         net (fo=1, routed)           0.000    88.558    alum/divider/ram_reg_i_1009_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.108 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.108    alum/divider/ram_reg_i_960_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.222 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.222    alum/divider/ram_reg_i_890_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.336 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.336    alum/divider/ram_reg_i_816_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.450 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.450    alum/divider/ram_reg_i_738_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.564 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.564    alum/divider/ram_reg_i_660_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.678 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    89.678    alum/divider/ram_reg_i_570_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.792 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.792    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.906 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.906    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.063 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.016    91.079    alum/divider/d0[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.879 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    91.879    alum/divider/ram_reg_i_1010_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.996 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    91.996    alum/divider/ram_reg_i_965_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.113 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.113    alum/divider/ram_reg_i_895_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.230 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.230    alum/divider/ram_reg_i_821_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.347 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.347    alum/divider/ram_reg_i_743_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.464 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.464    alum/divider/ram_reg_i_665_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.581 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.581    alum/divider/ram_reg_i_575_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.698 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.698    alum/divider/ram_reg_i_483_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.952 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.745    93.697    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.064 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.226    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.350 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.350    sm/ram_reg_i_136_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    94.559 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           1.119    95.678    sm/M_alum_out[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I2_O)        0.297    95.975 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.541    96.515    sm/D_states_q[0]_i_6_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124    96.639 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000    96.639    sm/D_states_d__0[0]
    SLICE_X39Y24         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.428   101.428    sm/clk_out1
    SLICE_X39Y24         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.080   101.508    
                         clock uncertainty           -0.149   101.359    
    SLICE_X39Y24         FDSE (Setup_fdse_C_D)        0.029   101.388    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.388    
                         arrival time                         -96.639    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        95.001ns  (logic 54.179ns (57.030%)  route 40.823ns (42.970%))
  Logic Levels:           269  (CARRY4=236 LUT2=16 LUT3=8 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.547     1.547    sm/clk_out1
    SLICE_X47Y24         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  sm/D_states_q_reg[4]/Q
                         net (fo=166, routed)         1.617     3.621    sm/D_states_q[4]
    SLICE_X53Y22         LUT4 (Prop_lut4_I2_O)        0.152     3.773 r  sm/ram_reg_i_48/O
                         net (fo=19, routed)          1.157     4.930    sm/ram_reg_i_48_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.326     5.256 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.587     5.843    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.967 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.823     6.790    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.914 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.280     8.194    sm/M_sm_bsel[0]
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.117     8.311 f  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           1.127     9.438    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.331     9.769 r  sm/ram_reg_i_227/O
                         net (fo=50, routed)          0.669    10.438    alum/divider/D_registers_q[7][12]_i_650_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.958 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.958    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    11.075    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.833    12.065    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.332    12.397 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.397    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.947 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.947    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.061    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.175    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.174    14.464    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y9          LUT2 (Prop_lut2_I1_O)        0.124    14.588 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.588    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.121 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.121    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.238 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.238    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.355 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.472 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.472    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.726 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.525    16.251    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    16.618 r  alum/divider/D_registers_q[7][12]_i_598/O
                         net (fo=1, routed)           0.000    16.618    alum/divider/D_registers_q[7][12]_i_598_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.151 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.151    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.268 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.385 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.502 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.502    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.659 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.838    18.497    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.829 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    18.829    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.379 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.379    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.493    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.607 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.607    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.949 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.710    20.659    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X54Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.972 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    20.972    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.505 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.505    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.622 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.622    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.739 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.739    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.856 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    21.856    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.973 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.204    23.177    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X53Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.301 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.301    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.851 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.851    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.965 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    23.965    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.079 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.193 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.193    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.307 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.307    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.578 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          1.002    25.580    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.409 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.523    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    26.637    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.751 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    26.751    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.865 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    26.865    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.022 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.990    28.011    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X50Y14         LUT2 (Prop_lut2_I1_O)        0.329    28.340 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.340    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.873 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.873    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.341 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.570 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.877    30.447    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.310    30.757 r  alum/divider/D_registers_q[7][12]_i_447/O
                         net (fo=1, routed)           0.000    30.757    alum/divider/D_registers_q[7][12]_i_447_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.307 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.763 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.212    32.975    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    33.099 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.099    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.649 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.649    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.763 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.763    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.877 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    33.877    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.991 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.991    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.105 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.105    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.219 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.219    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.490 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.971    35.461    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.834 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    35.834    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.384 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.384    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.498    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.612    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    36.726    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    36.954    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.111 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          1.007    38.118    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.329    38.447 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.447    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.980 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.097 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.097    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.214 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.214    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.331 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    39.331    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.448 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.448    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.565 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.565    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.794 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.888    40.683    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.310    40.993 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    40.993    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.526 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.526    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.643 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.643    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.760 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.760    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.877 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    41.877    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.994 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    41.994    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.111 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.000    42.111    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.228 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.184    43.412    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.536 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.536    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.086 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.086    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.200 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.200    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.314 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.314    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.428 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.428    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.542 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.542    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.656 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.656    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.770 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    44.770    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.041 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.234    46.276    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.373    46.649 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    46.649    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.199 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.199    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.313 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.313    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.427 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.427    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.541 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.541    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.655 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.655    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.769 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    47.769    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.883 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    47.883    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.040 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.088    49.127    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X38Y3          LUT2 (Prop_lut2_I1_O)        0.329    49.456 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.456    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.989 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    49.989    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.106 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.106    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.223 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.340 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.340    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.457 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.457    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.574 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.574    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.691 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.691    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.771    51.692    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X37Y3          LUT2 (Prop_lut2_I1_O)        0.310    52.002 r  alum/divider/D_registers_q[7][12]_i_216/O
                         net (fo=1, routed)           0.000    52.002    alum/divider/D_registers_q[7][12]_i_216_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.552 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.552    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.666 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.666    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.780 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    52.780    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.894 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    52.894    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.008 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.008    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          0.984    54.334    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.124    54.458 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    54.458    alum/divider/ram_reg_i_982_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.008 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.008    alum/divider/ram_reg_i_911_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.122 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.122    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.236 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.236    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.464 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.464    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.578 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    55.578    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.692 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.692    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.806 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.806    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.077 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.018    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.862 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    57.862    alum/divider/ram_reg_i_906_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    57.979    alum/divider/ram_reg_i_836_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.096    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.213    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    58.447    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.564 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.564    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.838 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.041    59.879    alum/divider/d0[12]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    60.667 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/divider/ram_reg_i_901_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/divider/ram_reg_i_831_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/divider/ram_reg_i_769_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/divider/ram_reg_i_757_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/divider/ram_reg_i_681_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/divider/ram_reg_i_598_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/divider/ram_reg_i_505_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/divider/ram_reg_i_404_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.171    62.793    alum/divider/d0[11]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.578 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/ram_reg_i_900_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/ram_reg_i_830_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.806 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    63.806    alum/divider/ram_reg_i_768_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.920 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    63.920    alum/divider/ram_reg_i_692_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.034 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.034    alum/divider/ram_reg_i_610_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.148 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.148    alum/divider/ram_reg_i_518_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.262 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.262    alum/divider/ram_reg_i_419_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.376 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.376    alum/divider/ram_reg_i_314_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.533 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.198    65.731    alum/divider/d0[10]
    SLICE_X36Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.516 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    66.516    alum/divider/ram_reg_i_916_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.630 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    66.630    alum/divider/ram_reg_i_841_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.744 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    66.744    alum/divider/ram_reg_i_774_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.858 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    66.858    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.972 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    66.972    alum/divider/ram_reg_i_615_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.086 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.086    alum/divider/ram_reg_i_523_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.200 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.200    alum/divider/ram_reg_i_426_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.314 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.314    alum/divider/ram_reg_i_324_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.471 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.934    68.405    alum/divider/d0[9]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    68.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.284 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/divider/ram_reg_i_922_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.398 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.398    alum/divider/ram_reg_i_851_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.512 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    69.512    alum/divider/ram_reg_i_785_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.626 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    69.626    alum/divider/ram_reg_i_779_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.740 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    69.740    alum/divider/ram_reg_i_702_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.854 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/divider/ram_reg_i_620_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.968 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    69.968    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.082 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.082    alum/divider/ram_reg_i_431_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.239 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.150    71.388    alum/divider/d0[8]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.173 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.173    alum/divider/ram_reg_i_921_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.287 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.287    alum/divider/ram_reg_i_850_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.401 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.401    alum/divider/ram_reg_i_784_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.515 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.515    alum/divider/ram_reg_i_708_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.629 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.629    alum/divider/ram_reg_i_628_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.743 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.743    alum/divider/ram_reg_i_535_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.857 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.857    alum/divider/ram_reg_i_439_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.971 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/divider/ram_reg_i_337_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.946    74.075    alum/divider/d0[7]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.404 r  alum/divider/ram_reg_i_1000/O
                         net (fo=1, routed)           0.000    74.404    alum/divider/ram_reg_i_1000_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.954 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    74.954    alum/divider/ram_reg_i_941_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.068 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.068    alum/divider/ram_reg_i_875_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.182 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.182    alum/divider/ram_reg_i_860_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.296 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.296    alum/divider/ram_reg_i_790_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.410 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.410    alum/divider/ram_reg_i_713_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.524 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.524    alum/divider/ram_reg_i_635_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.638 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.638    alum/divider/ram_reg_i_544_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.752 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.752    alum/divider/ram_reg_i_446_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.909 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.061    76.970    alum/divider/d0[6]
    SLICE_X45Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.755 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    77.755    alum/divider/ram_reg_i_936_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.869 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    77.869    alum/divider/ram_reg_i_870_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.983 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    77.983    alum/divider/ram_reg_i_801_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.097 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.097    alum/divider/ram_reg_i_795_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.211 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.211    alum/divider/ram_reg_i_718_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.325 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_640_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.439 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/divider/ram_reg_i_550_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.710 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.059    79.769    alum/divider/d0[5]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.098    alum/divider/ram_reg_i_994_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.631 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    80.631    alum/divider/ram_reg_i_935_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.748 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    80.748    alum/divider/ram_reg_i_869_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.865 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    80.865    alum/divider/ram_reg_i_800_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.982 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    80.982    alum/divider/ram_reg_i_723_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.099 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.099    alum/divider/ram_reg_i_645_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.216 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.216    alum/divider/ram_reg_i_555_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.333 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.333    alum/divider/ram_reg_i_460_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.450 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.450    alum/divider/ram_reg_i_356_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.607 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.933    82.539    alum/divider/d0[4]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.871 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    82.871    alum/divider/ram_reg_i_1003_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.421 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.421    alum/divider/ram_reg_i_950_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.535 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    83.535    alum/divider/ram_reg_i_880_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.649 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/divider/ram_reg_i_806_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.763 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    83.763    alum/divider/ram_reg_i_728_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.877 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/divider/ram_reg_i_650_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.991 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    83.991    alum/divider/ram_reg_i_560_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.105 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.105    alum/divider/ram_reg_i_465_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.219 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.219    alum/divider/ram_reg_i_362_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.376 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.089    85.466    alum/divider/d0[3]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    85.795 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    85.795    alum/divider/ram_reg_i_1006_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.345 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.345    alum/divider/ram_reg_i_955_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.459 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.459    alum/divider/ram_reg_i_885_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.573 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    86.573    alum/divider/ram_reg_i_811_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.687 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    86.687    alum/divider/ram_reg_i_733_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.801 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.801    alum/divider/ram_reg_i_655_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.915 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    86.915    alum/divider/ram_reg_i_565_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.029 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/divider/ram_reg_i_473_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.143 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.143    alum/divider/ram_reg_i_375_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.300 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.929    88.229    alum/divider/d0[2]
    SLICE_X49Y5          LUT3 (Prop_lut3_I0_O)        0.329    88.558 r  alum/divider/ram_reg_i_1009/O
                         net (fo=1, routed)           0.000    88.558    alum/divider/ram_reg_i_1009_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.108 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.108    alum/divider/ram_reg_i_960_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.222 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.222    alum/divider/ram_reg_i_890_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.336 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.336    alum/divider/ram_reg_i_816_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.450 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.450    alum/divider/ram_reg_i_738_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.564 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.564    alum/divider/ram_reg_i_660_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.678 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    89.678    alum/divider/ram_reg_i_570_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.792 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.792    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.906 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.906    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.063 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.016    91.079    alum/divider/d0[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.879 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    91.879    alum/divider/ram_reg_i_1010_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.996 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    91.996    alum/divider/ram_reg_i_965_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.113 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.113    alum/divider/ram_reg_i_895_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.230 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.230    alum/divider/ram_reg_i_821_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.347 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.347    alum/divider/ram_reg_i_743_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.464 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.464    alum/divider/ram_reg_i_665_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.581 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.581    alum/divider/ram_reg_i_575_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.698 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.698    alum/divider/ram_reg_i_483_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.952 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.745    93.697    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.064 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.226    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.350 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.350    sm/ram_reg_i_136_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    94.559 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           1.089    95.648    sm/M_alum_out[0]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.297    95.945 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.603    96.549    L_reg/D[0]
    SLICE_X53Y19         FDRE                                         r  L_reg/D_registers_q_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.441   101.441    L_reg/clk_out1
    SLICE_X53Y19         FDRE                                         r  L_reg/D_registers_q_reg[6][0]/C
                         clock pessimism              0.080   101.521    
                         clock uncertainty           -0.149   101.372    
    SLICE_X53Y19         FDRE (Setup_fdre_C_D)       -0.071   101.301    L_reg/D_registers_q_reg[6][0]
  -------------------------------------------------------------------
                         required time                        101.301    
                         arrival time                         -96.549    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.927ns  (logic 54.179ns (57.074%)  route 40.748ns (42.926%))
  Logic Levels:           269  (CARRY4=236 LUT2=16 LUT3=8 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.547     1.547    sm/clk_out1
    SLICE_X47Y24         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  sm/D_states_q_reg[4]/Q
                         net (fo=166, routed)         1.617     3.621    sm/D_states_q[4]
    SLICE_X53Y22         LUT4 (Prop_lut4_I2_O)        0.152     3.773 r  sm/ram_reg_i_48/O
                         net (fo=19, routed)          1.157     4.930    sm/ram_reg_i_48_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.326     5.256 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.587     5.843    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.967 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.823     6.790    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.914 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.280     8.194    sm/M_sm_bsel[0]
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.117     8.311 f  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           1.127     9.438    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.331     9.769 r  sm/ram_reg_i_227/O
                         net (fo=50, routed)          0.669    10.438    alum/divider/D_registers_q[7][12]_i_650_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.958 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.958    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    11.075    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.833    12.065    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.332    12.397 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.397    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.947 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.947    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.061    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.175    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.174    14.464    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y9          LUT2 (Prop_lut2_I1_O)        0.124    14.588 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.588    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.121 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.121    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.238 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.238    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.355 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.472 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.472    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.726 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.525    16.251    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    16.618 r  alum/divider/D_registers_q[7][12]_i_598/O
                         net (fo=1, routed)           0.000    16.618    alum/divider/D_registers_q[7][12]_i_598_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.151 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.151    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.268 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.385 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.502 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.502    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.659 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.838    18.497    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.829 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    18.829    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.379 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.379    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.493    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.607 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.607    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.949 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.710    20.659    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X54Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.972 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    20.972    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.505 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.505    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.622 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.622    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.739 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.739    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.856 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    21.856    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.973 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.204    23.177    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X53Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.301 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.301    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.851 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.851    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.965 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    23.965    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.079 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.193 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.193    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.307 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.307    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.578 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          1.002    25.580    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.409 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.523    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    26.637    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.751 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    26.751    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.865 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    26.865    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.022 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.990    28.011    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X50Y14         LUT2 (Prop_lut2_I1_O)        0.329    28.340 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.340    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.873 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.873    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.341 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.570 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.877    30.447    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.310    30.757 r  alum/divider/D_registers_q[7][12]_i_447/O
                         net (fo=1, routed)           0.000    30.757    alum/divider/D_registers_q[7][12]_i_447_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.307 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.763 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.212    32.975    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    33.099 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.099    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.649 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.649    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.763 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.763    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.877 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    33.877    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.991 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.991    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.105 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.105    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.219 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.219    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.490 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.971    35.461    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.834 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    35.834    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.384 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.384    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.498    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.612    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    36.726    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    36.954    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.111 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          1.007    38.118    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.329    38.447 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.447    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.980 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.097 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.097    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.214 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.214    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.331 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    39.331    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.448 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.448    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.565 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.565    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.794 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.888    40.683    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.310    40.993 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    40.993    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.526 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.526    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.643 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.643    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.760 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.760    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.877 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    41.877    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.994 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    41.994    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.111 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.000    42.111    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.228 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.184    43.412    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.536 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.536    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.086 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.086    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.200 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.200    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.314 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.314    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.428 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.428    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.542 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.542    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.656 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.656    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.770 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    44.770    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.041 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.234    46.276    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.373    46.649 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    46.649    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.199 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.199    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.313 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.313    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.427 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.427    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.541 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.541    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.655 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.655    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.769 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    47.769    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.883 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    47.883    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.040 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.088    49.127    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X38Y3          LUT2 (Prop_lut2_I1_O)        0.329    49.456 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.456    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.989 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    49.989    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.106 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.106    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.223 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.340 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.340    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.457 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.457    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.574 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.574    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.691 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.691    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.771    51.692    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X37Y3          LUT2 (Prop_lut2_I1_O)        0.310    52.002 r  alum/divider/D_registers_q[7][12]_i_216/O
                         net (fo=1, routed)           0.000    52.002    alum/divider/D_registers_q[7][12]_i_216_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.552 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.552    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.666 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.666    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.780 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    52.780    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.894 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    52.894    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.008 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.008    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          0.984    54.334    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.124    54.458 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    54.458    alum/divider/ram_reg_i_982_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.008 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.008    alum/divider/ram_reg_i_911_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.122 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.122    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.236 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.236    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.464 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.464    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.578 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    55.578    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.692 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.692    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.806 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.806    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.077 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.018    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.862 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    57.862    alum/divider/ram_reg_i_906_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    57.979    alum/divider/ram_reg_i_836_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.096    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.213    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    58.447    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.564 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.564    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.838 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.041    59.879    alum/divider/d0[12]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    60.667 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/divider/ram_reg_i_901_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/divider/ram_reg_i_831_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/divider/ram_reg_i_769_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/divider/ram_reg_i_757_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/divider/ram_reg_i_681_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/divider/ram_reg_i_598_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/divider/ram_reg_i_505_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/divider/ram_reg_i_404_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.171    62.793    alum/divider/d0[11]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.578 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/ram_reg_i_900_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/ram_reg_i_830_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.806 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    63.806    alum/divider/ram_reg_i_768_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.920 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    63.920    alum/divider/ram_reg_i_692_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.034 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.034    alum/divider/ram_reg_i_610_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.148 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.148    alum/divider/ram_reg_i_518_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.262 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.262    alum/divider/ram_reg_i_419_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.376 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.376    alum/divider/ram_reg_i_314_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.533 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.198    65.731    alum/divider/d0[10]
    SLICE_X36Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.516 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    66.516    alum/divider/ram_reg_i_916_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.630 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    66.630    alum/divider/ram_reg_i_841_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.744 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    66.744    alum/divider/ram_reg_i_774_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.858 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    66.858    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.972 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    66.972    alum/divider/ram_reg_i_615_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.086 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.086    alum/divider/ram_reg_i_523_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.200 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.200    alum/divider/ram_reg_i_426_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.314 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.314    alum/divider/ram_reg_i_324_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.471 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.934    68.405    alum/divider/d0[9]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    68.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.284 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/divider/ram_reg_i_922_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.398 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.398    alum/divider/ram_reg_i_851_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.512 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    69.512    alum/divider/ram_reg_i_785_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.626 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    69.626    alum/divider/ram_reg_i_779_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.740 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    69.740    alum/divider/ram_reg_i_702_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.854 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/divider/ram_reg_i_620_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.968 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    69.968    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.082 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.082    alum/divider/ram_reg_i_431_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.239 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.150    71.388    alum/divider/d0[8]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.173 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.173    alum/divider/ram_reg_i_921_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.287 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.287    alum/divider/ram_reg_i_850_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.401 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.401    alum/divider/ram_reg_i_784_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.515 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.515    alum/divider/ram_reg_i_708_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.629 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.629    alum/divider/ram_reg_i_628_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.743 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.743    alum/divider/ram_reg_i_535_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.857 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.857    alum/divider/ram_reg_i_439_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.971 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/divider/ram_reg_i_337_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.946    74.075    alum/divider/d0[7]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.404 r  alum/divider/ram_reg_i_1000/O
                         net (fo=1, routed)           0.000    74.404    alum/divider/ram_reg_i_1000_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.954 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    74.954    alum/divider/ram_reg_i_941_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.068 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.068    alum/divider/ram_reg_i_875_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.182 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.182    alum/divider/ram_reg_i_860_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.296 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.296    alum/divider/ram_reg_i_790_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.410 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.410    alum/divider/ram_reg_i_713_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.524 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.524    alum/divider/ram_reg_i_635_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.638 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.638    alum/divider/ram_reg_i_544_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.752 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.752    alum/divider/ram_reg_i_446_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.909 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.061    76.970    alum/divider/d0[6]
    SLICE_X45Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.755 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    77.755    alum/divider/ram_reg_i_936_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.869 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    77.869    alum/divider/ram_reg_i_870_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.983 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    77.983    alum/divider/ram_reg_i_801_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.097 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.097    alum/divider/ram_reg_i_795_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.211 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.211    alum/divider/ram_reg_i_718_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.325 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_640_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.439 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/divider/ram_reg_i_550_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.710 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.059    79.769    alum/divider/d0[5]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.098    alum/divider/ram_reg_i_994_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.631 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    80.631    alum/divider/ram_reg_i_935_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.748 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    80.748    alum/divider/ram_reg_i_869_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.865 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    80.865    alum/divider/ram_reg_i_800_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.982 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    80.982    alum/divider/ram_reg_i_723_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.099 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.099    alum/divider/ram_reg_i_645_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.216 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.216    alum/divider/ram_reg_i_555_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.333 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.333    alum/divider/ram_reg_i_460_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.450 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.450    alum/divider/ram_reg_i_356_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.607 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.933    82.539    alum/divider/d0[4]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.871 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    82.871    alum/divider/ram_reg_i_1003_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.421 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.421    alum/divider/ram_reg_i_950_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.535 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    83.535    alum/divider/ram_reg_i_880_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.649 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/divider/ram_reg_i_806_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.763 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    83.763    alum/divider/ram_reg_i_728_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.877 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/divider/ram_reg_i_650_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.991 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    83.991    alum/divider/ram_reg_i_560_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.105 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.105    alum/divider/ram_reg_i_465_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.219 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.219    alum/divider/ram_reg_i_362_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.376 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.089    85.466    alum/divider/d0[3]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    85.795 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    85.795    alum/divider/ram_reg_i_1006_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.345 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.345    alum/divider/ram_reg_i_955_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.459 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.459    alum/divider/ram_reg_i_885_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.573 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    86.573    alum/divider/ram_reg_i_811_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.687 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    86.687    alum/divider/ram_reg_i_733_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.801 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.801    alum/divider/ram_reg_i_655_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.915 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    86.915    alum/divider/ram_reg_i_565_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.029 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/divider/ram_reg_i_473_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.143 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.143    alum/divider/ram_reg_i_375_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.300 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.929    88.229    alum/divider/d0[2]
    SLICE_X49Y5          LUT3 (Prop_lut3_I0_O)        0.329    88.558 r  alum/divider/ram_reg_i_1009/O
                         net (fo=1, routed)           0.000    88.558    alum/divider/ram_reg_i_1009_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.108 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.108    alum/divider/ram_reg_i_960_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.222 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.222    alum/divider/ram_reg_i_890_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.336 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.336    alum/divider/ram_reg_i_816_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.450 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.450    alum/divider/ram_reg_i_738_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.564 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.564    alum/divider/ram_reg_i_660_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.678 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    89.678    alum/divider/ram_reg_i_570_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.792 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.792    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.906 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.906    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.063 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.016    91.079    alum/divider/d0[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.879 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    91.879    alum/divider/ram_reg_i_1010_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.996 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    91.996    alum/divider/ram_reg_i_965_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.113 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.113    alum/divider/ram_reg_i_895_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.230 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.230    alum/divider/ram_reg_i_821_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.347 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.347    alum/divider/ram_reg_i_743_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.464 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.464    alum/divider/ram_reg_i_665_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.581 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.581    alum/divider/ram_reg_i_575_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.698 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.698    alum/divider/ram_reg_i_483_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.952 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.745    93.697    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.064 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.226    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.350 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.350    sm/ram_reg_i_136_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    94.559 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           1.089    95.648    sm/M_alum_out[0]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.297    95.945 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.529    96.474    L_reg/D[0]
    SLICE_X51Y20         FDRE                                         r  L_reg/D_registers_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.441   101.441    L_reg/clk_out1
    SLICE_X51Y20         FDRE                                         r  L_reg/D_registers_q_reg[0][0]/C
                         clock pessimism              0.080   101.521    
                         clock uncertainty           -0.149   101.372    
    SLICE_X51Y20         FDRE (Setup_fdre_C_D)       -0.067   101.305    L_reg/D_registers_q_reg[0][0]
  -------------------------------------------------------------------
                         required time                        101.305    
                         arrival time                         -96.475    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        94.923ns  (logic 54.179ns (57.077%)  route 40.744ns (42.923%))
  Logic Levels:           269  (CARRY4=236 LUT2=16 LUT3=8 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.547     1.547    sm/clk_out1
    SLICE_X47Y24         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  sm/D_states_q_reg[4]/Q
                         net (fo=166, routed)         1.617     3.621    sm/D_states_q[4]
    SLICE_X53Y22         LUT4 (Prop_lut4_I2_O)        0.152     3.773 r  sm/ram_reg_i_48/O
                         net (fo=19, routed)          1.157     4.930    sm/ram_reg_i_48_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I3_O)        0.326     5.256 r  sm/D_registers_d_reg[7]_i_55/O
                         net (fo=2, routed)           0.587     5.843    sm/D_registers_d_reg[7]_i_55_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.967 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=3, routed)           0.823     6.790    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.124     6.914 r  sm/D_registers_q[7][12]_i_24/O
                         net (fo=14, routed)          1.280     8.194    sm/M_sm_bsel[0]
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.117     8.311 f  sm/D_registers_q[7][12]_i_26/O
                         net (fo=3, routed)           1.127     9.438    sm/D_registers_q[7][12]_i_26_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I0_O)        0.331     9.769 r  sm/ram_reg_i_227/O
                         net (fo=50, routed)          0.669    10.438    alum/divider/D_registers_q[7][12]_i_650_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.958 r  alum/divider/D_registers_q_reg[7][12]_i_624/CO[3]
                         net (fo=1, routed)           0.000    10.958    alum/divider/D_registers_q_reg[7][12]_i_624_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  alum/divider/D_registers_q_reg[7][12]_i_620/CO[3]
                         net (fo=1, routed)           0.000    11.075    alum/divider/D_registers_q_reg[7][12]_i_620_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  alum/divider/D_registers_q_reg[7][12]_i_619/CO[1]
                         net (fo=17, routed)          0.833    12.065    alum/divider/D_registers_q_reg[7][12]_i_619_n_2
    SLICE_X55Y10         LUT2 (Prop_lut2_I1_O)        0.332    12.397 r  alum/divider/D_registers_q[7][12]_i_637/O
                         net (fo=1, routed)           0.000    12.397    alum/divider/D_registers_q[7][12]_i_637_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.947 r  alum/divider/D_registers_q_reg[7][12]_i_610/CO[3]
                         net (fo=1, routed)           0.000    12.947    alum/divider/D_registers_q_reg[7][12]_i_610_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.061 r  alum/divider/D_registers_q_reg[7][12]_i_605/CO[3]
                         net (fo=1, routed)           0.000    13.061    alum/divider/D_registers_q_reg[7][12]_i_605_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.175 r  alum/divider/D_registers_q_reg[7][12]_i_600/CO[3]
                         net (fo=1, routed)           0.000    13.175    alum/divider/D_registers_q_reg[7][12]_i_600_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.289 r  alum/divider/D_registers_q_reg[7][12]_i_599/CO[3]
                         net (fo=19, routed)          1.174    14.464    alum/divider/D_registers_q_reg[7][12]_i_599_n_0
    SLICE_X52Y9          LUT2 (Prop_lut2_I1_O)        0.124    14.588 r  alum/divider/D_registers_q[7][12]_i_618/O
                         net (fo=1, routed)           0.000    14.588    alum/divider/D_registers_q[7][12]_i_618_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.121 r  alum/divider/D_registers_q_reg[7][12]_i_590/CO[3]
                         net (fo=1, routed)           0.000    15.121    alum/divider/D_registers_q_reg[7][12]_i_590_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.238 r  alum/divider/D_registers_q_reg[7][12]_i_585/CO[3]
                         net (fo=1, routed)           0.000    15.238    alum/divider/D_registers_q_reg[7][12]_i_585_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.355 r  alum/divider/D_registers_q_reg[7][12]_i_580/CO[3]
                         net (fo=1, routed)           0.000    15.355    alum/divider/D_registers_q_reg[7][12]_i_580_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.472 r  alum/divider/D_registers_q_reg[7][12]_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.472    alum/divider/D_registers_q_reg[7][12]_i_579_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.726 r  alum/divider/D_registers_q_reg[7][12]_i_577/CO[0]
                         net (fo=21, routed)          0.525    16.251    alum/divider/D_registers_q_reg[7][12]_i_577_n_3
    SLICE_X52Y14         LUT2 (Prop_lut2_I1_O)        0.367    16.618 r  alum/divider/D_registers_q[7][12]_i_598/O
                         net (fo=1, routed)           0.000    16.618    alum/divider/D_registers_q[7][12]_i_598_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.151 r  alum/divider/D_registers_q_reg[7][12]_i_568/CO[3]
                         net (fo=1, routed)           0.000    17.151    alum/divider/D_registers_q_reg[7][12]_i_568_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.268 r  alum/divider/D_registers_q_reg[7][12]_i_563/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/divider/D_registers_q_reg[7][12]_i_563_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.385 r  alum/divider/D_registers_q_reg[7][12]_i_558/CO[3]
                         net (fo=1, routed)           0.000    17.385    alum/divider/D_registers_q_reg[7][12]_i_558_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.502 r  alum/divider/D_registers_q_reg[7][12]_i_557/CO[3]
                         net (fo=1, routed)           0.000    17.502    alum/divider/D_registers_q_reg[7][12]_i_557_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.659 r  alum/divider/D_registers_q_reg[7][12]_i_554/CO[1]
                         net (fo=23, routed)          0.838    18.497    alum/divider/D_registers_q_reg[7][12]_i_554_n_2
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.332    18.829 r  alum/divider/D_registers_q[7][12]_i_576/O
                         net (fo=1, routed)           0.000    18.829    alum/divider/D_registers_q[7][12]_i_576_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.379 r  alum/divider/D_registers_q_reg[7][12]_i_545/CO[3]
                         net (fo=1, routed)           0.000    19.379    alum/divider/D_registers_q_reg[7][12]_i_545_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.493 r  alum/divider/D_registers_q_reg[7][12]_i_540/CO[3]
                         net (fo=1, routed)           0.000    19.493    alum/divider/D_registers_q_reg[7][12]_i_540_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.607 r  alum/divider/D_registers_q_reg[7][12]_i_535/CO[3]
                         net (fo=1, routed)           0.000    19.607    alum/divider/D_registers_q_reg[7][12]_i_535_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.721 r  alum/divider/D_registers_q_reg[7][12]_i_534/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/divider/D_registers_q_reg[7][12]_i_534_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.949 r  alum/divider/D_registers_q_reg[7][12]_i_530/CO[2]
                         net (fo=25, routed)          0.710    20.659    alum/divider/D_registers_q_reg[7][12]_i_530_n_1
    SLICE_X54Y14         LUT2 (Prop_lut2_I1_O)        0.313    20.972 r  alum/divider/D_registers_q[7][12]_i_553/O
                         net (fo=1, routed)           0.000    20.972    alum/divider/D_registers_q[7][12]_i_553_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.505 r  alum/divider/D_registers_q_reg[7][12]_i_521/CO[3]
                         net (fo=1, routed)           0.000    21.505    alum/divider/D_registers_q_reg[7][12]_i_521_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.622 r  alum/divider/D_registers_q_reg[7][12]_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.622    alum/divider/D_registers_q_reg[7][12]_i_516_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.739 r  alum/divider/D_registers_q_reg[7][12]_i_511/CO[3]
                         net (fo=1, routed)           0.000    21.739    alum/divider/D_registers_q_reg[7][12]_i_511_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.856 r  alum/divider/D_registers_q_reg[7][12]_i_510/CO[3]
                         net (fo=1, routed)           0.000    21.856    alum/divider/D_registers_q_reg[7][12]_i_510_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.973 r  alum/divider/D_registers_q_reg[7][12]_i_505/CO[3]
                         net (fo=27, routed)          1.204    23.177    alum/divider/D_registers_q_reg[7][12]_i_505_n_0
    SLICE_X53Y14         LUT2 (Prop_lut2_I1_O)        0.124    23.301 r  alum/divider/D_registers_q[7][12]_i_529/O
                         net (fo=1, routed)           0.000    23.301    alum/divider/D_registers_q[7][12]_i_529_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.851 r  alum/divider/D_registers_q_reg[7][12]_i_496/CO[3]
                         net (fo=1, routed)           0.000    23.851    alum/divider/D_registers_q_reg[7][12]_i_496_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.965 r  alum/divider/D_registers_q_reg[7][12]_i_491/CO[3]
                         net (fo=1, routed)           0.000    23.965    alum/divider/D_registers_q_reg[7][12]_i_491_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.079 r  alum/divider/D_registers_q_reg[7][12]_i_486/CO[3]
                         net (fo=1, routed)           0.000    24.079    alum/divider/D_registers_q_reg[7][12]_i_486_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.193 r  alum/divider/D_registers_q_reg[7][12]_i_485/CO[3]
                         net (fo=1, routed)           0.000    24.193    alum/divider/D_registers_q_reg[7][12]_i_485_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.307 r  alum/divider/D_registers_q_reg[7][12]_i_484/CO[3]
                         net (fo=1, routed)           0.000    24.307    alum/divider/D_registers_q_reg[7][12]_i_484_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.578 r  alum/divider/D_registers_q_reg[7][12]_i_458/CO[0]
                         net (fo=29, routed)          1.002    25.580    alum/divider/D_registers_q_reg[7][12]_i_458_n_3
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.409 r  alum/divider/D_registers_q_reg[7][12]_i_471/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/divider/D_registers_q_reg[7][12]_i_471_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  alum/divider/D_registers_q_reg[7][12]_i_466/CO[3]
                         net (fo=1, routed)           0.000    26.523    alum/divider/D_registers_q_reg[7][12]_i_466_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  alum/divider/D_registers_q_reg[7][12]_i_461/CO[3]
                         net (fo=1, routed)           0.000    26.637    alum/divider/D_registers_q_reg[7][12]_i_461_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.751 r  alum/divider/D_registers_q_reg[7][12]_i_460/CO[3]
                         net (fo=1, routed)           0.000    26.751    alum/divider/D_registers_q_reg[7][12]_i_460_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.865 r  alum/divider/D_registers_q_reg[7][12]_i_457/CO[3]
                         net (fo=1, routed)           0.000    26.865    alum/divider/D_registers_q_reg[7][12]_i_457_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.022 r  alum/divider/D_registers_q_reg[7][12]_i_430/CO[1]
                         net (fo=31, routed)          0.990    28.011    alum/divider/D_registers_q_reg[7][12]_i_430_n_2
    SLICE_X50Y14         LUT2 (Prop_lut2_I1_O)        0.329    28.340 r  alum/divider/D_registers_q[7][12]_i_479/O
                         net (fo=1, routed)           0.000    28.340    alum/divider/D_registers_q[7][12]_i_479_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.873 r  alum/divider/D_registers_q_reg[7][12]_i_444/CO[3]
                         net (fo=1, routed)           0.000    28.873    alum/divider/D_registers_q_reg[7][12]_i_444_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.990 r  alum/divider/D_registers_q_reg[7][12]_i_439/CO[3]
                         net (fo=1, routed)           0.000    28.990    alum/divider/D_registers_q_reg[7][12]_i_439_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.107 r  alum/divider/D_registers_q_reg[7][12]_i_434/CO[3]
                         net (fo=1, routed)           0.000    29.107    alum/divider/D_registers_q_reg[7][12]_i_434_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.224 r  alum/divider/D_registers_q_reg[7][12]_i_433/CO[3]
                         net (fo=1, routed)           0.000    29.224    alum/divider/D_registers_q_reg[7][12]_i_433_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.341 r  alum/divider/D_registers_q_reg[7][12]_i_429/CO[3]
                         net (fo=1, routed)           0.000    29.341    alum/divider/D_registers_q_reg[7][12]_i_429_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.570 r  alum/divider/D_registers_q_reg[7][12]_i_401/CO[2]
                         net (fo=33, routed)          0.877    30.447    alum/divider/D_registers_q_reg[7][12]_i_401_n_1
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.310    30.757 r  alum/divider/D_registers_q[7][12]_i_447/O
                         net (fo=1, routed)           0.000    30.757    alum/divider/D_registers_q[7][12]_i_447_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.307 r  alum/divider/D_registers_q_reg[7][12]_i_411/CO[3]
                         net (fo=1, routed)           0.000    31.307    alum/divider/D_registers_q_reg[7][12]_i_411_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.421 r  alum/divider/D_registers_q_reg[7][12]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.421    alum/divider/D_registers_q_reg[7][12]_i_406_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.535 r  alum/divider/D_registers_q_reg[7][12]_i_405/CO[3]
                         net (fo=1, routed)           0.000    31.535    alum/divider/D_registers_q_reg[7][12]_i_405_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.649 r  alum/divider/D_registers_q_reg[7][12]_i_400/CO[3]
                         net (fo=1, routed)           0.000    31.649    alum/divider/D_registers_q_reg[7][12]_i_400_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.763 r  alum/divider/D_registers_q_reg[7][12]_i_371/CO[3]
                         net (fo=35, routed)          1.212    32.975    alum/divider/D_registers_q_reg[7][12]_i_371_n_0
    SLICE_X48Y14         LUT2 (Prop_lut2_I1_O)        0.124    33.099 r  alum/divider/D_registers_q[7][12]_i_424/O
                         net (fo=1, routed)           0.000    33.099    alum/divider/D_registers_q[7][12]_i_424_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.649 r  alum/divider/D_registers_q_reg[7][12]_i_387/CO[3]
                         net (fo=1, routed)           0.000    33.649    alum/divider/D_registers_q_reg[7][12]_i_387_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.763 r  alum/divider/D_registers_q_reg[7][12]_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.763    alum/divider/D_registers_q_reg[7][12]_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.877 r  alum/divider/D_registers_q_reg[7][12]_i_377/CO[3]
                         net (fo=1, routed)           0.000    33.877    alum/divider/D_registers_q_reg[7][12]_i_377_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.991 r  alum/divider/D_registers_q_reg[7][12]_i_376/CO[3]
                         net (fo=1, routed)           0.000    33.991    alum/divider/D_registers_q_reg[7][12]_i_376_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.105 r  alum/divider/D_registers_q_reg[7][12]_i_370/CO[3]
                         net (fo=1, routed)           0.000    34.105    alum/divider/D_registers_q_reg[7][12]_i_370_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.219 r  alum/divider/D_registers_q_reg[7][12]_i_345/CO[3]
                         net (fo=1, routed)           0.000    34.219    alum/divider/D_registers_q_reg[7][12]_i_345_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.490 r  alum/divider/D_registers_q_reg[7][12]_i_314/CO[0]
                         net (fo=37, routed)          0.971    35.461    alum/divider/D_registers_q_reg[7][12]_i_314_n_3
    SLICE_X47Y14         LUT2 (Prop_lut2_I1_O)        0.373    35.834 r  alum/divider/D_registers_q[7][12]_i_395/O
                         net (fo=1, routed)           0.000    35.834    alum/divider/D_registers_q[7][12]_i_395_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.384 r  alum/divider/D_registers_q_reg[7][12]_i_357/CO[3]
                         net (fo=1, routed)           0.000    36.384    alum/divider/D_registers_q_reg[7][12]_i_357_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  alum/divider/D_registers_q_reg[7][12]_i_352/CO[3]
                         net (fo=1, routed)           0.000    36.498    alum/divider/D_registers_q_reg[7][12]_i_352_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  alum/divider/D_registers_q_reg[7][12]_i_347/CO[3]
                         net (fo=1, routed)           0.000    36.612    alum/divider/D_registers_q_reg[7][12]_i_347_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.726 r  alum/divider/D_registers_q_reg[7][12]_i_346/CO[3]
                         net (fo=1, routed)           0.000    36.726    alum/divider/D_registers_q_reg[7][12]_i_346_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.840 r  alum/divider/D_registers_q_reg[7][12]_i_340/CO[3]
                         net (fo=1, routed)           0.000    36.840    alum/divider/D_registers_q_reg[7][12]_i_340_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.954 r  alum/divider/D_registers_q_reg[7][12]_i_313/CO[3]
                         net (fo=1, routed)           0.000    36.954    alum/divider/D_registers_q_reg[7][12]_i_313_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.111 r  alum/divider/D_registers_q_reg[7][12]_i_281/CO[1]
                         net (fo=39, routed)          1.007    38.118    alum/divider/D_registers_q_reg[7][12]_i_281_n_2
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.329    38.447 r  alum/divider/D_registers_q[7][12]_i_365/O
                         net (fo=1, routed)           0.000    38.447    alum/divider/D_registers_q[7][12]_i_365_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.980 r  alum/divider/D_registers_q_reg[7][12]_i_327/CO[3]
                         net (fo=1, routed)           0.000    38.980    alum/divider/D_registers_q_reg[7][12]_i_327_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.097 r  alum/divider/D_registers_q_reg[7][12]_i_322/CO[3]
                         net (fo=1, routed)           0.000    39.097    alum/divider/D_registers_q_reg[7][12]_i_322_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.214 r  alum/divider/D_registers_q_reg[7][12]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.214    alum/divider/D_registers_q_reg[7][12]_i_317_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.331 r  alum/divider/D_registers_q_reg[7][12]_i_316/CO[3]
                         net (fo=1, routed)           0.000    39.331    alum/divider/D_registers_q_reg[7][12]_i_316_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.448 r  alum/divider/D_registers_q_reg[7][12]_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.448    alum/divider/D_registers_q_reg[7][12]_i_308_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.565 r  alum/divider/D_registers_q_reg[7][12]_i_280/CO[3]
                         net (fo=1, routed)           0.000    39.565    alum/divider/D_registers_q_reg[7][12]_i_280_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.794 r  alum/divider/D_registers_q_reg[7][12]_i_247/CO[2]
                         net (fo=41, routed)          0.888    40.683    alum/divider/D_registers_q_reg[7][12]_i_247_n_1
    SLICE_X42Y13         LUT2 (Prop_lut2_I1_O)        0.310    40.993 r  alum/divider/D_registers_q[7][12]_i_335/O
                         net (fo=1, routed)           0.000    40.993    alum/divider/D_registers_q[7][12]_i_335_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.526 r  alum/divider/D_registers_q_reg[7][12]_i_295/CO[3]
                         net (fo=1, routed)           0.000    41.526    alum/divider/D_registers_q_reg[7][12]_i_295_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.643 r  alum/divider/D_registers_q_reg[7][12]_i_290/CO[3]
                         net (fo=1, routed)           0.000    41.643    alum/divider/D_registers_q_reg[7][12]_i_290_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.760 r  alum/divider/D_registers_q_reg[7][12]_i_285/CO[3]
                         net (fo=1, routed)           0.000    41.760    alum/divider/D_registers_q_reg[7][12]_i_285_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.877 r  alum/divider/D_registers_q_reg[7][12]_i_284/CO[3]
                         net (fo=1, routed)           0.000    41.877    alum/divider/D_registers_q_reg[7][12]_i_284_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.994 r  alum/divider/D_registers_q_reg[7][12]_i_275/CO[3]
                         net (fo=1, routed)           0.000    41.994    alum/divider/D_registers_q_reg[7][12]_i_275_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.111 r  alum/divider/D_registers_q_reg[7][12]_i_246/CO[3]
                         net (fo=1, routed)           0.000    42.111    alum/divider/D_registers_q_reg[7][12]_i_246_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.228 r  alum/divider/D_registers_q_reg[7][12]_i_208/CO[3]
                         net (fo=43, routed)          1.184    43.412    alum/divider/D_registers_q_reg[7][12]_i_208_n_0
    SLICE_X41Y12         LUT2 (Prop_lut2_I1_O)        0.124    43.536 r  alum/divider/D_registers_q[7][12]_i_303/O
                         net (fo=1, routed)           0.000    43.536    alum/divider/D_registers_q[7][12]_i_303_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.086 r  alum/divider/D_registers_q_reg[7][12]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.086    alum/divider/D_registers_q_reg[7][12]_i_262_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.200 r  alum/divider/D_registers_q_reg[7][12]_i_257/CO[3]
                         net (fo=1, routed)           0.000    44.200    alum/divider/D_registers_q_reg[7][12]_i_257_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.314 r  alum/divider/D_registers_q_reg[7][12]_i_252/CO[3]
                         net (fo=1, routed)           0.000    44.314    alum/divider/D_registers_q_reg[7][12]_i_252_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.428 r  alum/divider/D_registers_q_reg[7][12]_i_251/CO[3]
                         net (fo=1, routed)           0.000    44.428    alum/divider/D_registers_q_reg[7][12]_i_251_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.542 r  alum/divider/D_registers_q_reg[7][12]_i_241/CO[3]
                         net (fo=1, routed)           0.000    44.542    alum/divider/D_registers_q_reg[7][12]_i_241_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.656 r  alum/divider/D_registers_q_reg[7][12]_i_207/CO[3]
                         net (fo=1, routed)           0.000    44.656    alum/divider/D_registers_q_reg[7][12]_i_207_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.770 r  alum/divider/D_registers_q_reg[7][12]_i_176/CO[3]
                         net (fo=1, routed)           0.000    44.770    alum/divider/D_registers_q_reg[7][12]_i_176_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.041 r  alum/divider/D_registers_q_reg[7][12]_i_144/CO[0]
                         net (fo=45, routed)          1.234    46.276    alum/divider/D_registers_q_reg[7][12]_i_144_n_3
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.373    46.649 r  alum/divider/D_registers_q[7][12]_i_270/O
                         net (fo=1, routed)           0.000    46.649    alum/divider/D_registers_q[7][12]_i_270_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.199 r  alum/divider/D_registers_q_reg[7][12]_i_228/CO[3]
                         net (fo=1, routed)           0.000    47.199    alum/divider/D_registers_q_reg[7][12]_i_228_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.313 r  alum/divider/D_registers_q_reg[7][12]_i_223/CO[3]
                         net (fo=1, routed)           0.000    47.313    alum/divider/D_registers_q_reg[7][12]_i_223_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.427 r  alum/divider/D_registers_q_reg[7][12]_i_218/CO[3]
                         net (fo=1, routed)           0.000    47.427    alum/divider/D_registers_q_reg[7][12]_i_218_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.541 r  alum/divider/D_registers_q_reg[7][12]_i_217/CO[3]
                         net (fo=1, routed)           0.000    47.541    alum/divider/D_registers_q_reg[7][12]_i_217_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.655 r  alum/divider/D_registers_q_reg[7][12]_i_202/CO[3]
                         net (fo=1, routed)           0.000    47.655    alum/divider/D_registers_q_reg[7][12]_i_202_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.769 r  alum/divider/D_registers_q_reg[7][12]_i_171/CO[3]
                         net (fo=1, routed)           0.000    47.769    alum/divider/D_registers_q_reg[7][12]_i_171_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.883 r  alum/divider/D_registers_q_reg[7][12]_i_143/CO[3]
                         net (fo=1, routed)           0.000    47.883    alum/divider/D_registers_q_reg[7][12]_i_143_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.040 r  alum/divider/D_registers_q_reg[7][12]_i_119/CO[1]
                         net (fo=47, routed)          1.088    49.127    alum/divider/D_registers_q_reg[7][12]_i_119_n_2
    SLICE_X38Y3          LUT2 (Prop_lut2_I1_O)        0.329    49.456 r  alum/divider/D_registers_q[7][12]_i_236/O
                         net (fo=1, routed)           0.000    49.456    alum/divider/D_registers_q[7][12]_i_236_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.989 r  alum/divider/D_registers_q_reg[7][12]_i_193/CO[3]
                         net (fo=1, routed)           0.000    49.989    alum/divider/D_registers_q_reg[7][12]_i_193_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.106 r  alum/divider/D_registers_q_reg[7][12]_i_188/CO[3]
                         net (fo=1, routed)           0.000    50.106    alum/divider/D_registers_q_reg[7][12]_i_188_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.223 r  alum/divider/D_registers_q_reg[7][12]_i_183/CO[3]
                         net (fo=1, routed)           0.000    50.223    alum/divider/D_registers_q_reg[7][12]_i_183_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.340 r  alum/divider/D_registers_q_reg[7][12]_i_182/CO[3]
                         net (fo=1, routed)           0.000    50.340    alum/divider/D_registers_q_reg[7][12]_i_182_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.457 r  alum/divider/D_registers_q_reg[7][12]_i_166/CO[3]
                         net (fo=1, routed)           0.000    50.457    alum/divider/D_registers_q_reg[7][12]_i_166_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.574 r  alum/divider/D_registers_q_reg[7][12]_i_138/CO[3]
                         net (fo=1, routed)           0.000    50.574    alum/divider/D_registers_q_reg[7][12]_i_138_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.691 r  alum/divider/D_registers_q_reg[7][12]_i_118/CO[3]
                         net (fo=1, routed)           0.000    50.691    alum/divider/D_registers_q_reg[7][12]_i_118_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    50.920 r  alum/divider/D_registers_q_reg[7][12]_i_99/CO[2]
                         net (fo=49, routed)          0.771    51.692    alum/divider/D_registers_q_reg[7][12]_i_99_n_1
    SLICE_X37Y3          LUT2 (Prop_lut2_I1_O)        0.310    52.002 r  alum/divider/D_registers_q[7][12]_i_216/O
                         net (fo=1, routed)           0.000    52.002    alum/divider/D_registers_q[7][12]_i_216_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.552 r  alum/divider/D_registers_q_reg[7][12]_i_177/CO[3]
                         net (fo=1, routed)           0.000    52.552    alum/divider/D_registers_q_reg[7][12]_i_177_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.666 r  alum/divider/D_registers_q_reg[7][12]_i_157/CO[3]
                         net (fo=1, routed)           0.000    52.666    alum/divider/D_registers_q_reg[7][12]_i_157_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.780 r  alum/divider/D_registers_q_reg[7][12]_i_152/CO[3]
                         net (fo=1, routed)           0.000    52.780    alum/divider/D_registers_q_reg[7][12]_i_152_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.894 r  alum/divider/D_registers_q_reg[7][12]_i_151/CO[3]
                         net (fo=1, routed)           0.000    52.894    alum/divider/D_registers_q_reg[7][12]_i_151_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.008 r  alum/divider/D_registers_q_reg[7][12]_i_133/CO[3]
                         net (fo=1, routed)           0.000    53.008    alum/divider/D_registers_q_reg[7][12]_i_133_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.122 r  alum/divider/D_registers_q_reg[7][12]_i_113/CO[3]
                         net (fo=1, routed)           0.000    53.122    alum/divider/D_registers_q_reg[7][12]_i_113_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.236 r  alum/divider/D_registers_q_reg[7][12]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/divider/D_registers_q_reg[7][12]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=51, routed)          0.984    54.334    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.124    54.458 r  alum/divider/ram_reg_i_982/O
                         net (fo=1, routed)           0.000    54.458    alum/divider/ram_reg_i_982_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.008 r  alum/divider/ram_reg_i_911/CO[3]
                         net (fo=1, routed)           0.000    55.008    alum/divider/ram_reg_i_911_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.122 r  alum/divider/D_registers_q_reg[7][12]_i_146/CO[3]
                         net (fo=1, routed)           0.000    55.122    alum/divider/D_registers_q_reg[7][12]_i_146_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.236 r  alum/divider/D_registers_q_reg[7][12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    55.236    alum/divider/D_registers_q_reg[7][12]_i_124_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.350 r  alum/divider/D_registers_q_reg[7][12]_i_123/CO[3]
                         net (fo=1, routed)           0.000    55.350    alum/divider/D_registers_q_reg[7][12]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.464 r  alum/divider/D_registers_q_reg[7][12]_i_108/CO[3]
                         net (fo=1, routed)           0.000    55.464    alum/divider/D_registers_q_reg[7][12]_i_108_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.578 r  alum/divider/D_registers_q_reg[7][12]_i_93/CO[3]
                         net (fo=1, routed)           0.000    55.578    alum/divider/D_registers_q_reg[7][12]_i_93_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.692 r  alum/divider/D_registers_q_reg[7][12]_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.692    alum/divider/D_registers_q_reg[7][12]_i_81_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.806 r  alum/divider/D_registers_q_reg[7][12]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.806    alum/divider/D_registers_q_reg[7][12]_i_70_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.077 r  alum/divider/D_registers_q_reg[7][12]_i_49/CO[0]
                         net (fo=52, routed)          0.941    57.018    alum/divider/D_registers_q_reg[7][12]_i_49_n_3
    SLICE_X38Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    57.862 r  alum/divider/ram_reg_i_906/CO[3]
                         net (fo=1, routed)           0.000    57.862    alum/divider/ram_reg_i_906_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.979 r  alum/divider/ram_reg_i_836/CO[3]
                         net (fo=1, routed)           0.000    57.979    alum/divider/ram_reg_i_836_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.096 r  alum/divider/D_registers_q_reg[7][12]_i_122/CO[3]
                         net (fo=1, routed)           0.000    58.096    alum/divider/D_registers_q_reg[7][12]_i_122_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.213 r  alum/divider/D_registers_q_reg[7][12]_i_103/CO[3]
                         net (fo=1, routed)           0.000    58.213    alum/divider/D_registers_q_reg[7][12]_i_103_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.330 r  alum/divider/D_registers_q_reg[7][12]_i_88/CO[3]
                         net (fo=1, routed)           0.000    58.330    alum/divider/D_registers_q_reg[7][12]_i_88_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.447 r  alum/divider/D_registers_q_reg[7][12]_i_76/CO[3]
                         net (fo=1, routed)           0.000    58.447    alum/divider/D_registers_q_reg[7][12]_i_76_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.564 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.564    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.681 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.681    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.838 r  alum/divider/D_registers_q_reg[7][12]_i_31/CO[1]
                         net (fo=55, routed)          1.041    59.879    alum/divider/d0[12]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    60.667 r  alum/divider/ram_reg_i_901/CO[3]
                         net (fo=1, routed)           0.000    60.667    alum/divider/ram_reg_i_901_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.781 r  alum/divider/ram_reg_i_831/CO[3]
                         net (fo=1, routed)           0.000    60.781    alum/divider/ram_reg_i_831_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.895 r  alum/divider/ram_reg_i_769/CO[3]
                         net (fo=1, routed)           0.000    60.895    alum/divider/ram_reg_i_769_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.009 r  alum/divider/ram_reg_i_757/CO[3]
                         net (fo=1, routed)           0.000    61.009    alum/divider/ram_reg_i_757_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.123 r  alum/divider/ram_reg_i_681/CO[3]
                         net (fo=1, routed)           0.000    61.123    alum/divider/ram_reg_i_681_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.237 r  alum/divider/ram_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/divider/ram_reg_i_598_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/divider/ram_reg_i_505/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/divider/ram_reg_i_505_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/divider/ram_reg_i_404/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/divider/ram_reg_i_404_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.622 r  alum/divider/ram_reg_i_304/CO[1]
                         net (fo=55, routed)          1.171    62.793    alum/divider/d0[11]
    SLICE_X40Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    63.578 r  alum/divider/ram_reg_i_900/CO[3]
                         net (fo=1, routed)           0.000    63.578    alum/divider/ram_reg_i_900_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.692 r  alum/divider/ram_reg_i_830/CO[3]
                         net (fo=1, routed)           0.000    63.692    alum/divider/ram_reg_i_830_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.806 r  alum/divider/ram_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000    63.806    alum/divider/ram_reg_i_768_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.920 r  alum/divider/ram_reg_i_692/CO[3]
                         net (fo=1, routed)           0.000    63.920    alum/divider/ram_reg_i_692_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.034 r  alum/divider/ram_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    64.034    alum/divider/ram_reg_i_610_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.148 r  alum/divider/ram_reg_i_518/CO[3]
                         net (fo=1, routed)           0.000    64.148    alum/divider/ram_reg_i_518_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.262 r  alum/divider/ram_reg_i_419/CO[3]
                         net (fo=1, routed)           0.000    64.262    alum/divider/ram_reg_i_419_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.376 r  alum/divider/ram_reg_i_314/CO[3]
                         net (fo=1, routed)           0.000    64.376    alum/divider/ram_reg_i_314_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.533 r  alum/divider/ram_reg_i_184/CO[1]
                         net (fo=55, routed)          1.198    65.731    alum/divider/d0[10]
    SLICE_X36Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.516 r  alum/divider/ram_reg_i_916/CO[3]
                         net (fo=1, routed)           0.000    66.516    alum/divider/ram_reg_i_916_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.630 r  alum/divider/ram_reg_i_841/CO[3]
                         net (fo=1, routed)           0.000    66.630    alum/divider/ram_reg_i_841_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.744 r  alum/divider/ram_reg_i_774/CO[3]
                         net (fo=1, routed)           0.000    66.744    alum/divider/ram_reg_i_774_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.858 r  alum/divider/ram_reg_i_697/CO[3]
                         net (fo=1, routed)           0.000    66.858    alum/divider/ram_reg_i_697_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.972 r  alum/divider/ram_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    66.972    alum/divider/ram_reg_i_615_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.086 r  alum/divider/ram_reg_i_523/CO[3]
                         net (fo=1, routed)           0.000    67.086    alum/divider/ram_reg_i_523_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.200 r  alum/divider/ram_reg_i_426/CO[3]
                         net (fo=1, routed)           0.000    67.200    alum/divider/ram_reg_i_426_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.314 r  alum/divider/ram_reg_i_324/CO[3]
                         net (fo=1, routed)           0.000    67.314    alum/divider/ram_reg_i_324_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.471 r  alum/divider/ram_reg_i_197/CO[1]
                         net (fo=55, routed)          0.934    68.405    alum/divider/d0[9]
    SLICE_X35Y8          LUT3 (Prop_lut3_I0_O)        0.329    68.734 r  alum/divider/ram_reg_i_991/O
                         net (fo=1, routed)           0.000    68.734    alum/divider/ram_reg_i_991_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.284 r  alum/divider/ram_reg_i_922/CO[3]
                         net (fo=1, routed)           0.000    69.284    alum/divider/ram_reg_i_922_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.398 r  alum/divider/ram_reg_i_851/CO[3]
                         net (fo=1, routed)           0.000    69.398    alum/divider/ram_reg_i_851_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.512 r  alum/divider/ram_reg_i_785/CO[3]
                         net (fo=1, routed)           0.000    69.512    alum/divider/ram_reg_i_785_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.626 r  alum/divider/ram_reg_i_779/CO[3]
                         net (fo=1, routed)           0.000    69.626    alum/divider/ram_reg_i_779_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.740 r  alum/divider/ram_reg_i_702/CO[3]
                         net (fo=1, routed)           0.000    69.740    alum/divider/ram_reg_i_702_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.854 r  alum/divider/ram_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/divider/ram_reg_i_620_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.968 r  alum/divider/ram_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    69.968    alum/divider/ram_reg_i_528_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.082 r  alum/divider/ram_reg_i_431/CO[3]
                         net (fo=1, routed)           0.000    70.082    alum/divider/ram_reg_i_431_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.239 r  alum/divider/ram_reg_i_330/CO[1]
                         net (fo=55, routed)          1.150    71.388    alum/divider/d0[8]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.173 r  alum/divider/ram_reg_i_921/CO[3]
                         net (fo=1, routed)           0.000    72.173    alum/divider/ram_reg_i_921_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.287 r  alum/divider/ram_reg_i_850/CO[3]
                         net (fo=1, routed)           0.000    72.287    alum/divider/ram_reg_i_850_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.401 r  alum/divider/ram_reg_i_784/CO[3]
                         net (fo=1, routed)           0.000    72.401    alum/divider/ram_reg_i_784_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.515 r  alum/divider/ram_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    72.515    alum/divider/ram_reg_i_708_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.629 r  alum/divider/ram_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    72.629    alum/divider/ram_reg_i_628_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.743 r  alum/divider/ram_reg_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.743    alum/divider/ram_reg_i_535_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.857 r  alum/divider/ram_reg_i_439/CO[3]
                         net (fo=1, routed)           0.000    72.857    alum/divider/ram_reg_i_439_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.971 r  alum/divider/ram_reg_i_337/CO[3]
                         net (fo=1, routed)           0.000    72.971    alum/divider/ram_reg_i_337_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.128 r  alum/divider/ram_reg_i_210/CO[1]
                         net (fo=55, routed)          0.946    74.075    alum/divider/d0[7]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.404 r  alum/divider/ram_reg_i_1000/O
                         net (fo=1, routed)           0.000    74.404    alum/divider/ram_reg_i_1000_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.954 r  alum/divider/ram_reg_i_941/CO[3]
                         net (fo=1, routed)           0.000    74.954    alum/divider/ram_reg_i_941_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.068 r  alum/divider/ram_reg_i_875/CO[3]
                         net (fo=1, routed)           0.000    75.068    alum/divider/ram_reg_i_875_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.182 r  alum/divider/ram_reg_i_860/CO[3]
                         net (fo=1, routed)           0.000    75.182    alum/divider/ram_reg_i_860_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.296 r  alum/divider/ram_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    75.296    alum/divider/ram_reg_i_790_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.410 r  alum/divider/ram_reg_i_713/CO[3]
                         net (fo=1, routed)           0.000    75.410    alum/divider/ram_reg_i_713_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.524 r  alum/divider/ram_reg_i_635/CO[3]
                         net (fo=1, routed)           0.000    75.524    alum/divider/ram_reg_i_635_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.638 r  alum/divider/ram_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    75.638    alum/divider/ram_reg_i_544_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.752 r  alum/divider/ram_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    75.752    alum/divider/ram_reg_i_446_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.909 r  alum/divider/ram_reg_i_346/CO[1]
                         net (fo=55, routed)          1.061    76.970    alum/divider/d0[6]
    SLICE_X45Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    77.755 r  alum/divider/ram_reg_i_936/CO[3]
                         net (fo=1, routed)           0.000    77.755    alum/divider/ram_reg_i_936_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.869 r  alum/divider/ram_reg_i_870/CO[3]
                         net (fo=1, routed)           0.000    77.869    alum/divider/ram_reg_i_870_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.983 r  alum/divider/ram_reg_i_801/CO[3]
                         net (fo=1, routed)           0.000    77.983    alum/divider/ram_reg_i_801_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.097 r  alum/divider/ram_reg_i_795/CO[3]
                         net (fo=1, routed)           0.000    78.097    alum/divider/ram_reg_i_795_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.211 r  alum/divider/ram_reg_i_718/CO[3]
                         net (fo=1, routed)           0.000    78.211    alum/divider/ram_reg_i_718_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.325 r  alum/divider/ram_reg_i_640/CO[3]
                         net (fo=1, routed)           0.000    78.325    alum/divider/ram_reg_i_640_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.439 r  alum/divider/ram_reg_i_550/CO[3]
                         net (fo=1, routed)           0.000    78.439    alum/divider/ram_reg_i_550_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.553 r  alum/divider/ram_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000    78.553    alum/divider/ram_reg_i_457_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.710 r  alum/divider/ram_reg_i_354/CO[1]
                         net (fo=55, routed)          1.059    79.769    alum/divider/d0[5]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/divider/ram_reg_i_994/O
                         net (fo=1, routed)           0.000    80.098    alum/divider/ram_reg_i_994_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.631 r  alum/divider/ram_reg_i_935/CO[3]
                         net (fo=1, routed)           0.000    80.631    alum/divider/ram_reg_i_935_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.748 r  alum/divider/ram_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000    80.748    alum/divider/ram_reg_i_869_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.865 r  alum/divider/ram_reg_i_800/CO[3]
                         net (fo=1, routed)           0.000    80.865    alum/divider/ram_reg_i_800_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.982 r  alum/divider/ram_reg_i_723/CO[3]
                         net (fo=1, routed)           0.000    80.982    alum/divider/ram_reg_i_723_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.099 r  alum/divider/ram_reg_i_645/CO[3]
                         net (fo=1, routed)           0.000    81.099    alum/divider/ram_reg_i_645_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.216 r  alum/divider/ram_reg_i_555/CO[3]
                         net (fo=1, routed)           0.000    81.216    alum/divider/ram_reg_i_555_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.333 r  alum/divider/ram_reg_i_460/CO[3]
                         net (fo=1, routed)           0.000    81.333    alum/divider/ram_reg_i_460_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.450 r  alum/divider/ram_reg_i_356/CO[3]
                         net (fo=1, routed)           0.000    81.450    alum/divider/ram_reg_i_356_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.607 r  alum/divider/ram_reg_i_230/CO[1]
                         net (fo=55, routed)          0.933    82.539    alum/divider/d0[4]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.332    82.871 r  alum/divider/ram_reg_i_1003/O
                         net (fo=1, routed)           0.000    82.871    alum/divider/ram_reg_i_1003_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.421 r  alum/divider/ram_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    83.421    alum/divider/ram_reg_i_950_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.535 r  alum/divider/ram_reg_i_880/CO[3]
                         net (fo=1, routed)           0.000    83.535    alum/divider/ram_reg_i_880_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.649 r  alum/divider/ram_reg_i_806/CO[3]
                         net (fo=1, routed)           0.000    83.649    alum/divider/ram_reg_i_806_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.763 r  alum/divider/ram_reg_i_728/CO[3]
                         net (fo=1, routed)           0.000    83.763    alum/divider/ram_reg_i_728_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.877 r  alum/divider/ram_reg_i_650/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/divider/ram_reg_i_650_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.991 r  alum/divider/ram_reg_i_560/CO[3]
                         net (fo=1, routed)           0.000    83.991    alum/divider/ram_reg_i_560_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.105 r  alum/divider/ram_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    84.105    alum/divider/ram_reg_i_465_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.219 r  alum/divider/ram_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    84.219    alum/divider/ram_reg_i_362_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.376 r  alum/divider/ram_reg_i_236/CO[1]
                         net (fo=55, routed)          1.089    85.466    alum/divider/d0[3]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.329    85.795 r  alum/divider/ram_reg_i_1006/O
                         net (fo=1, routed)           0.000    85.795    alum/divider/ram_reg_i_1006_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.345 r  alum/divider/ram_reg_i_955/CO[3]
                         net (fo=1, routed)           0.000    86.345    alum/divider/ram_reg_i_955_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.459 r  alum/divider/ram_reg_i_885/CO[3]
                         net (fo=1, routed)           0.000    86.459    alum/divider/ram_reg_i_885_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.573 r  alum/divider/ram_reg_i_811/CO[3]
                         net (fo=1, routed)           0.000    86.573    alum/divider/ram_reg_i_811_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.687 r  alum/divider/ram_reg_i_733/CO[3]
                         net (fo=1, routed)           0.000    86.687    alum/divider/ram_reg_i_733_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.801 r  alum/divider/ram_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    86.801    alum/divider/ram_reg_i_655_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.915 r  alum/divider/ram_reg_i_565/CO[3]
                         net (fo=1, routed)           0.000    86.915    alum/divider/ram_reg_i_565_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.029 r  alum/divider/ram_reg_i_473/CO[3]
                         net (fo=1, routed)           0.000    87.029    alum/divider/ram_reg_i_473_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.143 r  alum/divider/ram_reg_i_375/CO[3]
                         net (fo=1, routed)           0.000    87.143    alum/divider/ram_reg_i_375_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.300 r  alum/divider/ram_reg_i_245/CO[1]
                         net (fo=55, routed)          0.929    88.229    alum/divider/d0[2]
    SLICE_X49Y5          LUT3 (Prop_lut3_I0_O)        0.329    88.558 r  alum/divider/ram_reg_i_1009/O
                         net (fo=1, routed)           0.000    88.558    alum/divider/ram_reg_i_1009_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.108 r  alum/divider/ram_reg_i_960/CO[3]
                         net (fo=1, routed)           0.000    89.108    alum/divider/ram_reg_i_960_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.222 r  alum/divider/ram_reg_i_890/CO[3]
                         net (fo=1, routed)           0.000    89.222    alum/divider/ram_reg_i_890_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.336 r  alum/divider/ram_reg_i_816/CO[3]
                         net (fo=1, routed)           0.000    89.336    alum/divider/ram_reg_i_816_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.450 r  alum/divider/ram_reg_i_738/CO[3]
                         net (fo=1, routed)           0.000    89.450    alum/divider/ram_reg_i_738_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.564 r  alum/divider/ram_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    89.564    alum/divider/ram_reg_i_660_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.678 r  alum/divider/ram_reg_i_570/CO[3]
                         net (fo=1, routed)           0.000    89.678    alum/divider/ram_reg_i_570_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.792 r  alum/divider/ram_reg_i_478/CO[3]
                         net (fo=1, routed)           0.000    89.792    alum/divider/ram_reg_i_478_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.906 r  alum/divider/ram_reg_i_380/CO[3]
                         net (fo=1, routed)           0.000    89.906    alum/divider/ram_reg_i_380_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.063 r  alum/divider/ram_reg_i_250/CO[1]
                         net (fo=55, routed)          1.016    91.079    alum/divider/d0[1]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    91.879 r  alum/divider/ram_reg_i_1010/CO[3]
                         net (fo=1, routed)           0.000    91.879    alum/divider/ram_reg_i_1010_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.996 r  alum/divider/ram_reg_i_965/CO[3]
                         net (fo=1, routed)           0.000    91.996    alum/divider/ram_reg_i_965_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.113 r  alum/divider/ram_reg_i_895/CO[3]
                         net (fo=1, routed)           0.000    92.113    alum/divider/ram_reg_i_895_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.230 r  alum/divider/ram_reg_i_821/CO[3]
                         net (fo=1, routed)           0.000    92.230    alum/divider/ram_reg_i_821_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.347 r  alum/divider/ram_reg_i_743/CO[3]
                         net (fo=1, routed)           0.000    92.347    alum/divider/ram_reg_i_743_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.464 r  alum/divider/ram_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    92.464    alum/divider/ram_reg_i_665_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.581 r  alum/divider/ram_reg_i_575/CO[3]
                         net (fo=1, routed)           0.000    92.581    alum/divider/ram_reg_i_575_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.698 r  alum/divider/ram_reg_i_483/CO[3]
                         net (fo=1, routed)           0.000    92.698    alum/divider/ram_reg_i_483_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.952 r  alum/divider/ram_reg_i_383/CO[0]
                         net (fo=1, routed)           0.745    93.697    sm/d0[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I4_O)        0.367    94.064 r  sm/ram_reg_i_254/O
                         net (fo=1, routed)           0.162    94.226    sm/ram_reg_i_254_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124    94.350 r  sm/ram_reg_i_136/O
                         net (fo=4, routed)           0.000    94.350    sm/ram_reg_i_136_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    94.559 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           1.089    95.648    sm/M_alum_out[0]
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.297    95.945 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.525    96.471    L_reg/D[0]
    SLICE_X50Y20         FDRE                                         r  L_reg/D_registers_q_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.441   101.441    L_reg/clk_out1
    SLICE_X50Y20         FDRE                                         r  L_reg/D_registers_q_reg[4][0]/C
                         clock pessimism              0.080   101.521    
                         clock uncertainty           -0.149   101.372    
    SLICE_X50Y20         FDRE (Setup_fdre_C_D)       -0.031   101.341    L_reg/D_registers_q_reg[4][0]
  -------------------------------------------------------------------
                         required time                        101.341    
                         arrival time                         -96.471    
  -------------------------------------------------------------------
                         slack                                  4.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.072 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.072    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_7
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gameclk/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.148ns (38.204%)  route 0.239ns (61.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.555     0.555    gamecounter/clk_out1
    SLICE_X34Y31         FDRE                                         r  gamecounter/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.148     0.703 r  gamecounter/D_ctr_q_reg[9]/Q
                         net (fo=4, routed)           0.239     0.942    gameclk/Q[0]
    SLICE_X40Y27         FDRE                                         r  gameclk/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.820     0.820    gameclk/clk_out1
    SLICE_X40Y27         FDRE                                         r  gameclk/D_last_q_reg/C
                         clock pessimism             -0.005     0.815    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.022     0.837    gameclk/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.083 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.083    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2097383338[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_2097383338[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.562     0.562    forLoop_idx_0_2097383338[2].cond_butt_dirs/sync/clk_out1
    SLICE_X44Y38         FDRE                                         r  forLoop_idx_0_2097383338[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  forLoop_idx_0_2097383338[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.760    forLoop_idx_0_2097383338[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X44Y38         FDRE                                         r  forLoop_idx_0_2097383338[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.832     0.832    forLoop_idx_0_2097383338[2].cond_butt_dirs/sync/clk_out1
    SLICE_X44Y38         FDRE                                         r  forLoop_idx_0_2097383338[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.071     0.633    forLoop_idx_0_2097383338[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.562     0.562    forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/clk_out1
    SLICE_X48Y35         FDRE                                         r  forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.768    forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X48Y35         FDRE                                         r  forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.831     0.831    forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/clk_out1
    SLICE_X48Y35         FDRE                                         r  forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X48Y35         FDRE (Hold_fdre_C_D)         0.075     0.637    forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.594     0.594    cond_butt_next_play/sync/clk_out1
    SLICE_X62Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.800    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/sync/clk_out1
    SLICE_X62Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X62Y52         FDRE (Hold_fdre_C_D)         0.075     0.669    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2097383338[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_2097383338[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.562     0.562    forLoop_idx_0_2097383338[1].cond_butt_dirs/sync/clk_out1
    SLICE_X44Y38         FDRE                                         r  forLoop_idx_0_2097383338[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  forLoop_idx_0_2097383338[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.768    forLoop_idx_0_2097383338[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X44Y38         FDRE                                         r  forLoop_idx_0_2097383338[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.832     0.832    forLoop_idx_0_2097383338[1].cond_butt_dirs/sync/clk_out1
    SLICE_X44Y38         FDRE                                         r  forLoop_idx_0_2097383338[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.075     0.637    forLoop_idx_0_2097383338[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.108 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.108    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_6
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[5]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.108 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.108    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[7]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.596     0.596    cond_butt_next_play/clk_out1
    SLICE_X63Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     0.857    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.017 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.018    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.057 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.057    cond_butt_next_play/D_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.111 r  cond_butt_next_play/D_ctr_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.111    cond_butt_next_play/D_ctr_q_reg[8]_i_1__0_n_7
    SLICE_X63Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/clk_out1
    SLICE_X63Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
                         clock pessimism              0.000     0.864    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     0.970    cond_butt_next_play/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y0      brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y2      brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y20     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X57Y11     L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y20     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y20     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y20     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y20     L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.845ns  (logic 0.642ns (10.984%)  route 5.203ns (89.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.503     6.646    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.770 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.700     7.470    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X59Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X59Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.845ns  (logic 0.642ns (10.984%)  route 5.203ns (89.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.503     6.646    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.770 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.700     7.470    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X59Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X59Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.845ns  (logic 0.642ns (10.984%)  route 5.203ns (89.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.503     6.646    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.770 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.700     7.470    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X59Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X59Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.845ns  (logic 0.642ns (10.984%)  route 5.203ns (89.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.503     6.646    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.770 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.700     7.470    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X59Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X59Y0          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.745ns  (logic 0.642ns (11.175%)  route 5.103ns (88.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.942     6.085    bseg_driver/ctr/Q[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.209 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          1.161     7.370    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    bseg_driver/ctr/clk
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.745ns  (logic 0.642ns (11.175%)  route 5.103ns (88.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.942     6.085    bseg_driver/ctr/Q[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.209 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          1.161     7.370    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    bseg_driver/ctr/clk
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.745ns  (logic 0.642ns (11.175%)  route 5.103ns (88.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.942     6.085    bseg_driver/ctr/Q[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.209 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          1.161     7.370    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    bseg_driver/ctr/clk
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.745ns  (logic 0.642ns (11.175%)  route 5.103ns (88.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         3.942     6.085    bseg_driver/ctr/Q[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.209 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          1.161     7.370    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    bseg_driver/ctr/clk
    SLICE_X63Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 0.642ns (11.197%)  route 5.092ns (88.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.503     6.646    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.770 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.589     7.359    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X59Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X59Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 0.642ns (11.197%)  route 5.092ns (88.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         4.503     6.646    timerseg_driver/ctr/D_ctr_q_reg[17]_1[0]
    SLICE_X58Y2          LUT5 (Prop_lut5_I0_O)        0.124     6.770 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.589     7.359    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X59Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.519     4.924    timerseg_driver/ctr/clk
    SLICE_X59Y2          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.209ns (9.347%)  route 2.027ns (90.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.816     2.571    aseg_driver/ctr/Q[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.045     2.616 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.211     2.828    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X63Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    aseg_driver/ctr/clk
    SLICE_X63Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.209ns (9.347%)  route 2.027ns (90.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.816     2.571    aseg_driver/ctr/Q[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.045     2.616 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.211     2.828    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X63Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    aseg_driver/ctr/clk
    SLICE_X63Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.209ns (9.347%)  route 2.027ns (90.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.816     2.571    aseg_driver/ctr/Q[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.045     2.616 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.211     2.828    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X63Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    aseg_driver/ctr/clk
    SLICE_X63Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.209ns (9.347%)  route 2.027ns (90.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.816     2.571    aseg_driver/ctr/Q[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.045     2.616 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.211     2.828    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X63Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    aseg_driver/ctr/clk
    SLICE_X63Y11         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[9]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.262ns  (logic 0.209ns (9.241%)  route 2.053ns (90.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.816     2.571    aseg_driver/ctr/Q[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.045     2.616 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.237     2.853    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X63Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    aseg_driver/ctr/clk
    SLICE_X63Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.262ns  (logic 0.209ns (9.241%)  route 2.053ns (90.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.816     2.571    aseg_driver/ctr/Q[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.045     2.616 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.237     2.853    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X63Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    aseg_driver/ctr/clk
    SLICE_X63Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.262ns  (logic 0.209ns (9.241%)  route 2.053ns (90.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.816     2.571    aseg_driver/ctr/Q[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.045     2.616 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.237     2.853    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X63Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    aseg_driver/ctr/clk
    SLICE_X63Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.262ns  (logic 0.209ns (9.241%)  route 2.053ns (90.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.816     2.571    aseg_driver/ctr/Q[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.045     2.616 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.237     2.853    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X63Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     2.054    aseg_driver/ctr/clk
    SLICE_X63Y10         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.264ns  (logic 0.209ns (9.230%)  route 2.055ns (90.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.792     2.548    bseg_driver/ctr/Q[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.593 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.263     2.856    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X63Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    bseg_driver/ctr/clk
    SLICE_X63Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.264ns  (logic 0.209ns (9.230%)  route 2.055ns (90.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=153, routed)         1.792     2.548    bseg_driver/ctr/Q[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.045     2.593 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.263     2.856    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X63Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.867     2.057    bseg_driver/ctr/clk
    SLICE_X63Y1          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.721ns  (logic 4.851ns (35.353%)  route 8.870ns (64.647%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X59Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.514     6.191    timerseg_driver/ctr/S[1]
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.150     6.341 f  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.925     7.266    L_reg/timerseg_OBUF[0]
    SLICE_X57Y4          LUT6 (Prop_lut6_I4_O)        0.326     7.592 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.620     8.211    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.335 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.894     9.230    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.354 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.000    10.354    L_reg/timerseg[0]
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.124    10.478 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.918    15.396    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    18.943 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.943    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.701ns  (logic 4.848ns (35.383%)  route 8.853ns (64.617%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X59Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.514     6.191    timerseg_driver/ctr/S[1]
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.150     6.341 f  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.925     7.266    L_reg/timerseg_OBUF[0]
    SLICE_X57Y4          LUT6 (Prop_lut6_I4_O)        0.326     7.592 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.620     8.211    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.335 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.894     9.230    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.354 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.981    10.335    L_reg/timerseg[0]
    SLICE_X60Y3          LUT4 (Prop_lut4_I0_O)        0.124    10.459 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.919    15.378    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    18.922 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.922    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.191ns  (logic 4.830ns (36.615%)  route 8.361ns (63.385%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X59Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.514     6.191    timerseg_driver/ctr/S[1]
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.150     6.341 f  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.925     7.266    L_reg/timerseg_OBUF[0]
    SLICE_X57Y4          LUT6 (Prop_lut6_I4_O)        0.326     7.592 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.620     8.211    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.335 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.894     9.230    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.354 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.597     9.951    L_reg/timerseg[0]
    SLICE_X60Y3          LUT4 (Prop_lut4_I0_O)        0.124    10.075 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.812    14.886    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    18.412 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.412    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.162ns  (logic 5.100ns (38.751%)  route 8.062ns (61.249%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X59Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.514     6.191    timerseg_driver/ctr/S[1]
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.150     6.341 f  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.925     7.266    L_reg/timerseg_OBUF[0]
    SLICE_X57Y4          LUT6 (Prop_lut6_I4_O)        0.326     7.592 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.620     8.211    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.335 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.894     9.230    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.354 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.597     9.951    L_reg/timerseg[0]
    SLICE_X60Y3          LUT4 (Prop_lut4_I0_O)        0.117    10.068 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.512    14.580    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.803    18.383 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.383    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.452ns  (logic 5.017ns (40.288%)  route 7.435ns (59.712%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X59Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.514     6.191    timerseg_driver/ctr/S[1]
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.150     6.341 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.925     7.266    L_reg/timerseg_OBUF[0]
    SLICE_X57Y4          LUT6 (Prop_lut6_I4_O)        0.326     7.592 r  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.620     8.211    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.335 r  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.894     9.230    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.354 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.586     9.940    L_reg/timerseg[0]
    SLICE_X60Y3          LUT4 (Prop_lut4_I0_O)        0.116    10.056 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.897    13.953    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.721    17.673 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.673    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.319ns  (logic 4.878ns (39.596%)  route 7.441ns (60.404%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X59Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.514     6.191    timerseg_driver/ctr/S[1]
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.150     6.341 f  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.925     7.266    L_reg/timerseg_OBUF[0]
    SLICE_X57Y4          LUT6 (Prop_lut6_I4_O)        0.326     7.592 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.620     8.211    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.335 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.894     9.230    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.354 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.586     9.940    L_reg/timerseg[0]
    SLICE_X60Y3          LUT4 (Prop_lut4_I0_O)        0.124    10.064 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.903    13.967    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    17.541 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.541    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.286ns  (logic 5.063ns (41.207%)  route 7.223ns (58.793%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.221    timerseg_driver/ctr/clk
    SLICE_X59Y4          FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.514     6.191    timerseg_driver/ctr/S[1]
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.150     6.341 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.925     7.266    L_reg/timerseg_OBUF[0]
    SLICE_X57Y4          LUT6 (Prop_lut6_I4_O)        0.326     7.592 r  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.620     8.211    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.335 r  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.894     9.230    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.354 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.981    10.335    L_reg/timerseg[0]
    SLICE_X60Y3          LUT4 (Prop_lut4_I0_O)        0.153    10.488 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.290    13.778    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    17.508 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.508    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.713ns  (logic 4.847ns (41.384%)  route 6.866ns (58.616%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.941     6.619    bseg_driver/ctr/S[1]
    SLICE_X58Y8          LUT3 (Prop_lut3_I1_O)        0.124     6.743 f  bseg_driver/ctr/bseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.797     7.540    L_reg/bseg_OBUF[10]_inst_i_17_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.664 r  L_reg/bseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.413     8.077    L_reg/bseg_OBUF[10]_inst_i_25_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.201 r  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.805     9.006    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.130 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.841     9.971    bseg_driver/decimal_renderer/bseg[10]_0
    SLICE_X65Y6          LUT4 (Prop_lut4_I3_O)        0.154    10.125 r  bseg_driver/decimal_renderer/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.070    13.194    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.741    16.936 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.936    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.668ns  (logic 4.840ns (41.481%)  route 6.828ns (58.519%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.638     5.222    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.941     6.619    bseg_driver/ctr/S[1]
    SLICE_X58Y8          LUT3 (Prop_lut3_I1_O)        0.124     6.743 f  bseg_driver/ctr/bseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.797     7.540    L_reg/bseg_OBUF[10]_inst_i_17_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.664 r  L_reg/bseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           0.413     8.077    L_reg/bseg_OBUF[10]_inst_i_25_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.201 r  L_reg/bseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.805     9.006    L_reg/bseg_OBUF[10]_inst_i_17_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.124     9.130 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.831     9.961    bseg_driver/decimal_renderer/bseg[10]_0
    SLICE_X65Y6          LUT4 (Prop_lut4_I3_O)        0.152    10.113 r  bseg_driver/decimal_renderer/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.042    13.154    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.736    16.890 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.890    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.356ns  (logic 4.948ns (43.573%)  route 6.408ns (56.427%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.633     5.217    aseg_driver/ctr/clk
    SLICE_X63Y13         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          1.178     6.851    aseg_driver/ctr/S[0]
    SLICE_X60Y16         LUT2 (Prop_lut2_I0_O)        0.152     7.003 f  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.833     7.837    L_reg/aseg_OBUF[0]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.348     8.185 r  L_reg/aseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.829     9.014    L_reg/aseg_OBUF[10]_inst_i_16_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.138 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.810     9.947    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.150    10.097 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.758    12.855    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.718    16.574 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.574    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.393ns (55.855%)  route 1.101ns (44.145%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.535    aseg_driver/ctr/clk
    SLICE_X63Y13         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          0.419     2.094    aseg_driver/ctr/S[0]
    SLICE_X63Y17         LUT2 (Prop_lut2_I0_O)        0.045     2.139 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.682     2.821    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.207     4.028 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.028    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.433ns (55.459%)  route 1.151ns (44.541%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     1.680 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.393     2.073    bseg_driver/ctr/S[1]
    SLICE_X64Y8          LUT2 (Prop_lut2_I1_O)        0.045     2.118 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.758     2.876    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.123 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.123    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.638ns  (logic 1.494ns (56.624%)  route 1.144ns (43.376%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.535    aseg_driver/ctr/clk
    SLICE_X63Y13         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.255     1.931    L_reg/M_ctr_value[1]
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.976 r  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.059     2.035    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I0_O)        0.045     2.080 f  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.282     2.361    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y21         LUT3 (Prop_lut3_I1_O)        0.045     2.406 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.549     2.955    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         1.218     4.173 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.173    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.662ns  (logic 1.460ns (54.859%)  route 1.201ns (45.141%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.535    aseg_driver/ctr/clk
    SLICE_X63Y13         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          0.419     2.094    aseg_driver/ctr/S[0]
    SLICE_X63Y17         LUT2 (Prop_lut2_I1_O)        0.042     2.136 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.783     2.919    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.277     4.196 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.196    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.543ns (57.977%)  route 1.118ns (42.023%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.226     1.906    bseg_driver/ctr/S[1]
    SLICE_X62Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.951 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.284     2.235    bseg_driver/decimal_renderer/bseg[3]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.045     2.280 r  bseg_driver/decimal_renderer/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.608     2.888    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         1.312     4.200 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.200    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.665ns  (logic 1.497ns (56.193%)  route 1.167ns (43.807%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.393     2.073    bseg_driver/ctr/S[1]
    SLICE_X64Y8          LUT2 (Prop_lut2_I0_O)        0.044     2.117 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.774     2.891    bseg_OBUF[8]
    R1                   OBUF (Prop_obuf_I_O)         1.312     4.203 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.203    bseg[8]
    R1                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.501ns (54.649%)  route 1.246ns (45.351%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.535    aseg_driver/ctr/clk
    SLICE_X63Y13         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.255     1.931    L_reg/M_ctr_value[1]
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.976 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.059     2.035    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I0_O)        0.045     2.080 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.307     2.386    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.045     2.431 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.625     3.056    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         1.225     4.281 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.281    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.752ns  (logic 1.477ns (53.663%)  route 1.275ns (46.337%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.226     1.906    bseg_driver/ctr/S[1]
    SLICE_X62Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.951 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.284     2.235    bseg_driver/decimal_renderer/bseg[3]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.045     2.280 r  bseg_driver/decimal_renderer/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.765     3.045    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         1.246     4.291 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.291    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.760ns  (logic 1.439ns (52.128%)  route 1.321ns (47.872%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.535    aseg_driver/ctr/clk
    SLICE_X63Y13         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=15, routed)          0.295     1.971    L_reg/M_ctr_value[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.045     2.016 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.465     2.481    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.045     2.526 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.561     3.087    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         1.208     4.295 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.295    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.468ns (53.112%)  route 1.296ns (46.888%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.595     1.539    bseg_driver/ctr/clk
    SLICE_X63Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=15, routed)          0.226     1.906    bseg_driver/ctr/S[1]
    SLICE_X62Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.951 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.200     2.151    bseg_driver/decimal_renderer/bseg[3]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.045     2.196 r  bseg_driver/decimal_renderer/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.870     3.066    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         1.237     4.303 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.303    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.160ns  (logic 10.721ns (29.648%)  route 25.439ns (70.352%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=1 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X54Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.478     2.047 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=13, routed)          1.003     3.051    L_reg/Q[5]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.298     3.349 r  L_reg/L_68267c28_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           1.167     4.515    L_reg/L_68267c28_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I1_O)        0.124     4.639 r  L_reg/L_68267c28_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.835     5.475    L_reg/L_68267c28_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.599 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.751     6.349    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X55Y6          LUT4 (Prop_lut4_I2_O)        0.150     6.499 r  L_reg/L_68267c28_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.835     7.334    L_reg/L_68267c28_remainder0__0_carry_i_9__1_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.332     7.666 r  L_reg/L_68267c28_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.666    timerseg_driver/decimal_renderer/i__carry_i_22__3_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.199 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.199    timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.316 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.316    timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.555 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.835     9.390    L_reg/L_68267c28_remainder0_6[10]
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.301     9.691 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=5, routed)           1.080    10.771    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.150    10.921 r  L_reg/i__carry_i_21__4/O
                         net (fo=6, routed)           1.189    12.111    L_reg/i__carry_i_21__4_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.328    12.439 r  L_reg/i__carry_i_12__4/O
                         net (fo=5, routed)           1.032    13.471    L_reg/i__carry_i_12__4_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.595 r  L_reg/i__carry_i_30/O
                         net (fo=2, routed)           0.830    14.425    L_reg/i__carry_i_30_n_0
    SLICE_X55Y5          LUT2 (Prop_lut2_I0_O)        0.124    14.549 r  L_reg/i__carry_i_16__3/O
                         net (fo=3, routed)           0.970    15.520    L_reg/i__carry_i_16__3_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I1_O)        0.124    15.644 r  L_reg/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000    15.644    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[0]
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.176 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.176    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.489 f  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.035    17.524    L_reg/L_68267c28_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X56Y3          LUT5 (Prop_lut5_I1_O)        0.306    17.830 f  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.466    18.296    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I4_O)        0.124    18.420 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=8, routed)           1.295    19.715    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124    19.839 f  L_reg/i__carry_i_20__3/O
                         net (fo=10, routed)          1.176    21.014    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.124    21.138 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.667    21.805    L_reg/i__carry_i_23__1_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.124    21.929 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           0.768    22.697    L_reg/i__carry_i_14__2_n_0
    SLICE_X56Y0          LUT2 (Prop_lut2_I1_O)        0.124    22.821 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.407    23.228    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24[0]
    SLICE_X57Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.735 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.735    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.849 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.849    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.162 f  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    25.043    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X56Y2          LUT6 (Prop_lut6_I2_O)        0.306    25.349 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.378    25.728    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.852 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.811    26.663    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I1_O)        0.124    26.787 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.647    27.434    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    27.558 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.661    28.219    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.343 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.799    29.142    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y3          LUT4 (Prop_lut4_I1_O)        0.124    29.266 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.919    34.185    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    37.729 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    37.729    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.864ns  (logic 11.008ns (30.695%)  route 24.855ns (69.305%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=1 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X54Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.478     2.047 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=13, routed)          1.003     3.051    L_reg/Q[5]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.298     3.349 r  L_reg/L_68267c28_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           1.167     4.515    L_reg/L_68267c28_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I1_O)        0.124     4.639 r  L_reg/L_68267c28_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.835     5.475    L_reg/L_68267c28_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.599 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.751     6.349    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X55Y6          LUT4 (Prop_lut4_I2_O)        0.150     6.499 r  L_reg/L_68267c28_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.835     7.334    L_reg/L_68267c28_remainder0__0_carry_i_9__1_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.332     7.666 r  L_reg/L_68267c28_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.666    timerseg_driver/decimal_renderer/i__carry_i_22__3_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.199 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.199    timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.316 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.316    timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.555 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.835     9.390    L_reg/L_68267c28_remainder0_6[10]
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.301     9.691 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=5, routed)           1.080    10.771    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.150    10.921 r  L_reg/i__carry_i_21__4/O
                         net (fo=6, routed)           1.189    12.111    L_reg/i__carry_i_21__4_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.328    12.439 r  L_reg/i__carry_i_12__4/O
                         net (fo=5, routed)           1.032    13.471    L_reg/i__carry_i_12__4_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.595 r  L_reg/i__carry_i_30/O
                         net (fo=2, routed)           0.830    14.425    L_reg/i__carry_i_30_n_0
    SLICE_X55Y5          LUT2 (Prop_lut2_I0_O)        0.124    14.549 r  L_reg/i__carry_i_16__3/O
                         net (fo=3, routed)           0.970    15.520    L_reg/i__carry_i_16__3_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I1_O)        0.124    15.644 r  L_reg/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000    15.644    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[0]
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.176 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.176    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.489 f  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.035    17.524    L_reg/L_68267c28_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X56Y3          LUT5 (Prop_lut5_I1_O)        0.306    17.830 f  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.466    18.296    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I4_O)        0.124    18.420 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=8, routed)           1.295    19.715    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124    19.839 f  L_reg/i__carry_i_20__3/O
                         net (fo=10, routed)          1.176    21.014    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.124    21.138 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.667    21.805    L_reg/i__carry_i_23__1_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.124    21.929 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           0.768    22.697    L_reg/i__carry_i_14__2_n_0
    SLICE_X56Y0          LUT2 (Prop_lut2_I1_O)        0.124    22.821 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.407    23.228    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24[0]
    SLICE_X57Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.735 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.735    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.849 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.849    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.162 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    25.043    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X56Y2          LUT6 (Prop_lut6_I2_O)        0.306    25.349 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.378    25.728    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.852 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.676    26.528    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.124    26.652 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.425    27.077    L_reg/timerseg_OBUF[10]_inst_i_5_2
    SLICE_X58Y1          LUT6 (Prop_lut6_I3_O)        0.124    27.201 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.811    28.012    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.136 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.830    28.966    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y3          LUT4 (Prop_lut4_I2_O)        0.152    29.118 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.512    33.630    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.803    37.433 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.433    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.858ns  (logic 10.703ns (29.848%)  route 25.155ns (70.152%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=1 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X54Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.478     2.047 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=13, routed)          1.003     3.051    L_reg/Q[5]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.298     3.349 r  L_reg/L_68267c28_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           1.167     4.515    L_reg/L_68267c28_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I1_O)        0.124     4.639 r  L_reg/L_68267c28_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.835     5.475    L_reg/L_68267c28_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.599 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.751     6.349    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X55Y6          LUT4 (Prop_lut4_I2_O)        0.150     6.499 r  L_reg/L_68267c28_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.835     7.334    L_reg/L_68267c28_remainder0__0_carry_i_9__1_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.332     7.666 r  L_reg/L_68267c28_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.666    timerseg_driver/decimal_renderer/i__carry_i_22__3_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.199 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.199    timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.316 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.316    timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.555 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.835     9.390    L_reg/L_68267c28_remainder0_6[10]
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.301     9.691 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=5, routed)           1.080    10.771    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.150    10.921 r  L_reg/i__carry_i_21__4/O
                         net (fo=6, routed)           1.189    12.111    L_reg/i__carry_i_21__4_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.328    12.439 r  L_reg/i__carry_i_12__4/O
                         net (fo=5, routed)           1.032    13.471    L_reg/i__carry_i_12__4_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.595 r  L_reg/i__carry_i_30/O
                         net (fo=2, routed)           0.830    14.425    L_reg/i__carry_i_30_n_0
    SLICE_X55Y5          LUT2 (Prop_lut2_I0_O)        0.124    14.549 r  L_reg/i__carry_i_16__3/O
                         net (fo=3, routed)           0.970    15.520    L_reg/i__carry_i_16__3_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I1_O)        0.124    15.644 r  L_reg/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000    15.644    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[0]
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.176 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.176    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.489 f  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.035    17.524    L_reg/L_68267c28_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X56Y3          LUT5 (Prop_lut5_I1_O)        0.306    17.830 f  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.466    18.296    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I4_O)        0.124    18.420 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=8, routed)           1.295    19.715    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124    19.839 f  L_reg/i__carry_i_20__3/O
                         net (fo=10, routed)          1.176    21.014    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.124    21.138 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.667    21.805    L_reg/i__carry_i_23__1_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.124    21.929 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           0.768    22.697    L_reg/i__carry_i_14__2_n_0
    SLICE_X56Y0          LUT2 (Prop_lut2_I1_O)        0.124    22.821 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.407    23.228    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24[0]
    SLICE_X57Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.735 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.735    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.849 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.849    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.162 f  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    25.043    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X56Y2          LUT6 (Prop_lut6_I2_O)        0.306    25.349 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.378    25.728    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.852 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.676    26.528    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.124    26.652 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.425    27.077    L_reg/timerseg_OBUF[10]_inst_i_5_2
    SLICE_X58Y1          LUT6 (Prop_lut6_I3_O)        0.124    27.201 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.811    28.012    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.136 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.830    28.966    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y3          LUT4 (Prop_lut4_I3_O)        0.124    29.090 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.812    33.901    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    37.427 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.427    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.841ns  (logic 10.724ns (29.921%)  route 25.117ns (70.079%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=2 LUT4=4 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X54Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.478     2.047 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=13, routed)          1.003     3.051    L_reg/Q[5]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.298     3.349 r  L_reg/L_68267c28_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           1.167     4.515    L_reg/L_68267c28_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I1_O)        0.124     4.639 r  L_reg/L_68267c28_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.835     5.475    L_reg/L_68267c28_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.599 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.751     6.349    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X55Y6          LUT4 (Prop_lut4_I2_O)        0.150     6.499 r  L_reg/L_68267c28_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.835     7.334    L_reg/L_68267c28_remainder0__0_carry_i_9__1_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.332     7.666 r  L_reg/L_68267c28_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.666    timerseg_driver/decimal_renderer/i__carry_i_22__3_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.199 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.199    timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.316 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.316    timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.555 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.835     9.390    L_reg/L_68267c28_remainder0_6[10]
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.301     9.691 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=5, routed)           1.080    10.771    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.150    10.921 r  L_reg/i__carry_i_21__4/O
                         net (fo=6, routed)           1.189    12.111    L_reg/i__carry_i_21__4_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.328    12.439 r  L_reg/i__carry_i_12__4/O
                         net (fo=5, routed)           1.032    13.471    L_reg/i__carry_i_12__4_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.595 r  L_reg/i__carry_i_30/O
                         net (fo=2, routed)           0.830    14.425    L_reg/i__carry_i_30_n_0
    SLICE_X55Y5          LUT2 (Prop_lut2_I0_O)        0.124    14.549 r  L_reg/i__carry_i_16__3/O
                         net (fo=3, routed)           0.970    15.520    L_reg/i__carry_i_16__3_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I1_O)        0.124    15.644 r  L_reg/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000    15.644    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[0]
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.176 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.176    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.489 f  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.035    17.524    L_reg/L_68267c28_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X56Y3          LUT5 (Prop_lut5_I1_O)        0.306    17.830 f  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.466    18.296    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I4_O)        0.124    18.420 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=8, routed)           1.295    19.715    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124    19.839 f  L_reg/i__carry_i_20__3/O
                         net (fo=10, routed)          1.176    21.014    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.124    21.138 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.667    21.805    L_reg/i__carry_i_23__1_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.124    21.929 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           0.768    22.697    L_reg/i__carry_i_14__2_n_0
    SLICE_X56Y0          LUT2 (Prop_lut2_I1_O)        0.124    22.821 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.407    23.228    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24[0]
    SLICE_X57Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.735 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.735    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.849 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.849    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.162 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    25.043    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X56Y2          LUT6 (Prop_lut6_I2_O)        0.306    25.349 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.378    25.728    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.852 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.676    26.528    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.124    26.652 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.425    27.077    L_reg/timerseg_OBUF[10]_inst_i_5_2
    SLICE_X58Y1          LUT6 (Prop_lut6_I3_O)        0.124    27.201 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.811    28.012    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.136 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.686    28.822    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y3          LUT3 (Prop_lut3_I2_O)        0.124    28.946 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.918    33.864    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    37.411 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.411    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.174ns  (logic 10.924ns (31.056%)  route 24.250ns (68.944%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=1 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X54Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.478     2.047 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=13, routed)          1.003     3.051    L_reg/Q[5]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.298     3.349 r  L_reg/L_68267c28_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           1.167     4.515    L_reg/L_68267c28_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I1_O)        0.124     4.639 r  L_reg/L_68267c28_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.835     5.475    L_reg/L_68267c28_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.599 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.751     6.349    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X55Y6          LUT4 (Prop_lut4_I2_O)        0.150     6.499 r  L_reg/L_68267c28_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.835     7.334    L_reg/L_68267c28_remainder0__0_carry_i_9__1_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.332     7.666 r  L_reg/L_68267c28_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.666    timerseg_driver/decimal_renderer/i__carry_i_22__3_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.199 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.199    timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.316 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.316    timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.555 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.835     9.390    L_reg/L_68267c28_remainder0_6[10]
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.301     9.691 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=5, routed)           1.080    10.771    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.150    10.921 r  L_reg/i__carry_i_21__4/O
                         net (fo=6, routed)           1.189    12.111    L_reg/i__carry_i_21__4_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.328    12.439 r  L_reg/i__carry_i_12__4/O
                         net (fo=5, routed)           1.032    13.471    L_reg/i__carry_i_12__4_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.595 r  L_reg/i__carry_i_30/O
                         net (fo=2, routed)           0.830    14.425    L_reg/i__carry_i_30_n_0
    SLICE_X55Y5          LUT2 (Prop_lut2_I0_O)        0.124    14.549 r  L_reg/i__carry_i_16__3/O
                         net (fo=3, routed)           0.970    15.520    L_reg/i__carry_i_16__3_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I1_O)        0.124    15.644 r  L_reg/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000    15.644    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[0]
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.176 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.176    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.489 f  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.035    17.524    L_reg/L_68267c28_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X56Y3          LUT5 (Prop_lut5_I1_O)        0.306    17.830 f  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.466    18.296    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I4_O)        0.124    18.420 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=8, routed)           1.295    19.715    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124    19.839 f  L_reg/i__carry_i_20__3/O
                         net (fo=10, routed)          1.176    21.014    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.124    21.138 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.667    21.805    L_reg/i__carry_i_23__1_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.124    21.929 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           0.768    22.697    L_reg/i__carry_i_14__2_n_0
    SLICE_X56Y0          LUT2 (Prop_lut2_I1_O)        0.124    22.821 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.407    23.228    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24[0]
    SLICE_X57Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.735 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.735    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.849 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.849    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.162 f  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    25.043    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X56Y2          LUT6 (Prop_lut6_I2_O)        0.306    25.349 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.378    25.728    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.852 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.676    26.528    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.124    26.652 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.425    27.077    L_reg/timerseg_OBUF[10]_inst_i_5_2
    SLICE_X58Y1          LUT6 (Prop_lut6_I3_O)        0.124    27.201 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.811    28.012    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.136 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.840    28.976    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y3          LUT4 (Prop_lut4_I3_O)        0.150    29.126 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.897    33.023    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.721    36.743 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.743    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.007ns  (logic 10.751ns (30.711%)  route 24.256ns (69.289%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=1 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X54Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.478     2.047 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=13, routed)          1.003     3.051    L_reg/Q[5]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.298     3.349 r  L_reg/L_68267c28_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           1.167     4.515    L_reg/L_68267c28_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I1_O)        0.124     4.639 r  L_reg/L_68267c28_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.835     5.475    L_reg/L_68267c28_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.599 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.751     6.349    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X55Y6          LUT4 (Prop_lut4_I2_O)        0.150     6.499 r  L_reg/L_68267c28_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.835     7.334    L_reg/L_68267c28_remainder0__0_carry_i_9__1_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.332     7.666 r  L_reg/L_68267c28_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.666    timerseg_driver/decimal_renderer/i__carry_i_22__3_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.199 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.199    timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.316 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.316    timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.555 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.835     9.390    L_reg/L_68267c28_remainder0_6[10]
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.301     9.691 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=5, routed)           1.080    10.771    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.150    10.921 r  L_reg/i__carry_i_21__4/O
                         net (fo=6, routed)           1.189    12.111    L_reg/i__carry_i_21__4_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.328    12.439 r  L_reg/i__carry_i_12__4/O
                         net (fo=5, routed)           1.032    13.471    L_reg/i__carry_i_12__4_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.595 r  L_reg/i__carry_i_30/O
                         net (fo=2, routed)           0.830    14.425    L_reg/i__carry_i_30_n_0
    SLICE_X55Y5          LUT2 (Prop_lut2_I0_O)        0.124    14.549 r  L_reg/i__carry_i_16__3/O
                         net (fo=3, routed)           0.970    15.520    L_reg/i__carry_i_16__3_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I1_O)        0.124    15.644 r  L_reg/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000    15.644    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[0]
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.176 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.176    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.489 f  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.035    17.524    L_reg/L_68267c28_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X56Y3          LUT5 (Prop_lut5_I1_O)        0.306    17.830 f  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.466    18.296    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I4_O)        0.124    18.420 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=8, routed)           1.295    19.715    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124    19.839 f  L_reg/i__carry_i_20__3/O
                         net (fo=10, routed)          1.176    21.014    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.124    21.138 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.667    21.805    L_reg/i__carry_i_23__1_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.124    21.929 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           0.768    22.697    L_reg/i__carry_i_14__2_n_0
    SLICE_X56Y0          LUT2 (Prop_lut2_I1_O)        0.124    22.821 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.407    23.228    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24[0]
    SLICE_X57Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.735 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.735    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.849 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.849    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.162 f  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    25.043    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X56Y2          LUT6 (Prop_lut6_I2_O)        0.306    25.349 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.378    25.728    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.852 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.676    26.528    timerseg_driver/decimal_renderer/D_registers_q_reg[6][1]_1
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.124    26.652 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.425    27.077    L_reg/timerseg_OBUF[10]_inst_i_5_2
    SLICE_X58Y1          LUT6 (Prop_lut6_I3_O)        0.124    27.201 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.811    28.012    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.136 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.840    28.976    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y3          LUT4 (Prop_lut4_I3_O)        0.124    29.100 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.903    33.003    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    36.576 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    36.576    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.745ns  (logic 10.936ns (31.474%)  route 23.809ns (68.526%))
  Logic Levels:           32  (CARRY4=8 LUT2=4 LUT3=1 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.569     1.569    L_reg/clk_out1
    SLICE_X54Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.478     2.047 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=13, routed)          1.003     3.051    L_reg/Q[5]
    SLICE_X54Y7          LUT3 (Prop_lut3_I0_O)        0.298     3.349 r  L_reg/L_68267c28_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           1.167     4.515    L_reg/L_68267c28_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I1_O)        0.124     4.639 r  L_reg/L_68267c28_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.835     5.475    L_reg/L_68267c28_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.599 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=3, routed)           0.751     6.349    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X55Y6          LUT4 (Prop_lut4_I2_O)        0.150     6.499 r  L_reg/L_68267c28_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.835     7.334    L_reg/L_68267c28_remainder0__0_carry_i_9__1_n_0
    SLICE_X54Y4          LUT4 (Prop_lut4_I2_O)        0.332     7.666 r  L_reg/L_68267c28_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     7.666    timerseg_driver/decimal_renderer/i__carry_i_22__3_0[1]
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.199 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.199    timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.316 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.316    timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.555 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.835     9.390    L_reg/L_68267c28_remainder0_6[10]
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.301     9.691 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=5, routed)           1.080    10.771    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.150    10.921 r  L_reg/i__carry_i_21__4/O
                         net (fo=6, routed)           1.189    12.111    L_reg/i__carry_i_21__4_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I0_O)        0.328    12.439 r  L_reg/i__carry_i_12__4/O
                         net (fo=5, routed)           1.032    13.471    L_reg/i__carry_i_12__4_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I3_O)        0.124    13.595 r  L_reg/i__carry_i_30/O
                         net (fo=2, routed)           0.830    14.425    L_reg/i__carry_i_30_n_0
    SLICE_X55Y5          LUT2 (Prop_lut2_I0_O)        0.124    14.549 r  L_reg/i__carry_i_16__3/O
                         net (fo=3, routed)           0.970    15.520    L_reg/i__carry_i_16__3_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I1_O)        0.124    15.644 r  L_reg/i__carry__0_i_8__3/O
                         net (fo=1, routed)           0.000    15.644    timerseg_driver/decimal_renderer/i__carry__0_i_12__2_0[0]
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.176 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.176    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.489 f  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.035    17.524    L_reg/L_68267c28_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X56Y3          LUT5 (Prop_lut5_I1_O)        0.306    17.830 f  L_reg/i__carry__0_i_15__2/O
                         net (fo=1, routed)           0.466    18.296    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I4_O)        0.124    18.420 f  L_reg/i__carry__0_i_9__2/O
                         net (fo=8, routed)           1.295    19.715    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124    19.839 f  L_reg/i__carry_i_20__3/O
                         net (fo=10, routed)          1.176    21.014    L_reg/i__carry_i_20__3_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.124    21.138 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.667    21.805    L_reg/i__carry_i_23__1_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I1_O)        0.124    21.929 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           0.768    22.697    L_reg/i__carry_i_14__2_n_0
    SLICE_X56Y0          LUT2 (Prop_lut2_I1_O)        0.124    22.821 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.407    23.228    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24[0]
    SLICE_X57Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.735 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.735    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.849 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.849    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.162 r  timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    25.043    timerseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X56Y2          LUT6 (Prop_lut6_I2_O)        0.306    25.349 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.378    25.728    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.852 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.811    26.663    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I1_O)        0.124    26.787 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.647    27.434    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    27.558 r  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=1, routed)           0.661    28.219    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.343 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.799    29.142    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y3          LUT4 (Prop_lut4_I1_O)        0.153    29.295 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.290    32.585    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    36.315 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    36.315    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.154ns  (logic 11.797ns (34.540%)  route 22.357ns (65.460%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT4=6 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.635     1.635    L_reg/clk_out1
    SLICE_X59Y9          FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.456     2.091 r  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=16, routed)          1.450     3.541    L_reg/M_bseg_driver_value[6]
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.152     3.693 f  L_reg/L_68267c28_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.441     4.134    L_reg/L_68267c28_remainder0__0_carry_i_20__0_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I1_O)        0.326     4.460 f  L_reg/L_68267c28_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.817     5.277    L_reg/L_68267c28_remainder0__0_carry_i_13_n_0
    SLICE_X58Y9          LUT2 (Prop_lut2_I1_O)        0.152     5.429 r  L_reg/L_68267c28_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           1.097     6.527    L_reg/L_68267c28_remainder0__0_carry_i_11_n_0
    SLICE_X58Y9          LUT4 (Prop_lut4_I0_O)        0.360     6.887 r  L_reg/L_68267c28_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.914     7.801    L_reg/L_68267c28_remainder0__0_carry_i_9__0_n_0
    SLICE_X59Y8          LUT4 (Prop_lut4_I2_O)        0.326     8.127 r  L_reg/L_68267c28_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.127    bseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.677 r  bseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.677    bseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.791 r  bseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.791    bseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.030 r  bseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.015    10.044    L_reg/L_68267c28_remainder0_4[10]
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.302    10.346 r  L_reg/i__carry__0_i_19/O
                         net (fo=5, routed)           0.623    10.970    L_reg/i__carry__0_i_19_n_0
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.150    11.120 r  L_reg/i__carry_i_18__1/O
                         net (fo=10, routed)          1.036    12.156    L_reg/i__carry_i_18__1_n_0
    SLICE_X62Y8          LUT5 (Prop_lut5_I3_O)        0.352    12.508 f  L_reg/i__carry_i_20__2/O
                         net (fo=3, routed)           0.826    13.334    L_reg/i__carry_i_20__2_n_0
    SLICE_X62Y7          LUT4 (Prop_lut4_I0_O)        0.326    13.660 r  L_reg/i__carry_i_12__1/O
                         net (fo=5, routed)           0.989    14.650    L_reg/i__carry_i_12__1_n_0
    SLICE_X61Y6          LUT4 (Prop_lut4_I0_O)        0.152    14.802 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=2, routed)           1.004    15.806    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.332    16.138 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    16.138    bseg_driver/decimal_renderer/i__carry__0_i_13__2_0[2]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.536 r  bseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.536    bseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.849 r  bseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.962    17.811    L_reg/L_68267c28_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X65Y7          LUT5 (Prop_lut5_I1_O)        0.306    18.117 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=1, routed)           0.264    18.381    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.124    18.505 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=9, routed)           0.784    19.289    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.124    19.413 r  L_reg/i__carry_i_23__3/O
                         net (fo=11, routed)          1.022    20.434    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y4          LUT5 (Prop_lut5_I4_O)        0.152    20.586 f  L_reg/i__carry_i_22__0/O
                         net (fo=2, routed)           0.830    21.417    L_reg/i__carry_i_22__0_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I2_O)        0.326    21.743 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.857    22.600    L_reg/i__carry_i_12__2_n_0
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.153    22.753 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.662    23.414    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16[0]
    SLICE_X64Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    24.137 r  bseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.137    bseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.460 r  bseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.803    25.263    bseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X65Y6          LUT6 (Prop_lut6_I0_O)        0.306    25.569 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.707    26.276    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X63Y6          LUT6 (Prop_lut6_I0_O)        0.124    26.400 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.718    27.119    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X62Y6          LUT2 (Prop_lut2_I0_O)        0.124    27.243 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.678    27.921    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124    28.045 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.815    28.860    bseg_driver/decimal_renderer/bseg[3]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.152    29.012 r  bseg_driver/decimal_renderer/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.042    32.053    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.736    35.789 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    35.789    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.147ns  (logic 11.927ns (34.930%)  route 22.219ns (65.070%))
  Logic Levels:           31  (CARRY4=7 LUT2=5 LUT4=6 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.635     1.635    L_reg/clk_out1
    SLICE_X59Y9          FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.456     2.091 r  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=16, routed)          1.450     3.541    L_reg/M_bseg_driver_value[6]
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.152     3.693 f  L_reg/L_68267c28_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.441     4.134    L_reg/L_68267c28_remainder0__0_carry_i_20__0_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I1_O)        0.326     4.460 f  L_reg/L_68267c28_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.817     5.277    L_reg/L_68267c28_remainder0__0_carry_i_13_n_0
    SLICE_X58Y9          LUT2 (Prop_lut2_I1_O)        0.152     5.429 r  L_reg/L_68267c28_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           1.097     6.527    L_reg/L_68267c28_remainder0__0_carry_i_11_n_0
    SLICE_X58Y9          LUT4 (Prop_lut4_I0_O)        0.360     6.887 r  L_reg/L_68267c28_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.914     7.801    L_reg/L_68267c28_remainder0__0_carry_i_9__0_n_0
    SLICE_X59Y8          LUT4 (Prop_lut4_I2_O)        0.326     8.127 r  L_reg/L_68267c28_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.127    bseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.677 r  bseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.677    bseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.791 r  bseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.791    bseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.030 r  bseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.015    10.044    L_reg/L_68267c28_remainder0_4[10]
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.302    10.346 r  L_reg/i__carry__0_i_19/O
                         net (fo=5, routed)           0.623    10.970    L_reg/i__carry__0_i_19_n_0
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.150    11.120 r  L_reg/i__carry_i_18__1/O
                         net (fo=10, routed)          1.036    12.156    L_reg/i__carry_i_18__1_n_0
    SLICE_X62Y8          LUT5 (Prop_lut5_I3_O)        0.352    12.508 f  L_reg/i__carry_i_20__2/O
                         net (fo=3, routed)           0.826    13.334    L_reg/i__carry_i_20__2_n_0
    SLICE_X62Y7          LUT4 (Prop_lut4_I0_O)        0.326    13.660 r  L_reg/i__carry_i_12__1/O
                         net (fo=5, routed)           0.989    14.650    L_reg/i__carry_i_12__1_n_0
    SLICE_X61Y6          LUT4 (Prop_lut4_I0_O)        0.152    14.802 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=2, routed)           1.004    15.806    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.332    16.138 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    16.138    bseg_driver/decimal_renderer/i__carry__0_i_13__2_0[2]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.536 r  bseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.536    bseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.849 r  bseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.962    17.811    L_reg/L_68267c28_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X65Y7          LUT5 (Prop_lut5_I1_O)        0.306    18.117 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=1, routed)           0.264    18.381    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.124    18.505 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=9, routed)           0.784    19.289    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.124    19.413 r  L_reg/i__carry_i_23__3/O
                         net (fo=11, routed)          1.022    20.434    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y4          LUT5 (Prop_lut5_I4_O)        0.152    20.586 f  L_reg/i__carry_i_22__0/O
                         net (fo=2, routed)           0.830    21.417    L_reg/i__carry_i_22__0_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I2_O)        0.326    21.743 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.857    22.600    L_reg/i__carry_i_12__2_n_0
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.153    22.753 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.662    23.414    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_16[0]
    SLICE_X64Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723    24.137 r  bseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.137    bseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.460 r  bseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.803    25.263    bseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X65Y6          LUT6 (Prop_lut6_I0_O)        0.306    25.569 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.707    26.276    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X63Y6          LUT6 (Prop_lut6_I0_O)        0.124    26.400 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.718    27.119    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X62Y6          LUT2 (Prop_lut2_I0_O)        0.124    27.243 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.291    27.533    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124    27.657 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.162    27.819    L_reg/bseg_OBUF[3]_inst_i_1_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I5_O)        0.124    27.943 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.875    28.818    bseg_driver/decimal_renderer/bseg[10]
    SLICE_X65Y6          LUT4 (Prop_lut4_I1_O)        0.153    28.971 r  bseg_driver/decimal_renderer/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.070    32.041    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.741    35.782 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    35.782    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.035ns  (logic 10.548ns (30.993%)  route 23.487ns (69.007%))
  Logic Levels:           29  (CARRY4=5 LUT2=4 LUT4=6 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.632     1.632    L_reg/clk_out1
    SLICE_X59Y13         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.456     2.088 r  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=15, routed)          2.154     4.242    L_reg/M_aseg_driver_value[6]
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     4.366 r  L_reg/L_68267c28_remainder0__0_carry__1_i_8/O
                         net (fo=5, routed)           1.124     5.490    L_reg/L_68267c28_remainder0__0_carry__1_i_8_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.614 f  L_reg/L_68267c28_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.830     6.444    L_reg/L_68267c28_remainder0__0_carry_i_12_n_0
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.124     6.568 f  L_reg/L_68267c28_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.169     6.737    L_reg/L_68267c28_remainder0__0_carry_i_14_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I3_O)        0.124     6.861 r  L_reg/L_68267c28_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.459     8.320    L_reg/L_68267c28_remainder0__0_carry_i_10_n_0
    SLICE_X58Y19         LUT2 (Prop_lut2_I1_O)        0.152     8.472 r  L_reg/L_68267c28_remainder0__0_carry__1_i_2/O
                         net (fo=1, routed)           0.741     9.213    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X57Y19         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764     9.977 f  aseg_driver/decimal_renderer/L_68267c28_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.026    11.003    L_reg/L_68267c28_remainder0[10]
    SLICE_X60Y18         LUT5 (Prop_lut5_I0_O)        0.302    11.305 f  L_reg/i__carry__1_i_13/O
                         net (fo=7, routed)           0.632    11.937    L_reg/i__carry__1_i_13_n_0
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.124    12.061 r  L_reg/i__carry_i_15__3/O
                         net (fo=8, routed)           0.989    13.050    L_reg/i__carry_i_15__3_n_0
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.174 r  L_reg/i__carry_i_14/O
                         net (fo=5, routed)           0.312    13.487    L_reg/i__carry_i_14_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I3_O)        0.124    13.611 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.445    14.056    L_reg/i__carry__0_i_16_n_0
    SLICE_X59Y16         LUT4 (Prop_lut4_I3_O)        0.124    14.180 r  L_reg/i__carry_i_18__4/O
                         net (fo=3, routed)           0.677    14.856    L_reg/i__carry_i_18__4_n_0
    SLICE_X59Y16         LUT2 (Prop_lut2_I0_O)        0.152    15.008 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.970    15.978    L_reg/i__carry_i_12_n_0
    SLICE_X59Y14         LUT4 (Prop_lut4_I1_O)        0.326    16.304 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    16.304    aseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.836 r  aseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.836    aseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.170 r  aseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.830    18.000    L_reg/L_68267c28_remainder0_inferred__1/i__carry__2[1]
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.303    18.303 r  L_reg/i__carry__0_i_17/O
                         net (fo=2, routed)           0.721    19.025    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11
    SLICE_X63Y14         LUT5 (Prop_lut5_I0_O)        0.124    19.149 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=4, routed)           1.227    20.376    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I0_O)        0.124    20.500 r  L_reg/i__carry__0_i_11/O
                         net (fo=6, routed)           0.845    21.344    L_reg/i__carry__0_i_11_n_0
    SLICE_X60Y13         LUT4 (Prop_lut4_I3_O)        0.148    21.492 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.850    22.343    L_reg/i__carry_i_13_n_0
    SLICE_X60Y14         LUT4 (Prop_lut4_I0_O)        0.328    22.671 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.521    23.192    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_0[0]
    SLICE_X61Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.718 r  aseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.718    aseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.031 f  aseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.881    24.912    aseg_driver/decimal_renderer/L_68267c28_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.306    25.218 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.378    25.597    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124    25.721 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.652    26.373    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X62Y15         LUT2 (Prop_lut2_I1_O)        0.124    26.497 r  L_reg/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.679    27.175    L_reg/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.299 r  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.416    27.715    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I5_O)        0.124    27.839 f  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.200    29.039    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.152    29.191 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.758    31.949    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.718    35.667 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    35.667    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     1.081    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.303 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.303    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     1.064    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     2.340 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.340    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.396ns (77.254%)  route 0.411ns (22.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.411     1.167    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.399 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.399    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     1.180    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.405 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.405    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     1.154    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     2.435 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.435    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.416ns (73.935%)  route 0.499ns (26.065%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.594     0.594    cond_butt_next_play/clk_out1
    SLICE_X63Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109     0.844    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X62Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.889 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.390     1.279    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.509 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.509    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1484310582[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.421ns (73.652%)  route 0.508ns (26.348%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    forLoop_idx_0_1484310582[0].cond_butt_sel_desel/clk_out1
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_1484310582[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  forLoop_idx_0_1484310582[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109     0.843    forLoop_idx_0_1484310582[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.045     0.888 r  forLoop_idx_0_1484310582[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.399     1.287    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.521 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.521    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1484310582[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.438ns (73.846%)  route 0.509ns (26.154%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.593     0.593    forLoop_idx_0_1484310582[1].cond_butt_sel_desel/clk_out1
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_1484310582[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  forLoop_idx_0_1484310582[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     0.851    forLoop_idx_0_1484310582[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.896 r  forLoop_idx_0_1484310582[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.415     1.311    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.541 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.541    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.430ns (62.967%)  route 0.841ns (37.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.562     0.562    display/clk_out1
    SLICE_X37Y7          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.841     1.544    mattop_OBUF[2]
    N6                   OBUF (Prop_obuf_I_O)         1.289     2.833 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.833    mattop[2]
    N6                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.432ns (62.196%)  route 0.870ns (37.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.562     0.562    display/clk_out1
    SLICE_X37Y7          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.870     1.573    mattop_OBUF[1]
    M6                   OBUF (Prop_obuf_I_O)         1.291     2.864 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.864    mattop[1]
    M6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2097383338[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.252ns  (logic 1.619ns (30.819%)  route 3.633ns (69.181%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.633     5.128    forLoop_idx_0_2097383338[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X44Y38         LUT1 (Prop_lut1_I0_O)        0.124     5.252 r  forLoop_idx_0_2097383338[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     5.252    forLoop_idx_0_2097383338[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X44Y38         FDRE                                         r  forLoop_idx_0_2097383338[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.445     1.445    forLoop_idx_0_2097383338[2].cond_butt_dirs/sync/clk_out1
    SLICE_X44Y38         FDRE                                         r  forLoop_idx_0_2097383338[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2097383338[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 1.615ns (32.915%)  route 3.292ns (67.085%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.292     4.782    forLoop_idx_0_2097383338[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X44Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.906 r  forLoop_idx_0_2097383338[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.906    forLoop_idx_0_2097383338[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X44Y38         FDRE                                         r  forLoop_idx_0_2097383338[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.445     1.445    forLoop_idx_0_2097383338[1].cond_butt_dirs/sync/clk_out1
    SLICE_X44Y38         FDRE                                         r  forLoop_idx_0_2097383338[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.503ns  (logic 1.617ns (35.919%)  route 2.885ns (64.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.885     4.379    forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X48Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.503 r  forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.503    forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X48Y35         FDRE                                         r  forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.446     1.446    forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/clk_out1
    SLICE_X48Y35         FDRE                                         r  forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2097383338[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.625ns (38.257%)  route 2.622ns (61.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.622     4.123    forLoop_idx_0_2097383338[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     4.247 r  forLoop_idx_0_2097383338[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.247    forLoop_idx_0_2097383338[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_2097383338[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.507     1.507    forLoop_idx_0_2097383338[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_2097383338[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.628ns (38.479%)  route 2.603ns (61.521%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.064     3.568    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.692 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.230    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.454ns  (logic 1.622ns (46.980%)  route 1.831ns (53.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.831     3.330    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.454 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.454    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         1.510     1.510    cond_butt_next_play/sync/clk_out1
    SLICE_X62Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1484310582[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.307ns (35.866%)  route 0.549ns (64.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.549     0.811    forLoop_idx_0_1484310582[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.856 r  forLoop_idx_0_1484310582[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.856    forLoop_idx_0_1484310582[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1484310582[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    forLoop_idx_0_1484310582[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1484310582[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1484310582[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.300ns (32.636%)  route 0.618ns (67.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.618     0.873    forLoop_idx_0_1484310582[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.918 r  forLoop_idx_0_1484310582[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.918    forLoop_idx_0_1484310582[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1484310582[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    forLoop_idx_0_1484310582[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1484310582[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.311ns (30.499%)  route 0.709ns (69.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.709     0.975    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.020 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.020    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.864     0.864    cond_butt_next_play/sync/clk_out1
    SLICE_X62Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.316ns (23.772%)  route 1.015ns (76.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.831     1.103    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.148 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.331    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2097383338[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.313ns (22.749%)  route 1.064ns (77.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.064     1.333    forLoop_idx_0_2097383338[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.378 r  forLoop_idx_0_2097383338[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.378    forLoop_idx_0_2097383338[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_2097383338[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.862     0.862    forLoop_idx_0_2097383338[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_2097383338[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.306ns (20.290%)  route 1.202ns (79.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.202     1.464    forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X48Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.509 r  forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.509    forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X48Y35         FDRE                                         r  forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=365, routed)         0.831     0.831    forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/clk_out1
    SLICE_X48Y35         FDRE                                         r  forLoop_idx_0_2097383338[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





