INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/new/ALU_v1.1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_v1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/eight_bit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'eight_bit_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/four_to_one_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'four_to_one_MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/sources_1/imports/new/two_to_one_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_to_one_MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sim_1/imports/new/TOP_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_tb'
