   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"can.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  19              		.align	1
  20              		.p2align 4,,15
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	__NVIC_EnableIRQ:
  26              	.LFB108:
  27              		.file 1 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\cmsis\\core\\i
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**************************************************************************//**
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * @file     core_cm7.h
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * @version  V5.1.6
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * @date     04. June 2021
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  ******************************************************************************/
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * not use this file except in compliance with the License.
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * You may obtain a copy of the License at
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * See the License for the specific language governing permissions and
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  * limitations under the License.
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if   defined ( __ICCARM__ )
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined (__clang__)
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #pragma clang system_header   /* treat file as system include file */
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifndef __CORE_CM7_H_GENERIC
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CORE_CM7_H_GENERIC
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #include <stdint.h>
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef __cplusplus
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  extern "C" {
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****      Function definitions in header files are used to allow 'inlining'.
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****      Unions are used for effective representation of core registers.
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****      Function-like macros are used to allow more efficient code.
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*******************************************************************************
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *                 CMSIS definitions
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  ******************************************************************************/
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup Cortex_M7
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #include "cmsis_version.h"
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* CMSIS CM7 definitions */
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:1
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                                     __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __NVIC_PRIO_BITS        4    
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef enum {
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   NonMaskableInt_IRQn         = -14,
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HardFault_IRQn              = -13,
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MemoryManagement_IRQn       = -12,
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   BusFault_IRQn               = -11,
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   UsageFault_IRQn             = -10,
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SVCall_IRQn                 = -5,
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DebugMonitor_IRQn           = -4,
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   PendSV_IRQn                 = -2,
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SysTick_IRQn                = -1,
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /********* SR5E1 specific interrupt handler *************/
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   WWDG_IRQn                    = 0,
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   RTC_ALARM_IRQn               = 1,
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   RTC_WKPU_IRQn                = 3,
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   FLASH_IRQn                   = 4,
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   RCC_IRQn                     = 5,
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI0_IRQn                   = 6,
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI1_IRQn                   = 7,
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI2_IRQn                   = 8,
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI3_IRQn                   = 9,
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI4_IRQn                   = 10,
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM0_IRQn            = 11,
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM1_IRQn            = 12,
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM2_IRQn            = 13,
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM3_IRQn            = 14,
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM4_IRQn            = 15,
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM5_IRQn            = 16,
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM6_IRQn            = 17,
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA1_STREAM7_IRQn            = 18,
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM15_IRQn                   = 19,
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM16_IRQn                   = 20,
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM1_BRK_IRQn                = 24,
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM1_UP_IRQn                 = 25,
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM1_TRG_COM_IRQn            = 26,
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM1_CC_IRQn                 = 27,
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM2_IRQn                    = 28,
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM3_IRQn                    = 29,
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM4_IRQn                    = 30,
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   I2C1_EV_IRQn                 = 31,
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   I2C1_ER_IRQn                 = 32,
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   I2C2_EV_IRQn                 = 33,
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   I2C2_ER_IRQn                 = 34,
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SPI1_IRQn                    = 35,
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SPI2_IRQn                    = 36,
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   UART1_IRQn                   = 37,
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   UART2_IRQn                   = 38,
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   UART3_IRQn                   = 39,
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI9_5_IRQn                 = 40,
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   EXTI15_10_IRQn               = 41,
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM8_BRK_IRQn                = 43,
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM8_UP_IRQn                 = 44,
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM8_TRG_COM_IRQn            = 45,
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM8_CC_IRQn                 = 46,
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM5_IRQn                    = 47,
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM6_IRQn                    = 48,
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM7_IRQn                    = 49,
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   TIM_TS_IRQn                  = 50,
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SPI3_IRQn                    = 51,
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SPI4_IRQn                    = 52,
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM0_IRQn            = 56,
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM1_IRQn            = 57,
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM2_IRQn            = 58,
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM3_IRQn            = 59,
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM4_IRQn            = 60,
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM5_IRQn            = 61,
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM6_IRQn            = 62,
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMA2_STREAM7_IRQn            = 63,
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DMAMUX1_OVR_IRQn             = 64,
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_MASTER_INT_IRQn       = 67,
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMA_INT_IRQn         = 68,
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMB_INT_IRQn         = 69,
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMC_INT_IRQn         = 70,
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMD_INT_IRQn         = 71,
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIME_INT_IRQn         = 72,
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIM_FLT_INT_IRQn      = 73,
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM1_TIMF_INT_IRQn         = 74,
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   FPU_IRQn                     = 81,
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_1_INT0_IRQn            = 84,
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_1_INT1_IRQn            = 85,
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MCAN_1_DMU_INT_IRQn          = 86,
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_2_INT0_IRQn            = 87,
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_2_INT1_IRQn            = 88,
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MCAN_2_DMU_INT_IRQn          = 89,
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_3_INT0_IRQn            = 90,
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_3_INT1_IRQn            = 91,
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MCAN_3_DMU_INT_IRQn          = 92,
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_4_INT0_IRQn            = 93,
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   M_CAN_4_INT1_IRQn            = 94,
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   MCAN_4_DMU_INT_IRQn          = 95,
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   CORDIC_IRQn                  = 96,
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HSEM_INT1_IRQn               = 98,
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HSEM_INT2_IRQn               = 99,
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_MASTER_INT_IRQn       = 104,
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMA_INT_IRQn         = 105,
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMB_INT_IRQn         = 106,
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMC_INT_IRQn         = 107,
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMD_INT_IRQn         = 108,
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIME_INT_IRQn         = 109,
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIM_FLT_INT_IRQn      = 110,
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HRTIM2_TIMF_INT_IRQn         = 111,
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   B_DAC1_IRQn                  = 120,
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DAC1_IRQn                    = 121,
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DAC2_IRQn                    = 122,
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DAC3_IRQn                    = 123,
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   DAC4_IRQn                    = 124,
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   COMP_1_2_IRQn                = 129,
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   COMP_3_4_IRQn                = 130,
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   COMP_5_6_IRQn                = 131,
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   COMP_7_8_IRQn                = 132,
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC1_IRQn                    = 137,
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC2_IRQn                    = 138,
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC3_IRQn                    = 139,
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC4_IRQn                    = 140,
 189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   ADC5_IRQn                    = 141,
 190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SD_ADC1_IRQn                 = 145,
 191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SD_ADC2_IRQn                 = 146,
 192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   CORE2_SEV_IRQn               = 150,
 193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   CORE1_SEV_IRQn               = 151,
 194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   FCCU_INT_IRQn                = 154,
 195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   STCU_INT_IRQn                = 156, /* reserved? */
 196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   PMC_DIG_IRQn                 = 160,
 197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HSM2HST0_15_IRQn             = 164,
 198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   HSM2HST16_31_IRQn            = 165,
 199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   JDC_IRQn                     = 168
 200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } IRQn_Type;
 201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __FPU_PRESENT 1
 204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /** __FPU_USED indicates whether an FPU is used or not.
 205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
 207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined ( __CC_ARM )
 208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __TARGET_FPU_VFP
 209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __ARM_FP
 221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __GNUC__ )
 232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __ICCARM__ )
 244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __ARMVFP__
 245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __TI_ARM__ )
 256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __TI_VFP_SUPPORT__
 257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __TASKING__ )
 268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if defined __FPU_VFP__
 269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #elif defined ( __CSMC__ )
 280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #if ( __CSMC__ & 0x400U)
 281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       1U
 283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #else
 284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****       #define __FPU_USED       0U
 286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #endif
 287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #else
 288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_USED         0U
 289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef __cplusplus
 297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
 298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif /* __CORE_CM7_H_GENERIC */
 301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifndef __CMSIS_GENERIC
 303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifndef __CORE_CM7_H_DEPENDANT
 305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define __CORE_CM7_H_DEPENDANT
 306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef __cplusplus
 308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  extern "C" {
 309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* check device defines and use defaults */
 312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined __CHECK_DEVICE_DEFINES
 313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __CM7_REV
 314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __CM7_REV               0x0000U
 315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__CM7_REV not defined in device header file; using default!"
 316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __FPU_PRESENT
 319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __FPU_PRESENT             0U
 320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __MPU_PRESENT
 324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __MPU_PRESENT             0U
 325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __ICACHE_PRESENT
 329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __ICACHE_PRESENT          0U
 330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __DCACHE_PRESENT
 334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __DCACHE_PRESENT          0U
 335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __DTCM_PRESENT
 339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __DTCM_PRESENT            0U
 340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__DTCM_PRESENT        not defined in device header file; using default!"
 341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __VTOR_PRESENT
 344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __VTOR_PRESENT             1U
 345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __NVIC_PRIO_BITS
 349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __NVIC_PRIO_BITS          3U
 350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef __Vendor_SysTickConfig
 354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define __Vendor_SysTickConfig    0U
 355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
 357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* IO definitions (access restrictions to peripheral registers) */
 360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     <strong>IO Type Qualifiers</strong> are used
 364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     \li to specify the access to peripheral variables.
 365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     \li for automatic generation of peripheral register debug information.
 366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
 367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef __cplusplus
 368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #else
 370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
 372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* following defines should be used for structure members */
 376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group Cortex_M7 */
 381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*******************************************************************************
 385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *                 Register Abstraction
 386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   Core Register contain:
 387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core Register
 388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core NVIC Register
 389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core SCB Register
 390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core SysTick Register
 391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core Debug Register
 392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core MPU Register
 393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core FPU Register
 394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  ******************************************************************************/
 395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
 399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup    CMSIS_core_register
 402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief      Core Register type definitions.
 404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
 405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef union
 411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   struct
 413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
 414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } APSR_Type;
 425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* APSR Register Definitions */
 427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef union
 450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   struct
 452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
 453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } IPSR_Type;
 458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* IPSR Register Definitions */
 460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef union
 468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   struct
 470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
 471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } xPSR_Type;
 486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* xPSR Register Definitions */
 488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Union type to access the Control Registers (CONTROL).
 521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef union
 523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   struct
 525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
 526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } CONTROL_Type;
 533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* CONTROL Register Definitions */
 535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_CORE */
 545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup    CMSIS_core_register
 549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief      Type definitions for the NVIC Registers
 551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
 552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
 558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[24U];
 561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED1[24U];
 563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED2[24U];
 565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[24U];
 567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED4[56U];
 569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED5[644U];
 571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }  NVIC_Type;
 573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Software Triggered Interrupt Register Definitions */
 575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_NVIC */
 579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
 583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the System Control Block Registers
 585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
 586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
 589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the System Control Block (SCB).
 590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
 591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
 592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[1U];
 613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[93U];
 619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED4[15U];
 621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED5[1U];
 625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED6[1U];
 627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All 
 636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED7[5U];
 637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memo
 638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Cont
 639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
 640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
 641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
 642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED8[1U];
 643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Regis
 644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } SCB_Type;
 645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB CPUID Register Definitions */
 647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Interrupt Control State Register Definitions */
 663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Vector Table Offset Register Definitions */
 694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB System Control Register Definitions */
 720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Configuration Control Register Definitions */
 730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_BP_Pos                      18U                                           /*!< SCB 
 731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_IC_Pos                      17U                                           /*!< SCB 
 734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_DC_Pos                      16U                                           /*!< SCB 
 737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB System Handler Control and State Register Definitions */
 758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Configurable Fault Status Register Definitions */
 801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Hard Fault Status Register Definitions */
 871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Debug Fault Status Register Definitions */
 881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 885:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 886:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 887:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 888:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 889:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 890:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 891:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 892:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 893:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 894:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 895:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 896:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Cache Level ID Register Definitions */
 897:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 898:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 899:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 900:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 901:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 902:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 903:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Cache Type Register Definitions */
 904:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 905:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 906:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 907:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 908:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 909:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 910:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 911:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 912:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 913:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 914:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 915:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 916:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 917:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 918:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 919:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Cache Size ID Register Definitions */
 920:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 921:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 922:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 923:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 924:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 925:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 926:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 927:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 928:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 929:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 930:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 931:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 932:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 933:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 934:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 935:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 936:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 937:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 938:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 939:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 940:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 941:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Cache Size Selection Register Definitions */
 942:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 943:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 944:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 945:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 946:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 947:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 948:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB Software Triggered Interrupt Register Definitions */
 949:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 950:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 951:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 952:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 953:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 954:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 955:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 956:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 957:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 958:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 959:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 960:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 961:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 962:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 963:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 964:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 965:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 966:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 967:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 968:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 969:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 970:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 971:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 972:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 973:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Instruction Tightly-Coupled Memory Control Register Definitions */
 974:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB 
 975:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB 
 976:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 977:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB 
 978:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB 
 979:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 980:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB 
 981:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB 
 982:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 983:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB 
 984:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB 
 985:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 986:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Data Tightly-Coupled Memory Control Register Definitions */
 987:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB 
 988:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB 
 989:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 990:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB 
 991:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB
 992:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 993:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB 
 994:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB 
 995:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 996:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB 
 997:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB 
 998:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
 999:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* AHBP Control Register Definitions */
1000:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB 
1001:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB 
1002:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1003:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB 
1004:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB 
1005:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1006:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* L1 Cache Control Register Definitions */
1007:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB 
1008:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB 
1009:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1010:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_ECCEN_Pos                  1U                                            /*!< \dep
1011:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< \dep
1012:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1013:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_ECCDIS_Pos                 1U                                            /*!< SCB 
1014:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_ECCDIS_Msk                (1UL << SCB_CACR_ECCDIS_Pos)                   /*!< SCB 
1015:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1016:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB 
1017:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB 
1018:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1019:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* AHBS Control Register Definitions */
1020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB 
1021:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBSCR_INITCOUNT_Pos)           /*!< SCB 
1022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1023:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB 
1024:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBSCR_TPRI_Pos)               /*!< SCB 
1025:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1026:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB 
1027:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBSCR_CTL_Pos*/)                /*!< SCB 
1028:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1029:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Auxiliary Bus Fault Status Register Definitions */
1030:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB 
1031:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB 
1032:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1033:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB 
1034:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB 
1035:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1036:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB 
1037:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB 
1038:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB 
1040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB 
1041:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB 
1043:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB 
1044:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1045:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB 
1046:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB 
1047:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1048:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_SCB */
1049:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1050:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1051:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1052:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1053:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
1054:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
1055:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1056:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1057:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1058:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1059:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
1060:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1061:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1062:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1063:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[1U];
1064:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
1065:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
1066:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } SCnSCB_Type;
1067:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1068:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Interrupt Controller Type Register Definitions */
1069:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
1070:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
1071:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1072:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Auxiliary Control Register Definitions */
1073:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Pos         26U                                         /*!< ACTLR: 
1074:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Msk         (1UL << SCnSCB_ACTLR_DISDYNADD_Pos)         /*!< ACTLR: 
1075:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1076:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Pos         21U                                         /*!< ACTLR: 
1077:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Msk         (0x1FUL << SCnSCB_ACTLR_DISISSCH1_Pos)      /*!< ACTLR: 
1078:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1079:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Pos             16U                                         /*!< ACTLR: 
1080:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Msk             (0x1FUL << SCnSCB_ACTLR_DISDI_Pos)          /*!< ACTLR: 
1081:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1082:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Pos     15U                                         /*!< ACTLR: 
1083:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Msk     (1UL << SCnSCB_ACTLR_DISCRITAXIRUR_Pos)     /*!< ACTLR: 
1084:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1085:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Pos      14U                                         /*!< ACTLR: 
1086:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Msk      (1UL << SCnSCB_ACTLR_DISBTACALLOC_Pos)      /*!< ACTLR: 
1087:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1088:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Pos       13U                                         /*!< ACTLR: 
1089:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Msk       (1UL << SCnSCB_ACTLR_DISBTACREAD_Pos)       /*!< ACTLR: 
1090:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1091:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: 
1092:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: 
1093:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1094:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: 
1095:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: 
1096:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1097:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: 
1098:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: 
1099:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
1101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
1102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
1104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
1105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_SCnotSCB */
1107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
1112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the System Timer Registers.
1113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the System Timer (SysTick).
1118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
1122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
1123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
1124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
1125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } SysTick_Type;
1126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SysTick Control / Status Register Definitions */
1128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
1129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
1130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
1132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
1133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
1135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
1136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
1138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
1139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SysTick Reload Register Definitions */
1141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
1142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
1143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SysTick Current Register Definitions */
1145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
1146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
1147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* SysTick Calibration Register Definitions */
1149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
1150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
1151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
1153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
1156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
1157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_SysTick */
1159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  union
1174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
1175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[864U];
1180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED1[15U];
1182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED2[15U];
1184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[32U];
1186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED4[43U];
1187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED5[6U];
1190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } ITM_Type;
1203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ITM Trace Privilege Register Definitions */
1205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ITM Trace Control Register Definitions */
1209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
1213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
1214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
1219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
1220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ITM Lock Status Register Definitions */
1237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@}*/ /* end of group CMSIS_ITM */
1247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
1271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[1U];
1273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
1275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED1[1U];
1277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
1279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED2[1U];
1281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
1283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[981U];
1285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
1286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } DWT_Type;
1288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Control Register Definitions */
1290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT CPI Count Register Definitions */
1345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Exception Overhead Count Register Definitions */
1349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Sleep Count Register Definitions */
1353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT LSU Count Register Definitions */
1357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Folded-instruction Count Register Definitions */
1361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Comparator Mask Register Definitions */
1365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* DWT Comparator Function Register Definitions */
1369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@}*/ /* end of group CMSIS_DWT */
1397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[2U];
1414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED1[55U];
1416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED2[131U];
1418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED3[759U];
1422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED4[1U];
1426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED5[39U];
1430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED7[8U];
1433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } TPI_Type;
1436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Selected Pin Protocol Register Definitions */
1442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Formatter and Flush Status Register Definitions */
1446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Formatter and Flush Control Register Definitions */
1459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI TRIGGER Register Definitions */
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI ITATBCTR2 Register Definitions */
1492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI ITATBCTR0 Register Definitions */
1521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI Integration Mode Control Register Definitions */
1528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI DEVID Register Definitions */
1532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* TPI DEVTYPE Register Definitions */
1551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@}*/ /* end of group CMSIS_TPI */
1558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } MPU_Type;
1585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_RALIASES                  4U
1587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Type Register Definitions */
1589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Control Register Definitions */
1599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Region Number Register Definitions */
1609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Region Base Address Register Definitions */
1613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* MPU Region Attribute and Size Register Definitions */
1623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_MPU */
1654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****         uint32_t RESERVED0[1U];
1670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } FPU_Type;
1677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Floating-Point Context Control Register Definitions */
1679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Floating-Point Context Address Register Definitions */
1707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Floating-Point Default Status Control Register Definitions */
1711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Media and FP Feature Register 0 Definitions */
1724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Media and FP Feature Register 1 Definitions */
1749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Media and FP Feature Register 2 Definitions */
1762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_FPU */
1767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_core_register
1771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Type definitions for the Core Debug Registers
1773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** typedef struct
1780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
1781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** } CoreDebug_Type;
1786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Debug Halting Control and Status Register Definitions */
1788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Debug Core Register Selector Register Definitions */
1825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Debug Exception and Monitor Control Register Definitions */
1832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_CoreDebug */
1872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup    CMSIS_core_register
1876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param[in] field  Name of the register bit field.
1884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1885:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return           Masked and shifted value.
1886:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
1887:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1888:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1889:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1890:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1891:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param[in] field  Name of the register bit field.
1892:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1893:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return           Masked and shifted bit field value.
1894:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
1895:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1896:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1897:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} end of group CMSIS_core_bitfield */
1898:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1899:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1900:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1901:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup    CMSIS_core_register
1902:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup   CMSIS_core_base     Core Definitions
1903:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief      Definitions for base addresses, unions, and structures.
1904:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1905:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1906:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1907:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* Memory mapping of Core Hardware */
1908:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1909:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1910:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1911:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1912:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1913:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1914:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1915:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1916:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1917:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1918:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1919:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1920:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1921:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1922:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1923:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1924:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1925:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1926:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1927:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1928:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1929:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif
1930:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1931:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1932:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1933:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1934:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*@} */
1935:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1936:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1937:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1938:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /*******************************************************************************
1939:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  *                Hardware Abstraction Layer
1940:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   Core Function Interface contains:
1941:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core NVIC Functions
1942:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core SysTick Functions
1943:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core Debug Functions
1944:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   - Core Register Access Functions
1945:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  ******************************************************************************/
1946:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1947:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1948:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** */
1949:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1950:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1951:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1952:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* ##########################   NVIC functions  #################################### */
1953:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
1954:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
1955:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1956:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1957:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   @{
1958:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
1959:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1960:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef CMSIS_NVIC_VIRTUAL
1961:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1962:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1963:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
1964:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1965:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #else
1966:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1967:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1968:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1969:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1970:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1971:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1972:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1973:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1974:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetActive              __NVIC_GetActive
1975:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1976:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1977:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1978:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1979:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1980:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1981:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1982:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1983:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #endif
1984:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1985:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #else
1986:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_SetVector              __NVIC_SetVector
1987:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   #define NVIC_GetVector              __NVIC_GetVector
1988:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1989:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1990:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define NVIC_USER_IRQ_OFFSET          16
1991:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1992:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
1993:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1994:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1995:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1996:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1997:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1998:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1999:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
2000:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2001:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2002:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2003:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Set Priority Grouping
2004:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Sets the priority grouping field using the required unlock sequence.
2005:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
2006:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            Only values from 0..7 are used.
2007:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            In case of a conflict between priority grouping and available
2008:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2009:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      PriorityGroup  Priority grouping field.
2010:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2011:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
2012:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2013:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t reg_value;
2014:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
2015:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2016:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
2017:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
2018:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   reg_value  =  (reg_value                                   |
2019:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
2020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
2021:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   SCB->AIRCR =  reg_value;
2022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2023:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2024:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2025:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2026:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Priority Grouping
2027:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
2028:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
2029:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2030:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
2031:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2032:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
2033:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2034:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2035:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2036:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2037:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Enable Interrupt
2038:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
2039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2041:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
2043:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
  28              		.loc 1 2043 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              		.cfi_def_cfa_offset 8
  35 0002 0346     		mov	r3, r0
  36 0004 ADF80630 		strh	r3, [sp, #6]	@ movhi
2044:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
  37              		.loc 1 2044 6
  38 0008 BDF90630 		ldrsh	r3, [sp, #6]
  39 000c 002B     		cmp	r3, #0
  40 000e 0CDB     		blt	.L3
2045:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2046:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __COMPILER_BARRIER();
  41              		.loc 1 2046 5
2047:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  42              		.loc 1 2047 81
  43 0010 BDF80630 		ldrh	r3, [sp, #6]
  44 0014 03F01F02 		and	r2, r3, #31
  45              		.loc 1 2047 9
  46 0018 0549     		ldr	r1, .L4
  47              		.loc 1 2047 18
  48 001a BDF90630 		ldrsh	r3, [sp, #6]
  49              		.loc 1 2047 34
  50 001e 5B09     		lsrs	r3, r3, #5
  51              		.loc 1 2047 45
  52 0020 0120     		movs	r0, #1
  53 0022 00FA02F2 		lsl	r2, r0, r2
  54              		.loc 1 2047 43
  55 0026 41F82320 		str	r2, [r1, r3, lsl #2]
2048:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __COMPILER_BARRIER();
  56              		.loc 1 2048 5
  57              	.L3:
2049:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2050:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
  58              		.loc 1 2050 1
  59 002a 00BF     		nop
  60 002c 02B0     		add	sp, sp, #8
  61              		.cfi_def_cfa_offset 0
  62              		@ sp needed
  63 002e 7047     		bx	lr
  64              	.L5:
  65              		.align	2
  66              	.L4:
  67 0030 00E100E0 		.word	-536813312
  68              		.cfi_endproc
  69              	.LFE108:
  71              		.section	.text.__NVIC_DisableIRQ,"ax",%progbits
  72              		.align	1
  73              		.p2align 4,,15
  74              		.syntax unified
  75              		.thumb
  76              		.thumb_func
  78              	__NVIC_DisableIRQ:
  79              	.LFB110:
2051:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2052:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2053:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2054:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Interrupt Enable status
2055:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
2056:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2057:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             0  Interrupt is not enabled.
2058:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             1  Interrupt is enabled.
2059:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2060:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2061:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
2062:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2063:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2064:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2065:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2066:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2067:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2068:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2069:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return(0U);
2070:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2071:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2072:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2073:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2074:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2075:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Disable Interrupt
2076:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
2077:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2078:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2079:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2080:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
2081:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
  80              		.loc 1 2081 1
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 8
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		@ link register save eliminated.
  85 0000 82B0     		sub	sp, sp, #8
  86              		.cfi_def_cfa_offset 8
  87 0002 0346     		mov	r3, r0
  88 0004 ADF80630 		strh	r3, [sp, #6]	@ movhi
2082:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
  89              		.loc 1 2082 6
  90 0008 BDF90630 		ldrsh	r3, [sp, #6]
  91 000c 002B     		cmp	r3, #0
  92 000e 13DB     		blt	.L8
2083:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2084:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  93              		.loc 1 2084 81
  94 0010 BDF80630 		ldrh	r3, [sp, #6]
  95 0014 03F01F02 		and	r2, r3, #31
  96              		.loc 1 2084 9
  97 0018 0949     		ldr	r1, .L9
  98              		.loc 1 2084 18
  99 001a BDF90630 		ldrsh	r3, [sp, #6]
 100              		.loc 1 2084 34
 101 001e 5B09     		lsrs	r3, r3, #5
 102              		.loc 1 2084 45
 103 0020 0120     		movs	r0, #1
 104 0022 00FA02F2 		lsl	r2, r0, r2
 105              		.loc 1 2084 43
 106 0026 2033     		adds	r3, r3, #32
 107 0028 41F82320 		str	r2, [r1, r3, lsl #2]
 108              	.LBB6:
 109              	.LBB7:
 110              		.file 2 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\cmsis\\core\\i
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**************************************************************************//**
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * @version  V5.4.1
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * @date     27. May 2021
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  ******************************************************************************/
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /*
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  *
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  *
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  *
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * limitations under the License.
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __has_builtin
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __ASM
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __ASM                                  __asm
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __INLINE
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __INLINE                               inline
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __USED
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __WEAK
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __PACKED
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __ALIGNED
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __RESTRICT
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            in the used linker script.
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** {
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   typedef struct {
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     uint32_t const* src;
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     uint32_t* dest;
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     uint32_t  wlen;
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   } __copy_table_t;
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   typedef struct {
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     uint32_t* dest;
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     uint32_t  wlen;
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   } __zero_table_t;
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     }
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   }
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****     }
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   }
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   _start();
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** }
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** }
 202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   Access to dedicated instructions
 208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   @{
 209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** */
 210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #else
 219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #endif
 223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   No Operation
 226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Wait For Event
 239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Send Event
 247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            after the instruction has been completed.
 257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** {
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** }
 262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** /**
 265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****  */
 269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** {
 271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 111              		.loc 2 271 3
 112              		.syntax unified
 113              	@ 271 "d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_
 114 002c BFF34F8F 		dsb 0xF
 115              	@ 0 "" 2
 272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** }
 116              		.loc 2 272 1
 117              		.thumb
 118              		.syntax unified
 119 0030 00BF     		nop
 120              	.LBE7:
 121              	.LBE6:
 122              	.LBB8:
 123              	.LBB9:
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** }
 124              		.loc 2 260 3
 125              		.syntax unified
 126              	@ 260 "d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_
 127 0032 BFF36F8F 		isb 0xF
 128              	@ 0 "" 2
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\cmsis_gcc.h **** 
 129              		.loc 2 261 1
 130              		.thumb
 131              		.syntax unified
 132 0036 00BF     		nop
 133              	.L8:
 134              	.LBE9:
 135              	.LBE8:
2085:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __DSB();
2086:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     __ISB();
2087:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2088:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
 136              		.loc 1 2088 1
 137 0038 00BF     		nop
 138 003a 02B0     		add	sp, sp, #8
 139              		.cfi_def_cfa_offset 0
 140              		@ sp needed
 141 003c 7047     		bx	lr
 142              	.L10:
 143 003e 00BF     		.align	2
 144              	.L9:
 145 0040 00E100E0 		.word	-536813312
 146              		.cfi_endproc
 147              	.LFE110:
 149              		.section	.text.__NVIC_SetPriority,"ax",%progbits
 150              		.align	1
 151              		.p2align 4,,15
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 156              	__NVIC_SetPriority:
 157              	.LFB115:
2089:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2090:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2091:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2092:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Pending Interrupt
2093:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
2094:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2095:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             0  Interrupt status is not pending.
2096:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             1  Interrupt status is pending.
2097:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2098:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2099:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
2100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return(0U);
2108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Set Pending Interrupt
2114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
2115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
2119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Clear Pending Interrupt
2129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
2130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
2134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
2138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Get Active Interrupt
2144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
2145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             0  Interrupt status is not active.
2147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \return             1  Interrupt status is active.
2148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    IRQn must not be negative.
2149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
2151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
2152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     return(0U);
2159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
2161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** 
2163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** /**
2164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \brief   Set Interrupt Priority
2165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
2166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****            or negative to specify a processor exception.
2168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]      IRQn  Interrupt number.
2169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \param [in]  priority  Priority to set.
2170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   \note    The priority cannot be set for every processor exception.
2171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****  */
2172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
2173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** {
 158              		.loc 1 2173 1
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 8
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              		@ link register save eliminated.
 163 0000 82B0     		sub	sp, sp, #8
 164              		.cfi_def_cfa_offset 8
 165 0002 0346     		mov	r3, r0
 166 0004 0091     		str	r1, [sp]
 167 0006 ADF80630 		strh	r3, [sp, #6]	@ movhi
2174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
 168              		.loc 1 2174 6
 169 000a BDF90630 		ldrsh	r3, [sp, #6]
 170 000e 002B     		cmp	r3, #0
 171 0010 0ADB     		blt	.L12
2175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
 172              		.loc 1 2176 49
 173 0012 009B     		ldr	r3, [sp]
 174 0014 DAB2     		uxtb	r2, r3
 175              		.loc 1 2176 9
 176 0016 0C49     		ldr	r1, .L15
 177              		.loc 1 2176 15
 178 0018 BDF90630 		ldrsh	r3, [sp, #6]
 179              		.loc 1 2176 49
 180 001c 1201     		lsls	r2, r2, #4
 181 001e D2B2     		uxtb	r2, r2
 182              		.loc 1 2176 47
 183 0020 0B44     		add	r3, r3, r1
 184 0022 83F80023 		strb	r2, [r3, #768]
2177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   else
2179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   {
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
2182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h **** }
 185              		.loc 1 2182 1
 186 0026 0BE0     		b	.L14
 187              	.L12:
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 188              		.loc 1 2180 49
 189 0028 009B     		ldr	r3, [sp]
 190 002a DAB2     		uxtb	r2, r3
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 191              		.loc 1 2180 8
 192 002c 0749     		ldr	r1, .L15+4
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 193              		.loc 1 2180 33
 194 002e BDF80630 		ldrh	r3, [sp, #6]
 195 0032 03F00F03 		and	r3, r3, #15
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 196              		.loc 1 2180 41
 197 0036 043B     		subs	r3, r3, #4
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 198              		.loc 1 2180 49
 199 0038 1201     		lsls	r2, r2, #4
 200 003a D2B2     		uxtb	r2, r2
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\cmsis\core\include\core_cm7.h ****   }
 201              		.loc 1 2180 47
 202 003c 0B44     		add	r3, r3, r1
 203 003e 1A76     		strb	r2, [r3, #24]
 204              	.L14:
 205              		.loc 1 2182 1
 206 0040 00BF     		nop
 207 0042 02B0     		add	sp, sp, #8
 208              		.cfi_def_cfa_offset 0
 209              		@ sp needed
 210 0044 7047     		bx	lr
 211              	.L16:
 212 0046 00BF     		.align	2
 213              	.L15:
 214 0048 00E100E0 		.word	-536813312
 215 004c 00ED00E0 		.word	-536810240
 216              		.cfi_endproc
 217              	.LFE115:
 219              		.section	.text.irq_enable,"ax",%progbits
 220              		.align	1
 221              		.p2align 4,,15
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 226              	irq_enable:
 227              	.LFB398:
 228              		.file 3 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\irq\\include\\
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /****************************************************************************
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * terms SLA0098 at www.st.com.
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *****************************************************************************/
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @file    irq.h
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   IRQ module header file.
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @addtogroup PLATFORM
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @addtogroup IRQ
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @ingroup PLATFORM
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @{
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #ifndef _IRQ_H_
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define _IRQ_H_
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #include <platform.h>
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #include <core_cm7.h>
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #include <typedefs.h>
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Module constants.                                                         */
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @name    Interrupt priorities
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @{
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_0                      0U
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_1                      1U
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_2                      2U
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_3                      3U
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_4                      4U
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_5                      5U
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_6                      6U
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_7                      7U
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_8                      8U
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_9                      9U
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_10                     10U
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_11                     11U
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_12                     12U
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_13                     13U
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_14                     14U
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PRIORITY_15                     15U
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /** @} */
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Minimum interrupt priority.
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_MIN_PRIORITY                    IRQ_PRIORITY_15
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Maximum interrupt priority.
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_MAX_PRIORITY                    IRQ_PRIORITY_0
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Module pre-compile time settings.                                         */
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Derived constants and error checks.                                       */
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Module data structures and types.                                         */
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Module macros.                                                            */
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   IRQ prologue code.
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @details This macro must be inserted at the start of all IRQ handlers.
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_PROLOGUE()
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   IRQ epilogue code.
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @details This macro must be inserted at the end of all IRQ handlers.
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_EPILOGUE()
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   IRQ handler function declaration.
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @details This macro hides the details of an ISR function declaration.
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[in] id        a vector name as defined in @p vectors.s
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_HANDLER(id) void id(void)
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   IRQ handler function declaration.
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    IRQ handler is executed from ITCM.
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @details This macro hides the details of an ISR function declaration.
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[in] id        a vector name as defined in @p vectors.s
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_HANDLER_ITCM(id) void __attribute__((section(".itcm"))) id(void)
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Checks if a IRQ priority is valid.
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[in] prio      IRQ priority
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @retval              The function result.
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @retval false        invalid priority.
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @retval true         correct priority.
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** #define IRQ_IS_VALID_PRIORITY(prio) ((uint32_t)(prio) <= IRQ_PRIORITY_15)
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* External declarations.                                                    */
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /* Module inline functions.                                                  */
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /*===========================================================================*/
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Disables all interrupts
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    Disables all interrupts by clearing the I-bit in the CPSR register.
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @api
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** __STATIC_INLINE void irq_disable_all(void) {
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****     __disable_irq();
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** }
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Enables all interrupts
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    Enables all interrupts by setting the I-bit in the CPSR register.
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @api
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** __STATIC_INLINE void irq_enable_all(void) {
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****     __enable_irq();
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** }
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Enables specific interrupt.
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    Enables interrupt related to the interrupt identifier.
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[out] id       interrupt identifier
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @api
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** __STATIC_INLINE void irq_enable(IRQn_Type id) {
 229              		.loc 3 158 47
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 8
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233 0000 00B5     		push	{lr}
 234              		.cfi_def_cfa_offset 4
 235              		.cfi_offset 14, -4
 236 0002 83B0     		sub	sp, sp, #12
 237              		.cfi_def_cfa_offset 16
 238 0004 0346     		mov	r3, r0
 239 0006 ADF80630 		strh	r3, [sp, #6]	@ movhi
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****     NVIC_EnableIRQ(id);
 240              		.loc 3 160 5
 241 000a BDF90630 		ldrsh	r3, [sp, #6]
 242 000e 1846     		mov	r0, r3
 243 0010 FFF7FEFF 		bl	__NVIC_EnableIRQ
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** }
 244              		.loc 3 161 1
 245 0014 00BF     		nop
 246 0016 03B0     		add	sp, sp, #12
 247              		.cfi_def_cfa_offset 4
 248              		@ sp needed
 249 0018 5DF804FB 		ldr	pc, [sp], #4
 250              		.cfi_endproc
 251              	.LFE398:
 253              		.section	.text.irq_disable,"ax",%progbits
 254              		.align	1
 255              		.p2align 4,,15
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 260              	irq_disable:
 261              	.LFB399:
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Disables specific interrupt.
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    Disables interrupt related to the interrupt identifier.
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[out] id       interrupt identifier
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @api
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** __STATIC_INLINE void irq_disable(IRQn_Type id) {
 262              		.loc 3 171 48
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 8
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266 0000 00B5     		push	{lr}
 267              		.cfi_def_cfa_offset 4
 268              		.cfi_offset 14, -4
 269 0002 83B0     		sub	sp, sp, #12
 270              		.cfi_def_cfa_offset 16
 271 0004 0346     		mov	r3, r0
 272 0006 ADF80630 		strh	r3, [sp, #6]	@ movhi
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****     NVIC_DisableIRQ(id);
 273              		.loc 3 173 5
 274 000a BDF90630 		ldrsh	r3, [sp, #6]
 275 000e 1846     		mov	r0, r3
 276 0010 FFF7FEFF 		bl	__NVIC_DisableIRQ
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** }
 277              		.loc 3 174 1
 278 0014 00BF     		nop
 279 0016 03B0     		add	sp, sp, #12
 280              		.cfi_def_cfa_offset 4
 281              		@ sp needed
 282 0018 5DF804FB 		ldr	pc, [sp], #4
 283              		.cfi_endproc
 284              	.LFE399:
 286              		.section	.text.irq_set_priority,"ax",%progbits
 287              		.align	1
 288              		.p2align 4,,15
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	irq_set_priority:
 294              	.LFB400:
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** /**
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @brief   Sets the priority of a specific interrupt.
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @note    Sets the priority of the interrupt related to the interrupt
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *          identifier.
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @param[out] id       interrupt identifier
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  *
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  * @api
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****  */
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** __STATIC_INLINE void irq_set_priority(IRQn_Type id, uint32_t prio) {
 295              		.loc 3 185 68
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 8
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299 0000 00B5     		push	{lr}
 300              		.cfi_def_cfa_offset 4
 301              		.cfi_offset 14, -4
 302 0002 83B0     		sub	sp, sp, #12
 303              		.cfi_def_cfa_offset 16
 304 0004 0346     		mov	r3, r0
 305 0006 0091     		str	r1, [sp]
 306 0008 ADF80630 		strh	r3, [sp, #6]	@ movhi
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** 
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h ****     NVIC_SetPriority(id, prio);
 307              		.loc 3 187 5
 308 000c BDF90630 		ldrsh	r3, [sp, #6]
 309 0010 0099     		ldr	r1, [sp]
 310 0012 1846     		mov	r0, r3
 311 0014 FFF7FEFF 		bl	__NVIC_SetPriority
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\irq\include\sr5e1\irq.h **** }
 312              		.loc 3 188 1
 313 0018 00BF     		nop
 314 001a 03B0     		add	sp, sp, #12
 315              		.cfi_def_cfa_offset 4
 316              		@ sp needed
 317 001c 5DF804FB 		ldr	pc, [sp], #4
 318              		.cfi_endproc
 319              	.LFE400:
 321              		.section	.text.dma_stream_set_peripheral,"ax",%progbits
 322              		.align	1
 323              		.p2align 4,,15
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 328              	dma_stream_set_peripheral:
 329              	.LFB404:
 330              		.file 4 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\drivers\\system\\dma\\in
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /****************************************************************************
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * terms SLA0098 at www.st.com.
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *****************************************************************************/
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @file    dma.h
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   DMA driver header file.
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @addtogroup DRIVERS
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @addtogroup SYSTEM
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @ingroup DRIVERS
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @addtogroup DMA
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @ingroup SYSTEM
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #ifndef _DMA_H_
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define _DMA_H_
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #include <dmamux.h>
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #include <clock.h>
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #include <irq.h>
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #include <platform.h>
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #include <typedefs.h>
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Module constants.                                                         */
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Number of streams among all DMA engines.
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_NUM_STREAMS                 16U
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Mask of status bits passed by callback functions.
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STATUS_MASK                 0x3DUL
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Module pre-compile time settings.                                         */
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Derived constants and error checks.                                       */
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Module data structures and types.                                         */
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Type of a DMA callback.
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] p         parameter for the registered function
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] sts       status flags from the ISR register
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** typedef void (*dma_callback_t)(void *p, uint32_t sts);
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Type of a DMA descriptor.
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** typedef struct {
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     uint32_t                  stream;     /**< @brief DMA stream identifier.  */
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     DMAMUX_Channel_TypeDef    *muxch;     /**< @brief DMA mux channel.        */
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     DMA_TypeDef               *dma;       /**< @brief DMA registers.          */
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     DMA_Stream_TypeDef        *dmast;     /**< @brief DMA stream registers.   */
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     uint32_t                  ish;        /**< @brief ISR flags shift.        */
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     IRQn_Type                 vector;     /**< @brief IRQ vector.             */
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** } dma_descriptor_t;
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Module macros.                                                            */
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @name    Stream identifiers
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM0_ID                 0U
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM1_ID                 1U
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM2_ID                 2U
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM3_ID                 3U
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM4_ID                 4U
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM5_ID                 5U
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM6_ID                 6U
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM7_ID                 7U
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM0_ID                 8U
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM1_ID                 9U
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM2_ID                 10U
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM3_ID                 11U
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM4_ID                 12U
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM5_ID                 13U
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM6_ID                 14U
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM7_ID                 15U
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STREAM_ID_ANY               DMA_NUM_STREAMS
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA1_STREAM_ID_ANY              (DMA_NUM_STREAMS + 1U)
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA2_STREAM_ID_ANY              (DMA_NUM_STREAMS + 2U)
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /** @} */
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Checks if a stream identifier is valid.
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] id        DMA stream id
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval              The function result.
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval false        invalid DMA stream.
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval true         correct DMA stream.
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_IS_VALID_STREAM(id) ((uint32_t)(id) <= (DMA_NUM_STREAMS + 2U))
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Checks if a DMA priority is valid.
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] prio      DMA priority
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval              The function result.
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval false        invalid DMA priority.
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval true         correct DMA priority.
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_IS_VALID_PRIORITY(prio) ((uint32_t)(prio) <= 3U)
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @name    DMA priority helper macros
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_PRIORITY_LOW                0U
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_PRIORITY_MEDIUM             1U
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_PRIORITY_HIGH               2U
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_PRIORITY_MAX                3U
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /** @} */
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @name    DMA SCR helper macros
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_DMEIE                   DMA_SxCR_DMEIE
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_TEIE                    DMA_SxCR_TEIE
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_HTIE                    DMA_SxCR_HTIE
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_TCIE                    DMA_SxCR_TCIE
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_TRBUFF                  DMA_SxCR_TRBUFF
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_DIR_P2M                 0U
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_DIR_M2P                 DMA_SxCR_DIR_0
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_DIR_M2M                 DMA_SxCR_DIR_1
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_CIRC                    DMA_SxCR_CIRC
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PINC                    DMA_SxCR_PINC
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MINC                    DMA_SxCR_MINC
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PSIZE_BYTE              0U
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PSIZE_HWORD             DMA_SxCR_PSIZE_0
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PSIZE_WORD              DMA_SxCR_PSIZE_1
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MSIZE_BYTE              0U
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MSIZE_HWORD             DMA_SxCR_MSIZE_0
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MSIZE_WORD              DMA_SxCR_MSIZE_1
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_SIZE_MASK               (DMA_SxCR_PSIZE_Msk |               \
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                          DMA_SxCR_MSIZE_Msk)
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PL_VALUE(n)             ((n) << 16U)
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PBURST_SINGLE           0U
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PBURST_INCR4            DMA_SxCR_PBURST_0
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PBURST_INCR8            DMA_SxCR_PBURST_1
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_PBURST_INCR16           (DMA_SxCR_PBURST_1 |                \
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                          DMA_SxCR_PBURST_0)
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MBURST_SINGLE           0U
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MBURST_INCR4            DMA_SxCR_MBURST_0
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MBURST_INCR8            DMA_SxCR_MBURST_1
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_CCR_MBURST_INCR16           (DMA_SxCR_MBURST_1 |                \
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                          DMA_SxCR_MBURST_0)
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /** @} */
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @name    DMA callback status flags
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STS_FEIF                    DMA_LISR_FEIF0
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STS_DMEIF                   DMA_LISR_DMEIF0
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STS_TEIF                    DMA_LISR_TEIF0
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STS_HTIF                    DMA_LISR_HTIF0
 189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_STS_TCIF                    DMA_LISR_TCIF0
 190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /** @} */
 191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @name    DMA FCR helper macros
 194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @{
 195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FTH_1_4                 0U
 197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FTH_1_2                 DMA_SxFCR_FTH_0
 198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FTH_3_4                 DMA_SxFCR_FTH_1
 199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FTH_FULL                DMA_SxFCR_FTH
 200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_DMDIS_FIFO_ENABLE       DMA_SxFCR_DMDIS
 202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_DMDIS_FIFO_DISABLE      0U
 203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_0_25                 0U
 205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_25_50                DMA_SxFCR_FS_0
 206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_50_75                DMA_SxFCR_FS_1
 207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_75_100               (DMA_SxFCR_FS_1 |                   \
 208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                          DMA_SxFCR_FS_0)
 209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_EMPTY                DMA_SxFCR_FS_2
 210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FS_FULL                 (DMA_SxFCR_FS_2 |                   \
 211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                          DMA_SxFCR_FS_0)
 212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FIFO_INT_ENABLE         DMA_SxFCR_FEIE
 214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #define DMA_FCR_FIFO_INT_DISABLE        0U
 215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /** @} */
 216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
 218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* External declarations.                                                    */
 219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
 220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #ifdef __cplusplus
 222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** extern "C" {
 223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #endif
 224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Allocates a DMA stream.
 227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] id        the absolute stream identifier
 229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] irq_prio  IRQ priority to be assigned to the stream
 230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] cb        stream callback function
 231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] arg       stream callback argument
 232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @return              Pointer to the allocated stream descriptor.
 233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval NULL         if the specified stream is not available.
 234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** const dma_descriptor_t *dma_stream_take(uint32_t id, uint32_t irq_prio,
 238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                         dma_callback_t cb, void *arg);
 239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Frees a DMA stream.
 242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** void dma_stream_free(const dma_descriptor_t *ddp);
 248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #ifdef __cplusplus
 250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** #endif
 252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
 254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /* Module inline functions.                                                  */
 255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /*===========================================================================*/
 256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Setup of DMA stream peripheral pointer register.
 259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] addr      peripheral data register address
 262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_set_peripheral(const dma_descriptor_t *ddp,
 266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                                const uint32_t addr) {
 331              		.loc 4 266 69
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 8
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 335              		@ link register save eliminated.
 336 0000 82B0     		sub	sp, sp, #8
 337              		.cfi_def_cfa_offset 8
 338 0002 0190     		str	r0, [sp, #4]
 339 0004 0091     		str	r1, [sp]
 267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxPAR = (uint32_t)addr;
 340              		.loc 4 268 8
 341 0006 019B     		ldr	r3, [sp, #4]
 342 0008 DB68     		ldr	r3, [r3, #12]
 343              		.loc 4 268 23
 344 000a 009A     		ldr	r2, [sp]
 345 000c 9A60     		str	r2, [r3, #8]
 269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 346              		.loc 4 269 1
 347 000e 00BF     		nop
 348 0010 02B0     		add	sp, sp, #8
 349              		.cfi_def_cfa_offset 0
 350              		@ sp needed
 351 0012 7047     		bx	lr
 352              		.cfi_endproc
 353              	.LFE404:
 355              		.section	.text.dma_stream_set_memory,"ax",%progbits
 356              		.align	1
 357              		.p2align 4,,15
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 362              	dma_stream_set_memory:
 363              	.LFB405:
 270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Setup of DMA stream memory pointer register.
 273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] addr      peripheral data register address
 276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_set_memory(const dma_descriptor_t *ddp,
 280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                            const uint32_t addr) {
 364              		.loc 4 280 65
 365              		.cfi_startproc
 366              		@ args = 0, pretend = 0, frame = 8
 367              		@ frame_needed = 0, uses_anonymous_args = 0
 368              		@ link register save eliminated.
 369 0000 82B0     		sub	sp, sp, #8
 370              		.cfi_def_cfa_offset 8
 371 0002 0190     		str	r0, [sp, #4]
 372 0004 0091     		str	r1, [sp]
 281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxM0AR = (uint32_t)addr;
 373              		.loc 4 282 8
 374 0006 019B     		ldr	r3, [sp, #4]
 375 0008 DB68     		ldr	r3, [r3, #12]
 376              		.loc 4 282 24
 377 000a 009A     		ldr	r2, [sp]
 378 000c DA60     		str	r2, [r3, #12]
 283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 379              		.loc 4 283 1
 380 000e 00BF     		nop
 381 0010 02B0     		add	sp, sp, #8
 382              		.cfi_def_cfa_offset 0
 383              		@ sp needed
 384 0012 7047     		bx	lr
 385              		.cfi_endproc
 386              	.LFE405:
 388              		.section	.text.dma_stream_set_count,"ax",%progbits
 389              		.align	1
 390              		.p2align 4,,15
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 395              	dma_stream_set_count:
 396              	.LFB406:
 284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Setup of DMA stream transfer counter register.
 287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] cnt       number of transfers to be performed
 290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_set_count(const dma_descriptor_t *ddp,
 294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                           uint32_t cnt) {
 397              		.loc 4 294 57
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 8
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		@ link register save eliminated.
 402 0000 82B0     		sub	sp, sp, #8
 403              		.cfi_def_cfa_offset 8
 404 0002 0190     		str	r0, [sp, #4]
 405 0004 0091     		str	r1, [sp]
 295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxNDTR = cnt;
 406              		.loc 4 296 8
 407 0006 019B     		ldr	r3, [sp, #4]
 408 0008 DB68     		ldr	r3, [r3, #12]
 409              		.loc 4 296 24
 410 000a 009A     		ldr	r2, [sp]
 411 000c 5A60     		str	r2, [r3, #4]
 297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 412              		.loc 4 297 1
 413 000e 00BF     		nop
 414 0010 02B0     		add	sp, sp, #8
 415              		.cfi_def_cfa_offset 0
 416              		@ sp needed
 417 0012 7047     		bx	lr
 418              		.cfi_endproc
 419              	.LFE406:
 421              		.section	.text.dma_stream_set_transfer_mode,"ax",%progbits
 422              		.align	1
 423              		.p2align 4,,15
 424              		.syntax unified
 425              		.thumb
 426              		.thumb_func
 428              	dma_stream_set_transfer_mode:
 429              	.LFB408:
 298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Returns the current stream transfer count register value.
 301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @return              The current transfer count value.
 304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE uint32_t dma_stream_get_count(const dma_descriptor_t *ddp) {
 308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     return ddp->dmast->SxNDTR;
 310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Setup of DMA stream transfer mode.
 314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] mode      transfer mode flags to be programmed in @p CR register
 317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_set_transfer_mode(const dma_descriptor_t *ddp,
 321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                                   uint32_t mode) {
 430              		.loc 4 321 66
 431              		.cfi_startproc
 432              		@ args = 0, pretend = 0, frame = 8
 433              		@ frame_needed = 0, uses_anonymous_args = 0
 434              		@ link register save eliminated.
 435 0000 82B0     		sub	sp, sp, #8
 436              		.cfi_def_cfa_offset 8
 437 0002 0190     		str	r0, [sp, #4]
 438 0004 0091     		str	r1, [sp]
 322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxCR = mode;
 439              		.loc 4 323 8
 440 0006 019B     		ldr	r3, [sp, #4]
 441 0008 DB68     		ldr	r3, [r3, #12]
 442              		.loc 4 323 22
 443 000a 009A     		ldr	r2, [sp]
 444 000c 1A60     		str	r2, [r3]
 324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 445              		.loc 4 324 1
 446 000e 00BF     		nop
 447 0010 02B0     		add	sp, sp, #8
 448              		.cfi_def_cfa_offset 0
 449              		@ sp needed
 450 0012 7047     		bx	lr
 451              		.cfi_endproc
 452              	.LFE408:
 454              		.section	.text.dma_stream_clear_interrupts,"ax",%progbits
 455              		.align	1
 456              		.p2align 4,,15
 457              		.syntax unified
 458              		.thumb
 459              		.thumb_func
 461              	dma_stream_clear_interrupts:
 462              	.LFB409:
 325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Clears a DMA stream interrupt.
 328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_clear_interrupts(const dma_descriptor_t *ddp) {
 463              		.loc 4 333 79
 464              		.cfi_startproc
 465              		@ args = 0, pretend = 0, frame = 8
 466              		@ frame_needed = 0, uses_anonymous_args = 0
 467              		@ link register save eliminated.
 468 0000 82B0     		sub	sp, sp, #8
 469              		.cfi_def_cfa_offset 8
 470 0002 0190     		str	r0, [sp, #4]
 334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     if ((ddp->stream <= 3U) ||
 471              		.loc 4 335 13
 472 0004 019B     		ldr	r3, [sp, #4]
 473 0006 1B68     		ldr	r3, [r3]
 474              		.loc 4 335 8
 475 0008 032B     		cmp	r3, #3
 476 000a 07D9     		bls	.L25
 336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****         (ddp->stream >= 8U && ddp->stream <= 11U)) {
 477              		.loc 4 336 13 discriminator 1
 478 000c 019B     		ldr	r3, [sp, #4]
 479 000e 1B68     		ldr	r3, [r3]
 335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****         (ddp->stream >= 8U && ddp->stream <= 11U)) {
 480              		.loc 4 335 29 discriminator 1
 481 0010 072B     		cmp	r3, #7
 482 0012 0CD9     		bls	.L26
 483              		.loc 4 336 34
 484 0014 019B     		ldr	r3, [sp, #4]
 485 0016 1B68     		ldr	r3, [r3]
 486              		.loc 4 336 28
 487 0018 0B2B     		cmp	r3, #11
 488 001a 08D8     		bhi	.L26
 489              	.L25:
 337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****         ddp->dma->LIFCR = DMA_STATUS_MASK << ddp->ish;
 490              		.loc 4 337 49
 491 001c 019B     		ldr	r3, [sp, #4]
 492 001e 1A69     		ldr	r2, [r3, #16]
 493              		.loc 4 337 12
 494 0020 019B     		ldr	r3, [sp, #4]
 495 0022 9B68     		ldr	r3, [r3, #8]
 496              		.loc 4 337 43
 497 0024 3D21     		movs	r1, #61
 498 0026 01FA02F2 		lsl	r2, r1, r2
 499              		.loc 4 337 25
 500 002a 9A60     		str	r2, [r3, #8]
 501 002c 08E0     		b	.L27
 502              	.L26:
 338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     } else {
 339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****         ddp->dma->HIFCR = DMA_STATUS_MASK << ddp->ish;
 503              		.loc 4 339 49
 504 002e 019B     		ldr	r3, [sp, #4]
 505 0030 1A69     		ldr	r2, [r3, #16]
 506              		.loc 4 339 12
 507 0032 019B     		ldr	r3, [sp, #4]
 508 0034 9B68     		ldr	r3, [r3, #8]
 509              		.loc 4 339 43
 510 0036 3D21     		movs	r1, #61
 511 0038 01FA02F2 		lsl	r2, r1, r2
 512              		.loc 4 339 25
 513 003c DA60     		str	r2, [r3, #12]
 340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     }
 341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 514              		.loc 4 341 1
 515 003e 00BF     		nop
 516              	.L27:
 517 0040 00BF     		nop
 518 0042 02B0     		add	sp, sp, #8
 519              		.cfi_def_cfa_offset 0
 520              		@ sp needed
 521 0044 7047     		bx	lr
 522              		.cfi_endproc
 523              	.LFE409:
 525 0046 00BF     		.section	.text.dma_stream_enable,"ax",%progbits
 526              		.align	1
 527              		.p2align 4,,15
 528              		.syntax unified
 529              		.thumb
 530              		.thumb_func
 532              	dma_stream_enable:
 533              	.LFB411:
 342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Returns the DMA stream enable status.
 345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @return              The enabled status.
 348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval false        The DMA stream is not enabled.
 349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @retval true         The DMA stream is enabled.
 350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE bool dma_stream_is_enabled(const dma_descriptor_t *ddp) {
 354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     return (bool)((ddp->dmast->SxCR & DMA_SxCR_EN) != 0U);
 356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Enables a DMA stream.
 360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_enable(const dma_descriptor_t *ddp) {
 534              		.loc 4 365 69
 535              		.cfi_startproc
 536              		@ args = 0, pretend = 0, frame = 8
 537              		@ frame_needed = 0, uses_anonymous_args = 0
 538              		@ link register save eliminated.
 539 0000 82B0     		sub	sp, sp, #8
 540              		.cfi_def_cfa_offset 8
 541 0002 0190     		str	r0, [sp, #4]
 366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxCR |= DMA_SxCR_EN;
 542              		.loc 4 367 8
 543 0004 019B     		ldr	r3, [sp, #4]
 544 0006 DB68     		ldr	r3, [r3, #12]
 545              		.loc 4 367 22
 546 0008 1A68     		ldr	r2, [r3]
 547              		.loc 4 367 8
 548 000a 019B     		ldr	r3, [sp, #4]
 549 000c DB68     		ldr	r3, [r3, #12]
 550              		.loc 4 367 22
 551 000e 42F00102 		orr	r2, r2, #1
 552 0012 1A60     		str	r2, [r3]
 368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 553              		.loc 4 368 1
 554 0014 00BF     		nop
 555 0016 02B0     		add	sp, sp, #8
 556              		.cfi_def_cfa_offset 0
 557              		@ sp needed
 558 0018 7047     		bx	lr
 559              		.cfi_endproc
 560              	.LFE411:
 562 001a 00BF     		.section	.text.dma_stream_disable,"ax",%progbits
 563              		.align	1
 564              		.p2align 4,,15
 565              		.syntax unified
 566              		.thumb
 567              		.thumb_func
 569              	dma_stream_disable:
 570              	.LFB412:
 369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Disables a DMA stream and clears pending interrupts.
 372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_disable(const dma_descriptor_t *ddp) {
 571              		.loc 4 377 70
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 8
 574              		@ frame_needed = 0, uses_anonymous_args = 0
 575 0000 00B5     		push	{lr}
 576              		.cfi_def_cfa_offset 4
 577              		.cfi_offset 14, -4
 578 0002 83B0     		sub	sp, sp, #12
 579              		.cfi_def_cfa_offset 16
 580 0004 0190     		str	r0, [sp, #4]
 378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxCR &= ~(DMA_SxCR_TCIE | DMA_SxCR_HTIE  |
 581              		.loc 4 379 8
 582 0006 019B     		ldr	r3, [sp, #4]
 583 0008 DB68     		ldr	r3, [r3, #12]
 584              		.loc 4 379 22
 585 000a 1A68     		ldr	r2, [r3]
 586              		.loc 4 379 8
 587 000c 019B     		ldr	r3, [sp, #4]
 588 000e DB68     		ldr	r3, [r3, #12]
 589              		.loc 4 379 22
 590 0010 22F01F02 		bic	r2, r2, #31
 591 0014 1A60     		str	r2, [r3]
 380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                           DMA_SxCR_TEIE | DMA_SxCR_DMEIE |
 381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                           DMA_SxCR_EN);
 382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     dma_stream_clear_interrupts(ddp);
 592              		.loc 4 382 5
 593 0016 0198     		ldr	r0, [sp, #4]
 594 0018 FFF7FEFF 		bl	dma_stream_clear_interrupts
 383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 595              		.loc 4 383 1
 596 001c 00BF     		nop
 597 001e 03B0     		add	sp, sp, #12
 598              		.cfi_def_cfa_offset 4
 599              		@ sp needed
 600 0020 5DF804FB 		ldr	pc, [sp], #4
 601              		.cfi_endproc
 602              	.LFE412:
 604              		.section	.text.dma_stream_set_fifo_mode,"ax",%progbits
 605              		.align	1
 606              		.p2align 4,,15
 607              		.syntax unified
 608              		.thumb
 609              		.thumb_func
 611              	dma_stream_set_fifo_mode:
 612              	.LFB414:
 384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Polled wait for transfer complete.
 387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @note    A stream in circular mode never completes.
 388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_wait_complete(const dma_descriptor_t *ddp) {
 394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     while (dma_stream_is_enabled(ddp)) {
 396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     }
 397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Setup of DMA fifo mode.
 401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] mode      fifo mode flags to be programmed in @p FCR register
 404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_set_fifo_mode(const dma_descriptor_t *ddp,
 408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                               uint32_t mode) {
 613              		.loc 4 408 62
 614              		.cfi_startproc
 615              		@ args = 0, pretend = 0, frame = 8
 616              		@ frame_needed = 0, uses_anonymous_args = 0
 617              		@ link register save eliminated.
 618 0000 82B0     		sub	sp, sp, #8
 619              		.cfi_def_cfa_offset 8
 620 0002 0190     		str	r0, [sp, #4]
 621 0004 0091     		str	r1, [sp]
 409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->dmast->SxFCR |= mode;
 622              		.loc 4 410 8
 623 0006 019B     		ldr	r3, [sp, #4]
 624 0008 DB68     		ldr	r3, [r3, #12]
 625              		.loc 4 410 23
 626 000a 5969     		ldr	r1, [r3, #20]
 627              		.loc 4 410 8
 628 000c 019B     		ldr	r3, [sp, #4]
 629 000e DB68     		ldr	r3, [r3, #12]
 630              		.loc 4 410 23
 631 0010 009A     		ldr	r2, [sp]
 632 0012 0A43     		orrs	r2, r2, r1
 633 0014 5A61     		str	r2, [r3, #20]
 411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 634              		.loc 4 411 1
 635 0016 00BF     		nop
 636 0018 02B0     		add	sp, sp, #8
 637              		.cfi_def_cfa_offset 0
 638              		@ sp needed
 639 001a 7047     		bx	lr
 640              		.cfi_endproc
 641              	.LFE414:
 643              		.section	.text.dma_stream_set_trigger,"ax",%progbits
 644              		.align	1
 645              		.p2align 4,,15
 646              		.syntax unified
 647              		.thumb
 648              		.thumb_func
 650              	dma_stream_set_trigger:
 651              	.LFB415:
 412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** /**
 414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @brief   Selects a trigger source for the DMA stream.
 415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] ddp       pointer to a @p dma_descriptor_t structure
 417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @param[in] trigger   peripheral identifier for this trigger
 418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  *
 419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  * @api
 420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****  */
 421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** __STATIC_INLINE void dma_stream_set_trigger(const dma_descriptor_t *ddp,
 422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****                                             uint32_t trigger) {
 652              		.loc 4 422 63
 653              		.cfi_startproc
 654              		@ args = 0, pretend = 0, frame = 8
 655              		@ frame_needed = 0, uses_anonymous_args = 0
 656              		@ link register save eliminated.
 657 0000 82B0     		sub	sp, sp, #8
 658              		.cfi_def_cfa_offset 8
 659 0002 0190     		str	r0, [sp, #4]
 660 0004 0091     		str	r1, [sp]
 423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** 
 424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h ****     ddp->muxch->CCR = trigger;
 661              		.loc 4 424 8
 662 0006 019B     		ldr	r3, [sp, #4]
 663 0008 5B68     		ldr	r3, [r3, #4]
 664              		.loc 4 424 21
 665 000a 009A     		ldr	r2, [sp]
 666 000c 1A60     		str	r2, [r3]
 425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\drivers\system\dma\include\dma.h **** }
 667              		.loc 4 425 1
 668 000e 00BF     		nop
 669 0010 02B0     		add	sp, sp, #8
 670              		.cfi_def_cfa_offset 0
 671              		@ sp needed
 672 0012 7047     		bx	lr
 673              		.cfi_endproc
 674              	.LFE415:
 676              		.section	.bss.dmu_rx0_data,"aw",%nobits
 677              		.align	2
 680              	dmu_rx0_data:
 681 0000 00000000 		.space	16
 681      00000000 
 681      00000000 
 681      00000000 
 682              		.section	.bss.dmu_rx1_data,"aw",%nobits
 683              		.align	2
 686              	dmu_rx1_data:
 687 0000 00000000 		.space	16
 687      00000000 
 687      00000000 
 687      00000000 
 688              		.section	.text.can_lld_get_frame_size,"ax",%progbits
 689              		.align	1
 690              		.p2align 4,,15
 691              		.syntax unified
 692              		.thumb
 693              		.thumb_func
 695              	can_lld_get_frame_size:
 696              	.LFB416:
 697              		.file 5 "Modules/Drivers/Comms/CAN/src/can.c"
   1:Modules/Drivers/Comms/CAN/src/can.c **** /****************************************************************************
   2:Modules/Drivers/Comms/CAN/src/can.c ****  *
   3:Modules/Drivers/Comms/CAN/src/can.c ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:Modules/Drivers/Comms/CAN/src/can.c ****  *
   5:Modules/Drivers/Comms/CAN/src/can.c ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:Modules/Drivers/Comms/CAN/src/can.c ****  * terms SLA0098 at www.st.com.
   7:Modules/Drivers/Comms/CAN/src/can.c ****  *
   8:Modules/Drivers/Comms/CAN/src/can.c ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:Modules/Drivers/Comms/CAN/src/can.c ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:Modules/Drivers/Comms/CAN/src/can.c ****  *
  11:Modules/Drivers/Comms/CAN/src/can.c ****  *****************************************************************************/
  12:Modules/Drivers/Comms/CAN/src/can.c **** /**
  13:Modules/Drivers/Comms/CAN/src/can.c ****  * @file    can.c
  14:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   CAN driver source file.
  15:Modules/Drivers/Comms/CAN/src/can.c ****  *
  16:Modules/Drivers/Comms/CAN/src/can.c ****  * @addtogroup DRIVERS
  17:Modules/Drivers/Comms/CAN/src/can.c ****  * @addtogroup COMMS
  18:Modules/Drivers/Comms/CAN/src/can.c ****  * @ingroup DRIVERS
  19:Modules/Drivers/Comms/CAN/src/can.c ****  * @addtogroup CAN
  20:Modules/Drivers/Comms/CAN/src/can.c ****  * @ingroup COMMS
  21:Modules/Drivers/Comms/CAN/src/can.c ****  * @{
  22:Modules/Drivers/Comms/CAN/src/can.c ****  */
  23:Modules/Drivers/Comms/CAN/src/can.c **** 
  24:Modules/Drivers/Comms/CAN/src/can.c **** #include <can.h>
  25:Modules/Drivers/Comms/CAN/src/can.c **** #include <can_private.h>
  26:Modules/Drivers/Comms/CAN/src/can.c **** #include <string.h>
  27:Modules/Drivers/Comms/CAN/src/can.c **** 
  28:Modules/Drivers/Comms/CAN/src/can.c **** /*===========================================================================*/
  29:Modules/Drivers/Comms/CAN/src/can.c **** /* Module local definitions.                                                 */
  30:Modules/Drivers/Comms/CAN/src/can.c **** /*===========================================================================*/
  31:Modules/Drivers/Comms/CAN/src/can.c **** 
  32:Modules/Drivers/Comms/CAN/src/can.c **** /**
  33:Modules/Drivers/Comms/CAN/src/can.c ****  * @enum can_clock_t
  34:Modules/Drivers/Comms/CAN/src/can.c ****  * CAN clock configuration.
  35:Modules/Drivers/Comms/CAN/src/can.c ****  */
  36:Modules/Drivers/Comms/CAN/src/can.c **** enum {
  37:Modules/Drivers/Comms/CAN/src/can.c ****     CAN_CLOCK_8MHZ     =   8000000U,   /**<   8 MHz */
  38:Modules/Drivers/Comms/CAN/src/can.c ****     CAN_CLOCK_12MHZ    =  12000000U,   /**<  12 MHz */
  39:Modules/Drivers/Comms/CAN/src/can.c ****     CAN_CLOCK_16MHZ    =  16000000U,   /**<  16 MHz */
  40:Modules/Drivers/Comms/CAN/src/can.c ****     CAN_CLOCK_24MHZ    =  24000000U,   /**<  24 MHz */
  41:Modules/Drivers/Comms/CAN/src/can.c ****     CAN_CLOCK_32MHZ    =  32000000U,   /**<  32 MHz */
  42:Modules/Drivers/Comms/CAN/src/can.c ****     CAN_CLOCK_40MHZ    =  40000000U,   /**<  40 MHz */
  43:Modules/Drivers/Comms/CAN/src/can.c ****     CAN_CLOCK_80MHZ    =  80000000U,   /**<  80 MHz */
  44:Modules/Drivers/Comms/CAN/src/can.c ****     CAN_CLOCK_100MHZ   = 100000000U    /**< 100 MHz */
  45:Modules/Drivers/Comms/CAN/src/can.c **** };
  46:Modules/Drivers/Comms/CAN/src/can.c **** 
  47:Modules/Drivers/Comms/CAN/src/can.c **** /*===========================================================================*/
  48:Modules/Drivers/Comms/CAN/src/can.c **** /* Module exported variables.                                                */
  49:Modules/Drivers/Comms/CAN/src/can.c **** /*===========================================================================*/
  50:Modules/Drivers/Comms/CAN/src/can.c **** 
  51:Modules/Drivers/Comms/CAN/src/can.c **** /*===========================================================================*/
  52:Modules/Drivers/Comms/CAN/src/can.c **** /* Module local types.                                                       */
  53:Modules/Drivers/Comms/CAN/src/can.c **** /*===========================================================================*/
  54:Modules/Drivers/Comms/CAN/src/can.c **** 
  55:Modules/Drivers/Comms/CAN/src/can.c **** /*===========================================================================*/
  56:Modules/Drivers/Comms/CAN/src/can.c **** /* Module local variables.                                                   */
  57:Modules/Drivers/Comms/CAN/src/can.c **** /*===========================================================================*/
  58:Modules/Drivers/Comms/CAN/src/can.c **** 
  59:Modules/Drivers/Comms/CAN/src/can.c **** static uint32_t dmu_rx0_data[4];
  60:Modules/Drivers/Comms/CAN/src/can.c **** static uint32_t dmu_rx1_data[4];
  61:Modules/Drivers/Comms/CAN/src/can.c **** 
  62:Modules/Drivers/Comms/CAN/src/can.c **** /*===========================================================================*/
  63:Modules/Drivers/Comms/CAN/src/can.c **** /* Module local functions.                                                   */
  64:Modules/Drivers/Comms/CAN/src/can.c **** /*===========================================================================*/
  65:Modules/Drivers/Comms/CAN/src/can.c **** 
  66:Modules/Drivers/Comms/CAN/src/can.c **** /**
  67:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Converts DLC field into related frame size.
  68:Modules/Drivers/Comms/CAN/src/can.c ****  *
  69:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] dcl            DCL field to be converted
  70:Modules/Drivers/Comms/CAN/src/can.c ****  * @return                   frame size.
  71:Modules/Drivers/Comms/CAN/src/can.c ****  *
  72:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
  73:Modules/Drivers/Comms/CAN/src/can.c ****  */
  74:Modules/Drivers/Comms/CAN/src/can.c **** static uint8_t can_lld_get_frame_size(uint8_t dlc) {
 698              		.loc 5 74 52
 699              		.cfi_startproc
 700              		@ args = 0, pretend = 0, frame = 8
 701              		@ frame_needed = 0, uses_anonymous_args = 0
 702              		@ link register save eliminated.
 703 0000 82B0     		sub	sp, sp, #8
 704              		.cfi_def_cfa_offset 8
 705 0002 0346     		mov	r3, r0
 706 0004 8DF80730 		strb	r3, [sp, #7]
  75:Modules/Drivers/Comms/CAN/src/can.c **** 
  76:Modules/Drivers/Comms/CAN/src/can.c ****     switch (dlc) {
 707              		.loc 5 76 5
 708 0008 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 709 000c 093B     		subs	r3, r3, #9
 710 000e 062B     		cmp	r3, #6
 711 0010 1ED8     		bhi	.L33
 712 0012 01A2     		adr	r2, .L35
 713 0014 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 714              		.p2align 2
 715              	.L35:
 716 0018 35000000 		.word	.L41+1
 717 001c 39000000 		.word	.L40+1
 718 0020 3D000000 		.word	.L39+1
 719 0024 41000000 		.word	.L38+1
 720 0028 45000000 		.word	.L37+1
 721 002c 49000000 		.word	.L36+1
 722 0030 4D000000 		.word	.L34+1
 723              		.p2align 1
 724              	.L41:
  77:Modules/Drivers/Comms/CAN/src/can.c ****         case 9U:
  78:Modules/Drivers/Comms/CAN/src/can.c ****             return 12U;
 725              		.loc 5 78 20
 726 0034 0C23     		movs	r3, #12
 727 0036 0DE0     		b	.L42
 728              	.L40:
  79:Modules/Drivers/Comms/CAN/src/can.c ****         case 10U:
  80:Modules/Drivers/Comms/CAN/src/can.c ****             return 16U;
 729              		.loc 5 80 20
 730 0038 1023     		movs	r3, #16
 731 003a 0BE0     		b	.L42
 732              	.L39:
  81:Modules/Drivers/Comms/CAN/src/can.c ****         case 11:
  82:Modules/Drivers/Comms/CAN/src/can.c ****             return 20U;
 733              		.loc 5 82 20
 734 003c 1423     		movs	r3, #20
 735 003e 09E0     		b	.L42
 736              	.L38:
  83:Modules/Drivers/Comms/CAN/src/can.c ****         case 12:
  84:Modules/Drivers/Comms/CAN/src/can.c ****             return 24U;
 737              		.loc 5 84 20
 738 0040 1823     		movs	r3, #24
 739 0042 07E0     		b	.L42
 740              	.L37:
  85:Modules/Drivers/Comms/CAN/src/can.c ****         case 13:
  86:Modules/Drivers/Comms/CAN/src/can.c ****             return 32U;
 741              		.loc 5 86 20
 742 0044 2023     		movs	r3, #32
 743 0046 05E0     		b	.L42
 744              	.L36:
  87:Modules/Drivers/Comms/CAN/src/can.c ****         case 14:
  88:Modules/Drivers/Comms/CAN/src/can.c ****             return 48U;
 745              		.loc 5 88 20
 746 0048 3023     		movs	r3, #48
 747 004a 03E0     		b	.L42
 748              	.L34:
  89:Modules/Drivers/Comms/CAN/src/can.c ****         case 15:
  90:Modules/Drivers/Comms/CAN/src/can.c ****             return 64U;
 749              		.loc 5 90 20
 750 004c 4023     		movs	r3, #64
 751 004e 01E0     		b	.L42
 752              	.L33:
  91:Modules/Drivers/Comms/CAN/src/can.c ****         default:
  92:Modules/Drivers/Comms/CAN/src/can.c ****             return dlc;
 753              		.loc 5 92 20
 754 0050 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 755              	.L42:
  93:Modules/Drivers/Comms/CAN/src/can.c ****     }
  94:Modules/Drivers/Comms/CAN/src/can.c **** }
 756              		.loc 5 94 1
 757 0054 1846     		mov	r0, r3
 758 0056 02B0     		add	sp, sp, #8
 759              		.cfi_def_cfa_offset 0
 760              		@ sp needed
 761 0058 7047     		bx	lr
 762              		.cfi_endproc
 763              	.LFE416:
 765 005a 00BF     		.section	.text.can_lld_get_dlc,"ax",%progbits
 766              		.align	1
 767              		.p2align 4,,15
 768              		.syntax unified
 769              		.thumb
 770              		.thumb_func
 772              	can_lld_get_dlc:
 773              	.LFB417:
  95:Modules/Drivers/Comms/CAN/src/can.c **** 
  96:Modules/Drivers/Comms/CAN/src/can.c **** /**
  97:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Converts frame size into related DLC field.
  98:Modules/Drivers/Comms/CAN/src/can.c ****  *
  99:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] frame_size     frame size to be converted
 100:Modules/Drivers/Comms/CAN/src/can.c ****  * @return                   DLC field value.
 101:Modules/Drivers/Comms/CAN/src/can.c ****  *
 102:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
 103:Modules/Drivers/Comms/CAN/src/can.c ****  */
 104:Modules/Drivers/Comms/CAN/src/can.c **** static uint8_t can_lld_get_dlc(uint8_t frame_size) {
 774              		.loc 5 104 52
 775              		.cfi_startproc
 776              		@ args = 0, pretend = 0, frame = 8
 777              		@ frame_needed = 0, uses_anonymous_args = 0
 778              		@ link register save eliminated.
 779 0000 82B0     		sub	sp, sp, #8
 780              		.cfi_def_cfa_offset 8
 781 0002 0346     		mov	r3, r0
 782 0004 8DF80730 		strb	r3, [sp, #7]
 105:Modules/Drivers/Comms/CAN/src/can.c **** 
 106:Modules/Drivers/Comms/CAN/src/can.c ****     if (frame_size <= 8U) {
 783              		.loc 5 106 8
 784 0008 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 785 000c 082B     		cmp	r3, #8
 786 000e 02D8     		bhi	.L44
 107:Modules/Drivers/Comms/CAN/src/can.c ****         return frame_size;
 787              		.loc 5 107 16
 788 0010 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 789 0014 2AE0     		b	.L45
 790              	.L44:
 108:Modules/Drivers/Comms/CAN/src/can.c ****     } else if (frame_size == 12U) {
 791              		.loc 5 108 15
 792 0016 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 793 001a 0C2B     		cmp	r3, #12
 794 001c 01D1     		bne	.L46
 109:Modules/Drivers/Comms/CAN/src/can.c ****         return 9U;
 795              		.loc 5 109 16
 796 001e 0923     		movs	r3, #9
 797 0020 24E0     		b	.L45
 798              	.L46:
 110:Modules/Drivers/Comms/CAN/src/can.c ****     } else if (frame_size == 16U) {
 799              		.loc 5 110 15
 800 0022 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 801 0026 102B     		cmp	r3, #16
 802 0028 01D1     		bne	.L47
 111:Modules/Drivers/Comms/CAN/src/can.c ****         return 10U;
 803              		.loc 5 111 16
 804 002a 0A23     		movs	r3, #10
 805 002c 1EE0     		b	.L45
 806              	.L47:
 112:Modules/Drivers/Comms/CAN/src/can.c ****     } else if (frame_size == 20U) {
 807              		.loc 5 112 15
 808 002e 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 809 0032 142B     		cmp	r3, #20
 810 0034 01D1     		bne	.L48
 113:Modules/Drivers/Comms/CAN/src/can.c ****         return 11U;
 811              		.loc 5 113 16
 812 0036 0B23     		movs	r3, #11
 813 0038 18E0     		b	.L45
 814              	.L48:
 114:Modules/Drivers/Comms/CAN/src/can.c ****     } else if (frame_size == 24U) {
 815              		.loc 5 114 15
 816 003a 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 817 003e 182B     		cmp	r3, #24
 818 0040 01D1     		bne	.L49
 115:Modules/Drivers/Comms/CAN/src/can.c ****         return 12U;
 819              		.loc 5 115 16
 820 0042 0C23     		movs	r3, #12
 821 0044 12E0     		b	.L45
 822              	.L49:
 116:Modules/Drivers/Comms/CAN/src/can.c ****     } else if (frame_size == 32U) {
 823              		.loc 5 116 15
 824 0046 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 825 004a 202B     		cmp	r3, #32
 826 004c 01D1     		bne	.L50
 117:Modules/Drivers/Comms/CAN/src/can.c ****         return 13U;
 827              		.loc 5 117 16
 828 004e 0D23     		movs	r3, #13
 829 0050 0CE0     		b	.L45
 830              	.L50:
 118:Modules/Drivers/Comms/CAN/src/can.c ****     } else if (frame_size == 48U) {
 831              		.loc 5 118 15
 832 0052 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 833 0056 302B     		cmp	r3, #48
 834 0058 01D1     		bne	.L51
 119:Modules/Drivers/Comms/CAN/src/can.c ****         return 14U;
 835              		.loc 5 119 16
 836 005a 0E23     		movs	r3, #14
 837 005c 06E0     		b	.L45
 838              	.L51:
 120:Modules/Drivers/Comms/CAN/src/can.c ****     } else if (frame_size == 64U) {
 839              		.loc 5 120 15
 840 005e 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 841 0062 402B     		cmp	r3, #64
 842 0064 01D1     		bne	.L52
 121:Modules/Drivers/Comms/CAN/src/can.c ****         return 15U;
 843              		.loc 5 121 16
 844 0066 0F23     		movs	r3, #15
 845 0068 00E0     		b	.L45
 846              	.L52:
 122:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
 123:Modules/Drivers/Comms/CAN/src/can.c ****         return 0U;
 847              		.loc 5 123 16
 848 006a 0023     		movs	r3, #0
 849              	.L45:
 124:Modules/Drivers/Comms/CAN/src/can.c ****     }
 125:Modules/Drivers/Comms/CAN/src/can.c **** }
 850              		.loc 5 125 1
 851 006c 1846     		mov	r0, r3
 852 006e 02B0     		add	sp, sp, #8
 853              		.cfi_def_cfa_offset 0
 854              		@ sp needed
 855 0070 7047     		bx	lr
 856              		.cfi_endproc
 857              	.LFE417:
 859 0072 00BF     		.section	.text.can_lld_data2frame,"ax",%progbits
 860              		.align	1
 861              		.p2align 4,,15
 862              		.syntax unified
 863              		.thumb
 864              		.thumb_func
 866              	can_lld_data2frame:
 867              	.LFB418:
 126:Modules/Drivers/Comms/CAN/src/can.c **** 
 127:Modules/Drivers/Comms/CAN/src/can.c **** /**
 128:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Converts CAN message into frame
 129:Modules/Drivers/Comms/CAN/src/can.c ****  *
 130:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] data      pointer to message to be converted
 131:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[out] frame    pointer to converted frame
 132:Modules/Drivers/Comms/CAN/src/can.c ****  * @return              data size [word]
 133:Modules/Drivers/Comms/CAN/src/can.c ****  *
 134:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
 135:Modules/Drivers/Comms/CAN/src/can.c ****  */
 136:Modules/Drivers/Comms/CAN/src/can.c **** static uint8_t can_lld_data2frame(uint32_t *data, can_frame_t *frame) {
 868              		.loc 5 136 71
 869              		.cfi_startproc
 870              		@ args = 0, pretend = 0, frame = 16
 871              		@ frame_needed = 0, uses_anonymous_args = 0
 872 0000 00B5     		push	{lr}
 873              		.cfi_def_cfa_offset 4
 874              		.cfi_offset 14, -4
 875 0002 85B0     		sub	sp, sp, #20
 876              		.cfi_def_cfa_offset 24
 877 0004 0190     		str	r0, [sp, #4]
 878 0006 0091     		str	r1, [sp]
 137:Modules/Drivers/Comms/CAN/src/can.c **** 
 138:Modules/Drivers/Comms/CAN/src/can.c ****     uint8_t  frame_size;
 139:Modules/Drivers/Comms/CAN/src/can.c ****     uint8_t  data_size;
 140:Modules/Drivers/Comms/CAN/src/can.c ****     uint8_t  i;
 141:Modules/Drivers/Comms/CAN/src/can.c **** 
 142:Modules/Drivers/Comms/CAN/src/can.c ****     /* Set frame type.*/
 143:Modules/Drivers/Comms/CAN/src/can.c ****     if ((data[0] >> 30U) == (uint32_t)CAN_ID_XTD) {
 879              		.loc 5 143 14
 880 0008 019B     		ldr	r3, [sp, #4]
 881 000a 1B68     		ldr	r3, [r3]
 882              		.loc 5 143 18
 883 000c 9B0F     		lsrs	r3, r3, #30
 884              		.loc 5 143 8
 885 000e 012B     		cmp	r3, #1
 886 0010 09D1     		bne	.L54
 144:Modules/Drivers/Comms/CAN/src/can.c ****         frame->TYPE = CAN_ID_XTD;
 887              		.loc 5 144 21
 888 0012 009B     		ldr	r3, [sp]
 889 0014 0122     		movs	r2, #1
 890 0016 1A71     		strb	r2, [r3, #4]
 145:Modules/Drivers/Comms/CAN/src/can.c ****         frame->ID = (data[0] & 0x1FFFFFFFUL);
 891              		.loc 5 145 26
 892 0018 019B     		ldr	r3, [sp, #4]
 893 001a 1B68     		ldr	r3, [r3]
 894              		.loc 5 145 30
 895 001c 23F06042 		bic	r2, r3, #-536870912
 896              		.loc 5 145 19
 897 0020 009B     		ldr	r3, [sp]
 898 0022 9A60     		str	r2, [r3, #8]
 899 0024 07E0     		b	.L55
 900              	.L54:
 146:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
 147:Modules/Drivers/Comms/CAN/src/can.c ****         frame->TYPE = CAN_ID_STD;
 901              		.loc 5 147 21
 902 0026 009B     		ldr	r3, [sp]
 903 0028 0022     		movs	r2, #0
 904 002a 1A71     		strb	r2, [r3, #4]
 148:Modules/Drivers/Comms/CAN/src/can.c ****         frame->ID = (data[0] >> 18U);
 905              		.loc 5 148 26
 906 002c 019B     		ldr	r3, [sp, #4]
 907 002e 1B68     		ldr	r3, [r3]
 908              		.loc 5 148 30
 909 0030 9A0C     		lsrs	r2, r3, #18
 910              		.loc 5 148 19
 911 0032 009B     		ldr	r3, [sp]
 912 0034 9A60     		str	r2, [r3, #8]
 913              	.L55:
 149:Modules/Drivers/Comms/CAN/src/can.c ****     }
 150:Modules/Drivers/Comms/CAN/src/can.c **** 
 151:Modules/Drivers/Comms/CAN/src/can.c ****     /* Set frame size.*/
 152:Modules/Drivers/Comms/CAN/src/can.c ****     frame_size = can_lld_get_frame_size((uint8_t)((data[1] >> 16) & 0x0FU));
 914              		.loc 5 152 56
 915 0036 019B     		ldr	r3, [sp, #4]
 916 0038 0433     		adds	r3, r3, #4
 917 003a 1B68     		ldr	r3, [r3]
 918              		.loc 5 152 60
 919 003c 1B0C     		lsrs	r3, r3, #16
 920              		.loc 5 152 18
 921 003e DBB2     		uxtb	r3, r3
 922 0040 03F00F03 		and	r3, r3, #15
 923 0044 DBB2     		uxtb	r3, r3
 924 0046 1846     		mov	r0, r3
 925 0048 FFF7FEFF 		bl	can_lld_get_frame_size
 926 004c 0346     		mov	r3, r0
 927 004e 8DF80D30 		strb	r3, [sp, #13]
 153:Modules/Drivers/Comms/CAN/src/can.c ****     frame->DLC = frame_size;
 928              		.loc 5 153 16
 929 0052 009B     		ldr	r3, [sp]
 930 0054 9DF80D20 		ldrb	r2, [sp, #13]
 931 0058 1A73     		strb	r2, [r3, #12]
 154:Modules/Drivers/Comms/CAN/src/can.c **** 
 155:Modules/Drivers/Comms/CAN/src/can.c ****     /* Set frame operation (Normal or CANFD).*/
 156:Modules/Drivers/Comms/CAN/src/can.c ****     if (((data[1] >> 21U) & 0x1U) == 0U) {
 932              		.loc 5 156 15
 933 005a 019B     		ldr	r3, [sp, #4]
 934 005c 0433     		adds	r3, r3, #4
 935 005e 1B68     		ldr	r3, [r3]
 936              		.loc 5 156 19
 937 0060 5B0D     		lsrs	r3, r3, #21
 938              		.loc 5 156 27
 939 0062 03F00103 		and	r3, r3, #1
 940              		.loc 5 156 8
 941 0066 002B     		cmp	r3, #0
 942 0068 03D1     		bne	.L56
 157:Modules/Drivers/Comms/CAN/src/can.c ****         frame->OPERATION = CAN_OPERATION_NORMAL;
 943              		.loc 5 157 26
 944 006a 009B     		ldr	r3, [sp]
 945 006c 0022     		movs	r2, #0
 946 006e 9A70     		strb	r2, [r3, #2]
 947 0070 02E0     		b	.L57
 948              	.L56:
 158:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
 159:Modules/Drivers/Comms/CAN/src/can.c ****         frame->OPERATION = CAN_OPERATION_CANFD;
 949              		.loc 5 159 26
 950 0072 009B     		ldr	r3, [sp]
 951 0074 0122     		movs	r2, #1
 952 0076 9A70     		strb	r2, [r3, #2]
 953              	.L57:
 160:Modules/Drivers/Comms/CAN/src/can.c ****     }
 161:Modules/Drivers/Comms/CAN/src/can.c **** 
 162:Modules/Drivers/Comms/CAN/src/can.c ****     /* Set Time Stamp.*/
 163:Modules/Drivers/Comms/CAN/src/can.c ****     frame->TIME = (uint16_t)(data[1] & 0x000000FFUL);
 954              		.loc 5 163 34
 955 0078 019B     		ldr	r3, [sp, #4]
 956 007a 0433     		adds	r3, r3, #4
 957 007c 1B68     		ldr	r3, [r3]
 958              		.loc 5 163 19
 959 007e 9BB2     		uxth	r3, r3
 960 0080 DBB2     		uxtb	r3, r3
 961 0082 9AB2     		uxth	r2, r3
 962              		.loc 5 163 17
 963 0084 009B     		ldr	r3, [sp]
 964 0086 1A80     		strh	r2, [r3]	@ movhi
 164:Modules/Drivers/Comms/CAN/src/can.c **** 
 165:Modules/Drivers/Comms/CAN/src/can.c ****     /* Get data size [word].*/
 166:Modules/Drivers/Comms/CAN/src/can.c ****     if ((frame_size % 4U) == 0U) {
 965              		.loc 5 166 27
 966 0088 9DF80D30 		ldrb	r3, [sp, #13]
 967 008c 03F00303 		and	r3, r3, #3
 968 0090 DBB2     		uxtb	r3, r3
 969              		.loc 5 166 8
 970 0092 002B     		cmp	r3, #0
 971 0094 05D1     		bne	.L58
 167:Modules/Drivers/Comms/CAN/src/can.c ****         data_size = (frame_size / 4U);
 972              		.loc 5 167 19
 973 0096 9DF80D30 		ldrb	r3, [sp, #13]	@ zero_extendqisi2
 974 009a 9B08     		lsrs	r3, r3, #2
 975 009c 8DF80F30 		strb	r3, [sp, #15]
 976 00a0 06E0     		b	.L59
 977              	.L58:
 168:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
 169:Modules/Drivers/Comms/CAN/src/can.c ****         data_size = (frame_size / 4U) + 1U;
 978              		.loc 5 169 39
 979 00a2 9DF80D30 		ldrb	r3, [sp, #13]	@ zero_extendqisi2
 980 00a6 9B08     		lsrs	r3, r3, #2
 981 00a8 DBB2     		uxtb	r3, r3
 982              		.loc 5 169 19
 983 00aa 0133     		adds	r3, r3, #1
 984 00ac 8DF80F30 		strb	r3, [sp, #15]
 985              	.L59:
 170:Modules/Drivers/Comms/CAN/src/can.c ****     }
 171:Modules/Drivers/Comms/CAN/src/can.c **** 
 172:Modules/Drivers/Comms/CAN/src/can.c ****     /* Set frame data.*/
 173:Modules/Drivers/Comms/CAN/src/can.c ****     for (i = 0U; i < data_size; i++) {
 986              		.loc 5 173 12
 987 00b0 0023     		movs	r3, #0
 988 00b2 8DF80E30 		strb	r3, [sp, #14]
 989              		.loc 5 173 5
 990 00b6 11E0     		b	.L60
 991              	.L61:
 174:Modules/Drivers/Comms/CAN/src/can.c ****         frame->data32[i] = data[i + 2U];
 992              		.loc 5 174 32 discriminator 3
 993 00b8 9DF80E30 		ldrb	r3, [sp, #14]	@ zero_extendqisi2
 994 00bc 0233     		adds	r3, r3, #2
 995 00be 9B00     		lsls	r3, r3, #2
 996 00c0 019A     		ldr	r2, [sp, #4]
 997 00c2 1344     		add	r3, r3, r2
 998              		.loc 5 174 22 discriminator 3
 999 00c4 9DF80E20 		ldrb	r2, [sp, #14]	@ zero_extendqisi2
 1000              		.loc 5 174 32 discriminator 3
 1001 00c8 1968     		ldr	r1, [r3]
 1002              		.loc 5 174 26 discriminator 3
 1003 00ca 009B     		ldr	r3, [sp]
 1004 00cc 0432     		adds	r2, r2, #4
 1005 00ce 43F82210 		str	r1, [r3, r2, lsl #2]
 173:Modules/Drivers/Comms/CAN/src/can.c ****         frame->data32[i] = data[i + 2U];
 1006              		.loc 5 173 34 discriminator 3
 1007 00d2 9DF80E30 		ldrb	r3, [sp, #14]	@ zero_extendqisi2
 1008 00d6 0133     		adds	r3, r3, #1
 1009 00d8 8DF80E30 		strb	r3, [sp, #14]
 1010              	.L60:
 173:Modules/Drivers/Comms/CAN/src/can.c ****         frame->data32[i] = data[i + 2U];
 1011              		.loc 5 173 5 discriminator 1
 1012 00dc 9DF80E20 		ldrb	r2, [sp, #14]	@ zero_extendqisi2
 1013 00e0 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 1014 00e4 9A42     		cmp	r2, r3
 1015 00e6 E7D3     		bcc	.L61
 175:Modules/Drivers/Comms/CAN/src/can.c ****     }
 176:Modules/Drivers/Comms/CAN/src/can.c **** 
 177:Modules/Drivers/Comms/CAN/src/can.c ****     return data_size;
 1016              		.loc 5 177 12
 1017 00e8 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 178:Modules/Drivers/Comms/CAN/src/can.c **** }
 1018              		.loc 5 178 1
 1019 00ec 1846     		mov	r0, r3
 1020 00ee 05B0     		add	sp, sp, #20
 1021              		.cfi_def_cfa_offset 4
 1022              		@ sp needed
 1023 00f0 5DF804FB 		ldr	pc, [sp], #4
 1024              		.cfi_endproc
 1025              	.LFE418:
 1027              		.section	.text.can_lld_frame2data,"ax",%progbits
 1028              		.align	1
 1029              		.p2align 4,,15
 1030              		.syntax unified
 1031              		.thumb
 1032              		.thumb_func
 1034              	can_lld_frame2data:
 1035              	.LFB419:
 179:Modules/Drivers/Comms/CAN/src/can.c **** 
 180:Modules/Drivers/Comms/CAN/src/can.c **** /**
 181:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Converts frame into CAN message
 182:Modules/Drivers/Comms/CAN/src/can.c ****  *
 183:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] cdp        pointer to a @p can_driver_t structure
 184:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] frame      pointer to frame to be converted
 185:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[out] data      pointer to converted message
 186:Modules/Drivers/Comms/CAN/src/can.c ****  * @return               data size [word]
 187:Modules/Drivers/Comms/CAN/src/can.c ****  *
 188:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
 189:Modules/Drivers/Comms/CAN/src/can.c ****  */
 190:Modules/Drivers/Comms/CAN/src/can.c **** static uint8_t can_lld_frame2data(can_driver_t *cdp, const can_frame_t *frame, uint32_t *data) {
 1036              		.loc 5 190 96
 1037              		.cfi_startproc
 1038              		@ args = 0, pretend = 0, frame = 24
 1039              		@ frame_needed = 0, uses_anonymous_args = 0
 1040 0000 00B5     		push	{lr}
 1041              		.cfi_def_cfa_offset 4
 1042              		.cfi_offset 14, -4
 1043 0002 87B0     		sub	sp, sp, #28
 1044              		.cfi_def_cfa_offset 32
 1045 0004 0390     		str	r0, [sp, #12]
 1046 0006 0291     		str	r1, [sp, #8]
 1047 0008 0192     		str	r2, [sp, #4]
 191:Modules/Drivers/Comms/CAN/src/can.c **** 
 192:Modules/Drivers/Comms/CAN/src/can.c ****     uint8_t  data_size;
 193:Modules/Drivers/Comms/CAN/src/can.c ****     uint8_t  i;
 194:Modules/Drivers/Comms/CAN/src/can.c **** 
 195:Modules/Drivers/Comms/CAN/src/can.c ****     /* Set message word 0 with frame type.*/
 196:Modules/Drivers/Comms/CAN/src/can.c ****     if (frame->TYPE == CAN_ID_XTD) {
 1048              		.loc 5 196 14
 1049 000a 029B     		ldr	r3, [sp, #8]
 1050 000c 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 1051              		.loc 5 196 8
 1052 000e 012B     		cmp	r3, #1
 1053 0010 06D1     		bne	.L64
 197:Modules/Drivers/Comms/CAN/src/can.c ****         data[0] = (frame->ID | 0x40000000U);
 1054              		.loc 5 197 25
 1055 0012 029B     		ldr	r3, [sp, #8]
 1056 0014 9B68     		ldr	r3, [r3, #8]
 1057              		.loc 5 197 30
 1058 0016 43F08042 		orr	r2, r3, #1073741824
 1059              		.loc 5 197 17
 1060 001a 019B     		ldr	r3, [sp, #4]
 1061 001c 1A60     		str	r2, [r3]
 1062 001e 04E0     		b	.L65
 1063              	.L64:
 198:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
 199:Modules/Drivers/Comms/CAN/src/can.c ****         data[0] = (frame->ID << 18);
 1064              		.loc 5 199 25
 1065 0020 029B     		ldr	r3, [sp, #8]
 1066 0022 9B68     		ldr	r3, [r3, #8]
 1067              		.loc 5 199 30
 1068 0024 9A04     		lsls	r2, r3, #18
 1069              		.loc 5 199 17
 1070 0026 019B     		ldr	r3, [sp, #4]
 1071 0028 1A60     		str	r2, [r3]
 1072              	.L65:
 200:Modules/Drivers/Comms/CAN/src/can.c ****     }
 201:Modules/Drivers/Comms/CAN/src/can.c **** 
 202:Modules/Drivers/Comms/CAN/src/can.c ****     /* Set message word 1 with frame size and frame operation (Normal or CANFD).*/
 203:Modules/Drivers/Comms/CAN/src/can.c ****     data[1] = ((uint32_t)(can_lld_get_dlc(frame->DLC)) << 16);
 1073              		.loc 5 203 27
 1074 002a 029B     		ldr	r3, [sp, #8]
 1075 002c 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1076 002e 1846     		mov	r0, r3
 1077 0030 FFF7FEFF 		bl	can_lld_get_dlc
 1078 0034 0346     		mov	r3, r0
 1079              		.loc 5 203 16
 1080 0036 1A46     		mov	r2, r3
 1081              		.loc 5 203 9
 1082 0038 019B     		ldr	r3, [sp, #4]
 1083 003a 0433     		adds	r3, r3, #4
 1084              		.loc 5 203 56
 1085 003c 1204     		lsls	r2, r2, #16
 1086              		.loc 5 203 13
 1087 003e 1A60     		str	r2, [r3]
 204:Modules/Drivers/Comms/CAN/src/can.c ****     if (frame->OPERATION == CAN_OPERATION_CANFD) {
 1088              		.loc 5 204 14
 1089 0040 029B     		ldr	r3, [sp, #8]
 1090 0042 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1091              		.loc 5 204 8
 1092 0044 012B     		cmp	r3, #1
 1093 0046 13D1     		bne	.L66
 205:Modules/Drivers/Comms/CAN/src/can.c ****         data[1] |= 0x00200000UL;
 1094              		.loc 5 205 17
 1095 0048 019B     		ldr	r3, [sp, #4]
 1096 004a 0433     		adds	r3, r3, #4
 1097 004c 1A68     		ldr	r2, [r3]
 1098 004e 019B     		ldr	r3, [sp, #4]
 1099 0050 0433     		adds	r3, r3, #4
 1100 0052 42F40012 		orr	r2, r2, #2097152
 1101 0056 1A60     		str	r2, [r3]
 206:Modules/Drivers/Comms/CAN/src/can.c ****         if (cdp->is_fd_brs_mode == true) {
 1102              		.loc 5 206 16
 1103 0058 039B     		ldr	r3, [sp, #12]
 1104 005a 9B7F     		ldrb	r3, [r3, #30]	@ zero_extendqisi2
 1105              		.loc 5 206 12
 1106 005c 002B     		cmp	r3, #0
 1107 005e 07D0     		beq	.L66
 207:Modules/Drivers/Comms/CAN/src/can.c ****             data[1] |= 0x00100000UL;
 1108              		.loc 5 207 21
 1109 0060 019B     		ldr	r3, [sp, #4]
 1110 0062 0433     		adds	r3, r3, #4
 1111 0064 1A68     		ldr	r2, [r3]
 1112 0066 019B     		ldr	r3, [sp, #4]
 1113 0068 0433     		adds	r3, r3, #4
 1114 006a 42F48012 		orr	r2, r2, #1048576
 1115 006e 1A60     		str	r2, [r3]
 1116              	.L66:
 208:Modules/Drivers/Comms/CAN/src/can.c ****         }
 209:Modules/Drivers/Comms/CAN/src/can.c ****     }
 210:Modules/Drivers/Comms/CAN/src/can.c **** 
 211:Modules/Drivers/Comms/CAN/src/can.c ****     /* Get data size [word].*/
 212:Modules/Drivers/Comms/CAN/src/can.c ****     if ((frame->DLC % 4U) == 0U) {
 1117              		.loc 5 212 15
 1118 0070 029B     		ldr	r3, [sp, #8]
 1119 0072 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1120              		.loc 5 212 27
 1121 0074 03F00303 		and	r3, r3, #3
 1122 0078 DBB2     		uxtb	r3, r3
 1123              		.loc 5 212 8
 1124 007a 002B     		cmp	r3, #0
 1125 007c 05D1     		bne	.L67
 213:Modules/Drivers/Comms/CAN/src/can.c ****         data_size = (frame->DLC / 4U);
 1126              		.loc 5 213 27
 1127 007e 029B     		ldr	r3, [sp, #8]
 1128 0080 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1129              		.loc 5 213 19
 1130 0082 9B08     		lsrs	r3, r3, #2
 1131 0084 8DF81730 		strb	r3, [sp, #23]
 1132 0088 06E0     		b	.L68
 1133              	.L67:
 214:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
 215:Modules/Drivers/Comms/CAN/src/can.c ****         data_size = (frame->DLC / 4U) + 1U;
 1134              		.loc 5 215 27
 1135 008a 029B     		ldr	r3, [sp, #8]
 1136 008c 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1137              		.loc 5 215 39
 1138 008e 9B08     		lsrs	r3, r3, #2
 1139 0090 DBB2     		uxtb	r3, r3
 1140              		.loc 5 215 19
 1141 0092 0133     		adds	r3, r3, #1
 1142 0094 8DF81730 		strb	r3, [sp, #23]
 1143              	.L68:
 216:Modules/Drivers/Comms/CAN/src/can.c ****     }
 217:Modules/Drivers/Comms/CAN/src/can.c **** 
 218:Modules/Drivers/Comms/CAN/src/can.c ****     /* Set message words [2:N] with frame data.*/
 219:Modules/Drivers/Comms/CAN/src/can.c ****     for (i = 0; i < data_size; i++) {
 1144              		.loc 5 219 12
 1145 0098 0023     		movs	r3, #0
 1146 009a 8DF81630 		strb	r3, [sp, #22]
 1147              		.loc 5 219 5
 1148 009e 11E0     		b	.L69
 1149              	.L70:
 220:Modules/Drivers/Comms/CAN/src/can.c ****         data[i + 2U] = frame->data32[i];
 1150              		.loc 5 220 37 discriminator 3
 1151 00a0 9DF81610 		ldrb	r1, [sp, #22]	@ zero_extendqisi2
 1152              		.loc 5 220 13 discriminator 3
 1153 00a4 9DF81630 		ldrb	r3, [sp, #22]	@ zero_extendqisi2
 1154 00a8 0233     		adds	r3, r3, #2
 1155 00aa 9B00     		lsls	r3, r3, #2
 1156 00ac 019A     		ldr	r2, [sp, #4]
 1157 00ae 1344     		add	r3, r3, r2
 1158              		.loc 5 220 37 discriminator 3
 1159 00b0 029A     		ldr	r2, [sp, #8]
 1160 00b2 0431     		adds	r1, r1, #4
 1161 00b4 52F82120 		ldr	r2, [r2, r1, lsl #2]
 1162              		.loc 5 220 22 discriminator 3
 1163 00b8 1A60     		str	r2, [r3]
 219:Modules/Drivers/Comms/CAN/src/can.c ****         data[i + 2U] = frame->data32[i];
 1164              		.loc 5 219 33 discriminator 3
 1165 00ba 9DF81630 		ldrb	r3, [sp, #22]	@ zero_extendqisi2
 1166 00be 0133     		adds	r3, r3, #1
 1167 00c0 8DF81630 		strb	r3, [sp, #22]
 1168              	.L69:
 219:Modules/Drivers/Comms/CAN/src/can.c ****         data[i + 2U] = frame->data32[i];
 1169              		.loc 5 219 5 discriminator 1
 1170 00c4 9DF81620 		ldrb	r2, [sp, #22]	@ zero_extendqisi2
 1171 00c8 9DF81730 		ldrb	r3, [sp, #23]	@ zero_extendqisi2
 1172 00cc 9A42     		cmp	r2, r3
 1173 00ce E7D3     		bcc	.L70
 221:Modules/Drivers/Comms/CAN/src/can.c ****     }
 222:Modules/Drivers/Comms/CAN/src/can.c **** 
 223:Modules/Drivers/Comms/CAN/src/can.c ****     return data_size;
 1174              		.loc 5 223 12
 1175 00d0 9DF81730 		ldrb	r3, [sp, #23]	@ zero_extendqisi2
 224:Modules/Drivers/Comms/CAN/src/can.c **** }
 1176              		.loc 5 224 1
 1177 00d4 1846     		mov	r0, r3
 1178 00d6 07B0     		add	sp, sp, #28
 1179              		.cfi_def_cfa_offset 4
 1180              		@ sp needed
 1181 00d8 5DF804FB 		ldr	pc, [sp], #4
 1182              		.cfi_endproc
 1183              	.LFE419:
 1185              		.section	.text.can_dmu_rx0_dma_callback,"ax",%progbits
 1186              		.align	1
 1187              		.p2align 4,,15
 1188              		.syntax unified
 1189              		.thumb
 1190              		.thumb_func
 1192              	can_dmu_rx0_dma_callback:
 1193              	.LFB420:
 225:Modules/Drivers/Comms/CAN/src/can.c **** 
 226:Modules/Drivers/Comms/CAN/src/can.c **** /**
 227:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   DMU FIFO RX0 DMA callback.
 228:Modules/Drivers/Comms/CAN/src/can.c ****  *
 229:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] arg       argument associated to the callback
 230:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] sts       DMA callback cause status flags
 231:Modules/Drivers/Comms/CAN/src/can.c ****  *
 232:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
 233:Modules/Drivers/Comms/CAN/src/can.c ****  */
 234:Modules/Drivers/Comms/CAN/src/can.c **** static void can_dmu_rx0_dma_callback(void *arg, uint32_t sts) {
 1194              		.loc 5 234 63
 1195              		.cfi_startproc
 1196              		@ args = 0, pretend = 0, frame = 96
 1197              		@ frame_needed = 0, uses_anonymous_args = 0
 1198 0000 10B5     		push	{r4, lr}
 1199              		.cfi_def_cfa_offset 8
 1200              		.cfi_offset 4, -8
 1201              		.cfi_offset 14, -4
 1202 0002 ACB0     		sub	sp, sp, #176
 1203              		.cfi_def_cfa_offset 184
 1204 0004 1590     		str	r0, [sp, #84]
 1205 0006 1491     		str	r1, [sp, #80]
 235:Modules/Drivers/Comms/CAN/src/can.c **** 
 236:Modules/Drivers/Comms/CAN/src/can.c ****     can_frame_t frame = {0};
 1206              		.loc 5 236 17
 1207 0008 16AB     		add	r3, sp, #88
 1208 000a 5022     		movs	r2, #80
 1209 000c 0021     		movs	r1, #0
 1210 000e 1846     		mov	r0, r3
 1211 0010 FFF7FEFF 		bl	memset
 237:Modules/Drivers/Comms/CAN/src/can.c **** 
 238:Modules/Drivers/Comms/CAN/src/can.c ****     /*lint -e9087 */
 239:Modules/Drivers/Comms/CAN/src/can.c ****     can_driver_t *cdp = (can_driver_t *)arg;
 1212              		.loc 5 239 19
 1213 0014 159B     		ldr	r3, [sp, #84]
 1214 0016 2B93     		str	r3, [sp, #172]
 240:Modules/Drivers/Comms/CAN/src/can.c ****     /*lint +e9087 */
 241:Modules/Drivers/Comms/CAN/src/can.c **** 
 242:Modules/Drivers/Comms/CAN/src/can.c ****     if ((sts & DMA_STS_TCIF) != 0U) {
 1215              		.loc 5 242 14
 1216 0018 149B     		ldr	r3, [sp, #80]
 1217 001a 03F02003 		and	r3, r3, #32
 1218              		.loc 5 242 8
 1219 001e 002B     		cmp	r3, #0
 1220 0020 1ED0     		beq	.L75
 243:Modules/Drivers/Comms/CAN/src/can.c ****         /* New message fully received on RX0.*/
 244:Modules/Drivers/Comms/CAN/src/can.c ****         if (cdp->cb != NULL) {
 1221              		.loc 5 244 16
 1222 0022 2B9B     		ldr	r3, [sp, #172]
 1223 0024 D3F85039 		ldr	r3, [r3, #2384]
 1224              		.loc 5 244 12
 1225 0028 002B     		cmp	r3, #0
 1226 002a 13D0     		beq	.L74
 245:Modules/Drivers/Comms/CAN/src/can.c ****             (void)can_lld_data2frame(dmu_rx0_data, &frame);
 1227              		.loc 5 245 19
 1228 002c 16AB     		add	r3, sp, #88
 1229 002e 1946     		mov	r1, r3
 1230 0030 0D48     		ldr	r0, .L76
 1231 0032 FFF7FEFF 		bl	can_lld_data2frame
 246:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->cb(cdp, frame, CAN_CB_DMU_RX0);
 1232              		.loc 5 246 16
 1233 0036 2B9B     		ldr	r3, [sp, #172]
 1234 0038 D3F85049 		ldr	r4, [r3, #2384]
 1235              		.loc 5 246 13
 1236 003c 0B23     		movs	r3, #11
 1237 003e 1293     		str	r3, [sp, #72]
 1238 0040 6846     		mov	r0, sp
 1239 0042 18AB     		add	r3, sp, #96
 1240 0044 4822     		movs	r2, #72
 1241 0046 1946     		mov	r1, r3
 1242 0048 FFF7FEFF 		bl	memcpy
 1243 004c 16AB     		add	r3, sp, #88
 1244 004e 0CCB     		ldm	r3, {r2, r3}
 1245 0050 2B98     		ldr	r0, [sp, #172]
 1246 0052 A047     		blx	r4
 1247              	.LVL0:
 1248              	.L74:
 247:Modules/Drivers/Comms/CAN/src/can.c ****         }
 248:Modules/Drivers/Comms/CAN/src/can.c ****         /* Re-enable DMA for DMU RX FIFO0 to be ready for receiving the next
 249:Modules/Drivers/Comms/CAN/src/can.c ****            frame.*/
 250:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_enable(cdp->dma_rx0_descriptor);
 1249              		.loc 5 250 9
 1250 0054 2B9B     		ldr	r3, [sp, #172]
 1251 0056 D3F84439 		ldr	r3, [r3, #2372]
 1252 005a 1846     		mov	r0, r3
 1253 005c FFF7FEFF 		bl	dma_stream_enable
 1254              	.L75:
 251:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
 252:Modules/Drivers/Comms/CAN/src/can.c ****         ; /* close "if" as required by MISRA */
 253:Modules/Drivers/Comms/CAN/src/can.c ****     }
 254:Modules/Drivers/Comms/CAN/src/can.c **** }
 1255              		.loc 5 254 1
 1256 0060 00BF     		nop
 1257 0062 2CB0     		add	sp, sp, #176
 1258              		.cfi_def_cfa_offset 8
 1259              		@ sp needed
 1260 0064 10BD     		pop	{r4, pc}
 1261              	.L77:
 1262 0066 00BF     		.align	2
 1263              	.L76:
 1264 0068 00000000 		.word	dmu_rx0_data
 1265              		.cfi_endproc
 1266              	.LFE420:
 1268              		.section	.text.can_dmu_rx1_dma_callback,"ax",%progbits
 1269              		.align	1
 1270              		.p2align 4,,15
 1271              		.syntax unified
 1272              		.thumb
 1273              		.thumb_func
 1275              	can_dmu_rx1_dma_callback:
 1276              	.LFB421:
 255:Modules/Drivers/Comms/CAN/src/can.c **** 
 256:Modules/Drivers/Comms/CAN/src/can.c **** /**
 257:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   DMU FIFO RX1 DMA callback.
 258:Modules/Drivers/Comms/CAN/src/can.c ****  *
 259:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] arg       argument associated to the callback
 260:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] sts       DMA callback cause status flags
 261:Modules/Drivers/Comms/CAN/src/can.c ****  *
 262:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
 263:Modules/Drivers/Comms/CAN/src/can.c ****  */
 264:Modules/Drivers/Comms/CAN/src/can.c **** static void can_dmu_rx1_dma_callback(void *arg, uint32_t sts) {
 1277              		.loc 5 264 63
 1278              		.cfi_startproc
 1279              		@ args = 0, pretend = 0, frame = 96
 1280              		@ frame_needed = 0, uses_anonymous_args = 0
 1281 0000 10B5     		push	{r4, lr}
 1282              		.cfi_def_cfa_offset 8
 1283              		.cfi_offset 4, -8
 1284              		.cfi_offset 14, -4
 1285 0002 ACB0     		sub	sp, sp, #176
 1286              		.cfi_def_cfa_offset 184
 1287 0004 1590     		str	r0, [sp, #84]
 1288 0006 1491     		str	r1, [sp, #80]
 265:Modules/Drivers/Comms/CAN/src/can.c **** 
 266:Modules/Drivers/Comms/CAN/src/can.c ****     can_frame_t frame = {0};
 1289              		.loc 5 266 17
 1290 0008 16AB     		add	r3, sp, #88
 1291 000a 5022     		movs	r2, #80
 1292 000c 0021     		movs	r1, #0
 1293 000e 1846     		mov	r0, r3
 1294 0010 FFF7FEFF 		bl	memset
 267:Modules/Drivers/Comms/CAN/src/can.c **** 
 268:Modules/Drivers/Comms/CAN/src/can.c ****     /*lint -e9087 */
 269:Modules/Drivers/Comms/CAN/src/can.c ****     can_driver_t *cdp = (can_driver_t *)arg;
 1295              		.loc 5 269 19
 1296 0014 159B     		ldr	r3, [sp, #84]
 1297 0016 2B93     		str	r3, [sp, #172]
 270:Modules/Drivers/Comms/CAN/src/can.c ****     /*lint +e9087 */
 271:Modules/Drivers/Comms/CAN/src/can.c **** 
 272:Modules/Drivers/Comms/CAN/src/can.c ****     if ((sts & DMA_STS_TCIF) != 0U) {
 1298              		.loc 5 272 14
 1299 0018 149B     		ldr	r3, [sp, #80]
 1300 001a 03F02003 		and	r3, r3, #32
 1301              		.loc 5 272 8
 1302 001e 002B     		cmp	r3, #0
 1303 0020 1ED0     		beq	.L81
 273:Modules/Drivers/Comms/CAN/src/can.c ****         /* New message fully received on RX1.*/
 274:Modules/Drivers/Comms/CAN/src/can.c ****         if (cdp->cb != NULL) {
 1304              		.loc 5 274 16
 1305 0022 2B9B     		ldr	r3, [sp, #172]
 1306 0024 D3F85039 		ldr	r3, [r3, #2384]
 1307              		.loc 5 274 12
 1308 0028 002B     		cmp	r3, #0
 1309 002a 13D0     		beq	.L80
 275:Modules/Drivers/Comms/CAN/src/can.c ****             (void)can_lld_data2frame(dmu_rx1_data, &frame);
 1310              		.loc 5 275 19
 1311 002c 16AB     		add	r3, sp, #88
 1312 002e 1946     		mov	r1, r3
 1313 0030 0D48     		ldr	r0, .L82
 1314 0032 FFF7FEFF 		bl	can_lld_data2frame
 276:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->cb(cdp, frame, CAN_CB_DMU_RX1);
 1315              		.loc 5 276 16
 1316 0036 2B9B     		ldr	r3, [sp, #172]
 1317 0038 D3F85049 		ldr	r4, [r3, #2384]
 1318              		.loc 5 276 13
 1319 003c 0C23     		movs	r3, #12
 1320 003e 1293     		str	r3, [sp, #72]
 1321 0040 6846     		mov	r0, sp
 1322 0042 18AB     		add	r3, sp, #96
 1323 0044 4822     		movs	r2, #72
 1324 0046 1946     		mov	r1, r3
 1325 0048 FFF7FEFF 		bl	memcpy
 1326 004c 16AB     		add	r3, sp, #88
 1327 004e 0CCB     		ldm	r3, {r2, r3}
 1328 0050 2B98     		ldr	r0, [sp, #172]
 1329 0052 A047     		blx	r4
 1330              	.LVL1:
 1331              	.L80:
 277:Modules/Drivers/Comms/CAN/src/can.c ****         }
 278:Modules/Drivers/Comms/CAN/src/can.c ****         /* Re-enable DMA for DMU RX FIFO1 to be ready for receiving the next
 279:Modules/Drivers/Comms/CAN/src/can.c ****            frame.*/
 280:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_enable(cdp->dma_rx1_descriptor);
 1332              		.loc 5 280 9
 1333 0054 2B9B     		ldr	r3, [sp, #172]
 1334 0056 D3F84839 		ldr	r3, [r3, #2376]
 1335 005a 1846     		mov	r0, r3
 1336 005c FFF7FEFF 		bl	dma_stream_enable
 1337              	.L81:
 281:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
 282:Modules/Drivers/Comms/CAN/src/can.c ****         ; /* close "if" as required by MISRA */
 283:Modules/Drivers/Comms/CAN/src/can.c ****     }
 284:Modules/Drivers/Comms/CAN/src/can.c **** }
 1338              		.loc 5 284 1
 1339 0060 00BF     		nop
 1340 0062 2CB0     		add	sp, sp, #176
 1341              		.cfi_def_cfa_offset 8
 1342              		@ sp needed
 1343 0064 10BD     		pop	{r4, pc}
 1344              	.L83:
 1345 0066 00BF     		.align	2
 1346              	.L82:
 1347 0068 00000000 		.word	dmu_rx1_data
 1348              		.cfi_endproc
 1349              	.LFE421:
 1351              		.section	.text.can_lld_set_dmu,"ax",%progbits
 1352              		.align	1
 1353              		.p2align 4,,15
 1354              		.syntax unified
 1355              		.thumb
 1356              		.thumb_func
 1358              	can_lld_set_dmu:
 1359              	.LFB422:
 285:Modules/Drivers/Comms/CAN/src/can.c **** 
 286:Modules/Drivers/Comms/CAN/src/can.c **** /**
 287:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Enables/Disables DMU.
 288:Modules/Drivers/Comms/CAN/src/can.c ****  * @note    This configuration becomes effective after can_start.
 289:Modules/Drivers/Comms/CAN/src/can.c ****  *
 290:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
 291:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] enable    true to enable DMU, false otherwise.
 292:Modules/Drivers/Comms/CAN/src/can.c ****  *
 293:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
 294:Modules/Drivers/Comms/CAN/src/can.c ****  */
 295:Modules/Drivers/Comms/CAN/src/can.c **** static void can_lld_set_dmu(can_driver_t *cdp, bool enable) {
 1360              		.loc 5 295 61
 1361              		.cfi_startproc
 1362              		@ args = 0, pretend = 0, frame = 24
 1363              		@ frame_needed = 0, uses_anonymous_args = 0
 1364 0000 10B5     		push	{r4, lr}
 1365              		.cfi_def_cfa_offset 8
 1366              		.cfi_offset 4, -8
 1367              		.cfi_offset 14, -4
 1368 0002 86B0     		sub	sp, sp, #24
 1369              		.cfi_def_cfa_offset 32
 1370 0004 0190     		str	r0, [sp, #4]
 1371 0006 0B46     		mov	r3, r1
 1372 0008 8DF80330 		strb	r3, [sp, #3]
 296:Modules/Drivers/Comms/CAN/src/can.c **** 
 297:Modules/Drivers/Comms/CAN/src/can.c ****     uint32_t dma_fifo_mode;
 298:Modules/Drivers/Comms/CAN/src/can.c ****     uint32_t dma_rx_mode, dma_tx_mode;
 299:Modules/Drivers/Comms/CAN/src/can.c **** 
 300:Modules/Drivers/Comms/CAN/src/can.c ****     if ((bool)enable == true) {
 1373              		.loc 5 300 8
 1374 000c 9DF80330 		ldrb	r3, [sp, #3]	@ zero_extendqisi2
 1375 0010 002B     		cmp	r3, #0
 1376 0012 00F00D81 		beq	.L85
 301:Modules/Drivers/Comms/CAN/src/can.c ****         /* Configure DMU interrupts.*/
 302:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->can->DMU_QC = 0UL;
 1377              		.loc 5 302 12
 1378 0016 019B     		ldr	r3, [sp, #4]
 1379 0018 1B68     		ldr	r3, [r3]
 1380              		.loc 5 302 26
 1381 001a 0022     		movs	r2, #0
 1382 001c C3F8C823 		str	r2, [r3, #968]
 303:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->can->DMU_IR = 0xFFFFFFFFUL;
 1383              		.loc 5 303 12
 1384 0020 019B     		ldr	r3, [sp, #4]
 1385 0022 1B68     		ldr	r3, [r3]
 1386              		.loc 5 303 26
 1387 0024 4FF0FF32 		mov	r2, #-1
 1388 0028 C3F8CC23 		str	r2, [r3, #972]
 304:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->DMU_IE, FDCAN_DMU_IE_TXEEE, 1U);
 1389              		.loc 5 304 9
 1390 002c 019B     		ldr	r3, [sp, #4]
 1391 002e 1B68     		ldr	r3, [r3]
 1392 0030 D3F8D023 		ldr	r2, [r3, #976]
 1393 0034 019B     		ldr	r3, [sp, #4]
 1394 0036 1B68     		ldr	r3, [r3]
 1395 0038 42F04002 		orr	r2, r2, #64
 1396 003c C3F8D023 		str	r2, [r3, #976]
 305:Modules/Drivers/Comms/CAN/src/can.c **** 
 306:Modules/Drivers/Comms/CAN/src/can.c ****         /* Configure DMA for DMU.*/
 307:Modules/Drivers/Comms/CAN/src/can.c **** 
 308:Modules/Drivers/Comms/CAN/src/can.c ****         /* Allocates DMA streams for DMU RX FIFO0/1 and TX FIFO/QUEUE.*/
 309:Modules/Drivers/Comms/CAN/src/can.c ****         /*lint -e9087 */
 310:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->dma_rx0_descriptor = dma_stream_take(cdp->dma_conf->dma_stream_rx0_id,
 1397              		.loc 5 310 54
 1398 0040 019B     		ldr	r3, [sp, #4]
 1399 0042 D3F84039 		ldr	r3, [r3, #2368]
 1400              		.loc 5 310 35
 1401 0046 5868     		ldr	r0, [r3, #4]
 311:Modules/Drivers/Comms/CAN/src/can.c ****                                                   cdp->dma_conf->dma_stream_irq_prio,
 1402              		.loc 5 311 54
 1403 0048 019B     		ldr	r3, [sp, #4]
 1404 004a D3F84039 		ldr	r3, [r3, #2368]
 310:Modules/Drivers/Comms/CAN/src/can.c ****                                                   cdp->dma_conf->dma_stream_irq_prio,
 1405              		.loc 5 310 35
 1406 004e 1969     		ldr	r1, [r3, #16]
 1407 0050 019B     		ldr	r3, [sp, #4]
 1408 0052 914A     		ldr	r2, .L90
 1409 0054 FFF7FEFF 		bl	dma_stream_take
 1410 0058 0246     		mov	r2, r0
 310:Modules/Drivers/Comms/CAN/src/can.c ****                                                   cdp->dma_conf->dma_stream_irq_prio,
 1411              		.loc 5 310 33
 1412 005a 019B     		ldr	r3, [sp, #4]
 1413 005c C3F84429 		str	r2, [r3, #2372]
 312:Modules/Drivers/Comms/CAN/src/can.c ****                                                   can_dmu_rx0_dma_callback,
 313:Modules/Drivers/Comms/CAN/src/can.c ****                                                   (void *)cdp);
 314:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->dma_rx1_descriptor = dma_stream_take(cdp->dma_conf->dma_stream_rx1_id,
 1414              		.loc 5 314 54
 1415 0060 019B     		ldr	r3, [sp, #4]
 1416 0062 D3F84039 		ldr	r3, [r3, #2368]
 1417              		.loc 5 314 35
 1418 0066 9868     		ldr	r0, [r3, #8]
 315:Modules/Drivers/Comms/CAN/src/can.c ****                                                   cdp->dma_conf->dma_stream_irq_prio,
 1419              		.loc 5 315 54
 1420 0068 019B     		ldr	r3, [sp, #4]
 1421 006a D3F84039 		ldr	r3, [r3, #2368]
 314:Modules/Drivers/Comms/CAN/src/can.c ****                                                   cdp->dma_conf->dma_stream_irq_prio,
 1422              		.loc 5 314 35
 1423 006e 1969     		ldr	r1, [r3, #16]
 1424 0070 019B     		ldr	r3, [sp, #4]
 1425 0072 8A4A     		ldr	r2, .L90+4
 1426 0074 FFF7FEFF 		bl	dma_stream_take
 1427 0078 0246     		mov	r2, r0
 314:Modules/Drivers/Comms/CAN/src/can.c ****                                                   cdp->dma_conf->dma_stream_irq_prio,
 1428              		.loc 5 314 33
 1429 007a 019B     		ldr	r3, [sp, #4]
 1430 007c C3F84829 		str	r2, [r3, #2376]
 316:Modules/Drivers/Comms/CAN/src/can.c ****                                                   can_dmu_rx1_dma_callback,
 317:Modules/Drivers/Comms/CAN/src/can.c ****                                                   (void *)cdp);
 318:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->dma_tx_descriptor  = dma_stream_take(cdp->dma_conf->dma_stream_tx_id,
 1431              		.loc 5 318 54
 1432 0080 019B     		ldr	r3, [sp, #4]
 1433 0082 D3F84039 		ldr	r3, [r3, #2368]
 1434              		.loc 5 318 35
 1435 0086 1868     		ldr	r0, [r3]
 319:Modules/Drivers/Comms/CAN/src/can.c ****                                                   cdp->dma_conf->dma_stream_irq_prio,
 1436              		.loc 5 319 54
 1437 0088 019B     		ldr	r3, [sp, #4]
 1438 008a D3F84039 		ldr	r3, [r3, #2368]
 318:Modules/Drivers/Comms/CAN/src/can.c ****                                                   cdp->dma_conf->dma_stream_irq_prio,
 1439              		.loc 5 318 35
 1440 008e 1969     		ldr	r1, [r3, #16]
 1441 0090 0023     		movs	r3, #0
 1442 0092 0022     		movs	r2, #0
 1443 0094 FFF7FEFF 		bl	dma_stream_take
 1444 0098 0246     		mov	r2, r0
 318:Modules/Drivers/Comms/CAN/src/can.c ****                                                   cdp->dma_conf->dma_stream_irq_prio,
 1445              		.loc 5 318 33
 1446 009a 019B     		ldr	r3, [sp, #4]
 1447 009c C3F84C29 		str	r2, [r3, #2380]
 320:Modules/Drivers/Comms/CAN/src/can.c ****                                                   NULL,
 321:Modules/Drivers/Comms/CAN/src/can.c ****                                                   NULL);
 322:Modules/Drivers/Comms/CAN/src/can.c ****         /*lint +e9087 */
 323:Modules/Drivers/Comms/CAN/src/can.c **** 
 324:Modules/Drivers/Comms/CAN/src/can.c ****         /* Configure DMA triggers for DMU RX FIFO0/1 and TX FIFO/QUEUE.*/
 325:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_set_trigger(cdp->dma_rx0_descriptor, can_dev_get_dma_rx0_trigger(cdp));
 1448              		.loc 5 325 9
 1449 00a0 019B     		ldr	r3, [sp, #4]
 1450 00a2 D3F84449 		ldr	r4, [r3, #2372]
 1451 00a6 0198     		ldr	r0, [sp, #4]
 1452 00a8 FFF7FEFF 		bl	can_dev_get_dma_rx0_trigger
 1453 00ac 0346     		mov	r3, r0
 1454 00ae 1946     		mov	r1, r3
 1455 00b0 2046     		mov	r0, r4
 1456 00b2 FFF7FEFF 		bl	dma_stream_set_trigger
 326:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_set_trigger(cdp->dma_rx1_descriptor, can_dev_get_dma_rx1_trigger(cdp));
 1457              		.loc 5 326 9
 1458 00b6 019B     		ldr	r3, [sp, #4]
 1459 00b8 D3F84849 		ldr	r4, [r3, #2376]
 1460 00bc 0198     		ldr	r0, [sp, #4]
 1461 00be FFF7FEFF 		bl	can_dev_get_dma_rx1_trigger
 1462 00c2 0346     		mov	r3, r0
 1463 00c4 1946     		mov	r1, r3
 1464 00c6 2046     		mov	r0, r4
 1465 00c8 FFF7FEFF 		bl	dma_stream_set_trigger
 327:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_set_trigger(cdp->dma_tx_descriptor,  can_dev_get_dma_tx_trigger(cdp));
 1466              		.loc 5 327 9
 1467 00cc 019B     		ldr	r3, [sp, #4]
 1468 00ce D3F84C49 		ldr	r4, [r3, #2380]
 1469 00d2 0198     		ldr	r0, [sp, #4]
 1470 00d4 FFF7FEFF 		bl	can_dev_get_dma_tx_trigger
 1471 00d8 0346     		mov	r3, r0
 1472 00da 1946     		mov	r1, r3
 1473 00dc 2046     		mov	r0, r4
 1474 00de FFF7FEFF 		bl	dma_stream_set_trigger
 328:Modules/Drivers/Comms/CAN/src/can.c **** 
 329:Modules/Drivers/Comms/CAN/src/can.c ****         /* Configure DMA stream peripheral addresses for DMU RX FIFO0/1 and TX
 330:Modules/Drivers/Comms/CAN/src/can.c ****            FIFO/QUEUE.*/
 331:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_set_peripheral(cdp->dma_rx0_descriptor, (uint32_t)(cdp->can->DMU_RX0));
 1475              		.loc 5 331 9
 1476 00e2 019B     		ldr	r3, [sp, #4]
 1477 00e4 D3F84429 		ldr	r2, [r3, #2372]
 1478              		.loc 5 331 74
 1479 00e8 019B     		ldr	r3, [sp, #4]
 1480 00ea 1B68     		ldr	r3, [r3]
 1481              		.loc 5 331 70
 1482 00ec 03F52073 		add	r3, r3, #640
 1483              		.loc 5 331 9
 1484 00f0 1946     		mov	r1, r3
 1485 00f2 1046     		mov	r0, r2
 1486 00f4 FFF7FEFF 		bl	dma_stream_set_peripheral
 332:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_set_peripheral(cdp->dma_rx1_descriptor, (uint32_t)(cdp->can->DMU_RX1));
 1487              		.loc 5 332 9
 1488 00f8 019B     		ldr	r3, [sp, #4]
 1489 00fa D3F84829 		ldr	r2, [r3, #2376]
 1490              		.loc 5 332 74
 1491 00fe 019B     		ldr	r3, [sp, #4]
 1492 0100 1B68     		ldr	r3, [r3]
 1493              		.loc 5 332 70
 1494 0102 03F54073 		add	r3, r3, #768
 1495              		.loc 5 332 9
 1496 0106 1946     		mov	r1, r3
 1497 0108 1046     		mov	r0, r2
 1498 010a FFF7FEFF 		bl	dma_stream_set_peripheral
 333:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_set_peripheral(cdp->dma_tx_descriptor,  (uint32_t)(cdp->can->DMU_TX));
 1499              		.loc 5 333 9
 1500 010e 019B     		ldr	r3, [sp, #4]
 1501 0110 D3F84C29 		ldr	r2, [r3, #2380]
 1502              		.loc 5 333 74
 1503 0114 019B     		ldr	r3, [sp, #4]
 1504 0116 1B68     		ldr	r3, [r3]
 1505              		.loc 5 333 70
 1506 0118 03F50073 		add	r3, r3, #512
 1507              		.loc 5 333 9
 1508 011c 1946     		mov	r1, r3
 1509 011e 1046     		mov	r0, r2
 1510 0120 FFF7FEFF 		bl	dma_stream_set_peripheral
 334:Modules/Drivers/Comms/CAN/src/can.c **** 
 335:Modules/Drivers/Comms/CAN/src/can.c ****         /* Configure DMA priority level, data transfer direction and enable
 336:Modules/Drivers/Comms/CAN/src/can.c ****            transfer complete interrupt for DMU RX FIFO0/1 and TX FIFO/QUEUE.*/
 337:Modules/Drivers/Comms/CAN/src/can.c ****         dma_rx_mode = DMA_CCR_PL_VALUE(cdp->dma_conf->dma_stream_bus_prio) |
 1511              		.loc 5 337 23
 1512 0124 019B     		ldr	r3, [sp, #4]
 1513 0126 D3F84039 		ldr	r3, [r3, #2368]
 1514 012a DB68     		ldr	r3, [r3, #12]
 1515 012c 1B04     		lsls	r3, r3, #16
 1516              		.loc 5 337 21
 1517 012e 43F01003 		orr	r3, r3, #16
 1518 0132 0593     		str	r3, [sp, #20]
 338:Modules/Drivers/Comms/CAN/src/can.c ****                       DMA_CCR_DIR_P2M | DMA_CCR_TCIE;
 339:Modules/Drivers/Comms/CAN/src/can.c ****         dma_tx_mode = DMA_CCR_PL_VALUE(cdp->dma_conf->dma_stream_bus_prio) |
 1519              		.loc 5 339 23
 1520 0134 019B     		ldr	r3, [sp, #4]
 1521 0136 D3F84039 		ldr	r3, [r3, #2368]
 1522 013a DB68     		ldr	r3, [r3, #12]
 1523 013c 1B04     		lsls	r3, r3, #16
 1524              		.loc 5 339 21
 1525 013e 43F05003 		orr	r3, r3, #80
 1526 0142 0493     		str	r3, [sp, #16]
 340:Modules/Drivers/Comms/CAN/src/can.c ****                       DMA_CCR_DIR_M2P | DMA_CCR_TCIE;
 341:Modules/Drivers/Comms/CAN/src/can.c **** 
 342:Modules/Drivers/Comms/CAN/src/can.c ****         /* Configure DMA frame sizes for DMU RX FIFO0/1 and TX FIFO/QUEUE.*/
 343:Modules/Drivers/Comms/CAN/src/can.c ****         dma_rx_mode |= DMA_CCR_PSIZE_WORD | DMA_CCR_MSIZE_WORD;
 1527              		.loc 5 343 21
 1528 0144 059B     		ldr	r3, [sp, #20]
 1529 0146 43F4A043 		orr	r3, r3, #20480
 1530 014a 0593     		str	r3, [sp, #20]
 344:Modules/Drivers/Comms/CAN/src/can.c ****         dma_tx_mode |= DMA_CCR_PSIZE_WORD | DMA_CCR_MSIZE_WORD;
 1531              		.loc 5 344 21
 1532 014c 049B     		ldr	r3, [sp, #16]
 1533 014e 43F4A043 		orr	r3, r3, #20480
 1534 0152 0493     		str	r3, [sp, #16]
 345:Modules/Drivers/Comms/CAN/src/can.c **** 
 346:Modules/Drivers/Comms/CAN/src/can.c ****         /* Configure DMA memory increment modes for DMU RX FIFO0/1 and TX
 347:Modules/Drivers/Comms/CAN/src/can.c ****            FIFO/QUEUE.*/
 348:Modules/Drivers/Comms/CAN/src/can.c ****         dma_rx_mode |= DMA_CCR_MINC | DMA_CCR_PINC;
 1535              		.loc 5 348 21
 1536 0154 059B     		ldr	r3, [sp, #20]
 1537 0156 43F4C063 		orr	r3, r3, #1536
 1538 015a 0593     		str	r3, [sp, #20]
 349:Modules/Drivers/Comms/CAN/src/can.c ****         dma_tx_mode |= DMA_CCR_MINC | DMA_CCR_PINC;
 1539              		.loc 5 349 21
 1540 015c 049B     		ldr	r3, [sp, #16]
 1541 015e 43F4C063 		orr	r3, r3, #1536
 1542 0162 0493     		str	r3, [sp, #16]
 350:Modules/Drivers/Comms/CAN/src/can.c **** 
 351:Modules/Drivers/Comms/CAN/src/can.c ****         /* Configure DMA peripheral burst transfer configurations for DMU RX
 352:Modules/Drivers/Comms/CAN/src/can.c ****            FIFO0/1 and for DMU TX FIFO/QUEUE. Since DMU allows to transfer/
 353:Modules/Drivers/Comms/CAN/src/can.c ****            receive only frames with a frame size of 4 words, peripheral burst
 354:Modules/Drivers/Comms/CAN/src/can.c ****            is fixed to 4.*/
 355:Modules/Drivers/Comms/CAN/src/can.c ****         dma_rx_mode |= DMA_CCR_PBURST_INCR4;
 1543              		.loc 5 355 21
 1544 0164 059B     		ldr	r3, [sp, #20]
 1545 0166 43F40013 		orr	r3, r3, #2097152
 1546 016a 0593     		str	r3, [sp, #20]
 356:Modules/Drivers/Comms/CAN/src/can.c ****         dma_tx_mode |= DMA_CCR_PBURST_INCR4;
 1547              		.loc 5 356 21
 1548 016c 049B     		ldr	r3, [sp, #16]
 1549 016e 43F40013 		orr	r3, r3, #2097152
 1550 0172 0493     		str	r3, [sp, #16]
 357:Modules/Drivers/Comms/CAN/src/can.c **** 
 358:Modules/Drivers/Comms/CAN/src/can.c ****         /* Set up calculated DMA modes for DMU RX FIFO0/1 and for DMU TX
 359:Modules/Drivers/Comms/CAN/src/can.c ****            FIFO/QUEUE.*/
 360:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_set_transfer_mode(cdp->dma_rx0_descriptor, dma_rx_mode);
 1551              		.loc 5 360 9
 1552 0174 019B     		ldr	r3, [sp, #4]
 1553 0176 D3F84439 		ldr	r3, [r3, #2372]
 1554 017a 0599     		ldr	r1, [sp, #20]
 1555 017c 1846     		mov	r0, r3
 1556 017e FFF7FEFF 		bl	dma_stream_set_transfer_mode
 361:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_set_transfer_mode(cdp->dma_rx1_descriptor, dma_rx_mode);
 1557              		.loc 5 361 9
 1558 0182 019B     		ldr	r3, [sp, #4]
 1559 0184 D3F84839 		ldr	r3, [r3, #2376]
 1560 0188 0599     		ldr	r1, [sp, #20]
 1561 018a 1846     		mov	r0, r3
 1562 018c FFF7FEFF 		bl	dma_stream_set_transfer_mode
 362:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_set_transfer_mode(cdp->dma_tx_descriptor,  dma_tx_mode);
 1563              		.loc 5 362 9
 1564 0190 019B     		ldr	r3, [sp, #4]
 1565 0192 D3F84C39 		ldr	r3, [r3, #2380]
 1566 0196 0499     		ldr	r1, [sp, #16]
 1567 0198 1846     		mov	r0, r3
 1568 019a FFF7FEFF 		bl	dma_stream_set_transfer_mode
 363:Modules/Drivers/Comms/CAN/src/can.c **** 
 364:Modules/Drivers/Comms/CAN/src/can.c ****         /* Configure DMA number of data items (words to be received for DMU RX
 365:Modules/Drivers/Comms/CAN/src/can.c ****            FIFO0/1 or words to be transmitted for DMU TX FIFO/QUEUE). Since DMU
 366:Modules/Drivers/Comms/CAN/src/can.c ****            allows to transmit/receive only frames with a frame size of 4 words,
 367:Modules/Drivers/Comms/CAN/src/can.c ****            the number of data items is fixed to 4.*/
 368:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_set_count(cdp->dma_rx0_descriptor, 4U);
 1569              		.loc 5 368 9
 1570 019e 019B     		ldr	r3, [sp, #4]
 1571 01a0 D3F84439 		ldr	r3, [r3, #2372]
 1572 01a4 0421     		movs	r1, #4
 1573 01a6 1846     		mov	r0, r3
 1574 01a8 FFF7FEFF 		bl	dma_stream_set_count
 369:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_set_count(cdp->dma_rx1_descriptor, 4U);
 1575              		.loc 5 369 9
 1576 01ac 019B     		ldr	r3, [sp, #4]
 1577 01ae D3F84839 		ldr	r3, [r3, #2376]
 1578 01b2 0421     		movs	r1, #4
 1579 01b4 1846     		mov	r0, r3
 1580 01b6 FFF7FEFF 		bl	dma_stream_set_count
 370:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_set_count(cdp->dma_tx_descriptor,  4U);
 1581              		.loc 5 370 9
 1582 01ba 019B     		ldr	r3, [sp, #4]
 1583 01bc D3F84C39 		ldr	r3, [r3, #2380]
 1584 01c0 0421     		movs	r1, #4
 1585 01c2 1846     		mov	r0, r3
 1586 01c4 FFF7FEFF 		bl	dma_stream_set_count
 371:Modules/Drivers/Comms/CAN/src/can.c **** 
 372:Modules/Drivers/Comms/CAN/src/can.c ****         /* Configure DMA stream memory addresses for DMU RX FIFO0/1.*/
 373:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_set_memory(cdp->dma_rx0_descriptor, (uint32_t)(dmu_rx0_data));
 1587              		.loc 5 373 9
 1588 01c8 019B     		ldr	r3, [sp, #4]
 1589 01ca D3F84439 		ldr	r3, [r3, #2372]
 1590 01ce 344A     		ldr	r2, .L90+8
 1591 01d0 1146     		mov	r1, r2
 1592 01d2 1846     		mov	r0, r3
 1593 01d4 FFF7FEFF 		bl	dma_stream_set_memory
 374:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_set_memory(cdp->dma_rx1_descriptor, (uint32_t)(dmu_rx1_data));
 1594              		.loc 5 374 9
 1595 01d8 019B     		ldr	r3, [sp, #4]
 1596 01da D3F84839 		ldr	r3, [r3, #2376]
 1597 01de 314A     		ldr	r2, .L90+12
 1598 01e0 1146     		mov	r1, r2
 1599 01e2 1846     		mov	r0, r3
 1600 01e4 FFF7FEFF 		bl	dma_stream_set_memory
 375:Modules/Drivers/Comms/CAN/src/can.c **** 
 376:Modules/Drivers/Comms/CAN/src/can.c ****         /* Configure DMA FIFO modes for DMU RX FIFO0/1 and TX FIFO/QUEUE.*/
 377:Modules/Drivers/Comms/CAN/src/can.c ****         dma_fifo_mode = DMA_FCR_DMDIS_FIFO_ENABLE | DMA_FCR_FTH_FULL;
 1601              		.loc 5 377 23
 1602 01e8 0723     		movs	r3, #7
 1603 01ea 0393     		str	r3, [sp, #12]
 378:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_set_fifo_mode(cdp->dma_rx0_descriptor, dma_fifo_mode);
 1604              		.loc 5 378 9
 1605 01ec 019B     		ldr	r3, [sp, #4]
 1606 01ee D3F84439 		ldr	r3, [r3, #2372]
 1607 01f2 0399     		ldr	r1, [sp, #12]
 1608 01f4 1846     		mov	r0, r3
 1609 01f6 FFF7FEFF 		bl	dma_stream_set_fifo_mode
 379:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_set_fifo_mode(cdp->dma_rx1_descriptor, dma_fifo_mode);
 1610              		.loc 5 379 9
 1611 01fa 019B     		ldr	r3, [sp, #4]
 1612 01fc D3F84839 		ldr	r3, [r3, #2376]
 1613 0200 0399     		ldr	r1, [sp, #12]
 1614 0202 1846     		mov	r0, r3
 1615 0204 FFF7FEFF 		bl	dma_stream_set_fifo_mode
 380:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_set_fifo_mode(cdp->dma_tx_descriptor,  dma_fifo_mode);
 1616              		.loc 5 380 9
 1617 0208 019B     		ldr	r3, [sp, #4]
 1618 020a D3F84C39 		ldr	r3, [r3, #2380]
 1619 020e 0399     		ldr	r1, [sp, #12]
 1620 0210 1846     		mov	r0, r3
 1621 0212 FFF7FEFF 		bl	dma_stream_set_fifo_mode
 381:Modules/Drivers/Comms/CAN/src/can.c **** 
 382:Modules/Drivers/Comms/CAN/src/can.c ****         /* Enable DMA for DMU RX FIFO0/1. It will be disabled on the DMA end of
 383:Modules/Drivers/Comms/CAN/src/can.c ****            transfer.*/
 384:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_enable(cdp->dma_rx0_descriptor);
 1622              		.loc 5 384 9
 1623 0216 019B     		ldr	r3, [sp, #4]
 1624 0218 D3F84439 		ldr	r3, [r3, #2372]
 1625 021c 1846     		mov	r0, r3
 1626 021e FFF7FEFF 		bl	dma_stream_enable
 385:Modules/Drivers/Comms/CAN/src/can.c ****         dma_stream_enable(cdp->dma_rx1_descriptor);
 1627              		.loc 5 385 9
 1628 0222 019B     		ldr	r3, [sp, #4]
 1629 0224 D3F84839 		ldr	r3, [r3, #2376]
 1630 0228 1846     		mov	r0, r3
 1631 022a FFF7FEFF 		bl	dma_stream_enable
 386:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
 387:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->can->DMU_QC = 0UL;
 388:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->DMU_IE, FDCAN_DMU_IE_TXEEE, 0U);
 389:Modules/Drivers/Comms/CAN/src/can.c **** 
 390:Modules/Drivers/Comms/CAN/src/can.c ****         /* Disable DMA streams for DMU RX FIFO0/1 and TX FIFO/QUEUE if
 391:Modules/Drivers/Comms/CAN/src/can.c ****            previously enabled.*/
 392:Modules/Drivers/Comms/CAN/src/can.c ****         if (cdp->dma_tx_descriptor != NULL) {
 393:Modules/Drivers/Comms/CAN/src/can.c ****             dma_stream_disable(cdp->dma_tx_descriptor);
 394:Modules/Drivers/Comms/CAN/src/can.c ****         }
 395:Modules/Drivers/Comms/CAN/src/can.c ****         if (cdp->dma_rx0_descriptor != NULL) {
 396:Modules/Drivers/Comms/CAN/src/can.c ****             dma_stream_disable(cdp->dma_rx0_descriptor);
 397:Modules/Drivers/Comms/CAN/src/can.c ****         }
 398:Modules/Drivers/Comms/CAN/src/can.c ****         if (cdp->dma_rx1_descriptor != NULL) {
 399:Modules/Drivers/Comms/CAN/src/can.c ****             dma_stream_disable(cdp->dma_rx1_descriptor);
 400:Modules/Drivers/Comms/CAN/src/can.c ****         }
 401:Modules/Drivers/Comms/CAN/src/can.c ****     }
 402:Modules/Drivers/Comms/CAN/src/can.c **** }
 1632              		.loc 5 402 1
 1633 022e 2FE0     		b	.L89
 1634              	.L85:
 387:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->DMU_IE, FDCAN_DMU_IE_TXEEE, 0U);
 1635              		.loc 5 387 12
 1636 0230 019B     		ldr	r3, [sp, #4]
 1637 0232 1B68     		ldr	r3, [r3]
 387:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->DMU_IE, FDCAN_DMU_IE_TXEEE, 0U);
 1638              		.loc 5 387 26
 1639 0234 0022     		movs	r2, #0
 1640 0236 C3F8C823 		str	r2, [r3, #968]
 388:Modules/Drivers/Comms/CAN/src/can.c **** 
 1641              		.loc 5 388 9
 1642 023a 019B     		ldr	r3, [sp, #4]
 1643 023c 1B68     		ldr	r3, [r3]
 1644 023e D3F8D023 		ldr	r2, [r3, #976]
 1645 0242 019B     		ldr	r3, [sp, #4]
 1646 0244 1B68     		ldr	r3, [r3]
 1647 0246 22F04002 		bic	r2, r2, #64
 1648 024a C3F8D023 		str	r2, [r3, #976]
 392:Modules/Drivers/Comms/CAN/src/can.c ****             dma_stream_disable(cdp->dma_tx_descriptor);
 1649              		.loc 5 392 16
 1650 024e 019B     		ldr	r3, [sp, #4]
 1651 0250 D3F84C39 		ldr	r3, [r3, #2380]
 392:Modules/Drivers/Comms/CAN/src/can.c ****             dma_stream_disable(cdp->dma_tx_descriptor);
 1652              		.loc 5 392 12
 1653 0254 002B     		cmp	r3, #0
 1654 0256 05D0     		beq	.L87
 393:Modules/Drivers/Comms/CAN/src/can.c ****         }
 1655              		.loc 5 393 13
 1656 0258 019B     		ldr	r3, [sp, #4]
 1657 025a D3F84C39 		ldr	r3, [r3, #2380]
 1658 025e 1846     		mov	r0, r3
 1659 0260 FFF7FEFF 		bl	dma_stream_disable
 1660              	.L87:
 395:Modules/Drivers/Comms/CAN/src/can.c ****             dma_stream_disable(cdp->dma_rx0_descriptor);
 1661              		.loc 5 395 16
 1662 0264 019B     		ldr	r3, [sp, #4]
 1663 0266 D3F84439 		ldr	r3, [r3, #2372]
 395:Modules/Drivers/Comms/CAN/src/can.c ****             dma_stream_disable(cdp->dma_rx0_descriptor);
 1664              		.loc 5 395 12
 1665 026a 002B     		cmp	r3, #0
 1666 026c 05D0     		beq	.L88
 396:Modules/Drivers/Comms/CAN/src/can.c ****         }
 1667              		.loc 5 396 13
 1668 026e 019B     		ldr	r3, [sp, #4]
 1669 0270 D3F84439 		ldr	r3, [r3, #2372]
 1670 0274 1846     		mov	r0, r3
 1671 0276 FFF7FEFF 		bl	dma_stream_disable
 1672              	.L88:
 398:Modules/Drivers/Comms/CAN/src/can.c ****             dma_stream_disable(cdp->dma_rx1_descriptor);
 1673              		.loc 5 398 16
 1674 027a 019B     		ldr	r3, [sp, #4]
 1675 027c D3F84839 		ldr	r3, [r3, #2376]
 398:Modules/Drivers/Comms/CAN/src/can.c ****             dma_stream_disable(cdp->dma_rx1_descriptor);
 1676              		.loc 5 398 12
 1677 0280 002B     		cmp	r3, #0
 1678 0282 05D0     		beq	.L89
 399:Modules/Drivers/Comms/CAN/src/can.c ****         }
 1679              		.loc 5 399 13
 1680 0284 019B     		ldr	r3, [sp, #4]
 1681 0286 D3F84839 		ldr	r3, [r3, #2376]
 1682 028a 1846     		mov	r0, r3
 1683 028c FFF7FEFF 		bl	dma_stream_disable
 1684              	.L89:
 1685              		.loc 5 402 1
 1686 0290 00BF     		nop
 1687 0292 06B0     		add	sp, sp, #24
 1688              		.cfi_def_cfa_offset 8
 1689              		@ sp needed
 1690 0294 10BD     		pop	{r4, pc}
 1691              	.L91:
 1692 0296 00BF     		.align	2
 1693              	.L90:
 1694 0298 00000000 		.word	can_dmu_rx0_dma_callback
 1695 029c 00000000 		.word	can_dmu_rx1_dma_callback
 1696 02a0 00000000 		.word	dmu_rx0_data
 1697 02a4 00000000 		.word	dmu_rx1_data
 1698              		.cfi_endproc
 1699              	.LFE422:
 1701              		.section	.text.can_lld_set_loopback,"ax",%progbits
 1702              		.align	1
 1703              		.p2align 4,,15
 1704              		.syntax unified
 1705              		.thumb
 1706              		.thumb_func
 1708              	can_lld_set_loopback:
 1709              	.LFB423:
 403:Modules/Drivers/Comms/CAN/src/can.c **** 
 404:Modules/Drivers/Comms/CAN/src/can.c **** /**
 405:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Configures loopback mode.
 406:Modules/Drivers/Comms/CAN/src/can.c ****  * @note    This configuration becomes effective after can_start.
 407:Modules/Drivers/Comms/CAN/src/can.c ****  *
 408:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
 409:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] lb_mode   loopback mode to be configured. It can be one of the
 410:Modules/Drivers/Comms/CAN/src/can.c ****  *                      following values:
 411:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_NO_LOOPBACK
 412:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_LOOPBACK_INTERNAL
 413:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_LOOPBACK_EXTERNAL
 414:Modules/Drivers/Comms/CAN/src/can.c ****  *
 415:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
 416:Modules/Drivers/Comms/CAN/src/can.c ****  */
 417:Modules/Drivers/Comms/CAN/src/can.c **** static void can_lld_set_loopback(can_driver_t *cdp, can_lb_mode_t lb_mode) {
 1710              		.loc 5 417 76
 1711              		.cfi_startproc
 1712              		@ args = 0, pretend = 0, frame = 8
 1713              		@ frame_needed = 0, uses_anonymous_args = 0
 1714              		@ link register save eliminated.
 1715 0000 82B0     		sub	sp, sp, #8
 1716              		.cfi_def_cfa_offset 8
 1717 0002 0190     		str	r0, [sp, #4]
 1718 0004 0B46     		mov	r3, r1
 1719 0006 8DF80330 		strb	r3, [sp, #3]
 418:Modules/Drivers/Comms/CAN/src/can.c **** 
 419:Modules/Drivers/Comms/CAN/src/can.c ****     if (lb_mode != CAN_NO_LOOPBACK) {
 1720              		.loc 5 419 8
 1721 000a 9DF80330 		ldrb	r3, [sp, #3]	@ zero_extendqisi2
 1722 000e 002B     		cmp	r3, #0
 1723 0010 1BD0     		beq	.L94
 420:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->CCCR, FDCAN_CCCR_TEST_EN, 1U);
 1724              		.loc 5 420 9
 1725 0012 019B     		ldr	r3, [sp, #4]
 1726 0014 1B68     		ldr	r3, [r3]
 1727 0016 9A69     		ldr	r2, [r3, #24]
 1728 0018 019B     		ldr	r3, [sp, #4]
 1729 001a 1B68     		ldr	r3, [r3]
 1730 001c 42F08002 		orr	r2, r2, #128
 1731 0020 9A61     		str	r2, [r3, #24]
 421:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->TEST, FDCAN_TEST_LBCK, 1U);
 1732              		.loc 5 421 9
 1733 0022 019B     		ldr	r3, [sp, #4]
 1734 0024 1B68     		ldr	r3, [r3]
 1735 0026 1A69     		ldr	r2, [r3, #16]
 1736 0028 019B     		ldr	r3, [sp, #4]
 1737 002a 1B68     		ldr	r3, [r3]
 1738 002c 42F01002 		orr	r2, r2, #16
 1739 0030 1A61     		str	r2, [r3, #16]
 422:Modules/Drivers/Comms/CAN/src/can.c ****         if (lb_mode == CAN_LOOPBACK_INTERNAL) {
 1740              		.loc 5 422 12
 1741 0032 9DF80330 		ldrb	r3, [sp, #3]	@ zero_extendqisi2
 1742 0036 012B     		cmp	r3, #1
 1743 0038 07D1     		bne	.L94
 423:Modules/Drivers/Comms/CAN/src/can.c ****             REG_SET_FIELD(cdp->can->CCCR, FDCAN_CCCR_MON, 1U);
 1744              		.loc 5 423 13
 1745 003a 019B     		ldr	r3, [sp, #4]
 1746 003c 1B68     		ldr	r3, [r3]
 1747 003e 9A69     		ldr	r2, [r3, #24]
 1748 0040 019B     		ldr	r3, [sp, #4]
 1749 0042 1B68     		ldr	r3, [r3]
 1750 0044 42F02002 		orr	r2, r2, #32
 1751 0048 9A61     		str	r2, [r3, #24]
 1752              	.L94:
 424:Modules/Drivers/Comms/CAN/src/can.c ****         }
 425:Modules/Drivers/Comms/CAN/src/can.c ****     }
 426:Modules/Drivers/Comms/CAN/src/can.c **** }
 1753              		.loc 5 426 1
 1754 004a 00BF     		nop
 1755 004c 02B0     		add	sp, sp, #8
 1756              		.cfi_def_cfa_offset 0
 1757              		@ sp needed
 1758 004e 7047     		bx	lr
 1759              		.cfi_endproc
 1760              	.LFE423:
 1762              		.section	.text.can_lld_set_flexdatarate,"ax",%progbits
 1763              		.align	1
 1764              		.p2align 4,,15
 1765              		.syntax unified
 1766              		.thumb
 1767              		.thumb_func
 1769              	can_lld_set_flexdatarate:
 1770              	.LFB424:
 427:Modules/Drivers/Comms/CAN/src/can.c **** 
 428:Modules/Drivers/Comms/CAN/src/can.c **** /**
 429:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Enables/Disables Flex Data Rate mode.
 430:Modules/Drivers/Comms/CAN/src/can.c ****  * @note    This configuration becomes effective after can_start.
 431:Modules/Drivers/Comms/CAN/src/can.c ****  *
 432:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
 433:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] enable    true to enable flex data rate, false otherwise.
 434:Modules/Drivers/Comms/CAN/src/can.c ****  *
 435:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
 436:Modules/Drivers/Comms/CAN/src/can.c ****  */
 437:Modules/Drivers/Comms/CAN/src/can.c **** static void can_lld_set_flexdatarate(can_driver_t *cdp, bool enable) {
 1771              		.loc 5 437 70
 1772              		.cfi_startproc
 1773              		@ args = 0, pretend = 0, frame = 8
 1774              		@ frame_needed = 0, uses_anonymous_args = 0
 1775              		@ link register save eliminated.
 1776 0000 82B0     		sub	sp, sp, #8
 1777              		.cfi_def_cfa_offset 8
 1778 0002 0190     		str	r0, [sp, #4]
 1779 0004 0B46     		mov	r3, r1
 1780 0006 8DF80330 		strb	r3, [sp, #3]
 438:Modules/Drivers/Comms/CAN/src/can.c **** 
 439:Modules/Drivers/Comms/CAN/src/can.c ****     if ((bool)enable == true) {
 1781              		.loc 5 439 8
 1782 000a 9DF80330 		ldrb	r3, [sp, #3]	@ zero_extendqisi2
 1783 000e 002B     		cmp	r3, #0
 1784 0010 08D0     		beq	.L96
 440:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->CCCR, FDCAN_CCCR_FDOE, 1U);
 1785              		.loc 5 440 9
 1786 0012 019B     		ldr	r3, [sp, #4]
 1787 0014 1B68     		ldr	r3, [r3]
 1788 0016 9A69     		ldr	r2, [r3, #24]
 1789 0018 019B     		ldr	r3, [sp, #4]
 1790 001a 1B68     		ldr	r3, [r3]
 1791 001c 42F48072 		orr	r2, r2, #256
 1792 0020 9A61     		str	r2, [r3, #24]
 441:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
 442:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->CCCR, FDCAN_CCCR_FDOE, 0U);
 443:Modules/Drivers/Comms/CAN/src/can.c ****     }
 444:Modules/Drivers/Comms/CAN/src/can.c **** }
 1793              		.loc 5 444 1
 1794 0022 07E0     		b	.L98
 1795              	.L96:
 442:Modules/Drivers/Comms/CAN/src/can.c ****     }
 1796              		.loc 5 442 9
 1797 0024 019B     		ldr	r3, [sp, #4]
 1798 0026 1B68     		ldr	r3, [r3]
 1799 0028 9A69     		ldr	r2, [r3, #24]
 1800 002a 019B     		ldr	r3, [sp, #4]
 1801 002c 1B68     		ldr	r3, [r3]
 1802 002e 22F48072 		bic	r2, r2, #256
 1803 0032 9A61     		str	r2, [r3, #24]
 1804              	.L98:
 1805              		.loc 5 444 1
 1806 0034 00BF     		nop
 1807 0036 02B0     		add	sp, sp, #8
 1808              		.cfi_def_cfa_offset 0
 1809              		@ sp needed
 1810 0038 7047     		bx	lr
 1811              		.cfi_endproc
 1812              	.LFE424:
 1814 003a 00BF     		.section	.text.can_lld_set_baudrate,"ax",%progbits
 1815              		.align	1
 1816              		.p2align 4,,15
 1817              		.syntax unified
 1818              		.thumb
 1819              		.thumb_func
 1821              	can_lld_set_baudrate:
 1822              	.LFB425:
 445:Modules/Drivers/Comms/CAN/src/can.c **** 
 446:Modules/Drivers/Comms/CAN/src/can.c **** /**
 447:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Configures Baudrate.
 448:Modules/Drivers/Comms/CAN/src/can.c ****  * @note    This configuration becomes effective after can_start.
 449:Modules/Drivers/Comms/CAN/src/can.c ****  * @note    This function configures HW according to the clock settings and the
 450:Modules/Drivers/Comms/CAN/src/can.c ****  *          desired baudrate addressing most common configurations.
 451:Modules/Drivers/Comms/CAN/src/can.c ****  *
 452:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
 453:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] baudrate  baudrate to be configured.
 454:Modules/Drivers/Comms/CAN/src/can.c ****  * @return              operation status (true if the baudrate is correctly
 455:Modules/Drivers/Comms/CAN/src/can.c ****  *                      initialized, false otherwise).
 456:Modules/Drivers/Comms/CAN/src/can.c ****  *
 457:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
 458:Modules/Drivers/Comms/CAN/src/can.c ****  */
 459:Modules/Drivers/Comms/CAN/src/can.c **** static bool can_lld_set_baudrate(can_driver_t *cdp, can_baudrate_t baudrate) {
 1823              		.loc 5 459 78
 1824              		.cfi_startproc
 1825              		@ args = 0, pretend = 0, frame = 8
 1826              		@ frame_needed = 0, uses_anonymous_args = 0
 1827              		@ link register save eliminated.
 1828 0000 82B0     		sub	sp, sp, #8
 1829              		.cfi_def_cfa_offset 8
 1830 0002 0190     		str	r0, [sp, #4]
 1831 0004 0091     		str	r1, [sp]
 460:Modules/Drivers/Comms/CAN/src/can.c **** 
 461:Modules/Drivers/Comms/CAN/src/can.c ****     /* Reset baudrate fields.*/
 462:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->nbtp.nbrp     = 0U;
 1832              		.loc 5 462 24
 1833 0006 019B     		ldr	r3, [sp, #4]
 1834 0008 0022     		movs	r2, #0
 1835 000a 1A84     		strh	r2, [r3, #32]	@ movhi
 463:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->nbtp.ntseg1   = 0U;
 1836              		.loc 5 463 24
 1837 000c 019B     		ldr	r3, [sp, #4]
 1838 000e 0022     		movs	r2, #0
 1839 0010 83F82220 		strb	r2, [r3, #34]
 464:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->nbtp.ntseg2   = 0U;
 1840              		.loc 5 464 24
 1841 0014 019B     		ldr	r3, [sp, #4]
 1842 0016 0022     		movs	r2, #0
 1843 0018 83F82320 		strb	r2, [r3, #35]
 465:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->nbtp.nsjw     = 0U;
 1844              		.loc 5 465 24
 1845 001c 019B     		ldr	r3, [sp, #4]
 1846 001e 0022     		movs	r2, #0
 1847 0020 83F82420 		strb	r2, [r3, #36]
 466:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->dbtp.dbrp     = 0U;
 1848              		.loc 5 466 24
 1849 0024 019B     		ldr	r3, [sp, #4]
 1850 0026 0022     		movs	r2, #0
 1851 0028 83F82620 		strb	r2, [r3, #38]
 467:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->dbtp.dtseg1   = 10U;
 1852              		.loc 5 467 24
 1853 002c 019B     		ldr	r3, [sp, #4]
 1854 002e 0A22     		movs	r2, #10
 1855 0030 83F82720 		strb	r2, [r3, #39]
 468:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->dbtp.dtseg2   = 3U;
 1856              		.loc 5 468 24
 1857 0034 019B     		ldr	r3, [sp, #4]
 1858 0036 0322     		movs	r2, #3
 1859 0038 83F82820 		strb	r2, [r3, #40]
 469:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->dbtp.dsjw     = 3U;
 1860              		.loc 5 469 24
 1861 003c 019B     		ldr	r3, [sp, #4]
 1862 003e 0322     		movs	r2, #3
 1863 0040 83F82920 		strb	r2, [r3, #41]
 470:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->tdc.is_tdc_en = false;
 1864              		.loc 5 470 24
 1865 0044 019B     		ldr	r3, [sp, #4]
 1866 0046 0022     		movs	r2, #0
 1867 0048 83F82A20 		strb	r2, [r3, #42]
 471:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->tdc.tdco      = 0U;
 1868              		.loc 5 471 24
 1869 004c 019B     		ldr	r3, [sp, #4]
 1870 004e 0022     		movs	r2, #0
 1871 0050 83F82B20 		strb	r2, [r3, #43]
 472:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->tdc.tdcf      = 0U;
 1872              		.loc 5 472 24
 1873 0054 019B     		ldr	r3, [sp, #4]
 1874 0056 0022     		movs	r2, #0
 1875 0058 83F82C20 		strb	r2, [r3, #44]
 473:Modules/Drivers/Comms/CAN/src/can.c **** 
 474:Modules/Drivers/Comms/CAN/src/can.c ****     /* Standard CAN.*/
 475:Modules/Drivers/Comms/CAN/src/can.c ****     if (cdp->is_fd_mode == false) {
 1876              		.loc 5 475 12
 1877 005c 019B     		ldr	r3, [sp, #4]
 1878 005e 5B7F     		ldrb	r3, [r3, #29]	@ zero_extendqisi2
 1879              		.loc 5 475 25
 1880 0060 83F00103 		eor	r3, r3, #1
 1881 0064 DBB2     		uxtb	r3, r3
 1882              		.loc 5 475 8
 1883 0066 002B     		cmp	r3, #0
 1884 0068 52D0     		beq	.L100
 476:Modules/Drivers/Comms/CAN/src/can.c ****         if (cdp->clock == (uint32_t)CAN_CLOCK_12MHZ) {
 1885              		.loc 5 476 16
 1886 006a 019B     		ldr	r3, [sp, #4]
 1887 006c 5B68     		ldr	r3, [r3, #4]
 1888              		.loc 5 476 12
 1889 006e 9F4A     		ldr	r2, .L130
 1890 0070 9342     		cmp	r3, r2
 1891 0072 1AD1     		bne	.L101
 477:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.nbrp = (uint16_t)(cdp->clock / ((uint32_t)baudrate * 12U)) - 1U;
 1892              		.loc 5 477 44
 1893 0074 019B     		ldr	r3, [sp, #4]
 1894 0076 5968     		ldr	r1, [r3, #4]
 1895              		.loc 5 477 74
 1896 0078 009A     		ldr	r2, [sp]
 1897 007a 1346     		mov	r3, r2
 1898 007c 5B00     		lsls	r3, r3, #1
 1899 007e 1344     		add	r3, r3, r2
 1900 0080 9B00     		lsls	r3, r3, #2
 1901              		.loc 5 477 52
 1902 0082 B1FBF3F3 		udiv	r3, r1, r3
 1903              		.loc 5 477 30
 1904 0086 9BB2     		uxth	r3, r3
 1905              		.loc 5 477 82
 1906 0088 013B     		subs	r3, r3, #1
 1907 008a 9AB2     		uxth	r2, r3
 1908              		.loc 5 477 28
 1909 008c 019B     		ldr	r3, [sp, #4]
 1910 008e 1A84     		strh	r2, [r3, #32]	@ movhi
 478:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.nsjw = 1U;
 1911              		.loc 5 478 28
 1912 0090 019B     		ldr	r3, [sp, #4]
 1913 0092 0122     		movs	r2, #1
 1914 0094 83F82420 		strb	r2, [r3, #36]
 479:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.ntseg1 = 7U;
 1915              		.loc 5 479 30
 1916 0098 019B     		ldr	r3, [sp, #4]
 1917 009a 0722     		movs	r2, #7
 1918 009c 83F82220 		strb	r2, [r3, #34]
 480:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.ntseg2 = 2U;
 1919              		.loc 5 480 30
 1920 00a0 019B     		ldr	r3, [sp, #4]
 1921 00a2 0222     		movs	r2, #2
 1922 00a4 83F82320 		strb	r2, [r3, #35]
 1923 00a8 C6E2     		b	.L106
 1924              	.L101:
 481:Modules/Drivers/Comms/CAN/src/can.c ****         } else if ((cdp->clock == (uint32_t)CAN_CLOCK_8MHZ)
 1925              		.loc 5 481 24
 1926 00aa 019B     		ldr	r3, [sp, #4]
 1927 00ac 5B68     		ldr	r3, [r3, #4]
 1928              		.loc 5 481 19
 1929 00ae 904A     		ldr	r2, .L130+4
 1930 00b0 9342     		cmp	r3, r2
 1931 00b2 13D0     		beq	.L103
 482:Modules/Drivers/Comms/CAN/src/can.c ****                 || (cdp->clock == (uint32_t)CAN_CLOCK_16MHZ)
 1932              		.loc 5 482 24
 1933 00b4 019B     		ldr	r3, [sp, #4]
 1934 00b6 5B68     		ldr	r3, [r3, #4]
 1935              		.loc 5 482 17
 1936 00b8 8E4A     		ldr	r2, .L130+8
 1937 00ba 9342     		cmp	r3, r2
 1938 00bc 0ED0     		beq	.L103
 483:Modules/Drivers/Comms/CAN/src/can.c ****                 || (cdp->clock == (uint32_t)CAN_CLOCK_24MHZ)
 1939              		.loc 5 483 24
 1940 00be 019B     		ldr	r3, [sp, #4]
 1941 00c0 5B68     		ldr	r3, [r3, #4]
 1942              		.loc 5 483 17
 1943 00c2 8D4A     		ldr	r2, .L130+12
 1944 00c4 9342     		cmp	r3, r2
 1945 00c6 09D0     		beq	.L103
 484:Modules/Drivers/Comms/CAN/src/can.c ****                 || (cdp->clock == (uint32_t)CAN_CLOCK_32MHZ)
 1946              		.loc 5 484 24
 1947 00c8 019B     		ldr	r3, [sp, #4]
 1948 00ca 5B68     		ldr	r3, [r3, #4]
 1949              		.loc 5 484 17
 1950 00cc 8B4A     		ldr	r2, .L130+16
 1951 00ce 9342     		cmp	r3, r2
 1952 00d0 04D0     		beq	.L103
 485:Modules/Drivers/Comms/CAN/src/can.c ****                 || (cdp->clock == (uint32_t)CAN_CLOCK_40MHZ)) {
 1953              		.loc 5 485 24
 1954 00d2 019B     		ldr	r3, [sp, #4]
 1955 00d4 5B68     		ldr	r3, [r3, #4]
 1956              		.loc 5 485 17
 1957 00d6 8A4A     		ldr	r2, .L130+20
 1958 00d8 9342     		cmp	r3, r2
 1959 00da 17D1     		bne	.L104
 1960              	.L103:
 486:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.nbrp = (uint16_t)(cdp->clock / ((uint32_t)baudrate * 8U)) - 1U;
 1961              		.loc 5 486 44
 1962 00dc 019B     		ldr	r3, [sp, #4]
 1963 00de 5A68     		ldr	r2, [r3, #4]
 1964              		.loc 5 486 74
 1965 00e0 009B     		ldr	r3, [sp]
 1966 00e2 DB00     		lsls	r3, r3, #3
 1967              		.loc 5 486 52
 1968 00e4 B2FBF3F3 		udiv	r3, r2, r3
 1969              		.loc 5 486 30
 1970 00e8 9BB2     		uxth	r3, r3
 1971              		.loc 5 486 81
 1972 00ea 013B     		subs	r3, r3, #1
 1973 00ec 9AB2     		uxth	r2, r3
 1974              		.loc 5 486 28
 1975 00ee 019B     		ldr	r3, [sp, #4]
 1976 00f0 1A84     		strh	r2, [r3, #32]	@ movhi
 487:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.nsjw = 1U;
 1977              		.loc 5 487 28
 1978 00f2 019B     		ldr	r3, [sp, #4]
 1979 00f4 0122     		movs	r2, #1
 1980 00f6 83F82420 		strb	r2, [r3, #36]
 488:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.ntseg1 = 4U;
 1981              		.loc 5 488 30
 1982 00fa 019B     		ldr	r3, [sp, #4]
 1983 00fc 0422     		movs	r2, #4
 1984 00fe 83F82220 		strb	r2, [r3, #34]
 489:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.ntseg2 = 1U;
 1985              		.loc 5 489 30
 1986 0102 019B     		ldr	r3, [sp, #4]
 1987 0104 0122     		movs	r2, #1
 1988 0106 83F82320 		strb	r2, [r3, #35]
 1989 010a 95E2     		b	.L106
 1990              	.L104:
 490:Modules/Drivers/Comms/CAN/src/can.c ****         } else {
 491:Modules/Drivers/Comms/CAN/src/can.c ****             return false;
 1991              		.loc 5 491 20
 1992 010c 0023     		movs	r3, #0
 1993 010e 94E2     		b	.L105
 1994              	.L100:
 492:Modules/Drivers/Comms/CAN/src/can.c ****         }
 493:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
 494:Modules/Drivers/Comms/CAN/src/can.c ****         /* Configure arbitration and data segments in case of CAN-FD for all
 495:Modules/Drivers/Comms/CAN/src/can.c ****            clock selections and baudrate.*/
 496:Modules/Drivers/Comms/CAN/src/can.c ****         if (cdp->clock == (uint32_t)CAN_CLOCK_40MHZ) {
 1995              		.loc 5 496 16
 1996 0110 019B     		ldr	r3, [sp, #4]
 1997 0112 5B68     		ldr	r3, [r3, #4]
 1998              		.loc 5 496 12
 1999 0114 7A4A     		ldr	r2, .L130+20
 2000 0116 9342     		cmp	r3, r2
 2001 0118 40F0FC80 		bne	.L107
 497:Modules/Drivers/Comms/CAN/src/can.c ****             /* Setting arbitration part baud-rate to 1 MBit/s.*/
 498:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.nbrp = 0U;
 2002              		.loc 5 498 28
 2003 011c 019B     		ldr	r3, [sp, #4]
 2004 011e 0022     		movs	r2, #0
 2005 0120 1A84     		strh	r2, [r3, #32]	@ movhi
 499:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.nsjw = 3U;
 2006              		.loc 5 499 28
 2007 0122 019B     		ldr	r3, [sp, #4]
 2008 0124 0322     		movs	r2, #3
 2009 0126 83F82420 		strb	r2, [r3, #36]
 500:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.ntseg1 = 28U;
 2010              		.loc 5 500 30
 2011 012a 019B     		ldr	r3, [sp, #4]
 2012 012c 1C22     		movs	r2, #28
 2013 012e 83F82220 		strb	r2, [r3, #34]
 501:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.ntseg2 = 9U;
 2014              		.loc 5 501 30
 2015 0132 019B     		ldr	r3, [sp, #4]
 2016 0134 0922     		movs	r2, #9
 2017 0136 83F82320 		strb	r2, [r3, #35]
 502:Modules/Drivers/Comms/CAN/src/can.c ****             /* Supported baudrate selection for the protocol clock.*/
 503:Modules/Drivers/Comms/CAN/src/can.c ****             switch (baudrate) {
 2018              		.loc 5 503 13
 2019 013a 009B     		ldr	r3, [sp]
 2020 013c 6C4A     		ldr	r2, .L130+4
 2021 013e 9342     		cmp	r3, r2
 2022 0140 00F0AE80 		beq	.L108
 2023 0144 009B     		ldr	r3, [sp]
 2024 0146 6A4A     		ldr	r2, .L130+4
 2025 0148 9342     		cmp	r3, r2
 2026 014a 00F2CC80 		bhi	.L109
 2027 014e 009B     		ldr	r3, [sp]
 2028 0150 6C4A     		ldr	r2, .L130+24
 2029 0152 9342     		cmp	r3, r2
 2030 0154 00F08380 		beq	.L110
 2031 0158 009B     		ldr	r3, [sp]
 2032 015a 6A4A     		ldr	r2, .L130+24
 2033 015c 9342     		cmp	r3, r2
 2034 015e 00F2C280 		bhi	.L109
 2035 0162 009B     		ldr	r3, [sp]
 2036 0164 684A     		ldr	r2, .L130+28
 2037 0166 9342     		cmp	r3, r2
 2038 0168 55D0     		beq	.L111
 2039 016a 009B     		ldr	r3, [sp]
 2040 016c 664A     		ldr	r2, .L130+28
 2041 016e 9342     		cmp	r3, r2
 2042 0170 00F2B980 		bhi	.L109
 2043 0174 009B     		ldr	r3, [sp]
 2044 0176 654A     		ldr	r2, .L130+32
 2045 0178 9342     		cmp	r3, r2
 2046 017a 04D0     		beq	.L112
 2047 017c 009B     		ldr	r3, [sp]
 2048 017e 644A     		ldr	r2, .L130+36
 2049 0180 9342     		cmp	r3, r2
 2050 0182 24D0     		beq	.L113
 2051 0184 AFE0     		b	.L109
 2052              	.L112:
 504:Modules/Drivers/Comms/CAN/src/can.c ****                     case CAN_BAUDRATE_1MBIT:
 505:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->tdc.is_tdc_en = false;
 2053              		.loc 5 505 44
 2054 0186 019B     		ldr	r3, [sp, #4]
 2055 0188 0022     		movs	r2, #0
 2056 018a 83F82A20 		strb	r2, [r3, #42]
 506:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->tdc.tdco = 0U;
 2057              		.loc 5 506 39
 2058 018e 019B     		ldr	r3, [sp, #4]
 2059 0190 0022     		movs	r2, #0
 2060 0192 83F82B20 		strb	r2, [r3, #43]
 507:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dbrp = (uint8_t)(cdp->clock / ((uint32_t)baudrate * 10U)) - 1U;
 2061              		.loc 5 507 55
 2062 0196 019B     		ldr	r3, [sp, #4]
 2063 0198 5968     		ldr	r1, [r3, #4]
 2064              		.loc 5 507 85
 2065 019a 009A     		ldr	r2, [sp]
 2066 019c 1346     		mov	r3, r2
 2067 019e 9B00     		lsls	r3, r3, #2
 2068 01a0 1344     		add	r3, r3, r2
 2069 01a2 5B00     		lsls	r3, r3, #1
 2070              		.loc 5 507 63
 2071 01a4 B1FBF3F3 		udiv	r3, r1, r3
 2072              		.loc 5 507 42
 2073 01a8 DBB2     		uxtb	r3, r3
 2074              		.loc 5 507 93
 2075 01aa 013B     		subs	r3, r3, #1
 2076 01ac DAB2     		uxtb	r2, r3
 2077              		.loc 5 507 40
 2078 01ae 019B     		ldr	r3, [sp, #4]
 2079 01b0 83F82620 		strb	r2, [r3, #38]
 508:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dsjw = 1U;
 2080              		.loc 5 508 40
 2081 01b4 019B     		ldr	r3, [sp, #4]
 2082 01b6 0122     		movs	r2, #1
 2083 01b8 83F82920 		strb	r2, [r3, #41]
 509:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dtseg1 = 5U;
 2084              		.loc 5 509 42
 2085 01bc 019B     		ldr	r3, [sp, #4]
 2086 01be 0522     		movs	r2, #5
 2087 01c0 83F82720 		strb	r2, [r3, #39]
 510:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dtseg2 = 2U;
 2088              		.loc 5 510 42
 2089 01c4 019B     		ldr	r3, [sp, #4]
 2090 01c6 0222     		movs	r2, #2
 2091 01c8 83F82820 		strb	r2, [r3, #40]
 511:Modules/Drivers/Comms/CAN/src/can.c ****                         break;
 2092              		.loc 5 511 25
 2093 01cc 34E2     		b	.L106
 2094              	.L113:
 512:Modules/Drivers/Comms/CAN/src/can.c ****                     case CAN_BAUDRATE_2MBIT:
 513:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->tdc.is_tdc_en = true;
 2095              		.loc 5 513 44
 2096 01ce 019B     		ldr	r3, [sp, #4]
 2097 01d0 0122     		movs	r2, #1
 2098 01d2 83F82A20 		strb	r2, [r3, #42]
 514:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->tdc.tdco = 12U;
 2099              		.loc 5 514 39
 2100 01d6 019B     		ldr	r3, [sp, #4]
 2101 01d8 0C22     		movs	r2, #12
 2102 01da 83F82B20 		strb	r2, [r3, #43]
 515:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dbrp = (uint8_t)(cdp->clock / ((uint32_t)baudrate * 10U)) - 1U;
 2103              		.loc 5 515 55
 2104 01de 019B     		ldr	r3, [sp, #4]
 2105 01e0 5968     		ldr	r1, [r3, #4]
 2106              		.loc 5 515 85
 2107 01e2 009A     		ldr	r2, [sp]
 2108 01e4 1346     		mov	r3, r2
 2109 01e6 9B00     		lsls	r3, r3, #2
 2110 01e8 1344     		add	r3, r3, r2
 2111 01ea 5B00     		lsls	r3, r3, #1
 2112              		.loc 5 515 63
 2113 01ec B1FBF3F3 		udiv	r3, r1, r3
 2114              		.loc 5 515 42
 2115 01f0 DBB2     		uxtb	r3, r3
 2116              		.loc 5 515 93
 2117 01f2 013B     		subs	r3, r3, #1
 2118 01f4 DAB2     		uxtb	r2, r3
 2119              		.loc 5 515 40
 2120 01f6 019B     		ldr	r3, [sp, #4]
 2121 01f8 83F82620 		strb	r2, [r3, #38]
 516:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dsjw = 1U;
 2122              		.loc 5 516 40
 2123 01fc 019B     		ldr	r3, [sp, #4]
 2124 01fe 0122     		movs	r2, #1
 2125 0200 83F82920 		strb	r2, [r3, #41]
 517:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dtseg1 = 5U;
 2126              		.loc 5 517 42
 2127 0204 019B     		ldr	r3, [sp, #4]
 2128 0206 0522     		movs	r2, #5
 2129 0208 83F82720 		strb	r2, [r3, #39]
 518:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dtseg2 = 2U;
 2130              		.loc 5 518 42
 2131 020c 019B     		ldr	r3, [sp, #4]
 2132 020e 0222     		movs	r2, #2
 2133 0210 83F82820 		strb	r2, [r3, #40]
 519:Modules/Drivers/Comms/CAN/src/can.c ****                         break;
 2134              		.loc 5 519 25
 2135 0214 10E2     		b	.L106
 2136              	.L111:
 520:Modules/Drivers/Comms/CAN/src/can.c ****                     case CAN_BAUDRATE_4MBIT:
 521:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->tdc.is_tdc_en = true;
 2137              		.loc 5 521 44
 2138 0216 019B     		ldr	r3, [sp, #4]
 2139 0218 0122     		movs	r2, #1
 2140 021a 83F82A20 		strb	r2, [r3, #42]
 522:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->tdc.tdco = 7U;
 2141              		.loc 5 522 39
 2142 021e 019B     		ldr	r3, [sp, #4]
 2143 0220 0722     		movs	r2, #7
 2144 0222 83F82B20 		strb	r2, [r3, #43]
 523:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dbrp = (uint8_t)(cdp->clock / ((uint32_t)baudrate * 10U)) - 1U;
 2145              		.loc 5 523 55
 2146 0226 019B     		ldr	r3, [sp, #4]
 2147 0228 5968     		ldr	r1, [r3, #4]
 2148              		.loc 5 523 85
 2149 022a 009A     		ldr	r2, [sp]
 2150 022c 1346     		mov	r3, r2
 2151 022e 9B00     		lsls	r3, r3, #2
 2152 0230 1344     		add	r3, r3, r2
 2153 0232 5B00     		lsls	r3, r3, #1
 2154              		.loc 5 523 63
 2155 0234 B1FBF3F3 		udiv	r3, r1, r3
 2156              		.loc 5 523 42
 2157 0238 DBB2     		uxtb	r3, r3
 2158              		.loc 5 523 93
 2159 023a 013B     		subs	r3, r3, #1
 2160 023c DAB2     		uxtb	r2, r3
 2161              		.loc 5 523 40
 2162 023e 019B     		ldr	r3, [sp, #4]
 2163 0240 83F82620 		strb	r2, [r3, #38]
 524:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dsjw = 1U;
 2164              		.loc 5 524 40
 2165 0244 019B     		ldr	r3, [sp, #4]
 2166 0246 0122     		movs	r2, #1
 2167 0248 83F82920 		strb	r2, [r3, #41]
 525:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dtseg1 = 5U;
 2168              		.loc 5 525 42
 2169 024c 019B     		ldr	r3, [sp, #4]
 2170 024e 0522     		movs	r2, #5
 2171 0250 83F82720 		strb	r2, [r3, #39]
 526:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dtseg2 = 2U;
 2172              		.loc 5 526 42
 2173 0254 019B     		ldr	r3, [sp, #4]
 2174 0256 0222     		movs	r2, #2
 2175 0258 83F82820 		strb	r2, [r3, #40]
 527:Modules/Drivers/Comms/CAN/src/can.c ****                         break;
 2176              		.loc 5 527 25
 2177 025c ECE1     		b	.L106
 2178              	.L110:
 528:Modules/Drivers/Comms/CAN/src/can.c ****                     case CAN_BAUDRATE_5MBIT:
 529:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->tdc.is_tdc_en = true;
 2179              		.loc 5 529 44
 2180 025e 019B     		ldr	r3, [sp, #4]
 2181 0260 0122     		movs	r2, #1
 2182 0262 83F82A20 		strb	r2, [r3, #42]
 530:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->tdc.tdco = 6U;
 2183              		.loc 5 530 39
 2184 0266 019B     		ldr	r3, [sp, #4]
 2185 0268 0622     		movs	r2, #6
 2186 026a 83F82B20 		strb	r2, [r3, #43]
 531:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dbrp = (uint8_t)(cdp->clock / ((uint32_t)baudrate * 8U)) - 1U;
 2187              		.loc 5 531 55
 2188 026e 019B     		ldr	r3, [sp, #4]
 2189 0270 5A68     		ldr	r2, [r3, #4]
 2190              		.loc 5 531 85
 2191 0272 009B     		ldr	r3, [sp]
 2192 0274 DB00     		lsls	r3, r3, #3
 2193              		.loc 5 531 63
 2194 0276 B2FBF3F3 		udiv	r3, r2, r3
 2195              		.loc 5 531 42
 2196 027a DBB2     		uxtb	r3, r3
 2197              		.loc 5 531 92
 2198 027c 013B     		subs	r3, r3, #1
 2199 027e DAB2     		uxtb	r2, r3
 2200              		.loc 5 531 40
 2201 0280 019B     		ldr	r3, [sp, #4]
 2202 0282 83F82620 		strb	r2, [r3, #38]
 532:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dsjw = 1U;
 2203              		.loc 5 532 40
 2204 0286 019B     		ldr	r3, [sp, #4]
 2205 0288 0122     		movs	r2, #1
 2206 028a 83F82920 		strb	r2, [r3, #41]
 533:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dtseg1 = 4U;
 2207              		.loc 5 533 42
 2208 028e 019B     		ldr	r3, [sp, #4]
 2209 0290 0422     		movs	r2, #4
 2210 0292 83F82720 		strb	r2, [r3, #39]
 534:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dtseg2 = 1U;
 2211              		.loc 5 534 42
 2212 0296 019B     		ldr	r3, [sp, #4]
 2213 0298 0122     		movs	r2, #1
 2214 029a 83F82820 		strb	r2, [r3, #40]
 535:Modules/Drivers/Comms/CAN/src/can.c ****                         break;
 2215              		.loc 5 535 25
 2216 029e CBE1     		b	.L106
 2217              	.L108:
 536:Modules/Drivers/Comms/CAN/src/can.c ****                     case CAN_BAUDRATE_8MBIT:
 537:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->tdc.is_tdc_en = true;
 2218              		.loc 5 537 44
 2219 02a0 019B     		ldr	r3, [sp, #4]
 2220 02a2 0122     		movs	r2, #1
 2221 02a4 83F82A20 		strb	r2, [r3, #42]
 538:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->tdc.tdco = 4U;
 2222              		.loc 5 538 39
 2223 02a8 019B     		ldr	r3, [sp, #4]
 2224 02aa 0422     		movs	r2, #4
 2225 02ac 83F82B20 		strb	r2, [r3, #43]
 539:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dbrp = (uint8_t)(cdp->clock / ((uint32_t)baudrate * 5U)) - 1U;
 2226              		.loc 5 539 55
 2227 02b0 019B     		ldr	r3, [sp, #4]
 2228 02b2 5968     		ldr	r1, [r3, #4]
 2229              		.loc 5 539 85
 2230 02b4 009A     		ldr	r2, [sp]
 2231 02b6 1346     		mov	r3, r2
 2232 02b8 9B00     		lsls	r3, r3, #2
 2233 02ba 1344     		add	r3, r3, r2
 2234              		.loc 5 539 63
 2235 02bc B1FBF3F3 		udiv	r3, r1, r3
 2236              		.loc 5 539 42
 2237 02c0 DBB2     		uxtb	r3, r3
 2238              		.loc 5 539 92
 2239 02c2 013B     		subs	r3, r3, #1
 2240 02c4 DAB2     		uxtb	r2, r3
 2241              		.loc 5 539 40
 2242 02c6 019B     		ldr	r3, [sp, #4]
 2243 02c8 83F82620 		strb	r2, [r3, #38]
 540:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dsjw = 1U;
 2244              		.loc 5 540 40
 2245 02cc 019B     		ldr	r3, [sp, #4]
 2246 02ce 0122     		movs	r2, #1
 2247 02d0 83F82920 		strb	r2, [r3, #41]
 541:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dtseg1 = 2U;
 2248              		.loc 5 541 42
 2249 02d4 019B     		ldr	r3, [sp, #4]
 2250 02d6 0222     		movs	r2, #2
 2251 02d8 83F82720 		strb	r2, [r3, #39]
 542:Modules/Drivers/Comms/CAN/src/can.c ****                         cdp->dbtp.dtseg2 = 0U;
 2252              		.loc 5 542 42
 2253 02dc 019B     		ldr	r3, [sp, #4]
 2254 02de 0022     		movs	r2, #0
 2255 02e0 83F82820 		strb	r2, [r3, #40]
 543:Modules/Drivers/Comms/CAN/src/can.c ****                         break;
 2256              		.loc 5 543 25
 2257 02e4 A8E1     		b	.L106
 2258              	.L109:
 544:Modules/Drivers/Comms/CAN/src/can.c ****                     case CAN_BAUDRATE_2_5MBIT:
 545:Modules/Drivers/Comms/CAN/src/can.c ****                     default:
 546:Modules/Drivers/Comms/CAN/src/can.c ****                         return false;
 2259              		.loc 5 546 32
 2260 02e6 0023     		movs	r3, #0
 2261 02e8 A7E1     		b	.L105
 2262              	.L131:
 2263 02ea 00BF     		.align	2
 2264              	.L130:
 2265 02ec 001BB700 		.word	12000000
 2266 02f0 00127A00 		.word	8000000
 2267 02f4 0024F400 		.word	16000000
 2268 02f8 00366E01 		.word	24000000
 2269 02fc 0048E801 		.word	32000000
 2270 0300 005A6202 		.word	40000000
 2271 0304 404B4C00 		.word	5000000
 2272 0308 00093D00 		.word	4000000
 2273 030c 40420F00 		.word	1000000
 2274 0310 80841E00 		.word	2000000
 2275              	.L107:
 547:Modules/Drivers/Comms/CAN/src/can.c ****             }
 548:Modules/Drivers/Comms/CAN/src/can.c ****         } else if (cdp->clock == (uint32_t)CAN_CLOCK_80MHZ) {
 2276              		.loc 5 548 23
 2277 0314 019B     		ldr	r3, [sp, #4]
 2278 0316 5B68     		ldr	r3, [r3, #4]
 2279              		.loc 5 548 19
 2280 0318 AB4A     		ldr	r2, .L132
 2281 031a 9342     		cmp	r3, r2
 2282 031c 40F01281 		bne	.L115
 549:Modules/Drivers/Comms/CAN/src/can.c ****             /* Setting arbitration part baud-rate to 1 MBit/s.*/
 550:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.nbrp = 1U;
 2283              		.loc 5 550 28
 2284 0320 019B     		ldr	r3, [sp, #4]
 2285 0322 0122     		movs	r2, #1
 2286 0324 1A84     		strh	r2, [r3, #32]	@ movhi
 551:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.nsjw = 3U;
 2287              		.loc 5 551 28
 2288 0326 019B     		ldr	r3, [sp, #4]
 2289 0328 0322     		movs	r2, #3
 2290 032a 83F82420 		strb	r2, [r3, #36]
 552:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.ntseg1 = 28U;
 2291              		.loc 5 552 30
 2292 032e 019B     		ldr	r3, [sp, #4]
 2293 0330 1C22     		movs	r2, #28
 2294 0332 83F82220 		strb	r2, [r3, #34]
 553:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.ntseg2 = 9U;
 2295              		.loc 5 553 30
 2296 0336 019B     		ldr	r3, [sp, #4]
 2297 0338 0922     		movs	r2, #9
 2298 033a 83F82320 		strb	r2, [r3, #35]
 554:Modules/Drivers/Comms/CAN/src/can.c **** 
 555:Modules/Drivers/Comms/CAN/src/can.c ****             switch (baudrate) {
 2299              		.loc 5 555 13
 2300 033e 009B     		ldr	r3, [sp]
 2301 0340 A24A     		ldr	r2, .L132+4
 2302 0342 9342     		cmp	r3, r2
 2303 0344 00F0D880 		beq	.L116
 2304 0348 009B     		ldr	r3, [sp]
 2305 034a A04A     		ldr	r2, .L132+4
 2306 034c 9342     		cmp	r3, r2
 2307 034e 00F2F780 		bhi	.L117
 2308 0352 009B     		ldr	r3, [sp]
 2309 0354 9E4A     		ldr	r2, .L132+8
 2310 0356 9342     		cmp	r3, r2
 2311 0358 00F0AD80 		beq	.L118
 2312 035c 009B     		ldr	r3, [sp]
 2313 035e 9C4A     		ldr	r2, .L132+8
 2314 0360 9342     		cmp	r3, r2
 2315 0362 00F2ED80 		bhi	.L117
 2316 0366 009B     		ldr	r3, [sp]
 2317 0368 9A4A     		ldr	r2, .L132+12
 2318 036a 9342     		cmp	r3, r2
 2319 036c 7FD0     		beq	.L119
 2320 036e 009B     		ldr	r3, [sp]
 2321 0370 984A     		ldr	r2, .L132+12
 2322 0372 9342     		cmp	r3, r2
 2323 0374 00F2E480 		bhi	.L117
 2324 0378 009B     		ldr	r3, [sp]
 2325 037a 974A     		ldr	r2, .L132+16
 2326 037c 9342     		cmp	r3, r2
 2327 037e 55D0     		beq	.L120
 2328 0380 009B     		ldr	r3, [sp]
 2329 0382 954A     		ldr	r2, .L132+16
 2330 0384 9342     		cmp	r3, r2
 2331 0386 00F2DB80 		bhi	.L117
 2332 038a 009B     		ldr	r3, [sp]
 2333 038c 934A     		ldr	r2, .L132+20
 2334 038e 9342     		cmp	r3, r2
 2335 0390 04D0     		beq	.L121
 2336 0392 009B     		ldr	r3, [sp]
 2337 0394 924A     		ldr	r2, .L132+24
 2338 0396 9342     		cmp	r3, r2
 2339 0398 24D0     		beq	.L122
 2340 039a D1E0     		b	.L117
 2341              	.L121:
 556:Modules/Drivers/Comms/CAN/src/can.c ****             case CAN_BAUDRATE_1MBIT:
 557:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->tdc.is_tdc_en = false;
 2342              		.loc 5 557 40
 2343 039c 019B     		ldr	r3, [sp, #4]
 2344 039e 0022     		movs	r2, #0
 2345 03a0 83F82A20 		strb	r2, [r3, #42]
 558:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->tdc.tdco = 0U;
 2346              		.loc 5 558 35
 2347 03a4 019B     		ldr	r3, [sp, #4]
 2348 03a6 0022     		movs	r2, #0
 2349 03a8 83F82B20 		strb	r2, [r3, #43]
 559:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dbrp = (uint8_t)(cdp->clock / ((uint32_t)baudrate * 10U)) - 1U;
 2350              		.loc 5 559 51
 2351 03ac 019B     		ldr	r3, [sp, #4]
 2352 03ae 5968     		ldr	r1, [r3, #4]
 2353              		.loc 5 559 81
 2354 03b0 009A     		ldr	r2, [sp]
 2355 03b2 1346     		mov	r3, r2
 2356 03b4 9B00     		lsls	r3, r3, #2
 2357 03b6 1344     		add	r3, r3, r2
 2358 03b8 5B00     		lsls	r3, r3, #1
 2359              		.loc 5 559 59
 2360 03ba B1FBF3F3 		udiv	r3, r1, r3
 2361              		.loc 5 559 38
 2362 03be DBB2     		uxtb	r3, r3
 2363              		.loc 5 559 89
 2364 03c0 013B     		subs	r3, r3, #1
 2365 03c2 DAB2     		uxtb	r2, r3
 2366              		.loc 5 559 36
 2367 03c4 019B     		ldr	r3, [sp, #4]
 2368 03c6 83F82620 		strb	r2, [r3, #38]
 560:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dsjw = 1U;
 2369              		.loc 5 560 36
 2370 03ca 019B     		ldr	r3, [sp, #4]
 2371 03cc 0122     		movs	r2, #1
 2372 03ce 83F82920 		strb	r2, [r3, #41]
 561:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dtseg1 = 5U;
 2373              		.loc 5 561 38
 2374 03d2 019B     		ldr	r3, [sp, #4]
 2375 03d4 0522     		movs	r2, #5
 2376 03d6 83F82720 		strb	r2, [r3, #39]
 562:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dtseg2 = 2U;
 2377              		.loc 5 562 38
 2378 03da 019B     		ldr	r3, [sp, #4]
 2379 03dc 0222     		movs	r2, #2
 2380 03de 83F82820 		strb	r2, [r3, #40]
 563:Modules/Drivers/Comms/CAN/src/can.c ****                     break;
 2381              		.loc 5 563 21
 2382 03e2 29E1     		b	.L106
 2383              	.L122:
 564:Modules/Drivers/Comms/CAN/src/can.c ****                 case CAN_BAUDRATE_2MBIT:
 565:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->tdc.is_tdc_en = false;
 2384              		.loc 5 565 40
 2385 03e4 019B     		ldr	r3, [sp, #4]
 2386 03e6 0022     		movs	r2, #0
 2387 03e8 83F82A20 		strb	r2, [r3, #42]
 566:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->tdc.tdco = 0U;
 2388              		.loc 5 566 35
 2389 03ec 019B     		ldr	r3, [sp, #4]
 2390 03ee 0022     		movs	r2, #0
 2391 03f0 83F82B20 		strb	r2, [r3, #43]
 567:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dbrp = (uint8_t)(cdp->clock / ((uint32_t)baudrate * 10U)) - 1U;
 2392              		.loc 5 567 51
 2393 03f4 019B     		ldr	r3, [sp, #4]
 2394 03f6 5968     		ldr	r1, [r3, #4]
 2395              		.loc 5 567 81
 2396 03f8 009A     		ldr	r2, [sp]
 2397 03fa 1346     		mov	r3, r2
 2398 03fc 9B00     		lsls	r3, r3, #2
 2399 03fe 1344     		add	r3, r3, r2
 2400 0400 5B00     		lsls	r3, r3, #1
 2401              		.loc 5 567 59
 2402 0402 B1FBF3F3 		udiv	r3, r1, r3
 2403              		.loc 5 567 38
 2404 0406 DBB2     		uxtb	r3, r3
 2405              		.loc 5 567 89
 2406 0408 013B     		subs	r3, r3, #1
 2407 040a DAB2     		uxtb	r2, r3
 2408              		.loc 5 567 36
 2409 040c 019B     		ldr	r3, [sp, #4]
 2410 040e 83F82620 		strb	r2, [r3, #38]
 568:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dsjw = 2U;
 2411              		.loc 5 568 36
 2412 0412 019B     		ldr	r3, [sp, #4]
 2413 0414 0222     		movs	r2, #2
 2414 0416 83F82920 		strb	r2, [r3, #41]
 569:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dtseg1 = 5U;
 2415              		.loc 5 569 38
 2416 041a 019B     		ldr	r3, [sp, #4]
 2417 041c 0522     		movs	r2, #5
 2418 041e 83F82720 		strb	r2, [r3, #39]
 570:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dtseg2 = 2U;
 2419              		.loc 5 570 38
 2420 0422 019B     		ldr	r3, [sp, #4]
 2421 0424 0222     		movs	r2, #2
 2422 0426 83F82820 		strb	r2, [r3, #40]
 571:Modules/Drivers/Comms/CAN/src/can.c ****                     break;
 2423              		.loc 5 571 21
 2424 042a 05E1     		b	.L106
 2425              	.L120:
 572:Modules/Drivers/Comms/CAN/src/can.c ****                 case CAN_BAUDRATE_2_5MBIT:
 573:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->tdc.is_tdc_en = true;
 2426              		.loc 5 573 40
 2427 042c 019B     		ldr	r3, [sp, #4]
 2428 042e 0122     		movs	r2, #1
 2429 0430 83F82A20 		strb	r2, [r3, #42]
 574:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->tdc.tdco = 20U;
 2430              		.loc 5 574 35
 2431 0434 019B     		ldr	r3, [sp, #4]
 2432 0436 1422     		movs	r2, #20
 2433 0438 83F82B20 		strb	r2, [r3, #43]
 575:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dbrp = (uint8_t)(cdp->clock / ((uint32_t)baudrate * 8U)) - 1U;
 2434              		.loc 5 575 51
 2435 043c 019B     		ldr	r3, [sp, #4]
 2436 043e 5A68     		ldr	r2, [r3, #4]
 2437              		.loc 5 575 81
 2438 0440 009B     		ldr	r3, [sp]
 2439 0442 DB00     		lsls	r3, r3, #3
 2440              		.loc 5 575 59
 2441 0444 B2FBF3F3 		udiv	r3, r2, r3
 2442              		.loc 5 575 38
 2443 0448 DBB2     		uxtb	r3, r3
 2444              		.loc 5 575 88
 2445 044a 013B     		subs	r3, r3, #1
 2446 044c DAB2     		uxtb	r2, r3
 2447              		.loc 5 575 36
 2448 044e 019B     		ldr	r3, [sp, #4]
 2449 0450 83F82620 		strb	r2, [r3, #38]
 576:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dsjw = 2U;
 2450              		.loc 5 576 36
 2451 0454 019B     		ldr	r3, [sp, #4]
 2452 0456 0222     		movs	r2, #2
 2453 0458 83F82920 		strb	r2, [r3, #41]
 577:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dtseg1 = 4U;
 2454              		.loc 5 577 38
 2455 045c 019B     		ldr	r3, [sp, #4]
 2456 045e 0422     		movs	r2, #4
 2457 0460 83F82720 		strb	r2, [r3, #39]
 578:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dtseg2 = 1U;
 2458              		.loc 5 578 38
 2459 0464 019B     		ldr	r3, [sp, #4]
 2460 0466 0122     		movs	r2, #1
 2461 0468 83F82820 		strb	r2, [r3, #40]
 579:Modules/Drivers/Comms/CAN/src/can.c ****                     break;
 2462              		.loc 5 579 21
 2463 046c E4E0     		b	.L106
 2464              	.L119:
 580:Modules/Drivers/Comms/CAN/src/can.c ****                 case CAN_BAUDRATE_4MBIT:
 581:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->tdc.is_tdc_en = true;
 2465              		.loc 5 581 40
 2466 046e 019B     		ldr	r3, [sp, #4]
 2467 0470 0122     		movs	r2, #1
 2468 0472 83F82A20 		strb	r2, [r3, #42]
 582:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->tdc.tdco = 12U;
 2469              		.loc 5 582 35
 2470 0476 019B     		ldr	r3, [sp, #4]
 2471 0478 0C22     		movs	r2, #12
 2472 047a 83F82B20 		strb	r2, [r3, #43]
 583:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dbrp = (uint8_t)(cdp->clock / ((uint32_t)baudrate * 10U)) - 1U;
 2473              		.loc 5 583 51
 2474 047e 019B     		ldr	r3, [sp, #4]
 2475 0480 5968     		ldr	r1, [r3, #4]
 2476              		.loc 5 583 81
 2477 0482 009A     		ldr	r2, [sp]
 2478 0484 1346     		mov	r3, r2
 2479 0486 9B00     		lsls	r3, r3, #2
 2480 0488 1344     		add	r3, r3, r2
 2481 048a 5B00     		lsls	r3, r3, #1
 2482              		.loc 5 583 59
 2483 048c B1FBF3F3 		udiv	r3, r1, r3
 2484              		.loc 5 583 38
 2485 0490 DBB2     		uxtb	r3, r3
 2486              		.loc 5 583 89
 2487 0492 013B     		subs	r3, r3, #1
 2488 0494 DAB2     		uxtb	r2, r3
 2489              		.loc 5 583 36
 2490 0496 019B     		ldr	r3, [sp, #4]
 2491 0498 83F82620 		strb	r2, [r3, #38]
 584:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dsjw = 2U;
 2492              		.loc 5 584 36
 2493 049c 019B     		ldr	r3, [sp, #4]
 2494 049e 0222     		movs	r2, #2
 2495 04a0 83F82920 		strb	r2, [r3, #41]
 585:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dtseg1 = 5U;
 2496              		.loc 5 585 38
 2497 04a4 019B     		ldr	r3, [sp, #4]
 2498 04a6 0522     		movs	r2, #5
 2499 04a8 83F82720 		strb	r2, [r3, #39]
 586:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dtseg2 = 2U;
 2500              		.loc 5 586 38
 2501 04ac 019B     		ldr	r3, [sp, #4]
 2502 04ae 0222     		movs	r2, #2
 2503 04b0 83F82820 		strb	r2, [r3, #40]
 587:Modules/Drivers/Comms/CAN/src/can.c ****                     break;
 2504              		.loc 5 587 21
 2505 04b4 C0E0     		b	.L106
 2506              	.L118:
 588:Modules/Drivers/Comms/CAN/src/can.c ****                 case CAN_BAUDRATE_5MBIT:
 589:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->tdc.is_tdc_en = true;
 2507              		.loc 5 589 40
 2508 04b6 019B     		ldr	r3, [sp, #4]
 2509 04b8 0122     		movs	r2, #1
 2510 04ba 83F82A20 		strb	r2, [r3, #42]
 590:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->tdc.tdco = 10U;
 2511              		.loc 5 590 35
 2512 04be 019B     		ldr	r3, [sp, #4]
 2513 04c0 0A22     		movs	r2, #10
 2514 04c2 83F82B20 		strb	r2, [r3, #43]
 591:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dbrp = (uint8_t)(cdp->clock / ((uint32_t)baudrate * 8U)) - 1U;
 2515              		.loc 5 591 51
 2516 04c6 019B     		ldr	r3, [sp, #4]
 2517 04c8 5A68     		ldr	r2, [r3, #4]
 2518              		.loc 5 591 81
 2519 04ca 009B     		ldr	r3, [sp]
 2520 04cc DB00     		lsls	r3, r3, #3
 2521              		.loc 5 591 59
 2522 04ce B2FBF3F3 		udiv	r3, r2, r3
 2523              		.loc 5 591 38
 2524 04d2 DBB2     		uxtb	r3, r3
 2525              		.loc 5 591 88
 2526 04d4 013B     		subs	r3, r3, #1
 2527 04d6 DAB2     		uxtb	r2, r3
 2528              		.loc 5 591 36
 2529 04d8 019B     		ldr	r3, [sp, #4]
 2530 04da 83F82620 		strb	r2, [r3, #38]
 592:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dsjw = 2U;
 2531              		.loc 5 592 36
 2532 04de 019B     		ldr	r3, [sp, #4]
 2533 04e0 0222     		movs	r2, #2
 2534 04e2 83F82920 		strb	r2, [r3, #41]
 593:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dtseg1 = 4U;
 2535              		.loc 5 593 38
 2536 04e6 019B     		ldr	r3, [sp, #4]
 2537 04e8 0422     		movs	r2, #4
 2538 04ea 83F82720 		strb	r2, [r3, #39]
 594:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dtseg2 = 1U;
 2539              		.loc 5 594 38
 2540 04ee 019B     		ldr	r3, [sp, #4]
 2541 04f0 0122     		movs	r2, #1
 2542 04f2 83F82820 		strb	r2, [r3, #40]
 595:Modules/Drivers/Comms/CAN/src/can.c ****                     break;
 2543              		.loc 5 595 21
 2544 04f6 9FE0     		b	.L106
 2545              	.L116:
 596:Modules/Drivers/Comms/CAN/src/can.c ****                 case CAN_BAUDRATE_8MBIT:
 597:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->tdc.is_tdc_en = true;
 2546              		.loc 5 597 40
 2547 04f8 019B     		ldr	r3, [sp, #4]
 2548 04fa 0122     		movs	r2, #1
 2549 04fc 83F82A20 		strb	r2, [r3, #42]
 598:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->tdc.tdco = 7U;
 2550              		.loc 5 598 35
 2551 0500 019B     		ldr	r3, [sp, #4]
 2552 0502 0722     		movs	r2, #7
 2553 0504 83F82B20 		strb	r2, [r3, #43]
 599:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dbrp = (uint8_t)(cdp->clock / ((uint32_t)baudrate * 10U)) - 1U;
 2554              		.loc 5 599 51
 2555 0508 019B     		ldr	r3, [sp, #4]
 2556 050a 5968     		ldr	r1, [r3, #4]
 2557              		.loc 5 599 81
 2558 050c 009A     		ldr	r2, [sp]
 2559 050e 1346     		mov	r3, r2
 2560 0510 9B00     		lsls	r3, r3, #2
 2561 0512 1344     		add	r3, r3, r2
 2562 0514 5B00     		lsls	r3, r3, #1
 2563              		.loc 5 599 59
 2564 0516 B1FBF3F3 		udiv	r3, r1, r3
 2565              		.loc 5 599 38
 2566 051a DBB2     		uxtb	r3, r3
 2567              		.loc 5 599 89
 2568 051c 013B     		subs	r3, r3, #1
 2569 051e DAB2     		uxtb	r2, r3
 2570              		.loc 5 599 36
 2571 0520 019B     		ldr	r3, [sp, #4]
 2572 0522 83F82620 		strb	r2, [r3, #38]
 600:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dsjw = 2U;
 2573              		.loc 5 600 36
 2574 0526 019B     		ldr	r3, [sp, #4]
 2575 0528 0222     		movs	r2, #2
 2576 052a 83F82920 		strb	r2, [r3, #41]
 601:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dtseg1 = 5U;
 2577              		.loc 5 601 38
 2578 052e 019B     		ldr	r3, [sp, #4]
 2579 0530 0522     		movs	r2, #5
 2580 0532 83F82720 		strb	r2, [r3, #39]
 602:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dtseg2 = 2U;
 2581              		.loc 5 602 38
 2582 0536 019B     		ldr	r3, [sp, #4]
 2583 0538 0222     		movs	r2, #2
 2584 053a 83F82820 		strb	r2, [r3, #40]
 603:Modules/Drivers/Comms/CAN/src/can.c ****                     break;
 2585              		.loc 5 603 21
 2586 053e 7BE0     		b	.L106
 2587              	.L117:
 604:Modules/Drivers/Comms/CAN/src/can.c ****                 default:
 605:Modules/Drivers/Comms/CAN/src/can.c ****                     return false;
 2588              		.loc 5 605 28
 2589 0540 0023     		movs	r3, #0
 2590 0542 7AE0     		b	.L105
 2591              	.L115:
 606:Modules/Drivers/Comms/CAN/src/can.c ****             }
 607:Modules/Drivers/Comms/CAN/src/can.c ****         } else if (cdp->clock == (uint32_t)CAN_CLOCK_100MHZ) {
 2592              		.loc 5 607 23
 2593 0544 019B     		ldr	r3, [sp, #4]
 2594 0546 5B68     		ldr	r3, [r3, #4]
 2595              		.loc 5 607 19
 2596 0548 264A     		ldr	r2, .L132+28
 2597 054a 9342     		cmp	r3, r2
 2598 054c 72D1     		bne	.L124
 608:Modules/Drivers/Comms/CAN/src/can.c ****             /* Setting arbitration part baud-rate to 1 MBit/s.*/
 609:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.nbrp = 4U;
 2599              		.loc 5 609 28
 2600 054e 019B     		ldr	r3, [sp, #4]
 2601 0550 0422     		movs	r2, #4
 2602 0552 1A84     		strh	r2, [r3, #32]	@ movhi
 610:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.nsjw = 2U;
 2603              		.loc 5 610 28
 2604 0554 019B     		ldr	r3, [sp, #4]
 2605 0556 0222     		movs	r2, #2
 2606 0558 83F82420 		strb	r2, [r3, #36]
 611:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.ntseg1 = 13U;
 2607              		.loc 5 611 30
 2608 055c 019B     		ldr	r3, [sp, #4]
 2609 055e 0D22     		movs	r2, #13
 2610 0560 83F82220 		strb	r2, [r3, #34]
 612:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->nbtp.ntseg2 = 4U;
 2611              		.loc 5 612 30
 2612 0564 019B     		ldr	r3, [sp, #4]
 2613 0566 0422     		movs	r2, #4
 2614 0568 83F82320 		strb	r2, [r3, #35]
 613:Modules/Drivers/Comms/CAN/src/can.c **** 
 614:Modules/Drivers/Comms/CAN/src/can.c ****             switch (baudrate) {
 2615              		.loc 5 614 13
 2616 056c 009B     		ldr	r3, [sp]
 2617 056e 1A4A     		ldr	r2, .L132+16
 2618 0570 9342     		cmp	r3, r2
 2619 0572 04D0     		beq	.L125
 2620 0574 009B     		ldr	r3, [sp]
 2621 0576 164A     		ldr	r2, .L132+8
 2622 0578 9342     		cmp	r3, r2
 2623 057a 35D0     		beq	.L126
 2624 057c 58E0     		b	.L129
 2625              	.L125:
 615:Modules/Drivers/Comms/CAN/src/can.c ****                 case CAN_BAUDRATE_2_5MBIT:
 616:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->tdc.is_tdc_en = false;
 2626              		.loc 5 616 40
 2627 057e 019B     		ldr	r3, [sp, #4]
 2628 0580 0022     		movs	r2, #0
 2629 0582 83F82A20 		strb	r2, [r3, #42]
 617:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->tdc.tdco = 0U;
 2630              		.loc 5 617 35
 2631 0586 019B     		ldr	r3, [sp, #4]
 2632 0588 0022     		movs	r2, #0
 2633 058a 83F82B20 		strb	r2, [r3, #43]
 618:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dbrp = (uint8_t)(cdp->clock / ((uint32_t)baudrate * 10U)) - 1U;
 2634              		.loc 5 618 51
 2635 058e 019B     		ldr	r3, [sp, #4]
 2636 0590 5968     		ldr	r1, [r3, #4]
 2637              		.loc 5 618 81
 2638 0592 009A     		ldr	r2, [sp]
 2639 0594 1346     		mov	r3, r2
 2640 0596 9B00     		lsls	r3, r3, #2
 2641 0598 1344     		add	r3, r3, r2
 2642 059a 5B00     		lsls	r3, r3, #1
 2643              		.loc 5 618 59
 2644 059c B1FBF3F3 		udiv	r3, r1, r3
 2645              		.loc 5 618 38
 2646 05a0 DBB2     		uxtb	r3, r3
 2647              		.loc 5 618 89
 2648 05a2 013B     		subs	r3, r3, #1
 2649 05a4 DAB2     		uxtb	r2, r3
 2650              		.loc 5 618 36
 2651 05a6 019B     		ldr	r3, [sp, #4]
 2652 05a8 83F82620 		strb	r2, [r3, #38]
 619:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dsjw = 2U;
 2653              		.loc 5 619 36
 2654 05ac 019B     		ldr	r3, [sp, #4]
 2655 05ae 0222     		movs	r2, #2
 2656 05b0 83F82920 		strb	r2, [r3, #41]
 620:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dtseg1 = 5U;
 2657              		.loc 5 620 38
 2658 05b4 019B     		ldr	r3, [sp, #4]
 2659 05b6 0522     		movs	r2, #5
 2660 05b8 83F82720 		strb	r2, [r3, #39]
 621:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dtseg2 = 2U;
 2661              		.loc 5 621 38
 2662 05bc 019B     		ldr	r3, [sp, #4]
 2663 05be 0222     		movs	r2, #2
 2664 05c0 83F82820 		strb	r2, [r3, #40]
 622:Modules/Drivers/Comms/CAN/src/can.c ****                     break;
 2665              		.loc 5 622 21
 2666 05c4 38E0     		b	.L106
 2667              	.L133:
 2668 05c6 00BF     		.align	2
 2669              	.L132:
 2670 05c8 00B4C404 		.word	80000000
 2671 05cc 00127A00 		.word	8000000
 2672 05d0 404B4C00 		.word	5000000
 2673 05d4 00093D00 		.word	4000000
 2674 05d8 A0252600 		.word	2500000
 2675 05dc 40420F00 		.word	1000000
 2676 05e0 80841E00 		.word	2000000
 2677 05e4 00E1F505 		.word	100000000
 2678              	.L126:
 623:Modules/Drivers/Comms/CAN/src/can.c ****                 case CAN_BAUDRATE_5MBIT:
 624:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->tdc.is_tdc_en = true;
 2679              		.loc 5 624 40
 2680 05e8 019B     		ldr	r3, [sp, #4]
 2681 05ea 0122     		movs	r2, #1
 2682 05ec 83F82A20 		strb	r2, [r3, #42]
 625:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->tdc.tdco = 12U;
 2683              		.loc 5 625 35
 2684 05f0 019B     		ldr	r3, [sp, #4]
 2685 05f2 0C22     		movs	r2, #12
 2686 05f4 83F82B20 		strb	r2, [r3, #43]
 626:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dbrp = (uint8_t)(cdp->clock / ((uint32_t)baudrate * 10U)) - 1U;
 2687              		.loc 5 626 51
 2688 05f8 019B     		ldr	r3, [sp, #4]
 2689 05fa 5968     		ldr	r1, [r3, #4]
 2690              		.loc 5 626 81
 2691 05fc 009A     		ldr	r2, [sp]
 2692 05fe 1346     		mov	r3, r2
 2693 0600 9B00     		lsls	r3, r3, #2
 2694 0602 1344     		add	r3, r3, r2
 2695 0604 5B00     		lsls	r3, r3, #1
 2696              		.loc 5 626 59
 2697 0606 B1FBF3F3 		udiv	r3, r1, r3
 2698              		.loc 5 626 38
 2699 060a DBB2     		uxtb	r3, r3
 2700              		.loc 5 626 89
 2701 060c 013B     		subs	r3, r3, #1
 2702 060e DAB2     		uxtb	r2, r3
 2703              		.loc 5 626 36
 2704 0610 019B     		ldr	r3, [sp, #4]
 2705 0612 83F82620 		strb	r2, [r3, #38]
 627:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dsjw = 2U;
 2706              		.loc 5 627 36
 2707 0616 019B     		ldr	r3, [sp, #4]
 2708 0618 0222     		movs	r2, #2
 2709 061a 83F82920 		strb	r2, [r3, #41]
 628:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dtseg1 = 5U;
 2710              		.loc 5 628 38
 2711 061e 019B     		ldr	r3, [sp, #4]
 2712 0620 0522     		movs	r2, #5
 2713 0622 83F82720 		strb	r2, [r3, #39]
 629:Modules/Drivers/Comms/CAN/src/can.c ****                     cdp->dbtp.dtseg2 = 2U;
 2714              		.loc 5 629 38
 2715 0626 019B     		ldr	r3, [sp, #4]
 2716 0628 0222     		movs	r2, #2
 2717 062a 83F82820 		strb	r2, [r3, #40]
 630:Modules/Drivers/Comms/CAN/src/can.c ****                     break;
 2718              		.loc 5 630 21
 2719 062e 03E0     		b	.L106
 2720              	.L129:
 631:Modules/Drivers/Comms/CAN/src/can.c ****                 case CAN_BAUDRATE_1MBIT:
 632:Modules/Drivers/Comms/CAN/src/can.c ****                 case CAN_BAUDRATE_2MBIT:
 633:Modules/Drivers/Comms/CAN/src/can.c ****                 case CAN_BAUDRATE_4MBIT:
 634:Modules/Drivers/Comms/CAN/src/can.c ****                 case CAN_BAUDRATE_8MBIT:
 635:Modules/Drivers/Comms/CAN/src/can.c ****                 default:
 636:Modules/Drivers/Comms/CAN/src/can.c ****                     return false;
 2721              		.loc 5 636 28
 2722 0630 0023     		movs	r3, #0
 2723 0632 02E0     		b	.L105
 2724              	.L124:
 637:Modules/Drivers/Comms/CAN/src/can.c ****             }
 638:Modules/Drivers/Comms/CAN/src/can.c ****         } else {
 639:Modules/Drivers/Comms/CAN/src/can.c ****             return false;
 2725              		.loc 5 639 20
 2726 0634 0023     		movs	r3, #0
 2727 0636 00E0     		b	.L105
 2728              	.L106:
 640:Modules/Drivers/Comms/CAN/src/can.c ****         }
 641:Modules/Drivers/Comms/CAN/src/can.c ****     }
 642:Modules/Drivers/Comms/CAN/src/can.c **** 
 643:Modules/Drivers/Comms/CAN/src/can.c ****     return true;
 2729              		.loc 5 643 12
 2730 0638 0123     		movs	r3, #1
 2731              	.L105:
 644:Modules/Drivers/Comms/CAN/src/can.c **** }
 2732              		.loc 5 644 1
 2733 063a 1846     		mov	r0, r3
 2734 063c 02B0     		add	sp, sp, #8
 2735              		.cfi_def_cfa_offset 0
 2736              		@ sp needed
 2737 063e 7047     		bx	lr
 2738              		.cfi_endproc
 2739              	.LFE425:
 2741              		.section	.text.can_lld_set_datasize,"ax",%progbits
 2742              		.align	1
 2743              		.p2align 4,,15
 2744              		.syntax unified
 2745              		.thumb
 2746              		.thumb_func
 2748              	can_lld_set_datasize:
 2749              	.LFB426:
 645:Modules/Drivers/Comms/CAN/src/can.c **** 
 646:Modules/Drivers/Comms/CAN/src/can.c **** /**
 647:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Configures data field size.
 648:Modules/Drivers/Comms/CAN/src/can.c ****  * @note    This configuration becomes effective after can_start.
 649:Modules/Drivers/Comms/CAN/src/can.c ****  *
 650:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
 651:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] datasize  data field size to be configured. It can be one of the
 652:Modules/Drivers/Comms/CAN/src/can.c ****  *                      following values:
 653:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_DATASIZE_8BYTE
 654:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_DATASIZE_12BYTE
 655:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_DATASIZE_16BYTE
 656:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_DATASIZE_20BYTE
 657:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_DATASIZE_24BYTE
 658:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_DATASIZE_32BYTE
 659:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_DATASIZE_48BYTE
 660:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_DATASIZE_64BYTE
 661:Modules/Drivers/Comms/CAN/src/can.c ****  *
 662:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
 663:Modules/Drivers/Comms/CAN/src/can.c ****  */
 664:Modules/Drivers/Comms/CAN/src/can.c **** static void can_lld_set_datasize(can_driver_t *cdp, can_datasize_t datasize) {
 2750              		.loc 5 664 78
 2751              		.cfi_startproc
 2752              		@ args = 0, pretend = 0, frame = 16
 2753              		@ frame_needed = 0, uses_anonymous_args = 0
 2754              		@ link register save eliminated.
 2755 0000 84B0     		sub	sp, sp, #16
 2756              		.cfi_def_cfa_offset 16
 2757 0002 0190     		str	r0, [sp, #4]
 2758 0004 0B46     		mov	r3, r1
 2759 0006 8DF80330 		strb	r3, [sp, #3]
 665:Modules/Drivers/Comms/CAN/src/can.c **** 
 666:Modules/Drivers/Comms/CAN/src/can.c ****     uint8_t size = 0U;
 2760              		.loc 5 666 13
 2761 000a 0023     		movs	r3, #0
 2762 000c 8DF80F30 		strb	r3, [sp, #15]
 667:Modules/Drivers/Comms/CAN/src/can.c **** 
 668:Modules/Drivers/Comms/CAN/src/can.c ****     switch(datasize) {
 2763              		.loc 5 668 5
 2764 0010 9DF80330 		ldrb	r3, [sp, #3]	@ zero_extendqisi2
 2765 0014 083B     		subs	r3, r3, #8
 2766 0016 382B     		cmp	r3, #56
 2767 0018 00F29680 		bhi	.L146
 2768 001c 01A2     		adr	r2, .L137
 2769 001e 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2770 0022 00BF     		.p2align 2
 2771              	.L137:
 2772 0024 09010000 		.word	.L144+1
 2773 0028 49010000 		.word	.L146+1
 2774 002c 49010000 		.word	.L146+1
 2775 0030 49010000 		.word	.L146+1
 2776 0034 11010000 		.word	.L143+1
 2777 0038 49010000 		.word	.L146+1
 2778 003c 49010000 		.word	.L146+1
 2779 0040 49010000 		.word	.L146+1
 2780 0044 19010000 		.word	.L142+1
 2781 0048 49010000 		.word	.L146+1
 2782 004c 49010000 		.word	.L146+1
 2783 0050 49010000 		.word	.L146+1
 2784 0054 21010000 		.word	.L141+1
 2785 0058 49010000 		.word	.L146+1
 2786 005c 49010000 		.word	.L146+1
 2787 0060 49010000 		.word	.L146+1
 2788 0064 29010000 		.word	.L140+1
 2789 0068 49010000 		.word	.L146+1
 2790 006c 49010000 		.word	.L146+1
 2791 0070 49010000 		.word	.L146+1
 2792 0074 49010000 		.word	.L146+1
 2793 0078 49010000 		.word	.L146+1
 2794 007c 49010000 		.word	.L146+1
 2795 0080 49010000 		.word	.L146+1
 2796 0084 31010000 		.word	.L139+1
 2797 0088 49010000 		.word	.L146+1
 2798 008c 49010000 		.word	.L146+1
 2799 0090 49010000 		.word	.L146+1
 2800 0094 49010000 		.word	.L146+1
 2801 0098 49010000 		.word	.L146+1
 2802 009c 49010000 		.word	.L146+1
 2803 00a0 49010000 		.word	.L146+1
 2804 00a4 49010000 		.word	.L146+1
 2805 00a8 49010000 		.word	.L146+1
 2806 00ac 49010000 		.word	.L146+1
 2807 00b0 49010000 		.word	.L146+1
 2808 00b4 49010000 		.word	.L146+1
 2809 00b8 49010000 		.word	.L146+1
 2810 00bc 49010000 		.word	.L146+1
 2811 00c0 49010000 		.word	.L146+1
 2812 00c4 39010000 		.word	.L138+1
 2813 00c8 49010000 		.word	.L146+1
 2814 00cc 49010000 		.word	.L146+1
 2815 00d0 49010000 		.word	.L146+1
 2816 00d4 49010000 		.word	.L146+1
 2817 00d8 49010000 		.word	.L146+1
 2818 00dc 49010000 		.word	.L146+1
 2819 00e0 49010000 		.word	.L146+1
 2820 00e4 49010000 		.word	.L146+1
 2821 00e8 49010000 		.word	.L146+1
 2822 00ec 49010000 		.word	.L146+1
 2823 00f0 49010000 		.word	.L146+1
 2824 00f4 49010000 		.word	.L146+1
 2825 00f8 49010000 		.word	.L146+1
 2826 00fc 49010000 		.word	.L146+1
 2827 0100 49010000 		.word	.L146+1
 2828 0104 41010000 		.word	.L136+1
 2829              		.p2align 1
 2830              	.L144:
 669:Modules/Drivers/Comms/CAN/src/can.c ****         case CAN_DATASIZE_8BYTE:
 670:Modules/Drivers/Comms/CAN/src/can.c ****             size = 0U;
 2831              		.loc 5 670 18
 2832 0108 0023     		movs	r3, #0
 2833 010a 8DF80F30 		strb	r3, [sp, #15]
 671:Modules/Drivers/Comms/CAN/src/can.c ****             break;
 2834              		.loc 5 671 13
 2835 010e 1CE0     		b	.L145
 2836              	.L143:
 672:Modules/Drivers/Comms/CAN/src/can.c ****         case CAN_DATASIZE_12BYTE:
 673:Modules/Drivers/Comms/CAN/src/can.c ****             size = 1U;
 2837              		.loc 5 673 18
 2838 0110 0123     		movs	r3, #1
 2839 0112 8DF80F30 		strb	r3, [sp, #15]
 674:Modules/Drivers/Comms/CAN/src/can.c ****             break;
 2840              		.loc 5 674 13
 2841 0116 18E0     		b	.L145
 2842              	.L142:
 675:Modules/Drivers/Comms/CAN/src/can.c ****         case CAN_DATASIZE_16BYTE:
 676:Modules/Drivers/Comms/CAN/src/can.c ****             size = 2U;
 2843              		.loc 5 676 18
 2844 0118 0223     		movs	r3, #2
 2845 011a 8DF80F30 		strb	r3, [sp, #15]
 677:Modules/Drivers/Comms/CAN/src/can.c ****             break;
 2846              		.loc 5 677 13
 2847 011e 14E0     		b	.L145
 2848              	.L141:
 678:Modules/Drivers/Comms/CAN/src/can.c ****         case CAN_DATASIZE_20BYTE:
 679:Modules/Drivers/Comms/CAN/src/can.c ****             size = 3U;
 2849              		.loc 5 679 18
 2850 0120 0323     		movs	r3, #3
 2851 0122 8DF80F30 		strb	r3, [sp, #15]
 680:Modules/Drivers/Comms/CAN/src/can.c ****             break;
 2852              		.loc 5 680 13
 2853 0126 10E0     		b	.L145
 2854              	.L140:
 681:Modules/Drivers/Comms/CAN/src/can.c ****         case CAN_DATASIZE_24BYTE:
 682:Modules/Drivers/Comms/CAN/src/can.c ****             size = 4U;
 2855              		.loc 5 682 18
 2856 0128 0423     		movs	r3, #4
 2857 012a 8DF80F30 		strb	r3, [sp, #15]
 683:Modules/Drivers/Comms/CAN/src/can.c ****             break;
 2858              		.loc 5 683 13
 2859 012e 0CE0     		b	.L145
 2860              	.L139:
 684:Modules/Drivers/Comms/CAN/src/can.c ****         case CAN_DATASIZE_32BYTE:
 685:Modules/Drivers/Comms/CAN/src/can.c ****             size = 5U;
 2861              		.loc 5 685 18
 2862 0130 0523     		movs	r3, #5
 2863 0132 8DF80F30 		strb	r3, [sp, #15]
 686:Modules/Drivers/Comms/CAN/src/can.c ****             break;
 2864              		.loc 5 686 13
 2865 0136 08E0     		b	.L145
 2866              	.L138:
 687:Modules/Drivers/Comms/CAN/src/can.c ****         case CAN_DATASIZE_48BYTE:
 688:Modules/Drivers/Comms/CAN/src/can.c ****             size = 6U;
 2867              		.loc 5 688 18
 2868 0138 0623     		movs	r3, #6
 2869 013a 8DF80F30 		strb	r3, [sp, #15]
 689:Modules/Drivers/Comms/CAN/src/can.c ****             break;
 2870              		.loc 5 689 13
 2871 013e 04E0     		b	.L145
 2872              	.L136:
 690:Modules/Drivers/Comms/CAN/src/can.c ****         case CAN_DATASIZE_64BYTE:
 691:Modules/Drivers/Comms/CAN/src/can.c ****             size = 7U;
 2873              		.loc 5 691 18
 2874 0140 0723     		movs	r3, #7
 2875 0142 8DF80F30 		strb	r3, [sp, #15]
 692:Modules/Drivers/Comms/CAN/src/can.c ****             break;
 2876              		.loc 5 692 13
 2877 0146 00E0     		b	.L145
 2878              	.L146:
 693:Modules/Drivers/Comms/CAN/src/can.c ****         default:
 694:Modules/Drivers/Comms/CAN/src/can.c ****             /* Dummy comment as required by MISRA.*/
 695:Modules/Drivers/Comms/CAN/src/can.c ****             break;
 2879              		.loc 5 695 13
 2880 0148 00BF     		nop
 2881              	.L145:
 696:Modules/Drivers/Comms/CAN/src/can.c ****     }
 697:Modules/Drivers/Comms/CAN/src/can.c **** 
 698:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->RXESC, FDCAN_RXESC_F0DS, size);
 2882              		.loc 5 698 5
 2883 014a 019B     		ldr	r3, [sp, #4]
 2884 014c 1B68     		ldr	r3, [r3]
 2885 014e D3F8BC30 		ldr	r3, [r3, #188]
 2886 0152 23F00701 		bic	r1, r3, #7
 2887 0156 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 2888 015a 03F00702 		and	r2, r3, #7
 2889 015e 019B     		ldr	r3, [sp, #4]
 2890 0160 1B68     		ldr	r3, [r3]
 2891 0162 0A43     		orrs	r2, r2, r1
 2892 0164 C3F8BC20 		str	r2, [r3, #188]
 699:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->RXESC, FDCAN_RXESC_F1DS, size);
 2893              		.loc 5 699 5
 2894 0168 019B     		ldr	r3, [sp, #4]
 2895 016a 1B68     		ldr	r3, [r3]
 2896 016c D3F8BC30 		ldr	r3, [r3, #188]
 2897 0170 23F07001 		bic	r1, r3, #112
 2898 0174 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 2899 0178 1B01     		lsls	r3, r3, #4
 2900 017a 03F07002 		and	r2, r3, #112
 2901 017e 019B     		ldr	r3, [sp, #4]
 2902 0180 1B68     		ldr	r3, [r3]
 2903 0182 0A43     		orrs	r2, r2, r1
 2904 0184 C3F8BC20 		str	r2, [r3, #188]
 700:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->RXESC, FDCAN_RXESC_RBDS, size);
 2905              		.loc 5 700 5
 2906 0188 019B     		ldr	r3, [sp, #4]
 2907 018a 1B68     		ldr	r3, [r3]
 2908 018c D3F8BC30 		ldr	r3, [r3, #188]
 2909 0190 23F4E061 		bic	r1, r3, #1792
 2910 0194 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 2911 0198 1B02     		lsls	r3, r3, #8
 2912 019a 03F4E062 		and	r2, r3, #1792
 2913 019e 019B     		ldr	r3, [sp, #4]
 2914 01a0 1B68     		ldr	r3, [r3]
 2915 01a2 0A43     		orrs	r2, r2, r1
 2916 01a4 C3F8BC20 		str	r2, [r3, #188]
 701:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->TXESC, FDCAN_TXESC_TBDS, size);
 2917              		.loc 5 701 5
 2918 01a8 019B     		ldr	r3, [sp, #4]
 2919 01aa 1B68     		ldr	r3, [r3]
 2920 01ac D3F8C830 		ldr	r3, [r3, #200]
 2921 01b0 23F00701 		bic	r1, r3, #7
 2922 01b4 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 2923 01b8 03F00702 		and	r2, r3, #7
 2924 01bc 019B     		ldr	r3, [sp, #4]
 2925 01be 1B68     		ldr	r3, [r3]
 2926 01c0 0A43     		orrs	r2, r2, r1
 2927 01c2 C3F8C820 		str	r2, [r3, #200]
 702:Modules/Drivers/Comms/CAN/src/can.c **** }
 2928              		.loc 5 702 1
 2929 01c6 00BF     		nop
 2930 01c8 04B0     		add	sp, sp, #16
 2931              		.cfi_def_cfa_offset 0
 2932              		@ sp needed
 2933 01ca 7047     		bx	lr
 2934              		.cfi_endproc
 2935              	.LFE426:
 2937              		.section	.text.can_lld_set_sram,"ax",%progbits
 2938              		.align	1
 2939              		.p2align 4,,15
 2940              		.syntax unified
 2941              		.thumb
 2942              		.thumb_func
 2944              	can_lld_set_sram:
 2945              	.LFB427:
 703:Modules/Drivers/Comms/CAN/src/can.c **** 
 704:Modules/Drivers/Comms/CAN/src/can.c **** /**
 705:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Configures CAN Shared RAM.
 706:Modules/Drivers/Comms/CAN/src/can.c ****  * @note    This function takes care about internal shared RAM configuration,
 707:Modules/Drivers/Comms/CAN/src/can.c ****  *          including filter configuration.
 708:Modules/Drivers/Comms/CAN/src/can.c ****  * @note    This configuration becomes effective after can_start.
 709:Modules/Drivers/Comms/CAN/src/can.c ****  *
 710:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] cdp       pointer to an @p can_driver_t structure
 711:Modules/Drivers/Comms/CAN/src/can.c ****  *
 712:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
 713:Modules/Drivers/Comms/CAN/src/can.c ****  */
 714:Modules/Drivers/Comms/CAN/src/can.c **** static void can_lld_set_sram(can_driver_t *cdp) {
 2946              		.loc 5 714 49
 2947              		.cfi_startproc
 2948              		@ args = 0, pretend = 0, frame = 32
 2949              		@ frame_needed = 0, uses_anonymous_args = 0
 2950 0000 00B5     		push	{lr}
 2951              		.cfi_def_cfa_offset 4
 2952              		.cfi_offset 14, -4
 2953 0002 89B0     		sub	sp, sp, #36
 2954              		.cfi_def_cfa_offset 40
 2955 0004 0190     		str	r0, [sp, #4]
 715:Modules/Drivers/Comms/CAN/src/can.c **** 
 716:Modules/Drivers/Comms/CAN/src/can.c ****     unsigned int i;
 717:Modules/Drivers/Comms/CAN/src/can.c ****     uint32_t val;
 718:Modules/Drivers/Comms/CAN/src/can.c ****     uint32_t filter_offset;
 719:Modules/Drivers/Comms/CAN/src/can.c ****     uint32_t ram_addr, msg_ram_base_addr;
 720:Modules/Drivers/Comms/CAN/src/can.c **** 
 721:Modules/Drivers/Comms/CAN/src/can.c ****     msg_ram_base_addr = can_dev_get_msg_ram_address(cdp);
 2956              		.loc 5 721 25
 2957 0006 0198     		ldr	r0, [sp, #4]
 2958 0008 FFF7FEFF 		bl	can_dev_get_msg_ram_address
 2959 000c 0690     		str	r0, [sp, #24]
 722:Modules/Drivers/Comms/CAN/src/can.c **** 
 723:Modules/Drivers/Comms/CAN/src/can.c ****     ram_addr = cdp->ram_start - msg_ram_base_addr;
 2960              		.loc 5 723 19
 2961 000e 019B     		ldr	r3, [sp, #4]
 2962 0010 5A69     		ldr	r2, [r3, #20]
 2963              		.loc 5 723 14
 2964 0012 069B     		ldr	r3, [sp, #24]
 2965 0014 D31A     		subs	r3, r2, r3
 2966 0016 0593     		str	r3, [sp, #20]
 724:Modules/Drivers/Comms/CAN/src/can.c **** 
 725:Modules/Drivers/Comms/CAN/src/can.c ****     /* Global Filter Initialization.*/
 726:Modules/Drivers/Comms/CAN/src/can.c ****     /* Reject messages don't match filtering for Standard messages.*/
 727:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->GFC, FDCAN_GFC_ANFS, 3U);
 2967              		.loc 5 727 5
 2968 0018 019B     		ldr	r3, [sp, #4]
 2969 001a 1B68     		ldr	r3, [r3]
 2970 001c D3F88020 		ldr	r2, [r3, #128]
 2971 0020 019B     		ldr	r3, [sp, #4]
 2972 0022 1B68     		ldr	r3, [r3]
 2973 0024 42F03002 		orr	r2, r2, #48
 2974 0028 C3F88020 		str	r2, [r3, #128]
 728:Modules/Drivers/Comms/CAN/src/can.c ****     /* Reject messages don't match filtering for Extended messages.*/
 729:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->GFC, FDCAN_GFC_ANFE, 3U);
 2975              		.loc 5 729 5
 2976 002c 019B     		ldr	r3, [sp, #4]
 2977 002e 1B68     		ldr	r3, [r3]
 2978 0030 D3F88020 		ldr	r2, [r3, #128]
 2979 0034 019B     		ldr	r3, [sp, #4]
 2980 0036 1B68     		ldr	r3, [r3]
 2981 0038 42F00C02 		orr	r2, r2, #12
 2982 003c C3F88020 		str	r2, [r3, #128]
 730:Modules/Drivers/Comms/CAN/src/can.c **** 
 731:Modules/Drivers/Comms/CAN/src/can.c ****     /* Shared RAM Initialization */
 732:Modules/Drivers/Comms/CAN/src/can.c **** 
 733:Modules/Drivers/Comms/CAN/src/can.c ****     /* Standard filters.*/
 734:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->SIDFC, FDCAN_SIDFC_FLSSA, (ram_addr >> CAN_SA_BIT));
 2983              		.loc 5 734 5
 2984 0040 019B     		ldr	r3, [sp, #4]
 2985 0042 1B68     		ldr	r3, [r3]
 2986 0044 D3F88430 		ldr	r3, [r3, #132]
 2987 0048 984A     		ldr	r2, .L154
 2988 004a 1A40     		ands	r2, r2, r3
 2989 004c 0599     		ldr	r1, [sp, #20]
 2990 004e 4FF6FC73 		movw	r3, #65532
 2991 0052 0B40     		ands	r3, r3, r1
 2992 0054 0199     		ldr	r1, [sp, #4]
 2993 0056 0968     		ldr	r1, [r1]
 2994 0058 1343     		orrs	r3, r3, r2
 2995 005a C1F88430 		str	r3, [r1, #132]
 735:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->SIDFC, FDCAN_SIDFC_LSS, cdp->std_filter_num);
 2996              		.loc 5 735 5
 2997 005e 019B     		ldr	r3, [sp, #4]
 2998 0060 1B68     		ldr	r3, [r3]
 2999 0062 D3F88430 		ldr	r3, [r3, #132]
 3000 0066 23F47F01 		bic	r1, r3, #16711680
 3001 006a 019B     		ldr	r3, [sp, #4]
 3002 006c D3F83039 		ldr	r3, [r3, #2352]
 3003 0070 1B04     		lsls	r3, r3, #16
 3004 0072 03F47F02 		and	r2, r3, #16711680
 3005 0076 019B     		ldr	r3, [sp, #4]
 3006 0078 1B68     		ldr	r3, [r3]
 3007 007a 0A43     		orrs	r2, r2, r1
 3008 007c C3F88420 		str	r2, [r3, #132]
 736:Modules/Drivers/Comms/CAN/src/can.c ****     ram_addr = ram_addr + (4UL * cdp->std_filter_num);
 3009              		.loc 5 736 37
 3010 0080 019B     		ldr	r3, [sp, #4]
 3011 0082 D3F83039 		ldr	r3, [r3, #2352]
 3012              		.loc 5 736 32
 3013 0086 9B00     		lsls	r3, r3, #2
 3014              		.loc 5 736 14
 3015 0088 059A     		ldr	r2, [sp, #20]
 3016 008a 1344     		add	r3, r3, r2
 3017 008c 0593     		str	r3, [sp, #20]
 737:Modules/Drivers/Comms/CAN/src/can.c **** 
 738:Modules/Drivers/Comms/CAN/src/can.c ****     /* Extended filters.*/
 739:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->XIDFC, FDCAN_XIDFC_FLESA, (ram_addr >> CAN_SA_BIT));
 3018              		.loc 5 739 5
 3019 008e 019B     		ldr	r3, [sp, #4]
 3020 0090 1B68     		ldr	r3, [r3]
 3021 0092 D3F88830 		ldr	r3, [r3, #136]
 3022 0096 854A     		ldr	r2, .L154
 3023 0098 1A40     		ands	r2, r2, r3
 3024 009a 0599     		ldr	r1, [sp, #20]
 3025 009c 4FF6FC73 		movw	r3, #65532
 3026 00a0 0B40     		ands	r3, r3, r1
 3027 00a2 0199     		ldr	r1, [sp, #4]
 3028 00a4 0968     		ldr	r1, [r1]
 3029 00a6 1343     		orrs	r3, r3, r2
 3030 00a8 C1F88830 		str	r3, [r1, #136]
 740:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->XIDFC, FDCAN_XIDFC_LSE, cdp->xtd_filter_num);
 3031              		.loc 5 740 5
 3032 00ac 019B     		ldr	r3, [sp, #4]
 3033 00ae 1B68     		ldr	r3, [r3]
 3034 00b0 D3F88830 		ldr	r3, [r3, #136]
 3035 00b4 23F47F01 		bic	r1, r3, #16711680
 3036 00b8 019B     		ldr	r3, [sp, #4]
 3037 00ba D3F83439 		ldr	r3, [r3, #2356]
 3038 00be 1B04     		lsls	r3, r3, #16
 3039 00c0 03F47F02 		and	r2, r3, #16711680
 3040 00c4 019B     		ldr	r3, [sp, #4]
 3041 00c6 1B68     		ldr	r3, [r3]
 3042 00c8 0A43     		orrs	r2, r2, r1
 3043 00ca C3F88820 		str	r2, [r3, #136]
 741:Modules/Drivers/Comms/CAN/src/can.c ****     ram_addr = ram_addr + (8UL * cdp->xtd_filter_num);
 3044              		.loc 5 741 37
 3045 00ce 019B     		ldr	r3, [sp, #4]
 3046 00d0 D3F83439 		ldr	r3, [r3, #2356]
 3047              		.loc 5 741 32
 3048 00d4 DB00     		lsls	r3, r3, #3
 3049              		.loc 5 741 14
 3050 00d6 059A     		ldr	r2, [sp, #20]
 3051 00d8 1344     		add	r3, r3, r2
 3052 00da 0593     		str	r3, [sp, #20]
 742:Modules/Drivers/Comms/CAN/src/can.c **** 
 743:Modules/Drivers/Comms/CAN/src/can.c ****     /* RX FIFO0.*/
 744:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->RXF0C, FDCAN_RXF0C_F0SA, (ram_addr >> CAN_SA_BIT));
 3053              		.loc 5 744 5
 3054 00dc 019B     		ldr	r3, [sp, #4]
 3055 00de 1B68     		ldr	r3, [r3]
 3056 00e0 D3F8A030 		ldr	r3, [r3, #160]
 3057 00e4 714A     		ldr	r2, .L154
 3058 00e6 1A40     		ands	r2, r2, r3
 3059 00e8 0599     		ldr	r1, [sp, #20]
 3060 00ea 4FF6FC73 		movw	r3, #65532
 3061 00ee 0B40     		ands	r3, r3, r1
 3062 00f0 0199     		ldr	r1, [sp, #4]
 3063 00f2 0968     		ldr	r1, [r1]
 3064 00f4 1343     		orrs	r3, r3, r2
 3065 00f6 C1F8A030 		str	r3, [r1, #160]
 745:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->RXF0C, FDCAN_RXF0C_F0S, cdp->rx_fifo0_num);
 3066              		.loc 5 745 5
 3067 00fa 019B     		ldr	r3, [sp, #4]
 3068 00fc 1B68     		ldr	r3, [r3]
 3069 00fe D3F8A030 		ldr	r3, [r3, #160]
 3070 0102 23F4FE01 		bic	r1, r3, #8323072
 3071 0106 019B     		ldr	r3, [sp, #4]
 3072 0108 93F83A39 		ldrb	r3, [r3, #2362]	@ zero_extendqisi2
 3073 010c 1B04     		lsls	r3, r3, #16
 3074 010e 03F4FE02 		and	r2, r3, #8323072
 3075 0112 019B     		ldr	r3, [sp, #4]
 3076 0114 1B68     		ldr	r3, [r3]
 3077 0116 0A43     		orrs	r2, r2, r1
 3078 0118 C3F8A020 		str	r2, [r3, #160]
 746:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->RXF0C, FDCAN_RXF0C_F0OM, CAN_FIFO_OVERWRITE_MODE);
 3079              		.loc 5 746 5
 3080 011c 019B     		ldr	r3, [sp, #4]
 3081 011e 1B68     		ldr	r3, [r3]
 3082 0120 D3F8A020 		ldr	r2, [r3, #160]
 3083 0124 019B     		ldr	r3, [sp, #4]
 3084 0126 1B68     		ldr	r3, [r3]
 3085 0128 42F00042 		orr	r2, r2, #-2147483648
 3086 012c C3F8A020 		str	r2, [r3, #160]
 747:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->RXF0C, FDCAN_RXF0C_F0WM, CAN_FIFO_WATERMARK_DISABLED);
 3087              		.loc 5 747 5
 3088 0130 019B     		ldr	r3, [sp, #4]
 3089 0132 1B68     		ldr	r3, [r3]
 3090 0134 D3F8A020 		ldr	r2, [r3, #160]
 3091 0138 019B     		ldr	r3, [sp, #4]
 3092 013a 1B68     		ldr	r3, [r3]
 3093 013c 22F0FE42 		bic	r2, r2, #2130706432
 3094 0140 C3F8A020 		str	r2, [r3, #160]
 748:Modules/Drivers/Comms/CAN/src/can.c ****     ram_addr = ram_addr + ((8UL + ((uint8_t)cdp->datasize)) * cdp->rx_fifo0_num);
 3095              		.loc 5 748 48
 3096 0144 019B     		ldr	r3, [sp, #4]
 3097 0146 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 3098              		.loc 5 748 33
 3099 014a 0833     		adds	r3, r3, #8
 3100              		.loc 5 748 66
 3101 014c 019A     		ldr	r2, [sp, #4]
 3102 014e 92F83A29 		ldrb	r2, [r2, #2362]	@ zero_extendqisi2
 3103              		.loc 5 748 61
 3104 0152 02FB03F3 		mul	r3, r2, r3
 3105              		.loc 5 748 14
 3106 0156 059A     		ldr	r2, [sp, #20]
 3107 0158 1344     		add	r3, r3, r2
 3108 015a 0593     		str	r3, [sp, #20]
 749:Modules/Drivers/Comms/CAN/src/can.c **** 
 750:Modules/Drivers/Comms/CAN/src/can.c ****     /* RX FIFO1*.*/
 751:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->RXF1C, FDCAN_RXF1C_F1SA, (ram_addr >> CAN_SA_BIT));
 3109              		.loc 5 751 5
 3110 015c 019B     		ldr	r3, [sp, #4]
 3111 015e 1B68     		ldr	r3, [r3]
 3112 0160 D3F8B030 		ldr	r3, [r3, #176]
 3113 0164 514A     		ldr	r2, .L154
 3114 0166 1A40     		ands	r2, r2, r3
 3115 0168 0599     		ldr	r1, [sp, #20]
 3116 016a 4FF6FC73 		movw	r3, #65532
 3117 016e 0B40     		ands	r3, r3, r1
 3118 0170 0199     		ldr	r1, [sp, #4]
 3119 0172 0968     		ldr	r1, [r1]
 3120 0174 1343     		orrs	r3, r3, r2
 3121 0176 C1F8B030 		str	r3, [r1, #176]
 752:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->RXF1C, FDCAN_RXF1C_F1S, cdp->rx_fifo1_num);
 3122              		.loc 5 752 5
 3123 017a 019B     		ldr	r3, [sp, #4]
 3124 017c 1B68     		ldr	r3, [r3]
 3125 017e D3F8B030 		ldr	r3, [r3, #176]
 3126 0182 23F4FE01 		bic	r1, r3, #8323072
 3127 0186 019B     		ldr	r3, [sp, #4]
 3128 0188 93F83B39 		ldrb	r3, [r3, #2363]	@ zero_extendqisi2
 3129 018c 1B04     		lsls	r3, r3, #16
 3130 018e 03F4FE02 		and	r2, r3, #8323072
 3131 0192 019B     		ldr	r3, [sp, #4]
 3132 0194 1B68     		ldr	r3, [r3]
 3133 0196 0A43     		orrs	r2, r2, r1
 3134 0198 C3F8B020 		str	r2, [r3, #176]
 753:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->RXF1C, FDCAN_RXF1C_F1OM, CAN_FIFO_OVERWRITE_MODE);
 3135              		.loc 5 753 5
 3136 019c 019B     		ldr	r3, [sp, #4]
 3137 019e 1B68     		ldr	r3, [r3]
 3138 01a0 D3F8B020 		ldr	r2, [r3, #176]
 3139 01a4 019B     		ldr	r3, [sp, #4]
 3140 01a6 1B68     		ldr	r3, [r3]
 3141 01a8 42F00042 		orr	r2, r2, #-2147483648
 3142 01ac C3F8B020 		str	r2, [r3, #176]
 754:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->RXF1C, FDCAN_RXF1C_F1WM, CAN_FIFO_WATERMARK_DISABLED);
 3143              		.loc 5 754 5
 3144 01b0 019B     		ldr	r3, [sp, #4]
 3145 01b2 1B68     		ldr	r3, [r3]
 3146 01b4 D3F8B020 		ldr	r2, [r3, #176]
 3147 01b8 019B     		ldr	r3, [sp, #4]
 3148 01ba 1B68     		ldr	r3, [r3]
 3149 01bc 22F0FE42 		bic	r2, r2, #2130706432
 3150 01c0 C3F8B020 		str	r2, [r3, #176]
 755:Modules/Drivers/Comms/CAN/src/can.c ****     ram_addr = ram_addr + ((8UL + ((uint8_t)cdp->datasize)) * cdp->rx_fifo1_num);
 3151              		.loc 5 755 48
 3152 01c4 019B     		ldr	r3, [sp, #4]
 3153 01c6 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 3154              		.loc 5 755 33
 3155 01ca 0833     		adds	r3, r3, #8
 3156              		.loc 5 755 66
 3157 01cc 019A     		ldr	r2, [sp, #4]
 3158 01ce 92F83B29 		ldrb	r2, [r2, #2363]	@ zero_extendqisi2
 3159              		.loc 5 755 61
 3160 01d2 02FB03F3 		mul	r3, r2, r3
 3161              		.loc 5 755 14
 3162 01d6 059A     		ldr	r2, [sp, #20]
 3163 01d8 1344     		add	r3, r3, r2
 3164 01da 0593     		str	r3, [sp, #20]
 756:Modules/Drivers/Comms/CAN/src/can.c **** 
 757:Modules/Drivers/Comms/CAN/src/can.c ****     /* RX buffers.*/
 758:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->RXBC, FDCAN_RXBC_RBSA, (ram_addr >> CAN_SA_BIT));
 3165              		.loc 5 758 5
 3166 01dc 019B     		ldr	r3, [sp, #4]
 3167 01de 1B68     		ldr	r3, [r3]
 3168 01e0 D3F8AC30 		ldr	r3, [r3, #172]
 3169 01e4 314A     		ldr	r2, .L154
 3170 01e6 1A40     		ands	r2, r2, r3
 3171 01e8 0599     		ldr	r1, [sp, #20]
 3172 01ea 4FF6FC73 		movw	r3, #65532
 3173 01ee 0B40     		ands	r3, r3, r1
 3174 01f0 0199     		ldr	r1, [sp, #4]
 3175 01f2 0968     		ldr	r1, [r1]
 3176 01f4 1343     		orrs	r3, r3, r2
 3177 01f6 C1F8AC30 		str	r3, [r1, #172]
 759:Modules/Drivers/Comms/CAN/src/can.c ****     ram_addr = ram_addr + ((8UL + ((uint8_t)cdp->datasize)) * cdp->rx_buff_num);
 3178              		.loc 5 759 48
 3179 01fa 019B     		ldr	r3, [sp, #4]
 3180 01fc 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 3181              		.loc 5 759 33
 3182 0200 0833     		adds	r3, r3, #8
 3183              		.loc 5 759 66
 3184 0202 019A     		ldr	r2, [sp, #4]
 3185 0204 92F83829 		ldrb	r2, [r2, #2360]	@ zero_extendqisi2
 3186              		.loc 5 759 61
 3187 0208 02FB03F3 		mul	r3, r2, r3
 3188              		.loc 5 759 14
 3189 020c 059A     		ldr	r2, [sp, #20]
 3190 020e 1344     		add	r3, r3, r2
 3191 0210 0593     		str	r3, [sp, #20]
 760:Modules/Drivers/Comms/CAN/src/can.c **** 
 761:Modules/Drivers/Comms/CAN/src/can.c ****     /* TX Buffers.*/
 762:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->TXBC, FDCAN_TXBC_TBSA, (ram_addr >> CAN_SA_BIT));
 3192              		.loc 5 762 5
 3193 0212 019B     		ldr	r3, [sp, #4]
 3194 0214 1B68     		ldr	r3, [r3]
 3195 0216 D3F8C030 		ldr	r3, [r3, #192]
 3196 021a 244A     		ldr	r2, .L154
 3197 021c 1A40     		ands	r2, r2, r3
 3198 021e 0599     		ldr	r1, [sp, #20]
 3199 0220 4FF6FC73 		movw	r3, #65532
 3200 0224 0B40     		ands	r3, r3, r1
 3201 0226 0199     		ldr	r1, [sp, #4]
 3202 0228 0968     		ldr	r1, [r1]
 3203 022a 1343     		orrs	r3, r3, r2
 3204 022c C1F8C030 		str	r3, [r1, #192]
 763:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->TXBC, FDCAN_TXBC_NDTB, cdp->tx_buff_num);
 3205              		.loc 5 763 5
 3206 0230 019B     		ldr	r3, [sp, #4]
 3207 0232 1B68     		ldr	r3, [r3]
 3208 0234 D3F8C030 		ldr	r3, [r3, #192]
 3209 0238 23F47C11 		bic	r1, r3, #4128768
 3210 023c 019B     		ldr	r3, [sp, #4]
 3211 023e 93F83939 		ldrb	r3, [r3, #2361]	@ zero_extendqisi2
 3212 0242 1B04     		lsls	r3, r3, #16
 3213 0244 03F47C12 		and	r2, r3, #4128768
 3214 0248 019B     		ldr	r3, [sp, #4]
 3215 024a 1B68     		ldr	r3, [r3]
 3216 024c 0A43     		orrs	r2, r2, r1
 3217 024e C3F8C020 		str	r2, [r3, #192]
 764:Modules/Drivers/Comms/CAN/src/can.c **** 
 765:Modules/Drivers/Comms/CAN/src/can.c ****     if (cdp->tx_mode != CAN_TX_MODE_DEDICATED_BUFF) {
 3218              		.loc 5 765 12
 3219 0252 019B     		ldr	r3, [sp, #4]
 3220 0254 93F83E39 		ldrb	r3, [r3, #2366]	@ zero_extendqisi2
 3221              		.loc 5 765 8
 3222 0258 002B     		cmp	r3, #0
 3223 025a 24D0     		beq	.L148
 766:Modules/Drivers/Comms/CAN/src/can.c ****         /* Set FIFO/QUEUE buffer if mode is different from CAN_TX_MODE_DEDICATED_BUFF.*/
 767:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->TXBC, FDCAN_TXBC_TFQS, cdp->tx_fifoq_num);
 3224              		.loc 5 767 9
 3225 025c 019B     		ldr	r3, [sp, #4]
 3226 025e 1B68     		ldr	r3, [r3]
 3227 0260 D3F8C030 		ldr	r3, [r3, #192]
 3228 0264 23F07C51 		bic	r1, r3, #1056964608
 3229 0268 019B     		ldr	r3, [sp, #4]
 3230 026a 93F83C39 		ldrb	r3, [r3, #2364]	@ zero_extendqisi2
 3231 026e 1B06     		lsls	r3, r3, #24
 3232 0270 03F07C52 		and	r2, r3, #1056964608
 3233 0274 019B     		ldr	r3, [sp, #4]
 3234 0276 1B68     		ldr	r3, [r3]
 3235 0278 0A43     		orrs	r2, r2, r1
 3236 027a C3F8C020 		str	r2, [r3, #192]
 768:Modules/Drivers/Comms/CAN/src/can.c ****         /* Configure Queue mode.*/
 769:Modules/Drivers/Comms/CAN/src/can.c ****         if ((cdp->tx_mode == CAN_TX_MODE_QUEUE) || (cdp->tx_mode == CAN_TX_MODE_MIXED_QUEUE)){
 3237              		.loc 5 769 17
 3238 027e 019B     		ldr	r3, [sp, #4]
 3239 0280 93F83E39 		ldrb	r3, [r3, #2366]	@ zero_extendqisi2
 3240              		.loc 5 769 12
 3241 0284 022B     		cmp	r3, #2
 3242 0286 04D0     		beq	.L149
 3243              		.loc 5 769 56 discriminator 1
 3244 0288 019B     		ldr	r3, [sp, #4]
 3245 028a 93F83E39 		ldrb	r3, [r3, #2366]	@ zero_extendqisi2
 3246              		.loc 5 769 49 discriminator 1
 3247 028e 042B     		cmp	r3, #4
 3248 0290 09D1     		bne	.L148
 3249              	.L149:
 770:Modules/Drivers/Comms/CAN/src/can.c ****             REG_SET_FIELD(cdp->can->TXBC, FDCAN_TXBC_TFQM, 1U);
 3250              		.loc 5 770 13
 3251 0292 019B     		ldr	r3, [sp, #4]
 3252 0294 1B68     		ldr	r3, [r3]
 3253 0296 D3F8C020 		ldr	r2, [r3, #192]
 3254 029a 019B     		ldr	r3, [sp, #4]
 3255 029c 1B68     		ldr	r3, [r3]
 3256 029e 42F08042 		orr	r2, r2, #1073741824
 3257 02a2 C3F8C020 		str	r2, [r3, #192]
 3258              	.L148:
 771:Modules/Drivers/Comms/CAN/src/can.c ****         }
 772:Modules/Drivers/Comms/CAN/src/can.c ****     }
 773:Modules/Drivers/Comms/CAN/src/can.c **** 
 774:Modules/Drivers/Comms/CAN/src/can.c ****     /* Standard filter configuration.*/
 775:Modules/Drivers/Comms/CAN/src/can.c ****     for (i = 0; i < cdp->std_filter_num; i++) {
 3259              		.loc 5 775 12
 3260 02a6 0023     		movs	r3, #0
 3261 02a8 0793     		str	r3, [sp, #28]
 3262              		.loc 5 775 5
 3263 02aa 45E0     		b	.L150
 3264              	.L155:
 3265              		.align	2
 3266              	.L154:
 3267 02ac 0300FFFF 		.word	-65533
 3268              	.L151:
 776:Modules/Drivers/Comms/CAN/src/can.c ****         val = cdp->std_filter[i].FID2;
 3269              		.loc 5 776 13 discriminator 3
 3270 02b0 0199     		ldr	r1, [sp, #4]
 3271 02b2 079A     		ldr	r2, [sp, #28]
 3272 02b4 1346     		mov	r3, r2
 3273 02b6 5B00     		lsls	r3, r3, #1
 3274 02b8 1344     		add	r3, r3, r2
 3275 02ba 9B00     		lsls	r3, r3, #2
 3276 02bc 0B44     		add	r3, r3, r1
 3277 02be 3433     		adds	r3, r3, #52
 3278 02c0 1B68     		ldr	r3, [r3]
 3279 02c2 0493     		str	r3, [sp, #16]
 777:Modules/Drivers/Comms/CAN/src/can.c ****         val += ((uint32_t)cdp->std_filter[i].FID1 << 16);
 3280              		.loc 5 777 45 discriminator 3
 3281 02c4 0199     		ldr	r1, [sp, #4]
 3282 02c6 079A     		ldr	r2, [sp, #28]
 3283 02c8 1346     		mov	r3, r2
 3284 02ca 5B00     		lsls	r3, r3, #1
 3285 02cc 1344     		add	r3, r3, r2
 3286 02ce 9B00     		lsls	r3, r3, #2
 3287 02d0 0B44     		add	r3, r3, r1
 3288 02d2 3033     		adds	r3, r3, #48
 3289 02d4 1B68     		ldr	r3, [r3]
 3290              		.loc 5 777 51 discriminator 3
 3291 02d6 1B04     		lsls	r3, r3, #16
 3292              		.loc 5 777 13 discriminator 3
 3293 02d8 049A     		ldr	r2, [sp, #16]
 3294 02da 1344     		add	r3, r3, r2
 3295 02dc 0493     		str	r3, [sp, #16]
 778:Modules/Drivers/Comms/CAN/src/can.c ****         val += ((uint32_t)cdp->std_filter[i].FEC << 27);
 3296              		.loc 5 778 45 discriminator 3
 3297 02de 0199     		ldr	r1, [sp, #4]
 3298 02e0 079A     		ldr	r2, [sp, #28]
 3299 02e2 1346     		mov	r3, r2
 3300 02e4 5B00     		lsls	r3, r3, #1
 3301 02e6 1344     		add	r3, r3, r2
 3302 02e8 9B00     		lsls	r3, r3, #2
 3303 02ea 0B44     		add	r3, r3, r1
 3304 02ec 3933     		adds	r3, r3, #57
 3305 02ee 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3306              		.loc 5 778 50 discriminator 3
 3307 02f0 DB06     		lsls	r3, r3, #27
 3308              		.loc 5 778 13 discriminator 3
 3309 02f2 049A     		ldr	r2, [sp, #16]
 3310 02f4 1344     		add	r3, r3, r2
 3311 02f6 0493     		str	r3, [sp, #16]
 779:Modules/Drivers/Comms/CAN/src/can.c ****         val += ((uint32_t)cdp->std_filter[i].FT << 30);
 3312              		.loc 5 779 45 discriminator 3
 3313 02f8 0199     		ldr	r1, [sp, #4]
 3314 02fa 079A     		ldr	r2, [sp, #28]
 3315 02fc 1346     		mov	r3, r2
 3316 02fe 5B00     		lsls	r3, r3, #1
 3317 0300 1344     		add	r3, r3, r2
 3318 0302 9B00     		lsls	r3, r3, #2
 3319 0304 0B44     		add	r3, r3, r1
 3320 0306 3833     		adds	r3, r3, #56
 3321 0308 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3322              		.loc 5 779 49 discriminator 3
 3323 030a 9B07     		lsls	r3, r3, #30
 3324              		.loc 5 779 13 discriminator 3
 3325 030c 049A     		ldr	r2, [sp, #16]
 3326 030e 1344     		add	r3, r3, r2
 3327 0310 0493     		str	r3, [sp, #16]
 780:Modules/Drivers/Comms/CAN/src/can.c ****         filter_offset = msg_ram_base_addr + (REG_READ_FIELD(cdp->can->SIDFC, FDCAN_SIDFC_FLSSA) << 
 3328              		.loc 5 780 46 discriminator 3
 3329 0312 019B     		ldr	r3, [sp, #4]
 3330 0314 1B68     		ldr	r3, [r3]
 3331 0316 D3F88420 		ldr	r2, [r3, #132]
 3332              		.loc 5 780 97 discriminator 3
 3333 031a 4FF6FC73 		movw	r3, #65532
 3334 031e 1340     		ands	r3, r3, r2
 3335              		.loc 5 780 43 discriminator 3
 3336 0320 069A     		ldr	r2, [sp, #24]
 3337 0322 1A44     		add	r2, r2, r3
 3338              		.loc 5 780 119 discriminator 3
 3339 0324 079B     		ldr	r3, [sp, #28]
 3340 0326 9B00     		lsls	r3, r3, #2
 3341              		.loc 5 780 23 discriminator 3
 3342 0328 1344     		add	r3, r3, r2
 3343 032a 0393     		str	r3, [sp, #12]
 781:Modules/Drivers/Comms/CAN/src/can.c ****         *(vuint32_t*)(filter_offset) = val;
 3344              		.loc 5 781 10 discriminator 3
 3345 032c 039B     		ldr	r3, [sp, #12]
 3346              		.loc 5 781 38 discriminator 3
 3347 032e 049A     		ldr	r2, [sp, #16]
 3348 0330 1A60     		str	r2, [r3]
 775:Modules/Drivers/Comms/CAN/src/can.c ****         val = cdp->std_filter[i].FID2;
 3349              		.loc 5 775 43 discriminator 3
 3350 0332 079B     		ldr	r3, [sp, #28]
 3351 0334 0133     		adds	r3, r3, #1
 3352 0336 0793     		str	r3, [sp, #28]
 3353              	.L150:
 775:Modules/Drivers/Comms/CAN/src/can.c ****         val = cdp->std_filter[i].FID2;
 3354              		.loc 5 775 24 discriminator 1
 3355 0338 019B     		ldr	r3, [sp, #4]
 3356 033a D3F83039 		ldr	r3, [r3, #2352]
 775:Modules/Drivers/Comms/CAN/src/can.c ****         val = cdp->std_filter[i].FID2;
 3357              		.loc 5 775 5 discriminator 1
 3358 033e 079A     		ldr	r2, [sp, #28]
 3359 0340 9A42     		cmp	r2, r3
 3360 0342 B5D3     		bcc	.L151
 782:Modules/Drivers/Comms/CAN/src/can.c ****     }
 783:Modules/Drivers/Comms/CAN/src/can.c **** 
 784:Modules/Drivers/Comms/CAN/src/can.c ****     /* Extended filter configuration.*/
 785:Modules/Drivers/Comms/CAN/src/can.c ****     for (i = 0; i < cdp->xtd_filter_num; i++) {
 3361              		.loc 5 785 12
 3362 0344 0023     		movs	r3, #0
 3363 0346 0793     		str	r3, [sp, #28]
 3364              		.loc 5 785 5
 3365 0348 55E0     		b	.L152
 3366              	.L153:
 786:Modules/Drivers/Comms/CAN/src/can.c ****         /* Word F0.*/
 787:Modules/Drivers/Comms/CAN/src/can.c ****         val = cdp->xtd_filter[i].FID1;
 3367              		.loc 5 787 13 discriminator 3
 3368 034a 0199     		ldr	r1, [sp, #4]
 3369 034c 079A     		ldr	r2, [sp, #28]
 3370 034e 1346     		mov	r3, r2
 3371 0350 5B00     		lsls	r3, r3, #1
 3372 0352 1344     		add	r3, r3, r2
 3373 0354 9B00     		lsls	r3, r3, #2
 3374 0356 0B44     		add	r3, r3, r1
 3375 0358 03F5C663 		add	r3, r3, #1584
 3376 035c 1B68     		ldr	r3, [r3]
 3377 035e 0493     		str	r3, [sp, #16]
 788:Modules/Drivers/Comms/CAN/src/can.c ****         val += ((uint32_t)cdp->xtd_filter[i].FEC << 29);
 3378              		.loc 5 788 45 discriminator 3
 3379 0360 0199     		ldr	r1, [sp, #4]
 3380 0362 079A     		ldr	r2, [sp, #28]
 3381 0364 1346     		mov	r3, r2
 3382 0366 5B00     		lsls	r3, r3, #1
 3383 0368 1344     		add	r3, r3, r2
 3384 036a 9B00     		lsls	r3, r3, #2
 3385 036c 0B44     		add	r3, r3, r1
 3386 036e 03F23963 		addw	r3, r3, #1593
 3387 0372 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3388              		.loc 5 788 50 discriminator 3
 3389 0374 5B07     		lsls	r3, r3, #29
 3390              		.loc 5 788 13 discriminator 3
 3391 0376 049A     		ldr	r2, [sp, #16]
 3392 0378 1344     		add	r3, r3, r2
 3393 037a 0493     		str	r3, [sp, #16]
 789:Modules/Drivers/Comms/CAN/src/can.c ****         filter_offset = msg_ram_base_addr + (REG_READ_FIELD(cdp->can->XIDFC, FDCAN_XIDFC_FLESA) << 
 3394              		.loc 5 789 46 discriminator 3
 3395 037c 019B     		ldr	r3, [sp, #4]
 3396 037e 1B68     		ldr	r3, [r3]
 3397 0380 D3F88820 		ldr	r2, [r3, #136]
 3398              		.loc 5 789 97 discriminator 3
 3399 0384 4FF6FC73 		movw	r3, #65532
 3400 0388 1340     		ands	r3, r3, r2
 3401              		.loc 5 789 43 discriminator 3
 3402 038a 069A     		ldr	r2, [sp, #24]
 3403 038c 1A44     		add	r2, r2, r3
 3404              		.loc 5 789 119 discriminator 3
 3405 038e 079B     		ldr	r3, [sp, #28]
 3406 0390 DB00     		lsls	r3, r3, #3
 3407              		.loc 5 789 23 discriminator 3
 3408 0392 1344     		add	r3, r3, r2
 3409 0394 0393     		str	r3, [sp, #12]
 790:Modules/Drivers/Comms/CAN/src/can.c ****         *(vuint32_t*)(filter_offset) = val;
 3410              		.loc 5 790 10 discriminator 3
 3411 0396 039B     		ldr	r3, [sp, #12]
 3412              		.loc 5 790 38 discriminator 3
 3413 0398 049A     		ldr	r2, [sp, #16]
 3414 039a 1A60     		str	r2, [r3]
 791:Modules/Drivers/Comms/CAN/src/can.c ****         /* Word F1.*/
 792:Modules/Drivers/Comms/CAN/src/can.c ****         val = cdp->xtd_filter[i].FID2;
 3415              		.loc 5 792 13 discriminator 3
 3416 039c 0199     		ldr	r1, [sp, #4]
 3417 039e 079A     		ldr	r2, [sp, #28]
 3418 03a0 1346     		mov	r3, r2
 3419 03a2 5B00     		lsls	r3, r3, #1
 3420 03a4 1344     		add	r3, r3, r2
 3421 03a6 9B00     		lsls	r3, r3, #2
 3422 03a8 0B44     		add	r3, r3, r1
 3423 03aa 03F23463 		addw	r3, r3, #1588
 3424 03ae 1B68     		ldr	r3, [r3]
 3425 03b0 0493     		str	r3, [sp, #16]
 793:Modules/Drivers/Comms/CAN/src/can.c ****         val += ((uint32_t)cdp->xtd_filter[i].FT << 30);
 3426              		.loc 5 793 45 discriminator 3
 3427 03b2 0199     		ldr	r1, [sp, #4]
 3428 03b4 079A     		ldr	r2, [sp, #28]
 3429 03b6 1346     		mov	r3, r2
 3430 03b8 5B00     		lsls	r3, r3, #1
 3431 03ba 1344     		add	r3, r3, r2
 3432 03bc 9B00     		lsls	r3, r3, #2
 3433 03be 0B44     		add	r3, r3, r1
 3434 03c0 03F5C763 		add	r3, r3, #1592
 3435 03c4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3436              		.loc 5 793 49 discriminator 3
 3437 03c6 9B07     		lsls	r3, r3, #30
 3438              		.loc 5 793 13 discriminator 3
 3439 03c8 049A     		ldr	r2, [sp, #16]
 3440 03ca 1344     		add	r3, r3, r2
 3441 03cc 0493     		str	r3, [sp, #16]
 794:Modules/Drivers/Comms/CAN/src/can.c ****         filter_offset = msg_ram_base_addr + (REG_READ_FIELD(cdp->can->XIDFC, FDCAN_XIDFC_FLESA) << 
 3442              		.loc 5 794 46 discriminator 3
 3443 03ce 019B     		ldr	r3, [sp, #4]
 3444 03d0 1B68     		ldr	r3, [r3]
 3445 03d2 D3F88820 		ldr	r2, [r3, #136]
 3446              		.loc 5 794 97 discriminator 3
 3447 03d6 4FF6FC73 		movw	r3, #65532
 3448 03da 1340     		ands	r3, r3, r2
 3449              		.loc 5 794 43 discriminator 3
 3450 03dc 069A     		ldr	r2, [sp, #24]
 3451 03de 1A44     		add	r2, r2, r3
 3452              		.loc 5 794 119 discriminator 3
 3453 03e0 079B     		ldr	r3, [sp, #28]
 3454 03e2 DB00     		lsls	r3, r3, #3
 3455              		.loc 5 794 112 discriminator 3
 3456 03e4 1344     		add	r3, r3, r2
 3457              		.loc 5 794 23 discriminator 3
 3458 03e6 0433     		adds	r3, r3, #4
 3459 03e8 0393     		str	r3, [sp, #12]
 795:Modules/Drivers/Comms/CAN/src/can.c ****         *(vuint32_t*)(filter_offset) = val;
 3460              		.loc 5 795 10 discriminator 3
 3461 03ea 039B     		ldr	r3, [sp, #12]
 3462              		.loc 5 795 38 discriminator 3
 3463 03ec 049A     		ldr	r2, [sp, #16]
 3464 03ee 1A60     		str	r2, [r3]
 785:Modules/Drivers/Comms/CAN/src/can.c ****         /* Word F0.*/
 3465              		.loc 5 785 43 discriminator 3
 3466 03f0 079B     		ldr	r3, [sp, #28]
 3467 03f2 0133     		adds	r3, r3, #1
 3468 03f4 0793     		str	r3, [sp, #28]
 3469              	.L152:
 785:Modules/Drivers/Comms/CAN/src/can.c ****         /* Word F0.*/
 3470              		.loc 5 785 24 discriminator 1
 3471 03f6 019B     		ldr	r3, [sp, #4]
 3472 03f8 D3F83439 		ldr	r3, [r3, #2356]
 785:Modules/Drivers/Comms/CAN/src/can.c ****         /* Word F0.*/
 3473              		.loc 5 785 5 discriminator 1
 3474 03fc 079A     		ldr	r2, [sp, #28]
 3475 03fe 9A42     		cmp	r2, r3
 3476 0400 A3D3     		bcc	.L153
 796:Modules/Drivers/Comms/CAN/src/can.c ****     }
 797:Modules/Drivers/Comms/CAN/src/can.c **** }
 3477              		.loc 5 797 1
 3478 0402 00BF     		nop
 3479 0404 00BF     		nop
 3480 0406 09B0     		add	sp, sp, #36
 3481              		.cfi_def_cfa_offset 4
 3482              		@ sp needed
 3483 0408 5DF804FB 		ldr	pc, [sp], #4
 3484              		.cfi_endproc
 3485              	.LFE427:
 3487              		.section	.text.can_lld_start,"ax",%progbits
 3488              		.align	1
 3489              		.p2align 4,,15
 3490              		.syntax unified
 3491              		.thumb
 3492              		.thumb_func
 3494              	can_lld_start:
 3495              	.LFB428:
 798:Modules/Drivers/Comms/CAN/src/can.c **** 
 799:Modules/Drivers/Comms/CAN/src/can.c **** /**
 800:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Starts a CAN instance.
 801:Modules/Drivers/Comms/CAN/src/can.c ****  * @note    This function takes care to start a CAN instance applying the
 802:Modules/Drivers/Comms/CAN/src/can.c ****  *          configuration specified with the dedicates APIs.
 803:Modules/Drivers/Comms/CAN/src/can.c ****  *
 804:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] cdp       pointer to an @p can_driver_t structure
 805:Modules/Drivers/Comms/CAN/src/can.c ****  *
 806:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
 807:Modules/Drivers/Comms/CAN/src/can.c ****  */
 808:Modules/Drivers/Comms/CAN/src/can.c **** static void can_lld_start(can_driver_t *cdp) {
 3496              		.loc 5 808 46
 3497              		.cfi_startproc
 3498              		@ args = 0, pretend = 0, frame = 8
 3499              		@ frame_needed = 0, uses_anonymous_args = 0
 3500 0000 00B5     		push	{lr}
 3501              		.cfi_def_cfa_offset 4
 3502              		.cfi_offset 14, -4
 3503 0002 83B0     		sub	sp, sp, #12
 3504              		.cfi_def_cfa_offset 16
 3505 0004 0190     		str	r0, [sp, #4]
 809:Modules/Drivers/Comms/CAN/src/can.c **** 
 810:Modules/Drivers/Comms/CAN/src/can.c ****     /* Reset shared RAM..*/
 811:Modules/Drivers/Comms/CAN/src/can.c ****     memset(( void *) cdp->ram_start, 0, cdp->ram_size);
 3506              		.loc 5 811 25
 3507 0006 019B     		ldr	r3, [sp, #4]
 3508 0008 5B69     		ldr	r3, [r3, #20]
 3509              		.loc 5 811 5
 3510 000a 1846     		mov	r0, r3
 3511              		.loc 5 811 44
 3512 000c 019B     		ldr	r3, [sp, #4]
 3513 000e 9B69     		ldr	r3, [r3, #24]
 3514              		.loc 5 811 5
 3515 0010 1A46     		mov	r2, r3
 3516 0012 0021     		movs	r1, #0
 3517 0014 FFF7FEFF 		bl	memset
 812:Modules/Drivers/Comms/CAN/src/can.c **** 
 813:Modules/Drivers/Comms/CAN/src/can.c ****     /* Switch in configuration and initialization mode.*/
 814:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->can->CCCR |= FDCAN_CCCR_CCE | FDCAN_CCCR_INIT;
 3518              		.loc 5 814 8
 3519 0018 019B     		ldr	r3, [sp, #4]
 3520 001a 1B68     		ldr	r3, [r3]
 3521              		.loc 5 814 20
 3522 001c 9A69     		ldr	r2, [r3, #24]
 3523              		.loc 5 814 8
 3524 001e 019B     		ldr	r3, [sp, #4]
 3525 0020 1B68     		ldr	r3, [r3]
 3526              		.loc 5 814 20
 3527 0022 42F00302 		orr	r2, r2, #3
 3528 0026 9A61     		str	r2, [r3, #24]
 815:Modules/Drivers/Comms/CAN/src/can.c ****     while ((cdp->can->CCCR & FDCAN_CCCR_INIT) == 0U) {}
 3529              		.loc 5 815 11
 3530 0028 00BF     		nop
 3531              	.L157:
 3532              		.loc 5 815 16 discriminator 1
 3533 002a 019B     		ldr	r3, [sp, #4]
 3534 002c 1B68     		ldr	r3, [r3]
 3535              		.loc 5 815 21 discriminator 1
 3536 002e 9B69     		ldr	r3, [r3, #24]
 3537              		.loc 5 815 28 discriminator 1
 3538 0030 03F00103 		and	r3, r3, #1
 3539              		.loc 5 815 11 discriminator 1
 3540 0034 002B     		cmp	r3, #0
 3541 0036 F8D0     		beq	.L157
 816:Modules/Drivers/Comms/CAN/src/can.c **** 
 817:Modules/Drivers/Comms/CAN/src/can.c ****     /* Configure DMU.*/
 818:Modules/Drivers/Comms/CAN/src/can.c ****     can_lld_set_dmu(cdp, cdp->is_dmu_mode);
 3542              		.loc 5 818 5
 3543 0038 019B     		ldr	r3, [sp, #4]
 3544 003a 93F83F39 		ldrb	r3, [r3, #2367]	@ zero_extendqisi2
 3545 003e 1946     		mov	r1, r3
 3546 0040 0198     		ldr	r0, [sp, #4]
 3547 0042 FFF7FEFF 		bl	can_lld_set_dmu
 819:Modules/Drivers/Comms/CAN/src/can.c **** 
 820:Modules/Drivers/Comms/CAN/src/can.c ****     /* Configure loopback mode.*/
 821:Modules/Drivers/Comms/CAN/src/can.c ****     can_lld_set_loopback(cdp, cdp->lb_mode);
 3548              		.loc 5 821 5
 3549 0046 019B     		ldr	r3, [sp, #4]
 3550 0048 1B7F     		ldrb	r3, [r3, #28]	@ zero_extendqisi2
 3551 004a 1946     		mov	r1, r3
 3552 004c 0198     		ldr	r0, [sp, #4]
 3553 004e FFF7FEFF 		bl	can_lld_set_loopback
 822:Modules/Drivers/Comms/CAN/src/can.c **** 
 823:Modules/Drivers/Comms/CAN/src/can.c ****     /* Configure FD mode.*/
 824:Modules/Drivers/Comms/CAN/src/can.c ****     can_lld_set_flexdatarate(cdp, cdp->is_fd_mode);
 3554              		.loc 5 824 5
 3555 0052 019B     		ldr	r3, [sp, #4]
 3556 0054 5B7F     		ldrb	r3, [r3, #29]	@ zero_extendqisi2
 3557 0056 1946     		mov	r1, r3
 3558 0058 0198     		ldr	r0, [sp, #4]
 3559 005a FFF7FEFF 		bl	can_lld_set_flexdatarate
 825:Modules/Drivers/Comms/CAN/src/can.c **** 
 826:Modules/Drivers/Comms/CAN/src/can.c ****     /* Configure baudrate.*/
 827:Modules/Drivers/Comms/CAN/src/can.c **** 
 828:Modules/Drivers/Comms/CAN/src/can.c ****     /* Configure nominal bit timing and prescaler.*/
 829:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->NBTP, FDCAN_NBTP_NBRP,   cdp->nbtp.nbrp);
 3560              		.loc 5 829 5
 3561 005e 019B     		ldr	r3, [sp, #4]
 3562 0060 1B68     		ldr	r3, [r3]
 3563 0062 DB69     		ldr	r3, [r3, #28]
 3564 0064 604A     		ldr	r2, .L177
 3565 0066 1A40     		ands	r2, r2, r3
 3566 0068 019B     		ldr	r3, [sp, #4]
 3567 006a 1B8C     		ldrh	r3, [r3, #32]
 3568 006c 1904     		lsls	r1, r3, #16
 3569 006e 5F4B     		ldr	r3, .L177+4
 3570 0070 0B40     		ands	r3, r3, r1
 3571 0072 0199     		ldr	r1, [sp, #4]
 3572 0074 0968     		ldr	r1, [r1]
 3573 0076 1343     		orrs	r3, r3, r2
 3574 0078 CB61     		str	r3, [r1, #28]
 830:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->NBTP, FDCAN_NBTP_NTSEG1, cdp->nbtp.ntseg1);
 3575              		.loc 5 830 5
 3576 007a 019B     		ldr	r3, [sp, #4]
 3577 007c 1B68     		ldr	r3, [r3]
 3578 007e DB69     		ldr	r3, [r3, #28]
 3579 0080 23F47F41 		bic	r1, r3, #65280
 3580 0084 019B     		ldr	r3, [sp, #4]
 3581 0086 93F82230 		ldrb	r3, [r3, #34]	@ zero_extendqisi2
 3582 008a 1B02     		lsls	r3, r3, #8
 3583 008c 9AB2     		uxth	r2, r3
 3584 008e 019B     		ldr	r3, [sp, #4]
 3585 0090 1B68     		ldr	r3, [r3]
 3586 0092 0A43     		orrs	r2, r2, r1
 3587 0094 DA61     		str	r2, [r3, #28]
 831:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->NBTP, FDCAN_NBTP_NTSEG2, cdp->nbtp.ntseg2);
 3588              		.loc 5 831 5
 3589 0096 019B     		ldr	r3, [sp, #4]
 3590 0098 1B68     		ldr	r3, [r3]
 3591 009a DB69     		ldr	r3, [r3, #28]
 3592 009c 23F07F01 		bic	r1, r3, #127
 3593 00a0 019B     		ldr	r3, [sp, #4]
 3594 00a2 93F82330 		ldrb	r3, [r3, #35]	@ zero_extendqisi2
 3595 00a6 03F07F02 		and	r2, r3, #127
 3596 00aa 019B     		ldr	r3, [sp, #4]
 3597 00ac 1B68     		ldr	r3, [r3]
 3598 00ae 0A43     		orrs	r2, r2, r1
 3599 00b0 DA61     		str	r2, [r3, #28]
 832:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->NBTP, FDCAN_NBTP_NSJW,   cdp->nbtp.nsjw);
 3600              		.loc 5 832 5
 3601 00b2 019B     		ldr	r3, [sp, #4]
 3602 00b4 1B68     		ldr	r3, [r3]
 3603 00b6 DB69     		ldr	r3, [r3, #28]
 3604 00b8 23F07E41 		bic	r1, r3, #-33554432
 3605 00bc 019B     		ldr	r3, [sp, #4]
 3606 00be 93F82430 		ldrb	r3, [r3, #36]	@ zero_extendqisi2
 3607 00c2 5A06     		lsls	r2, r3, #25
 3608 00c4 019B     		ldr	r3, [sp, #4]
 3609 00c6 1B68     		ldr	r3, [r3]
 3610 00c8 0A43     		orrs	r2, r2, r1
 3611 00ca DA61     		str	r2, [r3, #28]
 833:Modules/Drivers/Comms/CAN/src/can.c **** 
 834:Modules/Drivers/Comms/CAN/src/can.c ****     if (cdp->is_fd_mode == true) {
 3612              		.loc 5 834 12
 3613 00cc 019B     		ldr	r3, [sp, #4]
 3614 00ce 5B7F     		ldrb	r3, [r3, #29]	@ zero_extendqisi2
 3615              		.loc 5 834 8
 3616 00d0 002B     		cmp	r3, #0
 3617 00d2 7CD0     		beq	.L158
 835:Modules/Drivers/Comms/CAN/src/can.c ****         /* Configure data bit timing and prescaler.*/
 836:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->DBTP, FDCAN_DBTP_DBRP,   cdp->dbtp.dbrp);
 3618              		.loc 5 836 9
 3619 00d4 019B     		ldr	r3, [sp, #4]
 3620 00d6 1B68     		ldr	r3, [r3]
 3621 00d8 DB68     		ldr	r3, [r3, #12]
 3622 00da 23F4F811 		bic	r1, r3, #2031616
 3623 00de 019B     		ldr	r3, [sp, #4]
 3624 00e0 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 3625 00e4 1B04     		lsls	r3, r3, #16
 3626 00e6 03F4F812 		and	r2, r3, #2031616
 3627 00ea 019B     		ldr	r3, [sp, #4]
 3628 00ec 1B68     		ldr	r3, [r3]
 3629 00ee 0A43     		orrs	r2, r2, r1
 3630 00f0 DA60     		str	r2, [r3, #12]
 837:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->DBTP, FDCAN_DBTP_DTSEG1, cdp->dbtp.dtseg1);
 3631              		.loc 5 837 9
 3632 00f2 019B     		ldr	r3, [sp, #4]
 3633 00f4 1B68     		ldr	r3, [r3]
 3634 00f6 DB68     		ldr	r3, [r3, #12]
 3635 00f8 23F4F851 		bic	r1, r3, #7936
 3636 00fc 019B     		ldr	r3, [sp, #4]
 3637 00fe 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 3638 0102 1B02     		lsls	r3, r3, #8
 3639 0104 03F4F852 		and	r2, r3, #7936
 3640 0108 019B     		ldr	r3, [sp, #4]
 3641 010a 1B68     		ldr	r3, [r3]
 3642 010c 0A43     		orrs	r2, r2, r1
 3643 010e DA60     		str	r2, [r3, #12]
 838:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->DBTP, FDCAN_DBTP_DTSEG2, cdp->dbtp.dtseg2);
 3644              		.loc 5 838 9
 3645 0110 019B     		ldr	r3, [sp, #4]
 3646 0112 1B68     		ldr	r3, [r3]
 3647 0114 DB68     		ldr	r3, [r3, #12]
 3648 0116 23F0F001 		bic	r1, r3, #240
 3649 011a 019B     		ldr	r3, [sp, #4]
 3650 011c 93F82830 		ldrb	r3, [r3, #40]	@ zero_extendqisi2
 3651 0120 1B01     		lsls	r3, r3, #4
 3652 0122 DAB2     		uxtb	r2, r3
 3653 0124 019B     		ldr	r3, [sp, #4]
 3654 0126 1B68     		ldr	r3, [r3]
 3655 0128 0A43     		orrs	r2, r2, r1
 3656 012a DA60     		str	r2, [r3, #12]
 839:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->DBTP, FDCAN_DBTP_DSJW,   cdp->dbtp.dsjw);
 3657              		.loc 5 839 9
 3658 012c 019B     		ldr	r3, [sp, #4]
 3659 012e 1B68     		ldr	r3, [r3]
 3660 0130 DB68     		ldr	r3, [r3, #12]
 3661 0132 23F00F01 		bic	r1, r3, #15
 3662 0136 019B     		ldr	r3, [sp, #4]
 3663 0138 93F82930 		ldrb	r3, [r3, #41]	@ zero_extendqisi2
 3664 013c 03F00F02 		and	r2, r3, #15
 3665 0140 019B     		ldr	r3, [sp, #4]
 3666 0142 1B68     		ldr	r3, [r3]
 3667 0144 0A43     		orrs	r2, r2, r1
 3668 0146 DA60     		str	r2, [r3, #12]
 840:Modules/Drivers/Comms/CAN/src/can.c **** 
 841:Modules/Drivers/Comms/CAN/src/can.c ****         /* Configure transceiver delay compensation.*/
 842:Modules/Drivers/Comms/CAN/src/can.c ****         if (cdp->tdc.is_tdc_en == true) {
 3669              		.loc 5 842 21
 3670 0148 019B     		ldr	r3, [sp, #4]
 3671 014a 93F82A30 		ldrb	r3, [r3, #42]	@ zero_extendqisi2
 3672              		.loc 5 842 12
 3673 014e 002B     		cmp	r3, #0
 3674 0150 25D0     		beq	.L159
 843:Modules/Drivers/Comms/CAN/src/can.c ****             REG_SET_FIELD(cdp->can->DBTP, FDCAN_DBTP_TDC,  1U);
 3675              		.loc 5 843 13
 3676 0152 019B     		ldr	r3, [sp, #4]
 3677 0154 1B68     		ldr	r3, [r3]
 3678 0156 DA68     		ldr	r2, [r3, #12]
 3679 0158 019B     		ldr	r3, [sp, #4]
 3680 015a 1B68     		ldr	r3, [r3]
 3681 015c 42F40002 		orr	r2, r2, #8388608
 3682 0160 DA60     		str	r2, [r3, #12]
 844:Modules/Drivers/Comms/CAN/src/can.c ****             REG_SET_FIELD(cdp->can->TDCR, FDCAN_TDCR_TDCO, cdp->tdc.tdco);
 3683              		.loc 5 844 13
 3684 0162 019B     		ldr	r3, [sp, #4]
 3685 0164 1B68     		ldr	r3, [r3]
 3686 0166 9B6C     		ldr	r3, [r3, #72]
 3687 0168 23F4FE41 		bic	r1, r3, #32512
 3688 016c 019B     		ldr	r3, [sp, #4]
 3689 016e 93F82B30 		ldrb	r3, [r3, #43]	@ zero_extendqisi2
 3690 0172 1B02     		lsls	r3, r3, #8
 3691 0174 03F4FE42 		and	r2, r3, #32512
 3692 0178 019B     		ldr	r3, [sp, #4]
 3693 017a 1B68     		ldr	r3, [r3]
 3694 017c 0A43     		orrs	r2, r2, r1
 3695 017e 9A64     		str	r2, [r3, #72]
 845:Modules/Drivers/Comms/CAN/src/can.c ****             REG_SET_FIELD(cdp->can->TDCR, FDCAN_TDCR_TDCF, cdp->tdc.tdcf);
 3696              		.loc 5 845 13
 3697 0180 019B     		ldr	r3, [sp, #4]
 3698 0182 1B68     		ldr	r3, [r3]
 3699 0184 9B6C     		ldr	r3, [r3, #72]
 3700 0186 23F07F01 		bic	r1, r3, #127
 3701 018a 019B     		ldr	r3, [sp, #4]
 3702 018c 93F82C30 		ldrb	r3, [r3, #44]	@ zero_extendqisi2
 3703 0190 03F07F02 		and	r2, r3, #127
 3704 0194 019B     		ldr	r3, [sp, #4]
 3705 0196 1B68     		ldr	r3, [r3]
 3706 0198 0A43     		orrs	r2, r2, r1
 3707 019a 9A64     		str	r2, [r3, #72]
 3708 019c 17E0     		b	.L158
 3709              	.L159:
 846:Modules/Drivers/Comms/CAN/src/can.c ****         } else {
 847:Modules/Drivers/Comms/CAN/src/can.c ****             REG_SET_FIELD(cdp->can->DBTP, FDCAN_DBTP_TDC,  0U);
 3710              		.loc 5 847 13
 3711 019e 019B     		ldr	r3, [sp, #4]
 3712 01a0 1B68     		ldr	r3, [r3]
 3713 01a2 DA68     		ldr	r2, [r3, #12]
 3714 01a4 019B     		ldr	r3, [sp, #4]
 3715 01a6 1B68     		ldr	r3, [r3]
 3716 01a8 22F40002 		bic	r2, r2, #8388608
 3717 01ac DA60     		str	r2, [r3, #12]
 848:Modules/Drivers/Comms/CAN/src/can.c ****             REG_SET_FIELD(cdp->can->TDCR, FDCAN_TDCR_TDCO, 0U);
 3718              		.loc 5 848 13
 3719 01ae 019B     		ldr	r3, [sp, #4]
 3720 01b0 1B68     		ldr	r3, [r3]
 3721 01b2 9A6C     		ldr	r2, [r3, #72]
 3722 01b4 019B     		ldr	r3, [sp, #4]
 3723 01b6 1B68     		ldr	r3, [r3]
 3724 01b8 22F4FE42 		bic	r2, r2, #32512
 3725 01bc 9A64     		str	r2, [r3, #72]
 849:Modules/Drivers/Comms/CAN/src/can.c ****             REG_SET_FIELD(cdp->can->TDCR, FDCAN_TDCR_TDCF, 0U);
 3726              		.loc 5 849 13
 3727 01be 019B     		ldr	r3, [sp, #4]
 3728 01c0 1B68     		ldr	r3, [r3]
 3729 01c2 9A6C     		ldr	r2, [r3, #72]
 3730 01c4 019B     		ldr	r3, [sp, #4]
 3731 01c6 1B68     		ldr	r3, [r3]
 3732 01c8 22F07F02 		bic	r2, r2, #127
 3733 01cc 9A64     		str	r2, [r3, #72]
 3734              	.L158:
 850:Modules/Drivers/Comms/CAN/src/can.c ****         }
 851:Modules/Drivers/Comms/CAN/src/can.c ****     }
 852:Modules/Drivers/Comms/CAN/src/can.c **** 
 853:Modules/Drivers/Comms/CAN/src/can.c ****     /* Enable/Disable bit rate switch.*/
 854:Modules/Drivers/Comms/CAN/src/can.c ****     if (cdp->is_fd_brs_mode == true) {
 3735              		.loc 5 854 12
 3736 01ce 019B     		ldr	r3, [sp, #4]
 3737 01d0 9B7F     		ldrb	r3, [r3, #30]	@ zero_extendqisi2
 3738              		.loc 5 854 8
 3739 01d2 002B     		cmp	r3, #0
 3740 01d4 0CD0     		beq	.L160
 855:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->CCCR, FDCAN_CCCR_BRSE, 1U);
 3741              		.loc 5 855 9
 3742 01d6 019B     		ldr	r3, [sp, #4]
 3743 01d8 1B68     		ldr	r3, [r3]
 3744 01da 9A69     		ldr	r2, [r3, #24]
 3745 01dc 019B     		ldr	r3, [sp, #4]
 3746 01de 1B68     		ldr	r3, [r3]
 3747 01e0 42F40072 		orr	r2, r2, #512
 3748 01e4 9A61     		str	r2, [r3, #24]
 3749 01e6 0BE0     		b	.L161
 3750              	.L178:
 3751              		.align	2
 3752              	.L177:
 3753 01e8 FFFF00FE 		.word	-33488897
 3754 01ec 0000FF01 		.word	33488896
 3755              	.L160:
 856:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
 857:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->CCCR, FDCAN_CCCR_BRSE, 0U);
 3756              		.loc 5 857 9
 3757 01f0 019B     		ldr	r3, [sp, #4]
 3758 01f2 1B68     		ldr	r3, [r3]
 3759 01f4 9A69     		ldr	r2, [r3, #24]
 3760 01f6 019B     		ldr	r3, [sp, #4]
 3761 01f8 1B68     		ldr	r3, [r3]
 3762 01fa 22F40072 		bic	r2, r2, #512
 3763 01fe 9A61     		str	r2, [r3, #24]
 3764              	.L161:
 858:Modules/Drivers/Comms/CAN/src/can.c ****     }
 859:Modules/Drivers/Comms/CAN/src/can.c **** 
 860:Modules/Drivers/Comms/CAN/src/can.c ****     /* Initialize data field size.*/
 861:Modules/Drivers/Comms/CAN/src/can.c ****     can_lld_set_datasize(cdp, cdp->datasize);
 3765              		.loc 5 861 5
 3766 0200 019B     		ldr	r3, [sp, #4]
 3767 0202 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 3768 0206 1946     		mov	r1, r3
 3769 0208 0198     		ldr	r0, [sp, #4]
 3770 020a FFF7FEFF 		bl	can_lld_set_datasize
 862:Modules/Drivers/Comms/CAN/src/can.c **** 
 863:Modules/Drivers/Comms/CAN/src/can.c ****     /* Configure shared RAM.*/
 864:Modules/Drivers/Comms/CAN/src/can.c ****     can_lld_set_sram(cdp);
 3771              		.loc 5 864 5
 3772 020e 0198     		ldr	r0, [sp, #4]
 3773 0210 FFF7FEFF 		bl	can_lld_set_sram
 865:Modules/Drivers/Comms/CAN/src/can.c **** 
 866:Modules/Drivers/Comms/CAN/src/can.c ****     /* Clear interrupt register.*/
 867:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->can->IR  = 0xFFFFFFFFUL;
 3774              		.loc 5 867 8
 3775 0214 019B     		ldr	r3, [sp, #4]
 3776 0216 1B68     		ldr	r3, [r3]
 3777              		.loc 5 867 19
 3778 0218 4FF0FF32 		mov	r2, #-1
 3779 021c 1A65     		str	r2, [r3, #80]
 868:Modules/Drivers/Comms/CAN/src/can.c **** 
 869:Modules/Drivers/Comms/CAN/src/can.c ****     /* Enable interrupts.*/
 870:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->can->IE  = 0x0UL;
 3780              		.loc 5 870 8
 3781 021e 019B     		ldr	r3, [sp, #4]
 3782 0220 1B68     		ldr	r3, [r3]
 3783              		.loc 5 870 19
 3784 0222 0022     		movs	r2, #0
 3785 0224 5A65     		str	r2, [r3, #84]
 871:Modules/Drivers/Comms/CAN/src/can.c ****     if (((cdp->irq_mask & CAN_IRQ_TC_ENABLED) != 0U) && (cdp->is_dmu_mode == false)) {
 3786              		.loc 5 871 14
 3787 0226 019B     		ldr	r3, [sp, #4]
 3788 0228 1B69     		ldr	r3, [r3, #16]
 3789              		.loc 5 871 25
 3790 022a 03F40073 		and	r3, r3, #512
 3791              		.loc 5 871 8
 3792 022e 002B     		cmp	r3, #0
 3793 0230 1DD0     		beq	.L162
 3794              		.loc 5 871 61 discriminator 1
 3795 0232 019B     		ldr	r3, [sp, #4]
 3796 0234 93F83F39 		ldrb	r3, [r3, #2367]	@ zero_extendqisi2
 3797              		.loc 5 871 75 discriminator 1
 3798 0238 83F00103 		eor	r3, r3, #1
 3799 023c DBB2     		uxtb	r3, r3
 3800              		.loc 5 871 54 discriminator 1
 3801 023e 002B     		cmp	r3, #0
 3802 0240 15D0     		beq	.L162
 872:Modules/Drivers/Comms/CAN/src/can.c ****         /* Enable transmission completed interrupt.*/
 873:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->IE, FDCAN_IE_TCE, 1U);
 3803              		.loc 5 873 9
 3804 0242 019B     		ldr	r3, [sp, #4]
 3805 0244 1B68     		ldr	r3, [r3]
 3806 0246 5A6D     		ldr	r2, [r3, #84]
 3807 0248 019B     		ldr	r3, [sp, #4]
 3808 024a 1B68     		ldr	r3, [r3]
 3809 024c 42F40072 		orr	r2, r2, #512
 3810 0250 5A65     		str	r2, [r3, #84]
 874:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->ILS, FDCAN_ILS_TCL, ((uint8_t)cdp->irq_line));
 3811              		.loc 5 874 9
 3812 0252 019B     		ldr	r3, [sp, #4]
 3813 0254 1B68     		ldr	r3, [r3]
 3814 0256 9B6D     		ldr	r3, [r3, #88]
 3815 0258 23F40071 		bic	r1, r3, #512
 3816 025c 019B     		ldr	r3, [sp, #4]
 3817 025e 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 3818 0260 5B02     		lsls	r3, r3, #9
 3819 0262 03F40072 		and	r2, r3, #512
 3820 0266 019B     		ldr	r3, [sp, #4]
 3821 0268 1B68     		ldr	r3, [r3]
 3822 026a 0A43     		orrs	r2, r2, r1
 3823 026c 9A65     		str	r2, [r3, #88]
 3824              	.L162:
 875:Modules/Drivers/Comms/CAN/src/can.c ****     }
 876:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->irq_mask & CAN_IRQ_TX_FIFO_EMPTY_ENABLED) != 0U) {
 3825              		.loc 5 876 13
 3826 026e 019B     		ldr	r3, [sp, #4]
 3827 0270 1B69     		ldr	r3, [r3, #16]
 3828              		.loc 5 876 24
 3829 0272 03F40063 		and	r3, r3, #2048
 3830              		.loc 5 876 8
 3831 0276 002B     		cmp	r3, #0
 3832 0278 15D0     		beq	.L163
 877:Modules/Drivers/Comms/CAN/src/can.c ****         /* Enable TX FIFO empty interrupt.*/
 878:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->IE, FDCAN_IE_TFEE, 1U);
 3833              		.loc 5 878 9
 3834 027a 019B     		ldr	r3, [sp, #4]
 3835 027c 1B68     		ldr	r3, [r3]
 3836 027e 5A6D     		ldr	r2, [r3, #84]
 3837 0280 019B     		ldr	r3, [sp, #4]
 3838 0282 1B68     		ldr	r3, [r3]
 3839 0284 42F40062 		orr	r2, r2, #2048
 3840 0288 5A65     		str	r2, [r3, #84]
 879:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->ILS, FDCAN_ILS_TFEL, ((uint8_t)cdp->irq_line));
 3841              		.loc 5 879 9
 3842 028a 019B     		ldr	r3, [sp, #4]
 3843 028c 1B68     		ldr	r3, [r3]
 3844 028e 9B6D     		ldr	r3, [r3, #88]
 3845 0290 23F40061 		bic	r1, r3, #2048
 3846 0294 019B     		ldr	r3, [sp, #4]
 3847 0296 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 3848 0298 DB02     		lsls	r3, r3, #11
 3849 029a 03F40062 		and	r2, r3, #2048
 3850 029e 019B     		ldr	r3, [sp, #4]
 3851 02a0 1B68     		ldr	r3, [r3]
 3852 02a2 0A43     		orrs	r2, r2, r1
 3853 02a4 9A65     		str	r2, [r3, #88]
 3854              	.L163:
 880:Modules/Drivers/Comms/CAN/src/can.c ****     }
 881:Modules/Drivers/Comms/CAN/src/can.c ****     if (cdp->is_rx_polling_mode == false) {
 3855              		.loc 5 881 12
 3856 02a6 019B     		ldr	r3, [sp, #4]
 3857 02a8 93F83D39 		ldrb	r3, [r3, #2365]	@ zero_extendqisi2
 3858              		.loc 5 881 33
 3859 02ac 83F00103 		eor	r3, r3, #1
 3860 02b0 DBB2     		uxtb	r3, r3
 3861              		.loc 5 881 8
 3862 02b2 002B     		cmp	r3, #0
 3863 02b4 15D0     		beq	.L164
 882:Modules/Drivers/Comms/CAN/src/can.c ****         /* Enable new message in dedicated RX buffer interrupt.*/
 883:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->IE, FDCAN_IE_DRXE, 1U);
 3864              		.loc 5 883 9
 3865 02b6 019B     		ldr	r3, [sp, #4]
 3866 02b8 1B68     		ldr	r3, [r3]
 3867 02ba 5A6D     		ldr	r2, [r3, #84]
 3868 02bc 019B     		ldr	r3, [sp, #4]
 3869 02be 1B68     		ldr	r3, [r3]
 3870 02c0 42F40022 		orr	r2, r2, #524288
 3871 02c4 5A65     		str	r2, [r3, #84]
 884:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->ILS, FDCAN_ILS_DRXL, ((uint8_t)cdp->irq_line));
 3872              		.loc 5 884 9
 3873 02c6 019B     		ldr	r3, [sp, #4]
 3874 02c8 1B68     		ldr	r3, [r3]
 3875 02ca 9B6D     		ldr	r3, [r3, #88]
 3876 02cc 23F40021 		bic	r1, r3, #524288
 3877 02d0 019B     		ldr	r3, [sp, #4]
 3878 02d2 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 3879 02d4 DB04     		lsls	r3, r3, #19
 3880 02d6 03F40022 		and	r2, r3, #524288
 3881 02da 019B     		ldr	r3, [sp, #4]
 3882 02dc 1B68     		ldr	r3, [r3]
 3883 02de 0A43     		orrs	r2, r2, r1
 3884 02e0 9A65     		str	r2, [r3, #88]
 3885              	.L164:
 885:Modules/Drivers/Comms/CAN/src/can.c ****     }
 886:Modules/Drivers/Comms/CAN/src/can.c ****     if (cdp->is_rx_polling_mode == false && cdp->is_dmu_mode == false) {
 3886              		.loc 5 886 12
 3887 02e2 019B     		ldr	r3, [sp, #4]
 3888 02e4 93F83D39 		ldrb	r3, [r3, #2365]	@ zero_extendqisi2
 3889              		.loc 5 886 33
 3890 02e8 83F00103 		eor	r3, r3, #1
 3891 02ec DBB2     		uxtb	r3, r3
 3892              		.loc 5 886 8
 3893 02ee 002B     		cmp	r3, #0
 3894 02f0 1CD0     		beq	.L165
 3895              		.loc 5 886 48 discriminator 1
 3896 02f2 019B     		ldr	r3, [sp, #4]
 3897 02f4 93F83F39 		ldrb	r3, [r3, #2367]	@ zero_extendqisi2
 3898              		.loc 5 886 62 discriminator 1
 3899 02f8 83F00103 		eor	r3, r3, #1
 3900 02fc DBB2     		uxtb	r3, r3
 3901              		.loc 5 886 42 discriminator 1
 3902 02fe 002B     		cmp	r3, #0
 3903 0300 14D0     		beq	.L165
 887:Modules/Drivers/Comms/CAN/src/can.c ****         /* Enable RX FIFO 0 new message interrupt.*/
 888:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->IE, FDCAN_IE_RF0NE, 1U);
 3904              		.loc 5 888 9
 3905 0302 019B     		ldr	r3, [sp, #4]
 3906 0304 1B68     		ldr	r3, [r3]
 3907 0306 5A6D     		ldr	r2, [r3, #84]
 3908 0308 019B     		ldr	r3, [sp, #4]
 3909 030a 1B68     		ldr	r3, [r3]
 3910 030c 42F00102 		orr	r2, r2, #1
 3911 0310 5A65     		str	r2, [r3, #84]
 889:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->ILS, FDCAN_ILS_RF0NL, ((uint8_t)cdp->irq_line));
 3912              		.loc 5 889 9
 3913 0312 019B     		ldr	r3, [sp, #4]
 3914 0314 1B68     		ldr	r3, [r3]
 3915 0316 9B6D     		ldr	r3, [r3, #88]
 3916 0318 23F00101 		bic	r1, r3, #1
 3917 031c 019B     		ldr	r3, [sp, #4]
 3918 031e 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 3919 0320 03F00102 		and	r2, r3, #1
 3920 0324 019B     		ldr	r3, [sp, #4]
 3921 0326 1B68     		ldr	r3, [r3]
 3922 0328 0A43     		orrs	r2, r2, r1
 3923 032a 9A65     		str	r2, [r3, #88]
 3924              	.L165:
 890:Modules/Drivers/Comms/CAN/src/can.c ****     }
 891:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->irq_mask & CAN_IRQ_FIFO0_WATERMARK_ENABLED) != 0U) {
 3925              		.loc 5 891 13
 3926 032c 019B     		ldr	r3, [sp, #4]
 3927 032e 1B69     		ldr	r3, [r3, #16]
 3928              		.loc 5 891 24
 3929 0330 03F00203 		and	r3, r3, #2
 3930              		.loc 5 891 8
 3931 0334 002B     		cmp	r3, #0
 3932 0336 15D0     		beq	.L166
 892:Modules/Drivers/Comms/CAN/src/can.c ****         /* Enable RX FIFO 0 watermark reached interrupt.*/
 893:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->IE, FDCAN_IE_RF0WE, 1U);
 3933              		.loc 5 893 9
 3934 0338 019B     		ldr	r3, [sp, #4]
 3935 033a 1B68     		ldr	r3, [r3]
 3936 033c 5A6D     		ldr	r2, [r3, #84]
 3937 033e 019B     		ldr	r3, [sp, #4]
 3938 0340 1B68     		ldr	r3, [r3]
 3939 0342 42F00202 		orr	r2, r2, #2
 3940 0346 5A65     		str	r2, [r3, #84]
 894:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->ILS, FDCAN_ILS_RF0WL, ((uint8_t)cdp->irq_line));
 3941              		.loc 5 894 9
 3942 0348 019B     		ldr	r3, [sp, #4]
 3943 034a 1B68     		ldr	r3, [r3]
 3944 034c 9B6D     		ldr	r3, [r3, #88]
 3945 034e 23F00201 		bic	r1, r3, #2
 3946 0352 019B     		ldr	r3, [sp, #4]
 3947 0354 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 3948 0356 5B00     		lsls	r3, r3, #1
 3949 0358 03F00202 		and	r2, r3, #2
 3950 035c 019B     		ldr	r3, [sp, #4]
 3951 035e 1B68     		ldr	r3, [r3]
 3952 0360 0A43     		orrs	r2, r2, r1
 3953 0362 9A65     		str	r2, [r3, #88]
 3954              	.L166:
 895:Modules/Drivers/Comms/CAN/src/can.c ****     }
 896:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->irq_mask & CAN_IRQ_FIFO0_FULL_ENABLED) != 0U) {
 3955              		.loc 5 896 13
 3956 0364 019B     		ldr	r3, [sp, #4]
 3957 0366 1B69     		ldr	r3, [r3, #16]
 3958              		.loc 5 896 24
 3959 0368 03F00403 		and	r3, r3, #4
 3960              		.loc 5 896 8
 3961 036c 002B     		cmp	r3, #0
 3962 036e 15D0     		beq	.L167
 897:Modules/Drivers/Comms/CAN/src/can.c ****         /* Enable RX FIFO 0 full interrupt.*/
 898:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->IE, FDCAN_IE_RF0FE, 1U);
 3963              		.loc 5 898 9
 3964 0370 019B     		ldr	r3, [sp, #4]
 3965 0372 1B68     		ldr	r3, [r3]
 3966 0374 5A6D     		ldr	r2, [r3, #84]
 3967 0376 019B     		ldr	r3, [sp, #4]
 3968 0378 1B68     		ldr	r3, [r3]
 3969 037a 42F00402 		orr	r2, r2, #4
 3970 037e 5A65     		str	r2, [r3, #84]
 899:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->ILS, FDCAN_ILS_RF0FL, ((uint8_t)cdp->irq_line));
 3971              		.loc 5 899 9
 3972 0380 019B     		ldr	r3, [sp, #4]
 3973 0382 1B68     		ldr	r3, [r3]
 3974 0384 9B6D     		ldr	r3, [r3, #88]
 3975 0386 23F00401 		bic	r1, r3, #4
 3976 038a 019B     		ldr	r3, [sp, #4]
 3977 038c 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 3978 038e 9B00     		lsls	r3, r3, #2
 3979 0390 03F00402 		and	r2, r3, #4
 3980 0394 019B     		ldr	r3, [sp, #4]
 3981 0396 1B68     		ldr	r3, [r3]
 3982 0398 0A43     		orrs	r2, r2, r1
 3983 039a 9A65     		str	r2, [r3, #88]
 3984              	.L167:
 900:Modules/Drivers/Comms/CAN/src/can.c ****     }
 901:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->irq_mask & CAN_IRQ_FIFO0_LOST_ENABLED) != 0U) {
 3985              		.loc 5 901 13
 3986 039c 019B     		ldr	r3, [sp, #4]
 3987 039e 1B69     		ldr	r3, [r3, #16]
 3988              		.loc 5 901 24
 3989 03a0 03F00803 		and	r3, r3, #8
 3990              		.loc 5 901 8
 3991 03a4 002B     		cmp	r3, #0
 3992 03a6 15D0     		beq	.L168
 902:Modules/Drivers/Comms/CAN/src/can.c ****         /* Enable RX FIFO 0 message lost interrupt.*/
 903:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->IE, FDCAN_IE_RF0LE, 1U);
 3993              		.loc 5 903 9
 3994 03a8 019B     		ldr	r3, [sp, #4]
 3995 03aa 1B68     		ldr	r3, [r3]
 3996 03ac 5A6D     		ldr	r2, [r3, #84]
 3997 03ae 019B     		ldr	r3, [sp, #4]
 3998 03b0 1B68     		ldr	r3, [r3]
 3999 03b2 42F00802 		orr	r2, r2, #8
 4000 03b6 5A65     		str	r2, [r3, #84]
 904:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->ILS, FDCAN_ILS_RF0LL, ((uint8_t)cdp->irq_line));
 4001              		.loc 5 904 9
 4002 03b8 019B     		ldr	r3, [sp, #4]
 4003 03ba 1B68     		ldr	r3, [r3]
 4004 03bc 9B6D     		ldr	r3, [r3, #88]
 4005 03be 23F00801 		bic	r1, r3, #8
 4006 03c2 019B     		ldr	r3, [sp, #4]
 4007 03c4 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 4008 03c6 DB00     		lsls	r3, r3, #3
 4009 03c8 03F00802 		and	r2, r3, #8
 4010 03cc 019B     		ldr	r3, [sp, #4]
 4011 03ce 1B68     		ldr	r3, [r3]
 4012 03d0 0A43     		orrs	r2, r2, r1
 4013 03d2 9A65     		str	r2, [r3, #88]
 4014              	.L168:
 905:Modules/Drivers/Comms/CAN/src/can.c ****     }
 906:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->is_rx_polling_mode == false) && (cdp->is_dmu_mode == false)) {
 4015              		.loc 5 906 13
 4016 03d4 019B     		ldr	r3, [sp, #4]
 4017 03d6 93F83D39 		ldrb	r3, [r3, #2365]	@ zero_extendqisi2
 4018              		.loc 5 906 34
 4019 03da 83F00103 		eor	r3, r3, #1
 4020 03de DBB2     		uxtb	r3, r3
 4021              		.loc 5 906 8
 4022 03e0 002B     		cmp	r3, #0
 4023 03e2 1DD0     		beq	.L169
 4024              		.loc 5 906 51 discriminator 1
 4025 03e4 019B     		ldr	r3, [sp, #4]
 4026 03e6 93F83F39 		ldrb	r3, [r3, #2367]	@ zero_extendqisi2
 4027              		.loc 5 906 65 discriminator 1
 4028 03ea 83F00103 		eor	r3, r3, #1
 4029 03ee DBB2     		uxtb	r3, r3
 4030              		.loc 5 906 44 discriminator 1
 4031 03f0 002B     		cmp	r3, #0
 4032 03f2 15D0     		beq	.L169
 907:Modules/Drivers/Comms/CAN/src/can.c ****         /* Enable RX FIFO 1 new message interrupt.*/
 908:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->IE, FDCAN_IE_RF1NE, 1U);
 4033              		.loc 5 908 9
 4034 03f4 019B     		ldr	r3, [sp, #4]
 4035 03f6 1B68     		ldr	r3, [r3]
 4036 03f8 5A6D     		ldr	r2, [r3, #84]
 4037 03fa 019B     		ldr	r3, [sp, #4]
 4038 03fc 1B68     		ldr	r3, [r3]
 4039 03fe 42F01002 		orr	r2, r2, #16
 4040 0402 5A65     		str	r2, [r3, #84]
 909:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->ILS, FDCAN_ILS_RF1NL, ((uint8_t)cdp->irq_line));
 4041              		.loc 5 909 9
 4042 0404 019B     		ldr	r3, [sp, #4]
 4043 0406 1B68     		ldr	r3, [r3]
 4044 0408 9B6D     		ldr	r3, [r3, #88]
 4045 040a 23F01001 		bic	r1, r3, #16
 4046 040e 019B     		ldr	r3, [sp, #4]
 4047 0410 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 4048 0412 1B01     		lsls	r3, r3, #4
 4049 0414 03F01002 		and	r2, r3, #16
 4050 0418 019B     		ldr	r3, [sp, #4]
 4051 041a 1B68     		ldr	r3, [r3]
 4052 041c 0A43     		orrs	r2, r2, r1
 4053 041e 9A65     		str	r2, [r3, #88]
 4054              	.L169:
 910:Modules/Drivers/Comms/CAN/src/can.c ****     }
 911:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->irq_mask & CAN_IRQ_FIFO1_WATERMARK_ENABLED) != 0U) {
 4055              		.loc 5 911 13
 4056 0420 019B     		ldr	r3, [sp, #4]
 4057 0422 1B69     		ldr	r3, [r3, #16]
 4058              		.loc 5 911 24
 4059 0424 03F02003 		and	r3, r3, #32
 4060              		.loc 5 911 8
 4061 0428 002B     		cmp	r3, #0
 4062 042a 15D0     		beq	.L170
 912:Modules/Drivers/Comms/CAN/src/can.c ****         /* Enable RX FIFO 1 watermark reached interrupt.*/
 913:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->IE, FDCAN_IE_RF1WE, 1U);
 4063              		.loc 5 913 9
 4064 042c 019B     		ldr	r3, [sp, #4]
 4065 042e 1B68     		ldr	r3, [r3]
 4066 0430 5A6D     		ldr	r2, [r3, #84]
 4067 0432 019B     		ldr	r3, [sp, #4]
 4068 0434 1B68     		ldr	r3, [r3]
 4069 0436 42F02002 		orr	r2, r2, #32
 4070 043a 5A65     		str	r2, [r3, #84]
 914:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->ILS, FDCAN_ILS_RF1WL, ((uint8_t)cdp->irq_line));
 4071              		.loc 5 914 9
 4072 043c 019B     		ldr	r3, [sp, #4]
 4073 043e 1B68     		ldr	r3, [r3]
 4074 0440 9B6D     		ldr	r3, [r3, #88]
 4075 0442 23F02001 		bic	r1, r3, #32
 4076 0446 019B     		ldr	r3, [sp, #4]
 4077 0448 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 4078 044a 5B01     		lsls	r3, r3, #5
 4079 044c 03F02002 		and	r2, r3, #32
 4080 0450 019B     		ldr	r3, [sp, #4]
 4081 0452 1B68     		ldr	r3, [r3]
 4082 0454 0A43     		orrs	r2, r2, r1
 4083 0456 9A65     		str	r2, [r3, #88]
 4084              	.L170:
 915:Modules/Drivers/Comms/CAN/src/can.c ****     }
 916:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->irq_mask & CAN_IRQ_FIFO1_FULL_ENABLED) != 0U) {
 4085              		.loc 5 916 13
 4086 0458 019B     		ldr	r3, [sp, #4]
 4087 045a 1B69     		ldr	r3, [r3, #16]
 4088              		.loc 5 916 24
 4089 045c 03F04003 		and	r3, r3, #64
 4090              		.loc 5 916 8
 4091 0460 002B     		cmp	r3, #0
 4092 0462 15D0     		beq	.L171
 917:Modules/Drivers/Comms/CAN/src/can.c ****         /* Enable RX FIFO 1 full interrupt.*/
 918:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->IE, FDCAN_IE_RF1FE, 1U);
 4093              		.loc 5 918 9
 4094 0464 019B     		ldr	r3, [sp, #4]
 4095 0466 1B68     		ldr	r3, [r3]
 4096 0468 5A6D     		ldr	r2, [r3, #84]
 4097 046a 019B     		ldr	r3, [sp, #4]
 4098 046c 1B68     		ldr	r3, [r3]
 4099 046e 42F04002 		orr	r2, r2, #64
 4100 0472 5A65     		str	r2, [r3, #84]
 919:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->ILS, FDCAN_ILS_RF1FL, ((uint8_t)cdp->irq_line));
 4101              		.loc 5 919 9
 4102 0474 019B     		ldr	r3, [sp, #4]
 4103 0476 1B68     		ldr	r3, [r3]
 4104 0478 9B6D     		ldr	r3, [r3, #88]
 4105 047a 23F04001 		bic	r1, r3, #64
 4106 047e 019B     		ldr	r3, [sp, #4]
 4107 0480 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 4108 0482 9B01     		lsls	r3, r3, #6
 4109 0484 03F04002 		and	r2, r3, #64
 4110 0488 019B     		ldr	r3, [sp, #4]
 4111 048a 1B68     		ldr	r3, [r3]
 4112 048c 0A43     		orrs	r2, r2, r1
 4113 048e 9A65     		str	r2, [r3, #88]
 4114              	.L171:
 920:Modules/Drivers/Comms/CAN/src/can.c ****     }
 921:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->irq_mask & CAN_IRQ_FIFO1_LOST_ENABLED) != 0U) {
 4115              		.loc 5 921 13
 4116 0490 019B     		ldr	r3, [sp, #4]
 4117 0492 1B69     		ldr	r3, [r3, #16]
 4118              		.loc 5 921 24
 4119 0494 03F08003 		and	r3, r3, #128
 4120              		.loc 5 921 8
 4121 0498 002B     		cmp	r3, #0
 4122 049a 14D0     		beq	.L172
 922:Modules/Drivers/Comms/CAN/src/can.c ****         /* Enable RX FIFO 1 message lost interrupt.*/
 923:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->IE, FDCAN_IE_RF1LE, 1U);
 4123              		.loc 5 923 9
 4124 049c 019B     		ldr	r3, [sp, #4]
 4125 049e 1B68     		ldr	r3, [r3]
 4126 04a0 5A6D     		ldr	r2, [r3, #84]
 4127 04a2 019B     		ldr	r3, [sp, #4]
 4128 04a4 1B68     		ldr	r3, [r3]
 4129 04a6 42F08002 		orr	r2, r2, #128
 4130 04aa 5A65     		str	r2, [r3, #84]
 924:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->ILS, FDCAN_ILS_RF1LL, ((uint8_t)cdp->irq_line));
 4131              		.loc 5 924 9
 4132 04ac 019B     		ldr	r3, [sp, #4]
 4133 04ae 1B68     		ldr	r3, [r3]
 4134 04b0 9B6D     		ldr	r3, [r3, #88]
 4135 04b2 23F08001 		bic	r1, r3, #128
 4136 04b6 019B     		ldr	r3, [sp, #4]
 4137 04b8 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 4138 04ba DB01     		lsls	r3, r3, #7
 4139 04bc DAB2     		uxtb	r2, r3
 4140 04be 019B     		ldr	r3, [sp, #4]
 4141 04c0 1B68     		ldr	r3, [r3]
 4142 04c2 0A43     		orrs	r2, r2, r1
 4143 04c4 9A65     		str	r2, [r3, #88]
 4144              	.L172:
 925:Modules/Drivers/Comms/CAN/src/can.c ****     }
 926:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->irq_mask & CAN_IRQ_BOE_ENABLED) != 0U) {
 4145              		.loc 5 926 13
 4146 04c6 019B     		ldr	r3, [sp, #4]
 4147 04c8 1B69     		ldr	r3, [r3, #16]
 4148              		.loc 5 926 24
 4149 04ca 03F00073 		and	r3, r3, #33554432
 4150              		.loc 5 926 8
 4151 04ce 002B     		cmp	r3, #0
 4152 04d0 15D0     		beq	.L173
 927:Modules/Drivers/Comms/CAN/src/can.c ****         /* Enable Bus Off status interrupt.*/
 928:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->IE, FDCAN_IE_BOE, 1U);
 4153              		.loc 5 928 9
 4154 04d2 019B     		ldr	r3, [sp, #4]
 4155 04d4 1B68     		ldr	r3, [r3]
 4156 04d6 5A6D     		ldr	r2, [r3, #84]
 4157 04d8 019B     		ldr	r3, [sp, #4]
 4158 04da 1B68     		ldr	r3, [r3]
 4159 04dc 42F00072 		orr	r2, r2, #33554432
 4160 04e0 5A65     		str	r2, [r3, #84]
 929:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->ILS, FDCAN_ILS_BOL, ((uint8_t)cdp->irq_line));
 4161              		.loc 5 929 9
 4162 04e2 019B     		ldr	r3, [sp, #4]
 4163 04e4 1B68     		ldr	r3, [r3]
 4164 04e6 9B6D     		ldr	r3, [r3, #88]
 4165 04e8 23F00071 		bic	r1, r3, #33554432
 4166 04ec 019B     		ldr	r3, [sp, #4]
 4167 04ee 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 4168 04f0 5B06     		lsls	r3, r3, #25
 4169 04f2 03F00072 		and	r2, r3, #33554432
 4170 04f6 019B     		ldr	r3, [sp, #4]
 4171 04f8 1B68     		ldr	r3, [r3]
 4172 04fa 0A43     		orrs	r2, r2, r1
 4173 04fc 9A65     		str	r2, [r3, #88]
 4174              	.L173:
 930:Modules/Drivers/Comms/CAN/src/can.c ****     }
 931:Modules/Drivers/Comms/CAN/src/can.c **** 
 932:Modules/Drivers/Comms/CAN/src/can.c ****     /**
 933:Modules/Drivers/Comms/CAN/src/can.c ****      * @verbatim
 934:Modules/Drivers/Comms/CAN/src/can.c ****      *  Enable interrupts for the following errors:
 935:Modules/Drivers/Comms/CAN/src/can.c ****      *
 936:Modules/Drivers/Comms/CAN/src/can.c ****      *  - MRAF: Message RAM access Failure
 937:Modules/Drivers/Comms/CAN/src/can.c ****      *  - TOO:  Timeout
 938:Modules/Drivers/Comms/CAN/src/can.c ****      *  - BEC:  Bit Error Corrected
 939:Modules/Drivers/Comms/CAN/src/can.c ****      *  - BEU:  Bit Error Uncorrected
 940:Modules/Drivers/Comms/CAN/src/can.c ****      *  - ELO:  Error Logging Overflow
 941:Modules/Drivers/Comms/CAN/src/can.c ****      *  - EP:   Error Passive
 942:Modules/Drivers/Comms/CAN/src/can.c ****      *  - EW:   Warning Status
 943:Modules/Drivers/Comms/CAN/src/can.c ****      *  - WDI:  Watchdog Interrupt
 944:Modules/Drivers/Comms/CAN/src/can.c ****      *  - PEA:  Protocol error in Arbitration Phase
 945:Modules/Drivers/Comms/CAN/src/can.c ****      *  - PED:  Protocol Error In Data Phase
 946:Modules/Drivers/Comms/CAN/src/can.c ****      *  - ARA:  Access to reserved address
 947:Modules/Drivers/Comms/CAN/src/can.c ****      *
 948:Modules/Drivers/Comms/CAN/src/can.c ****      *  CAN_IRQ_ERROR_MASK contains bit map for these errors
 949:Modules/Drivers/Comms/CAN/src/can.c ****      * @endverbatim
 950:Modules/Drivers/Comms/CAN/src/can.c ****      */
 951:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->can->IE |= CAN_IRQ_ERROR_MASK;
 4175              		.loc 5 951 8
 4176 04fe 019B     		ldr	r3, [sp, #4]
 4177 0500 1B68     		ldr	r3, [r3]
 4178              		.loc 5 951 18
 4179 0502 596D     		ldr	r1, [r3, #84]
 4180              		.loc 5 951 8
 4181 0504 019B     		ldr	r3, [sp, #4]
 4182 0506 1A68     		ldr	r2, [r3]
 4183              		.loc 5 951 18
 4184 0508 204B     		ldr	r3, .L179
 4185 050a 0B43     		orrs	r3, r3, r1
 4186 050c 5365     		str	r3, [r2, #84]
 952:Modules/Drivers/Comms/CAN/src/can.c **** 
 953:Modules/Drivers/Comms/CAN/src/can.c ****     /* Enable interrupt line.*/
 954:Modules/Drivers/Comms/CAN/src/can.c ****     if (cdp->irq_line == CAN_IRQ_LINE0) {
 4187              		.loc 5 954 12
 4188 050e 019B     		ldr	r3, [sp, #4]
 4189 0510 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 4190              		.loc 5 954 8
 4191 0512 002B     		cmp	r3, #0
 4192 0514 08D1     		bne	.L174
 955:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->ILE, FDCAN_ILE_EINT0, 1U);
 4193              		.loc 5 955 9
 4194 0516 019B     		ldr	r3, [sp, #4]
 4195 0518 1B68     		ldr	r3, [r3]
 4196 051a DA6D     		ldr	r2, [r3, #92]
 4197 051c 019B     		ldr	r3, [sp, #4]
 4198 051e 1B68     		ldr	r3, [r3]
 4199 0520 42F00102 		orr	r2, r2, #1
 4200 0524 DA65     		str	r2, [r3, #92]
 4201 0526 07E0     		b	.L175
 4202              	.L174:
 956:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
 957:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->ILE, FDCAN_ILE_EINT1, 1U);
 4203              		.loc 5 957 9
 4204 0528 019B     		ldr	r3, [sp, #4]
 4205 052a 1B68     		ldr	r3, [r3]
 4206 052c DA6D     		ldr	r2, [r3, #92]
 4207 052e 019B     		ldr	r3, [sp, #4]
 4208 0530 1B68     		ldr	r3, [r3]
 4209 0532 42F00202 		orr	r2, r2, #2
 4210 0536 DA65     		str	r2, [r3, #92]
 4211              	.L175:
 958:Modules/Drivers/Comms/CAN/src/can.c ****     }
 959:Modules/Drivers/Comms/CAN/src/can.c **** 
 960:Modules/Drivers/Comms/CAN/src/can.c ****     /* Clear RX buffers to start receiving.*/
 961:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->can->NDAT1 = 0xFFFFFFFFUL;
 4212              		.loc 5 961 8
 4213 0538 019B     		ldr	r3, [sp, #4]
 4214 053a 1B68     		ldr	r3, [r3]
 4215              		.loc 5 961 21
 4216 053c 4FF0FF32 		mov	r2, #-1
 4217 0540 C3F89820 		str	r2, [r3, #152]
 962:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->can->NDAT2 = 0xFFFFFFFFUL;
 4218              		.loc 5 962 8
 4219 0544 019B     		ldr	r3, [sp, #4]
 4220 0546 1B68     		ldr	r3, [r3]
 4221              		.loc 5 962 21
 4222 0548 4FF0FF32 		mov	r2, #-1
 4223 054c C3F89C20 		str	r2, [r3, #156]
 963:Modules/Drivers/Comms/CAN/src/can.c **** 
 964:Modules/Drivers/Comms/CAN/src/can.c ****     /* Exit Init Mode.*/
 965:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->CCCR, FDCAN_CCCR_ASM, 0U);
 4224              		.loc 5 965 5
 4225 0550 019B     		ldr	r3, [sp, #4]
 4226 0552 1B68     		ldr	r3, [r3]
 4227 0554 9A69     		ldr	r2, [r3, #24]
 4228 0556 019B     		ldr	r3, [sp, #4]
 4229 0558 1B68     		ldr	r3, [r3]
 4230 055a 22F00402 		bic	r2, r2, #4
 4231 055e 9A61     		str	r2, [r3, #24]
 966:Modules/Drivers/Comms/CAN/src/can.c ****     REG_SET_FIELD(cdp->can->CCCR, FDCAN_CCCR_INIT, 0U);
 4232              		.loc 5 966 5
 4233 0560 019B     		ldr	r3, [sp, #4]
 4234 0562 1B68     		ldr	r3, [r3]
 4235 0564 9A69     		ldr	r2, [r3, #24]
 4236 0566 019B     		ldr	r3, [sp, #4]
 4237 0568 1B68     		ldr	r3, [r3]
 4238 056a 22F00102 		bic	r2, r2, #1
 4239 056e 9A61     		str	r2, [r3, #24]
 967:Modules/Drivers/Comms/CAN/src/can.c **** 
 968:Modules/Drivers/Comms/CAN/src/can.c ****     while ((cdp->can->CCCR & FDCAN_CCCR_INIT) != 0U) {}
 4240              		.loc 5 968 11
 4241 0570 00BF     		nop
 4242              	.L176:
 4243              		.loc 5 968 16 discriminator 1
 4244 0572 019B     		ldr	r3, [sp, #4]
 4245 0574 1B68     		ldr	r3, [r3]
 4246              		.loc 5 968 21 discriminator 1
 4247 0576 9B69     		ldr	r3, [r3, #24]
 4248              		.loc 5 968 28 discriminator 1
 4249 0578 03F00103 		and	r3, r3, #1
 4250              		.loc 5 968 11 discriminator 1
 4251 057c 002B     		cmp	r3, #0
 4252 057e F8D1     		bne	.L176
 969:Modules/Drivers/Comms/CAN/src/can.c **** }
 4253              		.loc 5 969 1
 4254 0580 00BF     		nop
 4255 0582 00BF     		nop
 4256 0584 03B0     		add	sp, sp, #12
 4257              		.cfi_def_cfa_offset 4
 4258              		@ sp needed
 4259 0586 5DF804FB 		ldr	pc, [sp], #4
 4260              	.L180:
 4261 058a 00BF     		.align	2
 4262              	.L179:
 4263 058c 0000F63D 		.word	1039532032
 4264              		.cfi_endproc
 4265              	.LFE428:
 4267              		.section	.text.can_lld_set_filter,"ax",%progbits
 4268              		.align	1
 4269              		.p2align 4,,15
 4270              		.syntax unified
 4271              		.thumb
 4272              		.thumb_func
 4274              	can_lld_set_filter:
 4275              	.LFB429:
 970:Modules/Drivers/Comms/CAN/src/can.c **** 
 971:Modules/Drivers/Comms/CAN/src/can.c **** /**
 972:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Adds a filter (standard or extended).
 973:Modules/Drivers/Comms/CAN/src/can.c ****  * @note    This configuration becomes effective after can_start.
 974:Modules/Drivers/Comms/CAN/src/can.c ****  *
 975:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[out] cdp            pointer to a @p can_driver_t structure
 976:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] id1             filter ID1
 977:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] id2             filter ID2 or ID1 mask
 978:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] msg_filter_type Standard/Extended MessageID filter type. It can
 979:Modules/Drivers/Comms/CAN/src/can.c ****  *                            be one of the following values:
 980:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_STD_FILTER_TYPE
 981:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_XTD_FILTER_TYPE
 982:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] filter_type     Standard/Extended filter type. It can be one of
 983:Modules/Drivers/Comms/CAN/src/can.c ****  *                            the following values:
 984:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_FILTER_RANGE
 985:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_FILTER_DUALID
 986:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_FILTER_CLASSIC
 987:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] fec_type        Standard/Extended filter element type. It can be
 988:Modules/Drivers/Comms/CAN/src/can.c ****  *                            one of the following values:
 989:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_FEC_DIS
 990:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_FEC_FIFO0
 991:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_FEC_FIFO1
 992:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_FEC_REJ_ONMATCH
 993:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_FEC_PRIO_ONMATCH
 994:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_FEC_PRIO_FIFO0
 995:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_FEC_PRIO_FIFO1
 996:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_FEC_RX_BUF
 997:Modules/Drivers/Comms/CAN/src/can.c ****  * @return                    operation status (true if the filter is correctly
 998:Modules/Drivers/Comms/CAN/src/can.c ****  *                            set, false otherwise).
 999:Modules/Drivers/Comms/CAN/src/can.c ****  *
1000:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
1001:Modules/Drivers/Comms/CAN/src/can.c ****  */
1002:Modules/Drivers/Comms/CAN/src/can.c **** static bool can_lld_set_filter(can_driver_t *cdp, uint32_t id1,
1003:Modules/Drivers/Comms/CAN/src/can.c ****                                uint32_t id2,
1004:Modules/Drivers/Comms/CAN/src/can.c ****                                can_msg_filter_type_t msg_filter_type,
1005:Modules/Drivers/Comms/CAN/src/can.c ****                                can_filter_type_t filter_type,
1006:Modules/Drivers/Comms/CAN/src/can.c ****                                can_fec_type_t fec_type) {
 4276              		.loc 5 1006 57
 4277              		.cfi_startproc
 4278              		@ args = 8, pretend = 0, frame = 24
 4279              		@ frame_needed = 0, uses_anonymous_args = 0
 4280              		@ link register save eliminated.
 4281 0000 86B0     		sub	sp, sp, #24
 4282              		.cfi_def_cfa_offset 24
 4283 0002 0390     		str	r0, [sp, #12]
 4284 0004 0291     		str	r1, [sp, #8]
 4285 0006 0192     		str	r2, [sp, #4]
 4286 0008 8DF80330 		strb	r3, [sp, #3]
1007:Modules/Drivers/Comms/CAN/src/can.c **** 
1008:Modules/Drivers/Comms/CAN/src/can.c ****     unsigned int i;
1009:Modules/Drivers/Comms/CAN/src/can.c **** 
1010:Modules/Drivers/Comms/CAN/src/can.c ****     if ((id1 == 0U) && (id2 == 0U)) {
 4287              		.loc 5 1010 8
 4288 000c 029B     		ldr	r3, [sp, #8]
 4289 000e 002B     		cmp	r3, #0
 4290 0010 04D1     		bne	.L182
 4291              		.loc 5 1010 21 discriminator 1
 4292 0012 019B     		ldr	r3, [sp, #4]
 4293 0014 002B     		cmp	r3, #0
 4294 0016 01D1     		bne	.L182
1011:Modules/Drivers/Comms/CAN/src/can.c ****         return false;
 4295              		.loc 5 1011 16
 4296 0018 0023     		movs	r3, #0
 4297 001a A2E0     		b	.L183
 4298              	.L182:
1012:Modules/Drivers/Comms/CAN/src/can.c ****     }
1013:Modules/Drivers/Comms/CAN/src/can.c **** 
1014:Modules/Drivers/Comms/CAN/src/can.c ****     if (msg_filter_type == CAN_XTD_FILTER_TYPE) {
 4299              		.loc 5 1014 8
 4300 001c 9DF80330 		ldrb	r3, [sp, #3]	@ zero_extendqisi2
 4301 0020 012B     		cmp	r3, #1
 4302 0022 51D1     		bne	.L184
1015:Modules/Drivers/Comms/CAN/src/can.c ****         /* Search for extended filter.*/
1016:Modules/Drivers/Comms/CAN/src/can.c ****         for (i = 0; i < CAN_SUB_MAX_XTD_FILTERS ; i++) {
 4303              		.loc 5 1016 16
 4304 0024 0023     		movs	r3, #0
 4305 0026 0593     		str	r3, [sp, #20]
 4306              		.loc 5 1016 9
 4307 0028 0EE0     		b	.L185
 4308              	.L188:
1017:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->xtd_filter[i].FID1 == 0U) {
 4309              		.loc 5 1017 35
 4310 002a 0399     		ldr	r1, [sp, #12]
 4311 002c 059A     		ldr	r2, [sp, #20]
 4312 002e 1346     		mov	r3, r2
 4313 0030 5B00     		lsls	r3, r3, #1
 4314 0032 1344     		add	r3, r3, r2
 4315 0034 9B00     		lsls	r3, r3, #2
 4316 0036 0B44     		add	r3, r3, r1
 4317 0038 03F5C663 		add	r3, r3, #1584
 4318 003c 1B68     		ldr	r3, [r3]
 4319              		.loc 5 1017 16
 4320 003e 002B     		cmp	r3, #0
 4321 0040 06D0     		beq	.L196
1016:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->xtd_filter[i].FID1 == 0U) {
 4322              		.loc 5 1016 52 discriminator 2
 4323 0042 059B     		ldr	r3, [sp, #20]
 4324 0044 0133     		adds	r3, r3, #1
 4325 0046 0593     		str	r3, [sp, #20]
 4326              	.L185:
1016:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->xtd_filter[i].FID1 == 0U) {
 4327              		.loc 5 1016 9 discriminator 1
 4328 0048 059B     		ldr	r3, [sp, #20]
 4329 004a 3F2B     		cmp	r3, #63
 4330 004c EDD9     		bls	.L188
 4331 004e 00E0     		b	.L187
 4332              	.L196:
1018:Modules/Drivers/Comms/CAN/src/can.c ****                 break;
 4333              		.loc 5 1018 17
 4334 0050 00BF     		nop
 4335              	.L187:
1019:Modules/Drivers/Comms/CAN/src/can.c ****             }
1020:Modules/Drivers/Comms/CAN/src/can.c ****         }
1021:Modules/Drivers/Comms/CAN/src/can.c ****         /* If no more extended filters can be applied, return.*/
1022:Modules/Drivers/Comms/CAN/src/can.c ****         if (i == CAN_SUB_MAX_XTD_FILTERS) {
 4336              		.loc 5 1022 12
 4337 0052 059B     		ldr	r3, [sp, #20]
 4338 0054 402B     		cmp	r3, #64
 4339 0056 01D1     		bne	.L189
1023:Modules/Drivers/Comms/CAN/src/can.c ****             return false;
 4340              		.loc 5 1023 20
 4341 0058 0023     		movs	r3, #0
 4342 005a 82E0     		b	.L183
 4343              	.L189:
1024:Modules/Drivers/Comms/CAN/src/can.c ****         }
1025:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->xtd_filter[i].FID1 = id1;
 4344              		.loc 5 1025 33
 4345 005c 0399     		ldr	r1, [sp, #12]
 4346 005e 059A     		ldr	r2, [sp, #20]
 4347 0060 1346     		mov	r3, r2
 4348 0062 5B00     		lsls	r3, r3, #1
 4349 0064 1344     		add	r3, r3, r2
 4350 0066 9B00     		lsls	r3, r3, #2
 4351 0068 0B44     		add	r3, r3, r1
 4352 006a 03F5C663 		add	r3, r3, #1584
 4353 006e 029A     		ldr	r2, [sp, #8]
 4354 0070 1A60     		str	r2, [r3]
1026:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->xtd_filter[i].FID2 = id2;
 4355              		.loc 5 1026 33
 4356 0072 0399     		ldr	r1, [sp, #12]
 4357 0074 059A     		ldr	r2, [sp, #20]
 4358 0076 1346     		mov	r3, r2
 4359 0078 5B00     		lsls	r3, r3, #1
 4360 007a 1344     		add	r3, r3, r2
 4361 007c 9B00     		lsls	r3, r3, #2
 4362 007e 0B44     		add	r3, r3, r1
 4363 0080 03F23463 		addw	r3, r3, #1588
 4364 0084 019A     		ldr	r2, [sp, #4]
 4365 0086 1A60     		str	r2, [r3]
1027:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->xtd_filter[i].FT   = filter_type;
 4366              		.loc 5 1027 33
 4367 0088 0399     		ldr	r1, [sp, #12]
 4368 008a 059A     		ldr	r2, [sp, #20]
 4369 008c 1346     		mov	r3, r2
 4370 008e 5B00     		lsls	r3, r3, #1
 4371 0090 1344     		add	r3, r3, r2
 4372 0092 9B00     		lsls	r3, r3, #2
 4373 0094 0B44     		add	r3, r3, r1
 4374 0096 03F5C763 		add	r3, r3, #1592
 4375 009a 9DF81820 		ldrb	r2, [sp, #24]
 4376 009e 1A70     		strb	r2, [r3]
1028:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->xtd_filter[i].FEC  = fec_type;
 4377              		.loc 5 1028 33
 4378 00a0 0399     		ldr	r1, [sp, #12]
 4379 00a2 059A     		ldr	r2, [sp, #20]
 4380 00a4 1346     		mov	r3, r2
 4381 00a6 5B00     		lsls	r3, r3, #1
 4382 00a8 1344     		add	r3, r3, r2
 4383 00aa 9B00     		lsls	r3, r3, #2
 4384 00ac 0B44     		add	r3, r3, r1
 4385 00ae 03F23963 		addw	r3, r3, #1593
 4386 00b2 9DF81C20 		ldrb	r2, [sp, #28]
 4387 00b6 1A70     		strb	r2, [r3]
1029:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->xtd_filter_num++;
 4388              		.loc 5 1029 12
 4389 00b8 039B     		ldr	r3, [sp, #12]
 4390 00ba D3F83439 		ldr	r3, [r3, #2356]
 4391              		.loc 5 1029 28
 4392 00be 5A1C     		adds	r2, r3, #1
 4393 00c0 039B     		ldr	r3, [sp, #12]
 4394 00c2 C3F83429 		str	r2, [r3, #2356]
 4395 00c6 4BE0     		b	.L190
 4396              	.L184:
1030:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
1031:Modules/Drivers/Comms/CAN/src/can.c ****         /* Search for standard filter.*/
1032:Modules/Drivers/Comms/CAN/src/can.c ****         for (i = 0; i < CAN_SUB_MAX_STD_FILTERS ; i++) {
 4397              		.loc 5 1032 16
 4398 00c8 0023     		movs	r3, #0
 4399 00ca 0593     		str	r3, [sp, #20]
 4400              		.loc 5 1032 9
 4401 00cc 0DE0     		b	.L191
 4402              	.L194:
1033:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->std_filter[i].FID1 == 0U) {
 4403              		.loc 5 1033 35
 4404 00ce 0399     		ldr	r1, [sp, #12]
 4405 00d0 059A     		ldr	r2, [sp, #20]
 4406 00d2 1346     		mov	r3, r2
 4407 00d4 5B00     		lsls	r3, r3, #1
 4408 00d6 1344     		add	r3, r3, r2
 4409 00d8 9B00     		lsls	r3, r3, #2
 4410 00da 0B44     		add	r3, r3, r1
 4411 00dc 3033     		adds	r3, r3, #48
 4412 00de 1B68     		ldr	r3, [r3]
 4413              		.loc 5 1033 16
 4414 00e0 002B     		cmp	r3, #0
 4415 00e2 06D0     		beq	.L197
1032:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->std_filter[i].FID1 == 0U) {
 4416              		.loc 5 1032 52 discriminator 2
 4417 00e4 059B     		ldr	r3, [sp, #20]
 4418 00e6 0133     		adds	r3, r3, #1
 4419 00e8 0593     		str	r3, [sp, #20]
 4420              	.L191:
1032:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->std_filter[i].FID1 == 0U) {
 4421              		.loc 5 1032 9 discriminator 1
 4422 00ea 059B     		ldr	r3, [sp, #20]
 4423 00ec 7F2B     		cmp	r3, #127
 4424 00ee EED9     		bls	.L194
 4425 00f0 00E0     		b	.L193
 4426              	.L197:
1034:Modules/Drivers/Comms/CAN/src/can.c ****                 break;
 4427              		.loc 5 1034 17
 4428 00f2 00BF     		nop
 4429              	.L193:
1035:Modules/Drivers/Comms/CAN/src/can.c ****             }
1036:Modules/Drivers/Comms/CAN/src/can.c ****         }
1037:Modules/Drivers/Comms/CAN/src/can.c ****         /* If no more standard filters can be applied, return.*/
1038:Modules/Drivers/Comms/CAN/src/can.c ****         if (i == CAN_SUB_MAX_STD_FILTERS) {
 4430              		.loc 5 1038 12
 4431 00f4 059B     		ldr	r3, [sp, #20]
 4432 00f6 802B     		cmp	r3, #128
 4433 00f8 01D1     		bne	.L195
1039:Modules/Drivers/Comms/CAN/src/can.c ****             return false;
 4434              		.loc 5 1039 20
 4435 00fa 0023     		movs	r3, #0
 4436 00fc 31E0     		b	.L183
 4437              	.L195:
1040:Modules/Drivers/Comms/CAN/src/can.c ****         }
1041:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->std_filter[i].FID1 = id1;
 4438              		.loc 5 1041 33
 4439 00fe 0399     		ldr	r1, [sp, #12]
 4440 0100 059A     		ldr	r2, [sp, #20]
 4441 0102 1346     		mov	r3, r2
 4442 0104 5B00     		lsls	r3, r3, #1
 4443 0106 1344     		add	r3, r3, r2
 4444 0108 9B00     		lsls	r3, r3, #2
 4445 010a 0B44     		add	r3, r3, r1
 4446 010c 3033     		adds	r3, r3, #48
 4447 010e 029A     		ldr	r2, [sp, #8]
 4448 0110 1A60     		str	r2, [r3]
1042:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->std_filter[i].FID2 = id2;
 4449              		.loc 5 1042 33
 4450 0112 0399     		ldr	r1, [sp, #12]
 4451 0114 059A     		ldr	r2, [sp, #20]
 4452 0116 1346     		mov	r3, r2
 4453 0118 5B00     		lsls	r3, r3, #1
 4454 011a 1344     		add	r3, r3, r2
 4455 011c 9B00     		lsls	r3, r3, #2
 4456 011e 0B44     		add	r3, r3, r1
 4457 0120 3433     		adds	r3, r3, #52
 4458 0122 019A     		ldr	r2, [sp, #4]
 4459 0124 1A60     		str	r2, [r3]
1043:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->std_filter[i].FT   = filter_type;
 4460              		.loc 5 1043 33
 4461 0126 0399     		ldr	r1, [sp, #12]
 4462 0128 059A     		ldr	r2, [sp, #20]
 4463 012a 1346     		mov	r3, r2
 4464 012c 5B00     		lsls	r3, r3, #1
 4465 012e 1344     		add	r3, r3, r2
 4466 0130 9B00     		lsls	r3, r3, #2
 4467 0132 0B44     		add	r3, r3, r1
 4468 0134 3833     		adds	r3, r3, #56
 4469 0136 9DF81820 		ldrb	r2, [sp, #24]
 4470 013a 1A70     		strb	r2, [r3]
1044:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->std_filter[i].FEC  = fec_type;
 4471              		.loc 5 1044 33
 4472 013c 0399     		ldr	r1, [sp, #12]
 4473 013e 059A     		ldr	r2, [sp, #20]
 4474 0140 1346     		mov	r3, r2
 4475 0142 5B00     		lsls	r3, r3, #1
 4476 0144 1344     		add	r3, r3, r2
 4477 0146 9B00     		lsls	r3, r3, #2
 4478 0148 0B44     		add	r3, r3, r1
 4479 014a 3933     		adds	r3, r3, #57
 4480 014c 9DF81C20 		ldrb	r2, [sp, #28]
 4481 0150 1A70     		strb	r2, [r3]
1045:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->std_filter_num++;
 4482              		.loc 5 1045 12
 4483 0152 039B     		ldr	r3, [sp, #12]
 4484 0154 D3F83039 		ldr	r3, [r3, #2352]
 4485              		.loc 5 1045 28
 4486 0158 5A1C     		adds	r2, r3, #1
 4487 015a 039B     		ldr	r3, [sp, #12]
 4488 015c C3F83029 		str	r2, [r3, #2352]
 4489              	.L190:
1046:Modules/Drivers/Comms/CAN/src/can.c ****     }
1047:Modules/Drivers/Comms/CAN/src/can.c **** 
1048:Modules/Drivers/Comms/CAN/src/can.c ****     return true;
 4490              		.loc 5 1048 12
 4491 0160 0123     		movs	r3, #1
 4492              	.L183:
1049:Modules/Drivers/Comms/CAN/src/can.c **** }
 4493              		.loc 5 1049 1
 4494 0162 1846     		mov	r0, r3
 4495 0164 06B0     		add	sp, sp, #24
 4496              		.cfi_def_cfa_offset 0
 4497              		@ sp needed
 4498 0166 7047     		bx	lr
 4499              		.cfi_endproc
 4500              	.LFE429:
 4502              		.section	.text.can_lld_write_buffer,"ax",%progbits
 4503              		.align	1
 4504              		.p2align 4,,15
 4505              		.syntax unified
 4506              		.thumb
 4507              		.thumb_func
 4509              	can_lld_write_buffer:
 4510              	.LFB430:
1050:Modules/Drivers/Comms/CAN/src/can.c **** 
1051:Modules/Drivers/Comms/CAN/src/can.c **** /**
1052:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Writes data into TX buffer.
1053:Modules/Drivers/Comms/CAN/src/can.c ****  *
1054:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] cdp       pointer to an @p can_driver_t structure
1055:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] msgbuf    TX message buffer to be written
1056:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] frame     pointer to frame to be written
1057:Modules/Drivers/Comms/CAN/src/can.c ****  *
1058:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
1059:Modules/Drivers/Comms/CAN/src/can.c ****  */
1060:Modules/Drivers/Comms/CAN/src/can.c **** static void can_lld_write_buffer(can_driver_t *cdp, uint8_t msgbuf, const can_frame_t *frame) {
 4511              		.loc 5 1060 95
 4512              		.cfi_startproc
 4513              		@ args = 0, pretend = 0, frame = 32
 4514              		@ frame_needed = 0, uses_anonymous_args = 0
 4515 0000 00B5     		push	{lr}
 4516              		.cfi_def_cfa_offset 4
 4517              		.cfi_offset 14, -4
 4518 0002 89B0     		sub	sp, sp, #36
 4519              		.cfi_def_cfa_offset 40
 4520 0004 0390     		str	r0, [sp, #12]
 4521 0006 0B46     		mov	r3, r1
 4522 0008 0192     		str	r2, [sp, #4]
 4523 000a 8DF80B30 		strb	r3, [sp, #11]
1061:Modules/Drivers/Comms/CAN/src/can.c **** 
1062:Modules/Drivers/Comms/CAN/src/can.c ****     uint32_t addr, msg_ram_base_addr;
1063:Modules/Drivers/Comms/CAN/src/can.c ****     uint32_t msgbuf_pointer;
1064:Modules/Drivers/Comms/CAN/src/can.c **** 
1065:Modules/Drivers/Comms/CAN/src/can.c ****     msg_ram_base_addr = can_dev_get_msg_ram_address(cdp);
 4524              		.loc 5 1065 25
 4525 000e 0398     		ldr	r0, [sp, #12]
 4526 0010 FFF7FEFF 		bl	can_dev_get_msg_ram_address
 4527 0014 0790     		str	r0, [sp, #28]
1066:Modules/Drivers/Comms/CAN/src/can.c **** 
1067:Modules/Drivers/Comms/CAN/src/can.c ****     msgbuf_pointer = (uint32_t)((8U + ((uint32_t)cdp->datasize)) * msgbuf);
 4528              		.loc 5 1067 53
 4529 0016 039B     		ldr	r3, [sp, #12]
 4530 0018 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 4531              		.loc 5 1067 37
 4532 001c 0833     		adds	r3, r3, #8
 4533              		.loc 5 1067 22
 4534 001e 9DF80B20 		ldrb	r2, [sp, #11]	@ zero_extendqisi2
 4535              		.loc 5 1067 20
 4536 0022 02FB03F3 		mul	r3, r2, r3
 4537 0026 0693     		str	r3, [sp, #24]
1068:Modules/Drivers/Comms/CAN/src/can.c **** 
1069:Modules/Drivers/Comms/CAN/src/can.c ****     addr = msg_ram_base_addr + ((uint32_t)(REG_READ_FIELD(cdp->can->TXBC, FDCAN_TXBC_TBSA)) << CAN_
 4538              		.loc 5 1069 44
 4539 0028 039B     		ldr	r3, [sp, #12]
 4540 002a 1B68     		ldr	r3, [r3]
 4541 002c D3F8C020 		ldr	r2, [r3, #192]
 4542              		.loc 5 1069 93
 4543 0030 4FF6FC73 		movw	r3, #65532
 4544 0034 1340     		ands	r3, r3, r2
 4545              		.loc 5 1069 30
 4546 0036 079A     		ldr	r2, [sp, #28]
 4547 0038 1344     		add	r3, r3, r2
 4548              		.loc 5 1069 10
 4549 003a 069A     		ldr	r2, [sp, #24]
 4550 003c 1344     		add	r3, r3, r2
 4551 003e 0593     		str	r3, [sp, #20]
1070:Modules/Drivers/Comms/CAN/src/can.c **** 
1071:Modules/Drivers/Comms/CAN/src/can.c ****     /* Write frame into TX buffer.*/
1072:Modules/Drivers/Comms/CAN/src/can.c ****     (void)can_lld_frame2data(cdp, frame, (uint32_t *)addr);
 4552              		.loc 5 1072 11
 4553 0040 059B     		ldr	r3, [sp, #20]
 4554 0042 1A46     		mov	r2, r3
 4555 0044 0199     		ldr	r1, [sp, #4]
 4556 0046 0398     		ldr	r0, [sp, #12]
 4557 0048 FFF7FEFF 		bl	can_lld_frame2data
1073:Modules/Drivers/Comms/CAN/src/can.c **** }
 4558              		.loc 5 1073 1
 4559 004c 00BF     		nop
 4560 004e 09B0     		add	sp, sp, #36
 4561              		.cfi_def_cfa_offset 4
 4562              		@ sp needed
 4563 0050 5DF804FB 		ldr	pc, [sp], #4
 4564              		.cfi_endproc
 4565              	.LFE430:
 4567              		.section	.text.can_lld_write_dmu,"ax",%progbits
 4568              		.align	1
 4569              		.p2align 4,,15
 4570              		.syntax unified
 4571              		.thumb
 4572              		.thumb_func
 4574              	can_lld_write_dmu:
 4575              	.LFB431:
1074:Modules/Drivers/Comms/CAN/src/can.c **** 
1075:Modules/Drivers/Comms/CAN/src/can.c **** /**
1076:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Writes data into DMU TX buffer.
1077:Modules/Drivers/Comms/CAN/src/can.c ****  *
1078:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] cdp       pointer to an @p can_driver_t structure
1079:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] frame     pointer to frame to be written
1080:Modules/Drivers/Comms/CAN/src/can.c ****  *
1081:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
1082:Modules/Drivers/Comms/CAN/src/can.c ****  */
1083:Modules/Drivers/Comms/CAN/src/can.c **** static void can_lld_write_dmu(can_driver_t *cdp, const can_frame_t *frame) {
 4576              		.loc 5 1083 76
 4577              		.cfi_startproc
 4578              		@ args = 0, pretend = 0, frame = 80
 4579              		@ frame_needed = 0, uses_anonymous_args = 0
 4580 0000 00B5     		push	{lr}
 4581              		.cfi_def_cfa_offset 4
 4582              		.cfi_offset 14, -4
 4583 0002 95B0     		sub	sp, sp, #84
 4584              		.cfi_def_cfa_offset 88
 4585 0004 0190     		str	r0, [sp, #4]
 4586 0006 0091     		str	r1, [sp]
1084:Modules/Drivers/Comms/CAN/src/can.c **** 
1085:Modules/Drivers/Comms/CAN/src/can.c ****     uint32_t data[18];
1086:Modules/Drivers/Comms/CAN/src/can.c **** 
1087:Modules/Drivers/Comms/CAN/src/can.c ****     /* Write frame into data buffer, then transfer it via DMA.*/
1088:Modules/Drivers/Comms/CAN/src/can.c ****     /* The number of words to transmit via DMA are:
1089:Modules/Drivers/Comms/CAN/src/can.c ****        - 1 word for ID
1090:Modules/Drivers/Comms/CAN/src/can.c ****        - 1 word for Data Length
1091:Modules/Drivers/Comms/CAN/src/can.c ****        - data_size words for Data. */
1092:Modules/Drivers/Comms/CAN/src/can.c ****     (void)can_lld_frame2data(cdp, frame, data);
 4587              		.loc 5 1092 11
 4588 0008 02AB     		add	r3, sp, #8
 4589 000a 1A46     		mov	r2, r3
 4590 000c 0099     		ldr	r1, [sp]
 4591 000e 0198     		ldr	r0, [sp, #4]
 4592 0010 FFF7FEFF 		bl	can_lld_frame2data
1093:Modules/Drivers/Comms/CAN/src/can.c **** 
1094:Modules/Drivers/Comms/CAN/src/can.c ****     /* Configure DMA stream memory address for DMU TX FIFO/QUEUE.*/
1095:Modules/Drivers/Comms/CAN/src/can.c ****     dma_stream_set_memory(cdp->dma_tx_descriptor, (uint32_t)(data));
 4593              		.loc 5 1095 5
 4594 0014 019B     		ldr	r3, [sp, #4]
 4595 0016 D3F84C39 		ldr	r3, [r3, #2380]
 4596 001a 02AA     		add	r2, sp, #8
 4597 001c 1146     		mov	r1, r2
 4598 001e 1846     		mov	r0, r3
 4599 0020 FFF7FEFF 		bl	dma_stream_set_memory
1096:Modules/Drivers/Comms/CAN/src/can.c **** 
1097:Modules/Drivers/Comms/CAN/src/can.c ****     /* Enable DMA for DMU TX FIFO/QUEUE. It will be disabled on the DMA end of
1098:Modules/Drivers/Comms/CAN/src/can.c ****        transfer.*/
1099:Modules/Drivers/Comms/CAN/src/can.c ****     dma_stream_enable(cdp->dma_tx_descriptor);
 4600              		.loc 5 1099 5
 4601 0024 019B     		ldr	r3, [sp, #4]
 4602 0026 D3F84C39 		ldr	r3, [r3, #2380]
 4603 002a 1846     		mov	r0, r3
 4604 002c FFF7FEFF 		bl	dma_stream_enable
1100:Modules/Drivers/Comms/CAN/src/can.c **** }
 4605              		.loc 5 1100 1
 4606 0030 00BF     		nop
 4607 0032 15B0     		add	sp, sp, #84
 4608              		.cfi_def_cfa_offset 4
 4609              		@ sp needed
 4610 0034 5DF804FB 		ldr	pc, [sp], #4
 4611              		.cfi_endproc
 4612              	.LFE431:
 4614              		.section	.text.can_lld_transmit,"ax",%progbits
 4615              		.align	1
 4616              		.p2align 4,,15
 4617              		.syntax unified
 4618              		.thumb
 4619              		.thumb_func
 4621              	can_lld_transmit:
 4622              	.LFB432:
1101:Modules/Drivers/Comms/CAN/src/can.c **** 
1102:Modules/Drivers/Comms/CAN/src/can.c **** /**
1103:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Transmits a CAN frame.
1104:Modules/Drivers/Comms/CAN/src/can.c ****  *
1105:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
1106:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] msgbuf    It can be a number X in the range [0:31] to transmit
1107:Modules/Drivers/Comms/CAN/src/can.c ****  *                      via the dedicated buffer X, or one of the following
1108:Modules/Drivers/Comms/CAN/src/can.c ****  *                      values:
1109:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_TX_ANY_BUFFER to trasmit via any dedicated buffer
1110:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_TX_FIFO       to transmit via FIFO
1111:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_TX_QUEUE      to trasmit via Queue
1112:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] frame     pointer to frame to be transmitted
1113:Modules/Drivers/Comms/CAN/src/can.c ****  * @return              operation status (true if the frame is correctly
1114:Modules/Drivers/Comms/CAN/src/can.c ****  *                      transmitted, false otherwise).
1115:Modules/Drivers/Comms/CAN/src/can.c ****  *
1116:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
1117:Modules/Drivers/Comms/CAN/src/can.c ****  */
1118:Modules/Drivers/Comms/CAN/src/can.c **** static bool can_lld_transmit(can_driver_t *cdp, uint8_t msgbuf,
1119:Modules/Drivers/Comms/CAN/src/can.c ****                              can_frame_t *frame) {
 4623              		.loc 5 1119 50
 4624              		.cfi_startproc
 4625              		@ args = 0, pretend = 0, frame = 24
 4626              		@ frame_needed = 0, uses_anonymous_args = 0
 4627 0000 00B5     		push	{lr}
 4628              		.cfi_def_cfa_offset 4
 4629              		.cfi_offset 14, -4
 4630 0002 87B0     		sub	sp, sp, #28
 4631              		.cfi_def_cfa_offset 32
 4632 0004 0390     		str	r0, [sp, #12]
 4633 0006 0B46     		mov	r3, r1
 4634 0008 0192     		str	r2, [sp, #4]
 4635 000a 8DF80B30 		strb	r3, [sp, #11]
1120:Modules/Drivers/Comms/CAN/src/can.c **** 
1121:Modules/Drivers/Comms/CAN/src/can.c ****     uint32_t i;
1122:Modules/Drivers/Comms/CAN/src/can.c ****     uint8_t txbuffer;
1123:Modules/Drivers/Comms/CAN/src/can.c **** 
1124:Modules/Drivers/Comms/CAN/src/can.c ****     txbuffer = 0xFFU;
 4636              		.loc 5 1124 14
 4637 000e FF23     		movs	r3, #255
 4638 0010 8DF81330 		strb	r3, [sp, #19]
1125:Modules/Drivers/Comms/CAN/src/can.c **** 
1126:Modules/Drivers/Comms/CAN/src/can.c ****     /* Check if frame size is correct.*/
1127:Modules/Drivers/Comms/CAN/src/can.c ****     if ((frame->DLC > 8U) && (cdp->is_fd_mode == false)) {
 4639              		.loc 5 1127 15
 4640 0014 019B     		ldr	r3, [sp, #4]
 4641 0016 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 4642              		.loc 5 1127 8
 4643 0018 082B     		cmp	r3, #8
 4644 001a 08D9     		bls	.L201
 4645              		.loc 5 1127 34 discriminator 1
 4646 001c 039B     		ldr	r3, [sp, #12]
 4647 001e 5B7F     		ldrb	r3, [r3, #29]	@ zero_extendqisi2
 4648              		.loc 5 1127 47 discriminator 1
 4649 0020 83F00103 		eor	r3, r3, #1
 4650 0024 DBB2     		uxtb	r3, r3
 4651              		.loc 5 1127 27 discriminator 1
 4652 0026 002B     		cmp	r3, #0
 4653 0028 01D0     		beq	.L201
1128:Modules/Drivers/Comms/CAN/src/can.c ****         return false;
 4654              		.loc 5 1128 16
 4655 002a 0023     		movs	r3, #0
 4656 002c BFE0     		b	.L202
 4657              	.L201:
1129:Modules/Drivers/Comms/CAN/src/can.c ****     }
1130:Modules/Drivers/Comms/CAN/src/can.c **** 
1131:Modules/Drivers/Comms/CAN/src/can.c ****     /* Size allowed are 8, 12, 16, 20, 24, 32, 48, 64.*/
1132:Modules/Drivers/Comms/CAN/src/can.c ****     if (can_lld_get_dlc(frame->DLC) == 0U) {
 4658              		.loc 5 1132 9
 4659 002e 019B     		ldr	r3, [sp, #4]
 4660 0030 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 4661 0032 1846     		mov	r0, r3
 4662 0034 FFF7FEFF 		bl	can_lld_get_dlc
 4663 0038 0346     		mov	r3, r0
 4664              		.loc 5 1132 8
 4665 003a 002B     		cmp	r3, #0
 4666 003c 01D1     		bne	.L203
1133:Modules/Drivers/Comms/CAN/src/can.c ****         return false;
 4667              		.loc 5 1133 16
 4668 003e 0023     		movs	r3, #0
 4669 0040 B5E0     		b	.L202
 4670              	.L203:
1134:Modules/Drivers/Comms/CAN/src/can.c ****     }
1135:Modules/Drivers/Comms/CAN/src/can.c **** 
1136:Modules/Drivers/Comms/CAN/src/can.c ****     /* Send message using FIFO.*/
1137:Modules/Drivers/Comms/CAN/src/can.c ****     if (msgbuf == CAN_TX_FIFO) {
 4671              		.loc 5 1137 8
 4672 0042 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
 4673 0046 FE2B     		cmp	r3, #254
 4674 0048 2CD1     		bne	.L204
1138:Modules/Drivers/Comms/CAN/src/can.c ****         if ((cdp->tx_mode != CAN_TX_MODE_FIFO) && (cdp->tx_mode != CAN_TX_MODE_MIXED_FIFO)) {
 4675              		.loc 5 1138 17
 4676 004a 039B     		ldr	r3, [sp, #12]
 4677 004c 93F83E39 		ldrb	r3, [r3, #2366]	@ zero_extendqisi2
 4678              		.loc 5 1138 12
 4679 0050 012B     		cmp	r3, #1
 4680 0052 06D0     		beq	.L205
 4681              		.loc 5 1138 55 discriminator 1
 4682 0054 039B     		ldr	r3, [sp, #12]
 4683 0056 93F83E39 		ldrb	r3, [r3, #2366]	@ zero_extendqisi2
 4684              		.loc 5 1138 48 discriminator 1
 4685 005a 032B     		cmp	r3, #3
 4686 005c 01D0     		beq	.L205
1139:Modules/Drivers/Comms/CAN/src/can.c ****             return false;
 4687              		.loc 5 1139 20
 4688 005e 0023     		movs	r3, #0
 4689 0060 A5E0     		b	.L202
 4690              	.L205:
1140:Modules/Drivers/Comms/CAN/src/can.c ****         } else {
1141:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->is_dmu_mode == false) {
 4691              		.loc 5 1141 20
 4692 0062 039B     		ldr	r3, [sp, #12]
 4693 0064 93F83F39 		ldrb	r3, [r3, #2367]	@ zero_extendqisi2
 4694              		.loc 5 1141 34
 4695 0068 83F00103 		eor	r3, r3, #1
 4696 006c DBB2     		uxtb	r3, r3
 4697              		.loc 5 1141 16
 4698 006e 002B     		cmp	r3, #0
 4699 0070 12D0     		beq	.L206
1142:Modules/Drivers/Comms/CAN/src/can.c ****                 /* If FIFO is not full, set the first available txbuffer to write,
1143:Modules/Drivers/Comms/CAN/src/can.c ****                    otherwise return.*/
1144:Modules/Drivers/Comms/CAN/src/can.c ****                 if ((cdp->can->TXFQS & FDCAN_TXFQS_TFQF) == 0UL) {
 4700              		.loc 5 1144 25
 4701 0072 039B     		ldr	r3, [sp, #12]
 4702 0074 1B68     		ldr	r3, [r3]
 4703              		.loc 5 1144 30
 4704 0076 D3F8C430 		ldr	r3, [r3, #196]
 4705              		.loc 5 1144 38
 4706 007a 03F40013 		and	r3, r3, #2097152
 4707              		.loc 5 1144 20
 4708 007e 002B     		cmp	r3, #0
 4709 0080 7ED1     		bne	.L207
1145:Modules/Drivers/Comms/CAN/src/can.c ****                     txbuffer = (uint8_t)REG_READ_FIELD(cdp->can->TXFQS, FDCAN_TXFQS_TFQPI);
 4710              		.loc 5 1145 41
 4711 0082 039B     		ldr	r3, [sp, #12]
 4712 0084 1B68     		ldr	r3, [r3]
 4713 0086 D3F8C430 		ldr	r3, [r3, #196]
 4714 008a 1B0C     		lsrs	r3, r3, #16
 4715              		.loc 5 1145 32
 4716 008c DBB2     		uxtb	r3, r3
 4717              		.loc 5 1145 30
 4718 008e 03F01F03 		and	r3, r3, #31
 4719 0092 8DF81330 		strb	r3, [sp, #19]
 4720 0096 73E0     		b	.L207
 4721              	.L206:
1146:Modules/Drivers/Comms/CAN/src/can.c ****                 }
1147:Modules/Drivers/Comms/CAN/src/can.c ****             /* FIFO transmission via DMU.*/
1148:Modules/Drivers/Comms/CAN/src/can.c ****             } else {
1149:Modules/Drivers/Comms/CAN/src/can.c ****                 /* Write DMU TX Buffer.*/
1150:Modules/Drivers/Comms/CAN/src/can.c ****                 can_lld_write_dmu(cdp, frame);
 4722              		.loc 5 1150 17
 4723 0098 0199     		ldr	r1, [sp, #4]
 4724 009a 0398     		ldr	r0, [sp, #12]
 4725 009c FFF7FEFF 		bl	can_lld_write_dmu
1151:Modules/Drivers/Comms/CAN/src/can.c ****                 return true;
 4726              		.loc 5 1151 24
 4727 00a0 0123     		movs	r3, #1
 4728 00a2 84E0     		b	.L202
 4729              	.L204:
1152:Modules/Drivers/Comms/CAN/src/can.c ****             }
1153:Modules/Drivers/Comms/CAN/src/can.c ****         }
1154:Modules/Drivers/Comms/CAN/src/can.c ****     /* Send message using Queue.*/
1155:Modules/Drivers/Comms/CAN/src/can.c ****     } else if (msgbuf == CAN_TX_QUEUE) {
 4730              		.loc 5 1155 15
 4731 00a4 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
 4732 00a8 FD2B     		cmp	r3, #253
 4733 00aa 2CD1     		bne	.L208
1156:Modules/Drivers/Comms/CAN/src/can.c ****         if ((cdp->tx_mode != CAN_TX_MODE_QUEUE) && (cdp->tx_mode != CAN_TX_MODE_MIXED_QUEUE)) {
 4734              		.loc 5 1156 17
 4735 00ac 039B     		ldr	r3, [sp, #12]
 4736 00ae 93F83E39 		ldrb	r3, [r3, #2366]	@ zero_extendqisi2
 4737              		.loc 5 1156 12
 4738 00b2 022B     		cmp	r3, #2
 4739 00b4 06D0     		beq	.L209
 4740              		.loc 5 1156 56 discriminator 1
 4741 00b6 039B     		ldr	r3, [sp, #12]
 4742 00b8 93F83E39 		ldrb	r3, [r3, #2366]	@ zero_extendqisi2
 4743              		.loc 5 1156 49 discriminator 1
 4744 00bc 042B     		cmp	r3, #4
 4745 00be 01D0     		beq	.L209
1157:Modules/Drivers/Comms/CAN/src/can.c ****             return false;
 4746              		.loc 5 1157 20
 4747 00c0 0023     		movs	r3, #0
 4748 00c2 74E0     		b	.L202
 4749              	.L209:
1158:Modules/Drivers/Comms/CAN/src/can.c ****         } else {
1159:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->is_dmu_mode == false) {
 4750              		.loc 5 1159 20
 4751 00c4 039B     		ldr	r3, [sp, #12]
 4752 00c6 93F83F39 		ldrb	r3, [r3, #2367]	@ zero_extendqisi2
 4753              		.loc 5 1159 34
 4754 00ca 83F00103 		eor	r3, r3, #1
 4755 00ce DBB2     		uxtb	r3, r3
 4756              		.loc 5 1159 16
 4757 00d0 002B     		cmp	r3, #0
 4758 00d2 12D0     		beq	.L210
1160:Modules/Drivers/Comms/CAN/src/can.c ****                 /* If queue is not full, set the first available txbuffer to write,
1161:Modules/Drivers/Comms/CAN/src/can.c ****                    otherwise return.*/
1162:Modules/Drivers/Comms/CAN/src/can.c ****                 if ((cdp->can->TXFQS & FDCAN_TXFQS_TFQF) == 0UL) {
 4759              		.loc 5 1162 25
 4760 00d4 039B     		ldr	r3, [sp, #12]
 4761 00d6 1B68     		ldr	r3, [r3]
 4762              		.loc 5 1162 30
 4763 00d8 D3F8C430 		ldr	r3, [r3, #196]
 4764              		.loc 5 1162 38
 4765 00dc 03F40013 		and	r3, r3, #2097152
 4766              		.loc 5 1162 20
 4767 00e0 002B     		cmp	r3, #0
 4768 00e2 4DD1     		bne	.L207
1163:Modules/Drivers/Comms/CAN/src/can.c ****                     txbuffer = (uint8_t)REG_READ_FIELD(cdp->can->TXFQS, FDCAN_TXFQS_TFQPI);
 4769              		.loc 5 1163 41
 4770 00e4 039B     		ldr	r3, [sp, #12]
 4771 00e6 1B68     		ldr	r3, [r3]
 4772 00e8 D3F8C430 		ldr	r3, [r3, #196]
 4773 00ec 1B0C     		lsrs	r3, r3, #16
 4774              		.loc 5 1163 32
 4775 00ee DBB2     		uxtb	r3, r3
 4776              		.loc 5 1163 30
 4777 00f0 03F01F03 		and	r3, r3, #31
 4778 00f4 8DF81330 		strb	r3, [sp, #19]
 4779 00f8 42E0     		b	.L207
 4780              	.L210:
1164:Modules/Drivers/Comms/CAN/src/can.c ****                 }
1165:Modules/Drivers/Comms/CAN/src/can.c ****             /* QUEUE transmission via DMU.*/
1166:Modules/Drivers/Comms/CAN/src/can.c ****             } else {
1167:Modules/Drivers/Comms/CAN/src/can.c ****                 /* Write DMU TX Buffer.*/
1168:Modules/Drivers/Comms/CAN/src/can.c ****                 can_lld_write_dmu(cdp, frame);
 4781              		.loc 5 1168 17
 4782 00fa 0199     		ldr	r1, [sp, #4]
 4783 00fc 0398     		ldr	r0, [sp, #12]
 4784 00fe FFF7FEFF 		bl	can_lld_write_dmu
1169:Modules/Drivers/Comms/CAN/src/can.c ****                 return true;
 4785              		.loc 5 1169 24
 4786 0102 0123     		movs	r3, #1
 4787 0104 53E0     		b	.L202
 4788              	.L208:
1170:Modules/Drivers/Comms/CAN/src/can.c ****             }
1171:Modules/Drivers/Comms/CAN/src/can.c ****         }
1172:Modules/Drivers/Comms/CAN/src/can.c ****     /* Send message using dedicated TX buffers.*/
1173:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
1174:Modules/Drivers/Comms/CAN/src/can.c ****         if ((cdp->tx_mode == CAN_TX_MODE_FIFO) || (cdp->tx_mode == CAN_TX_MODE_QUEUE)) {
 4789              		.loc 5 1174 17
 4790 0106 039B     		ldr	r3, [sp, #12]
 4791 0108 93F83E39 		ldrb	r3, [r3, #2366]	@ zero_extendqisi2
 4792              		.loc 5 1174 12
 4793 010c 012B     		cmp	r3, #1
 4794 010e 04D0     		beq	.L211
 4795              		.loc 5 1174 55 discriminator 1
 4796 0110 039B     		ldr	r3, [sp, #12]
 4797 0112 93F83E39 		ldrb	r3, [r3, #2366]	@ zero_extendqisi2
 4798              		.loc 5 1174 48 discriminator 1
 4799 0116 022B     		cmp	r3, #2
 4800 0118 01D1     		bne	.L212
 4801              	.L211:
1175:Modules/Drivers/Comms/CAN/src/can.c ****             return false;
 4802              		.loc 5 1175 20
 4803 011a 0023     		movs	r3, #0
 4804 011c 47E0     		b	.L202
 4805              	.L212:
1176:Modules/Drivers/Comms/CAN/src/can.c ****         }
1177:Modules/Drivers/Comms/CAN/src/can.c ****         /* If CAN_TX_ANY_BUFFER, search the first TX buffer free ...*/
1178:Modules/Drivers/Comms/CAN/src/can.c ****         if (msgbuf == CAN_TX_ANY_BUFFER) {
 4806              		.loc 5 1178 12
 4807 011e 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
 4808 0122 FF2B     		cmp	r3, #255
 4809 0124 1CD1     		bne	.L213
1179:Modules/Drivers/Comms/CAN/src/can.c ****             for (i = 0; i < cdp->tx_buff_num; i++) {
 4810              		.loc 5 1179 20
 4811 0126 0023     		movs	r3, #0
 4812 0128 0593     		str	r3, [sp, #20]
 4813              		.loc 5 1179 13
 4814 012a 11E0     		b	.L214
 4815              	.L217:
1180:Modules/Drivers/Comms/CAN/src/can.c ****                 if (((cdp->can->TXBRP) & (1UL << i)) == 0U) {
 4816              		.loc 5 1180 26
 4817 012c 039B     		ldr	r3, [sp, #12]
 4818 012e 1B68     		ldr	r3, [r3]
 4819              		.loc 5 1180 31
 4820 0130 D3F8CC20 		ldr	r2, [r3, #204]
 4821              		.loc 5 1180 54
 4822 0134 059B     		ldr	r3, [sp, #20]
 4823 0136 22FA03F3 		lsr	r3, r2, r3
 4824 013a 03F00103 		and	r3, r3, #1
 4825              		.loc 5 1180 20
 4826 013e 002B     		cmp	r3, #0
 4827 0140 03D1     		bne	.L215
1181:Modules/Drivers/Comms/CAN/src/can.c ****                     txbuffer = (uint8_t)i;
 4828              		.loc 5 1181 30
 4829 0142 059B     		ldr	r3, [sp, #20]
 4830 0144 8DF81330 		strb	r3, [sp, #19]
1182:Modules/Drivers/Comms/CAN/src/can.c ****                     break;
 4831              		.loc 5 1182 21
 4832 0148 1AE0     		b	.L207
 4833              	.L215:
1179:Modules/Drivers/Comms/CAN/src/can.c ****                 if (((cdp->can->TXBRP) & (1UL << i)) == 0U) {
 4834              		.loc 5 1179 48 discriminator 2
 4835 014a 059B     		ldr	r3, [sp, #20]
 4836 014c 0133     		adds	r3, r3, #1
 4837 014e 0593     		str	r3, [sp, #20]
 4838              	.L214:
1179:Modules/Drivers/Comms/CAN/src/can.c ****                 if (((cdp->can->TXBRP) & (1UL << i)) == 0U) {
 4839              		.loc 5 1179 32 discriminator 1
 4840 0150 039B     		ldr	r3, [sp, #12]
 4841 0152 93F83939 		ldrb	r3, [r3, #2361]	@ zero_extendqisi2
 4842 0156 1A46     		mov	r2, r3
1179:Modules/Drivers/Comms/CAN/src/can.c ****                 if (((cdp->can->TXBRP) & (1UL << i)) == 0U) {
 4843              		.loc 5 1179 13 discriminator 1
 4844 0158 059B     		ldr	r3, [sp, #20]
 4845 015a 9342     		cmp	r3, r2
 4846 015c E6D3     		bcc	.L217
 4847 015e 0FE0     		b	.L207
 4848              	.L213:
1183:Modules/Drivers/Comms/CAN/src/can.c ****                 }
1184:Modules/Drivers/Comms/CAN/src/can.c ****             }
1185:Modules/Drivers/Comms/CAN/src/can.c ****         /* ...otherwise check if msgbox if free to transmit.*/
1186:Modules/Drivers/Comms/CAN/src/can.c ****         } else {
1187:Modules/Drivers/Comms/CAN/src/can.c ****             if (((cdp->can->TXBRP) & (1UL << msgbuf)) == 0U) {
 4849              		.loc 5 1187 22
 4850 0160 039B     		ldr	r3, [sp, #12]
 4851 0162 1B68     		ldr	r3, [r3]
 4852              		.loc 5 1187 27
 4853 0164 D3F8CC20 		ldr	r2, [r3, #204]
 4854              		.loc 5 1187 55
 4855 0168 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
 4856 016c 22FA03F3 		lsr	r3, r2, r3
 4857 0170 03F00103 		and	r3, r3, #1
 4858              		.loc 5 1187 16
 4859 0174 002B     		cmp	r3, #0
 4860 0176 03D1     		bne	.L207
1188:Modules/Drivers/Comms/CAN/src/can.c ****                 txbuffer = (uint8_t)msgbuf;
 4861              		.loc 5 1188 26
 4862 0178 9DF80B30 		ldrb	r3, [sp, #11]
 4863 017c 8DF81330 		strb	r3, [sp, #19]
 4864              	.L207:
1189:Modules/Drivers/Comms/CAN/src/can.c ****             }
1190:Modules/Drivers/Comms/CAN/src/can.c ****         }
1191:Modules/Drivers/Comms/CAN/src/can.c ****     }
1192:Modules/Drivers/Comms/CAN/src/can.c **** 
1193:Modules/Drivers/Comms/CAN/src/can.c ****     /* If txbuffer value is not assigned, no TX buffer available.*/
1194:Modules/Drivers/Comms/CAN/src/can.c ****     if (txbuffer == 0xFFU) {
 4865              		.loc 5 1194 8
 4866 0180 9DF81330 		ldrb	r3, [sp, #19]	@ zero_extendqisi2
 4867 0184 FF2B     		cmp	r3, #255
 4868 0186 01D1     		bne	.L218
1195:Modules/Drivers/Comms/CAN/src/can.c ****         return false;
 4869              		.loc 5 1195 16
 4870 0188 0023     		movs	r3, #0
 4871 018a 10E0     		b	.L202
 4872              	.L218:
1196:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
1197:Modules/Drivers/Comms/CAN/src/can.c ****         /* Write TX Buffer.*/
1198:Modules/Drivers/Comms/CAN/src/can.c ****         can_lld_write_buffer(cdp, txbuffer, frame);
 4873              		.loc 5 1198 9
 4874 018c 9DF81330 		ldrb	r3, [sp, #19]	@ zero_extendqisi2
 4875 0190 019A     		ldr	r2, [sp, #4]
 4876 0192 1946     		mov	r1, r3
 4877 0194 0398     		ldr	r0, [sp, #12]
 4878 0196 FFF7FEFF 		bl	can_lld_write_buffer
1199:Modules/Drivers/Comms/CAN/src/can.c **** 
1200:Modules/Drivers/Comms/CAN/src/can.c ****         /* Send message.*/
1201:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->can->TXBAR = (1UL << txbuffer);
 4879              		.loc 5 1201 32
 4880 019a 9DF81320 		ldrb	r2, [sp, #19]	@ zero_extendqisi2
 4881              		.loc 5 1201 12
 4882 019e 039B     		ldr	r3, [sp, #12]
 4883 01a0 1B68     		ldr	r3, [r3]
 4884              		.loc 5 1201 32
 4885 01a2 0121     		movs	r1, #1
 4886 01a4 01FA02F2 		lsl	r2, r1, r2
 4887              		.loc 5 1201 25
 4888 01a8 C3F8D020 		str	r2, [r3, #208]
1202:Modules/Drivers/Comms/CAN/src/can.c ****     }
1203:Modules/Drivers/Comms/CAN/src/can.c **** 
1204:Modules/Drivers/Comms/CAN/src/can.c ****     return true;
 4889              		.loc 5 1204 12
 4890 01ac 0123     		movs	r3, #1
 4891              	.L202:
1205:Modules/Drivers/Comms/CAN/src/can.c **** }
 4892              		.loc 5 1205 1
 4893 01ae 1846     		mov	r0, r3
 4894 01b0 07B0     		add	sp, sp, #28
 4895              		.cfi_def_cfa_offset 4
 4896              		@ sp needed
 4897 01b2 5DF804FB 		ldr	pc, [sp], #4
 4898              		.cfi_endproc
 4899              	.LFE432:
 4901 01b6 00BF     		.section	.text.can_lld_read_buffer,"ax",%progbits
 4902              		.align	1
 4903              		.p2align 4,,15
 4904              		.syntax unified
 4905              		.thumb
 4906              		.thumb_func
 4908              	can_lld_read_buffer:
 4909              	.LFB433:
1206:Modules/Drivers/Comms/CAN/src/can.c **** 
1207:Modules/Drivers/Comms/CAN/src/can.c **** /**
1208:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Reads data from RX buffer.
1209:Modules/Drivers/Comms/CAN/src/can.c ****  *
1210:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] cdp       pointer to an @p can_driver_t structure
1211:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] rx_mode   reception mode. It can be one of the following values:
1212:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_RX_MODE_DEDICATED_BUFF
1213:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_RX_MODE_FIFO0
1214:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_RX_MODE_FIFO1
1215:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] msgbuf    RX message buffer to be read
1216:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] frame     pointer to frame to be read
1217:Modules/Drivers/Comms/CAN/src/can.c ****  *
1218:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
1219:Modules/Drivers/Comms/CAN/src/can.c ****  */
1220:Modules/Drivers/Comms/CAN/src/can.c **** static void can_lld_read_buffer(can_driver_t *cdp, can_rx_mode_t rx_mode, uint32_t msgbuf, can_fram
 4910              		.loc 5 1220 112
 4911              		.cfi_startproc
 4912              		@ args = 0, pretend = 0, frame = 24
 4913              		@ frame_needed = 0, uses_anonymous_args = 0
 4914 0000 00B5     		push	{lr}
 4915              		.cfi_def_cfa_offset 4
 4916              		.cfi_offset 14, -4
 4917 0002 87B0     		sub	sp, sp, #28
 4918              		.cfi_def_cfa_offset 32
 4919 0004 0390     		str	r0, [sp, #12]
 4920 0006 0192     		str	r2, [sp, #4]
 4921 0008 0093     		str	r3, [sp]
 4922 000a 0B46     		mov	r3, r1
 4923 000c 8DF80B30 		strb	r3, [sp, #11]
1221:Modules/Drivers/Comms/CAN/src/can.c **** 
1222:Modules/Drivers/Comms/CAN/src/can.c ****     uint32_t addr, msg_ram_base_addr;
1223:Modules/Drivers/Comms/CAN/src/can.c **** 
1224:Modules/Drivers/Comms/CAN/src/can.c ****     msg_ram_base_addr = can_dev_get_msg_ram_address(cdp);
 4924              		.loc 5 1224 25
 4925 0010 0398     		ldr	r0, [sp, #12]
 4926 0012 FFF7FEFF 		bl	can_dev_get_msg_ram_address
 4927 0016 0490     		str	r0, [sp, #16]
1225:Modules/Drivers/Comms/CAN/src/can.c **** 
1226:Modules/Drivers/Comms/CAN/src/can.c ****     /* Set shared RAM address according to the RX mode.*/
1227:Modules/Drivers/Comms/CAN/src/can.c ****     switch (rx_mode) {
 4928              		.loc 5 1227 5
 4929 0018 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
 4930 001c 022B     		cmp	r3, #2
 4931 001e 2CD0     		beq	.L220
 4932 0020 022B     		cmp	r3, #2
 4933 0022 3DDC     		bgt	.L221
 4934 0024 002B     		cmp	r3, #0
 4935 0026 02D0     		beq	.L222
 4936 0028 012B     		cmp	r3, #1
 4937 002a 13D0     		beq	.L223
 4938 002c 38E0     		b	.L221
 4939              	.L222:
1228:Modules/Drivers/Comms/CAN/src/can.c ****     case CAN_RX_MODE_DEDICATED_BUFF:
1229:Modules/Drivers/Comms/CAN/src/can.c ****         addr = msg_ram_base_addr + ((uint32_t)(REG_READ_FIELD(cdp->can->RXBC, FDCAN_RXBC_RBSA)) << 
 4940              		.loc 5 1229 48
 4941 002e 039B     		ldr	r3, [sp, #12]
 4942 0030 1B68     		ldr	r3, [r3]
 4943 0032 D3F8AC20 		ldr	r2, [r3, #172]
 4944              		.loc 5 1229 97
 4945 0036 4FF6FC73 		movw	r3, #65532
 4946 003a 1340     		ands	r3, r3, r2
 4947              		.loc 5 1229 34
 4948 003c 049A     		ldr	r2, [sp, #16]
 4949 003e 1A44     		add	r2, r2, r3
 4950              		.loc 5 1229 135
 4951 0040 039B     		ldr	r3, [sp, #12]
 4952 0042 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 4953              		.loc 5 1229 120
 4954 0046 0833     		adds	r3, r3, #8
 4955              		.loc 5 1229 148
 4956 0048 0199     		ldr	r1, [sp, #4]
 4957 004a 01FB03F3 		mul	r3, r1, r3
 4958              		.loc 5 1229 14
 4959 004e 1344     		add	r3, r3, r2
 4960 0050 0593     		str	r3, [sp, #20]
1230:Modules/Drivers/Comms/CAN/src/can.c ****         break;
 4961              		.loc 5 1230 9
 4962 0052 28E0     		b	.L224
 4963              	.L223:
1231:Modules/Drivers/Comms/CAN/src/can.c ****     case CAN_RX_MODE_FIFO0:
1232:Modules/Drivers/Comms/CAN/src/can.c ****         addr = msg_ram_base_addr + ((uint32_t)(REG_READ_FIELD(cdp->can->RXF0C, FDCAN_RXF0C_F0SA)) <
 4964              		.loc 5 1232 48
 4965 0054 039B     		ldr	r3, [sp, #12]
 4966 0056 1B68     		ldr	r3, [r3]
 4967 0058 D3F8A020 		ldr	r2, [r3, #160]
 4968              		.loc 5 1232 99
 4969 005c 4FF6FC73 		movw	r3, #65532
 4970 0060 1340     		ands	r3, r3, r2
 4971              		.loc 5 1232 34
 4972 0062 049A     		ldr	r2, [sp, #16]
 4973 0064 1A44     		add	r2, r2, r3
 4974              		.loc 5 1232 137
 4975 0066 039B     		ldr	r3, [sp, #12]
 4976 0068 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 4977              		.loc 5 1232 122
 4978 006c 0833     		adds	r3, r3, #8
 4979              		.loc 5 1232 150
 4980 006e 0199     		ldr	r1, [sp, #4]
 4981 0070 01FB03F3 		mul	r3, r1, r3
 4982              		.loc 5 1232 14
 4983 0074 1344     		add	r3, r3, r2
 4984 0076 0593     		str	r3, [sp, #20]
1233:Modules/Drivers/Comms/CAN/src/can.c ****         break;
 4985              		.loc 5 1233 9
 4986 0078 15E0     		b	.L224
 4987              	.L220:
1234:Modules/Drivers/Comms/CAN/src/can.c ****     case CAN_RX_MODE_FIFO1:
1235:Modules/Drivers/Comms/CAN/src/can.c ****         addr = msg_ram_base_addr + ((uint32_t)(REG_READ_FIELD(cdp->can->RXF1C, FDCAN_RXF1C_F1SA)) <
 4988              		.loc 5 1235 48
 4989 007a 039B     		ldr	r3, [sp, #12]
 4990 007c 1B68     		ldr	r3, [r3]
 4991 007e D3F8B020 		ldr	r2, [r3, #176]
 4992              		.loc 5 1235 99
 4993 0082 4FF6FC73 		movw	r3, #65532
 4994 0086 1340     		ands	r3, r3, r2
 4995              		.loc 5 1235 34
 4996 0088 049A     		ldr	r2, [sp, #16]
 4997 008a 1A44     		add	r2, r2, r3
 4998              		.loc 5 1235 137
 4999 008c 039B     		ldr	r3, [sp, #12]
 5000 008e 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 5001              		.loc 5 1235 122
 5002 0092 0833     		adds	r3, r3, #8
 5003              		.loc 5 1235 150
 5004 0094 0199     		ldr	r1, [sp, #4]
 5005 0096 01FB03F3 		mul	r3, r1, r3
 5006              		.loc 5 1235 14
 5007 009a 1344     		add	r3, r3, r2
 5008 009c 0593     		str	r3, [sp, #20]
1236:Modules/Drivers/Comms/CAN/src/can.c ****         break;
 5009              		.loc 5 1236 9
 5010 009e 02E0     		b	.L224
 5011              	.L221:
1237:Modules/Drivers/Comms/CAN/src/can.c ****     default:
1238:Modules/Drivers/Comms/CAN/src/can.c ****         addr = 0;
 5012              		.loc 5 1238 14
 5013 00a0 0023     		movs	r3, #0
 5014 00a2 0593     		str	r3, [sp, #20]
1239:Modules/Drivers/Comms/CAN/src/can.c ****         break;
 5015              		.loc 5 1239 9
 5016 00a4 00BF     		nop
 5017              	.L224:
1240:Modules/Drivers/Comms/CAN/src/can.c ****     }
1241:Modules/Drivers/Comms/CAN/src/can.c ****     
1242:Modules/Drivers/Comms/CAN/src/can.c ****     /* Read frame.*/
1243:Modules/Drivers/Comms/CAN/src/can.c ****     (void)can_lld_data2frame((uint32_t *)addr, frame);
 5018              		.loc 5 1243 11
 5019 00a6 059B     		ldr	r3, [sp, #20]
 5020 00a8 0099     		ldr	r1, [sp]
 5021 00aa 1846     		mov	r0, r3
 5022 00ac FFF7FEFF 		bl	can_lld_data2frame
1244:Modules/Drivers/Comms/CAN/src/can.c **** }
 5023              		.loc 5 1244 1
 5024 00b0 00BF     		nop
 5025 00b2 07B0     		add	sp, sp, #28
 5026              		.cfi_def_cfa_offset 4
 5027              		@ sp needed
 5028 00b4 5DF804FB 		ldr	pc, [sp], #4
 5029              		.cfi_endproc
 5030              	.LFE433:
 5032              		.section	.text.can_lld_receive,"ax",%progbits
 5033              		.align	1
 5034              		.p2align 4,,15
 5035              		.syntax unified
 5036              		.thumb
 5037              		.thumb_func
 5039              	can_lld_receive:
 5040              	.LFB434:
1245:Modules/Drivers/Comms/CAN/src/can.c **** 
1246:Modules/Drivers/Comms/CAN/src/can.c **** /**
1247:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Receives a CAN frame.
1248:Modules/Drivers/Comms/CAN/src/can.c ****  *
1249:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
1250:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] msgbuf    It can be a number X in the range [0:31] to receive
1251:Modules/Drivers/Comms/CAN/src/can.c ****  *                      via the dedicated buffer X, or one of the following
1252:Modules/Drivers/Comms/CAN/src/can.c ****  *                      values:
1253:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_RX_ANY_BUFFER to receive via any dedicated buffer
1254:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_RX_FIFO0      to receive via FIFO 0
1255:Modules/Drivers/Comms/CAN/src/can.c ****  *            @arg @ref CAN_RX_FIFO1      to receive via FIFO 1
1256:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] frame     pointer to frame to be received
1257:Modules/Drivers/Comms/CAN/src/can.c ****  * @return              operation status (true if the frame is correctly
1258:Modules/Drivers/Comms/CAN/src/can.c ****  *                      received, false otherwise).
1259:Modules/Drivers/Comms/CAN/src/can.c ****  *
1260:Modules/Drivers/Comms/CAN/src/can.c ****  * @api
1261:Modules/Drivers/Comms/CAN/src/can.c ****  */
1262:Modules/Drivers/Comms/CAN/src/can.c **** static bool can_lld_receive(can_driver_t *cdp, uint8_t msgbuf, can_frame_t *frame) {
 5041              		.loc 5 1262 84
 5042              		.cfi_startproc
 5043              		@ args = 0, pretend = 0, frame = 24
 5044              		@ frame_needed = 0, uses_anonymous_args = 0
 5045 0000 00B5     		push	{lr}
 5046              		.cfi_def_cfa_offset 4
 5047              		.cfi_offset 14, -4
 5048 0002 87B0     		sub	sp, sp, #28
 5049              		.cfi_def_cfa_offset 32
 5050 0004 0390     		str	r0, [sp, #12]
 5051 0006 0B46     		mov	r3, r1
 5052 0008 0192     		str	r2, [sp, #4]
 5053 000a 8DF80B30 		strb	r3, [sp, #11]
1263:Modules/Drivers/Comms/CAN/src/can.c **** 
1264:Modules/Drivers/Comms/CAN/src/can.c ****     uint32_t i;
1265:Modules/Drivers/Comms/CAN/src/can.c ****     uint8_t rxbuffer = 0xFFU;
 5054              		.loc 5 1265 13
 5055 000e FF23     		movs	r3, #255
 5056 0010 8DF81330 		strb	r3, [sp, #19]
1266:Modules/Drivers/Comms/CAN/src/can.c **** 
1267:Modules/Drivers/Comms/CAN/src/can.c ****     /* Read from FIFO0.*/
1268:Modules/Drivers/Comms/CAN/src/can.c ****     if (msgbuf == CAN_RX_FIFO0) {
 5057              		.loc 5 1268 8
 5058 0014 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
 5059 0018 FE2B     		cmp	r3, #254
 5060 001a 2AD1     		bne	.L226
1269:Modules/Drivers/Comms/CAN/src/can.c ****         if ((cdp->can->RXF0S & FDCAN_RXF0S_F0FL) == 0U) {
 5061              		.loc 5 1269 17
 5062 001c 039B     		ldr	r3, [sp, #12]
 5063 001e 1B68     		ldr	r3, [r3]
 5064              		.loc 5 1269 22
 5065 0020 D3F8A430 		ldr	r3, [r3, #164]
 5066              		.loc 5 1269 30
 5067 0024 03F07F03 		and	r3, r3, #127
 5068              		.loc 5 1269 12
 5069 0028 002B     		cmp	r3, #0
 5070 002a 01D1     		bne	.L227
1270:Modules/Drivers/Comms/CAN/src/can.c ****             return false;
 5071              		.loc 5 1270 20
 5072 002c 0023     		movs	r3, #0
 5073 002e 97E0     		b	.L228
 5074              	.L227:
1271:Modules/Drivers/Comms/CAN/src/can.c ****         }
1272:Modules/Drivers/Comms/CAN/src/can.c ****     
1273:Modules/Drivers/Comms/CAN/src/can.c ****         rxbuffer = (uint8_t)(REG_READ_FIELD(cdp->can->RXF0S, FDCAN_RXF0S_F0GI));
 5075              		.loc 5 1273 30
 5076 0030 039B     		ldr	r3, [sp, #12]
 5077 0032 1B68     		ldr	r3, [r3]
 5078 0034 D3F8A430 		ldr	r3, [r3, #164]
 5079 0038 1B0A     		lsrs	r3, r3, #8
 5080              		.loc 5 1273 20
 5081 003a DBB2     		uxtb	r3, r3
 5082              		.loc 5 1273 18
 5083 003c 03F03F03 		and	r3, r3, #63
 5084 0040 8DF81330 		strb	r3, [sp, #19]
1274:Modules/Drivers/Comms/CAN/src/can.c **** 
1275:Modules/Drivers/Comms/CAN/src/can.c ****         /* Read message from FIFO0.*/
1276:Modules/Drivers/Comms/CAN/src/can.c ****         can_lld_read_buffer(cdp, CAN_RX_MODE_FIFO0, rxbuffer, frame);
 5085              		.loc 5 1276 9
 5086 0044 9DF81320 		ldrb	r2, [sp, #19]	@ zero_extendqisi2
 5087 0048 019B     		ldr	r3, [sp, #4]
 5088 004a 0121     		movs	r1, #1
 5089 004c 0398     		ldr	r0, [sp, #12]
 5090 004e FFF7FEFF 		bl	can_lld_read_buffer
1277:Modules/Drivers/Comms/CAN/src/can.c **** 
1278:Modules/Drivers/Comms/CAN/src/can.c ****         /* Release FIFO0 RX buffer.*/
1279:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->RXF0A, FDCAN_RXF0A_F0AI, rxbuffer);
 5091              		.loc 5 1279 9
 5092 0052 039B     		ldr	r3, [sp, #12]
 5093 0054 1B68     		ldr	r3, [r3]
 5094 0056 D3F8A830 		ldr	r3, [r3, #168]
 5095 005a 23F03F01 		bic	r1, r3, #63
 5096 005e 9DF81330 		ldrb	r3, [sp, #19]	@ zero_extendqisi2
 5097 0062 03F03F02 		and	r2, r3, #63
 5098 0066 039B     		ldr	r3, [sp, #12]
 5099 0068 1B68     		ldr	r3, [r3]
 5100 006a 0A43     		orrs	r2, r2, r1
 5101 006c C3F8A820 		str	r2, [r3, #168]
 5102 0070 75E0     		b	.L229
 5103              	.L226:
1280:Modules/Drivers/Comms/CAN/src/can.c **** 
1281:Modules/Drivers/Comms/CAN/src/can.c ****     /* Read from FIFO1.*/
1282:Modules/Drivers/Comms/CAN/src/can.c ****     } else if (msgbuf == CAN_RX_FIFO1) {
 5104              		.loc 5 1282 15
 5105 0072 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
 5106 0076 FD2B     		cmp	r3, #253
 5107 0078 2AD1     		bne	.L230
1283:Modules/Drivers/Comms/CAN/src/can.c ****         if ((cdp->can->RXF1S & FDCAN_RXF1S_F1FL) == 0U) {
 5108              		.loc 5 1283 17
 5109 007a 039B     		ldr	r3, [sp, #12]
 5110 007c 1B68     		ldr	r3, [r3]
 5111              		.loc 5 1283 22
 5112 007e D3F8B430 		ldr	r3, [r3, #180]
 5113              		.loc 5 1283 30
 5114 0082 03F07F03 		and	r3, r3, #127
 5115              		.loc 5 1283 12
 5116 0086 002B     		cmp	r3, #0
 5117 0088 01D1     		bne	.L231
1284:Modules/Drivers/Comms/CAN/src/can.c ****             return false;
 5118              		.loc 5 1284 20
 5119 008a 0023     		movs	r3, #0
 5120 008c 68E0     		b	.L228
 5121              	.L231:
1285:Modules/Drivers/Comms/CAN/src/can.c ****         }
1286:Modules/Drivers/Comms/CAN/src/can.c ****     
1287:Modules/Drivers/Comms/CAN/src/can.c ****         rxbuffer = (uint8_t)(REG_READ_FIELD(cdp->can->RXF1S, FDCAN_RXF1S_F1GI));
 5122              		.loc 5 1287 30
 5123 008e 039B     		ldr	r3, [sp, #12]
 5124 0090 1B68     		ldr	r3, [r3]
 5125 0092 D3F8B430 		ldr	r3, [r3, #180]
 5126 0096 1B0A     		lsrs	r3, r3, #8
 5127              		.loc 5 1287 20
 5128 0098 DBB2     		uxtb	r3, r3
 5129              		.loc 5 1287 18
 5130 009a 03F03F03 		and	r3, r3, #63
 5131 009e 8DF81330 		strb	r3, [sp, #19]
1288:Modules/Drivers/Comms/CAN/src/can.c **** 
1289:Modules/Drivers/Comms/CAN/src/can.c ****         /* Read message from FIFO1.*/
1290:Modules/Drivers/Comms/CAN/src/can.c ****         can_lld_read_buffer(cdp, CAN_RX_MODE_FIFO1, rxbuffer, frame);
 5132              		.loc 5 1290 9
 5133 00a2 9DF81320 		ldrb	r2, [sp, #19]	@ zero_extendqisi2
 5134 00a6 019B     		ldr	r3, [sp, #4]
 5135 00a8 0221     		movs	r1, #2
 5136 00aa 0398     		ldr	r0, [sp, #12]
 5137 00ac FFF7FEFF 		bl	can_lld_read_buffer
1291:Modules/Drivers/Comms/CAN/src/can.c **** 
1292:Modules/Drivers/Comms/CAN/src/can.c ****         /* Release FIFO1 RX buffer.*/
1293:Modules/Drivers/Comms/CAN/src/can.c ****         REG_SET_FIELD(cdp->can->RXF1A, FDCAN_RXF1A_F1AI, rxbuffer);
 5138              		.loc 5 1293 9
 5139 00b0 039B     		ldr	r3, [sp, #12]
 5140 00b2 1B68     		ldr	r3, [r3]
 5141 00b4 D3F8B830 		ldr	r3, [r3, #184]
 5142 00b8 23F03F01 		bic	r1, r3, #63
 5143 00bc 9DF81330 		ldrb	r3, [sp, #19]	@ zero_extendqisi2
 5144 00c0 03F03F02 		and	r2, r3, #63
 5145 00c4 039B     		ldr	r3, [sp, #12]
 5146 00c6 1B68     		ldr	r3, [r3]
 5147 00c8 0A43     		orrs	r2, r2, r1
 5148 00ca C3F8B820 		str	r2, [r3, #184]
 5149 00ce 46E0     		b	.L229
 5150              	.L230:
1294:Modules/Drivers/Comms/CAN/src/can.c **** 
1295:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
1296:Modules/Drivers/Comms/CAN/src/can.c ****         /* Read from first dedicated RX buffer available.*/
1297:Modules/Drivers/Comms/CAN/src/can.c ****         if (msgbuf == CAN_RX_ANY_BUFFER) {
 5151              		.loc 5 1297 12
 5152 00d0 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
 5153 00d4 FF2B     		cmp	r3, #255
 5154 00d6 1CD1     		bne	.L232
1298:Modules/Drivers/Comms/CAN/src/can.c ****             for (i = 0; i < cdp->rx_buff_num; i++) {
 5155              		.loc 5 1298 20
 5156 00d8 0023     		movs	r3, #0
 5157 00da 0593     		str	r3, [sp, #20]
 5158              		.loc 5 1298 13
 5159 00dc 11E0     		b	.L233
 5160              	.L236:
1299:Modules/Drivers/Comms/CAN/src/can.c ****                 if (((cdp->can->NDAT1) & (1UL << i)) != 0U) {
 5161              		.loc 5 1299 26
 5162 00de 039B     		ldr	r3, [sp, #12]
 5163 00e0 1B68     		ldr	r3, [r3]
 5164              		.loc 5 1299 31
 5165 00e2 D3F89820 		ldr	r2, [r3, #152]
 5166              		.loc 5 1299 54
 5167 00e6 059B     		ldr	r3, [sp, #20]
 5168 00e8 22FA03F3 		lsr	r3, r2, r3
 5169 00ec 03F00103 		and	r3, r3, #1
 5170              		.loc 5 1299 20
 5171 00f0 002B     		cmp	r3, #0
 5172 00f2 03D0     		beq	.L234
1300:Modules/Drivers/Comms/CAN/src/can.c ****                     rxbuffer = (uint8_t)i;
 5173              		.loc 5 1300 30
 5174 00f4 059B     		ldr	r3, [sp, #20]
 5175 00f6 8DF81330 		strb	r3, [sp, #19]
1301:Modules/Drivers/Comms/CAN/src/can.c ****                     break;
 5176              		.loc 5 1301 21
 5177 00fa 1AE0     		b	.L237
 5178              	.L234:
1298:Modules/Drivers/Comms/CAN/src/can.c ****                 if (((cdp->can->NDAT1) & (1UL << i)) != 0U) {
 5179              		.loc 5 1298 48 discriminator 2
 5180 00fc 059B     		ldr	r3, [sp, #20]
 5181 00fe 0133     		adds	r3, r3, #1
 5182 0100 0593     		str	r3, [sp, #20]
 5183              	.L233:
1298:Modules/Drivers/Comms/CAN/src/can.c ****                 if (((cdp->can->NDAT1) & (1UL << i)) != 0U) {
 5184              		.loc 5 1298 32 discriminator 1
 5185 0102 039B     		ldr	r3, [sp, #12]
 5186 0104 93F83839 		ldrb	r3, [r3, #2360]	@ zero_extendqisi2
 5187 0108 1A46     		mov	r2, r3
1298:Modules/Drivers/Comms/CAN/src/can.c ****                 if (((cdp->can->NDAT1) & (1UL << i)) != 0U) {
 5188              		.loc 5 1298 13 discriminator 1
 5189 010a 059B     		ldr	r3, [sp, #20]
 5190 010c 9342     		cmp	r3, r2
 5191 010e E6D3     		bcc	.L236
 5192 0110 0FE0     		b	.L237
 5193              	.L232:
1302:Modules/Drivers/Comms/CAN/src/can.c ****                 }
1303:Modules/Drivers/Comms/CAN/src/can.c ****             }
1304:Modules/Drivers/Comms/CAN/src/can.c ****         } else {
1305:Modules/Drivers/Comms/CAN/src/can.c ****             /* Read from specific RX buffer.*/
1306:Modules/Drivers/Comms/CAN/src/can.c ****             if (((cdp->can->NDAT1) & (1UL << msgbuf)) != 0U) {
 5194              		.loc 5 1306 22
 5195 0112 039B     		ldr	r3, [sp, #12]
 5196 0114 1B68     		ldr	r3, [r3]
 5197              		.loc 5 1306 27
 5198 0116 D3F89820 		ldr	r2, [r3, #152]
 5199              		.loc 5 1306 55
 5200 011a 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
 5201 011e 22FA03F3 		lsr	r3, r2, r3
 5202 0122 03F00103 		and	r3, r3, #1
 5203              		.loc 5 1306 16
 5204 0126 002B     		cmp	r3, #0
 5205 0128 03D0     		beq	.L237
1307:Modules/Drivers/Comms/CAN/src/can.c ****                 rxbuffer = (uint8_t)msgbuf;
 5206              		.loc 5 1307 26
 5207 012a 9DF80B30 		ldrb	r3, [sp, #11]
 5208 012e 8DF81330 		strb	r3, [sp, #19]
 5209              	.L237:
1308:Modules/Drivers/Comms/CAN/src/can.c ****             }
1309:Modules/Drivers/Comms/CAN/src/can.c ****         }
1310:Modules/Drivers/Comms/CAN/src/can.c ****         /* If RX buffer value is not assigned, no RX buffer available.*/
1311:Modules/Drivers/Comms/CAN/src/can.c ****         if (rxbuffer == 0xFFU) {
 5210              		.loc 5 1311 12
 5211 0132 9DF81330 		ldrb	r3, [sp, #19]	@ zero_extendqisi2
 5212 0136 FF2B     		cmp	r3, #255
 5213 0138 01D1     		bne	.L238
1312:Modules/Drivers/Comms/CAN/src/can.c ****             return false;
 5214              		.loc 5 1312 20
 5215 013a 0023     		movs	r3, #0
 5216 013c 10E0     		b	.L228
 5217              	.L238:
1313:Modules/Drivers/Comms/CAN/src/can.c ****         } else {
1314:Modules/Drivers/Comms/CAN/src/can.c ****             /* Read Message.*/
1315:Modules/Drivers/Comms/CAN/src/can.c ****             can_lld_read_buffer(cdp, CAN_RX_MODE_DEDICATED_BUFF, rxbuffer, frame);
 5218              		.loc 5 1315 13
 5219 013e 9DF81320 		ldrb	r2, [sp, #19]	@ zero_extendqisi2
 5220 0142 019B     		ldr	r3, [sp, #4]
 5221 0144 0021     		movs	r1, #0
 5222 0146 0398     		ldr	r0, [sp, #12]
 5223 0148 FFF7FEFF 		bl	can_lld_read_buffer
1316:Modules/Drivers/Comms/CAN/src/can.c **** 
1317:Modules/Drivers/Comms/CAN/src/can.c ****             /* Release RX buffer.*/
1318:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->can->NDAT1 = (1UL << rxbuffer);
 5224              		.loc 5 1318 36
 5225 014c 9DF81320 		ldrb	r2, [sp, #19]	@ zero_extendqisi2
 5226              		.loc 5 1318 16
 5227 0150 039B     		ldr	r3, [sp, #12]
 5228 0152 1B68     		ldr	r3, [r3]
 5229              		.loc 5 1318 36
 5230 0154 0121     		movs	r1, #1
 5231 0156 01FA02F2 		lsl	r2, r1, r2
 5232              		.loc 5 1318 29
 5233 015a C3F89820 		str	r2, [r3, #152]
 5234              	.L229:
1319:Modules/Drivers/Comms/CAN/src/can.c ****         }
1320:Modules/Drivers/Comms/CAN/src/can.c ****     }
1321:Modules/Drivers/Comms/CAN/src/can.c **** 
1322:Modules/Drivers/Comms/CAN/src/can.c ****     return true;
 5235              		.loc 5 1322 12
 5236 015e 0123     		movs	r3, #1
 5237              	.L228:
1323:Modules/Drivers/Comms/CAN/src/can.c **** }
 5238              		.loc 5 1323 1
 5239 0160 1846     		mov	r0, r3
 5240 0162 07B0     		add	sp, sp, #28
 5241              		.cfi_def_cfa_offset 4
 5242              		@ sp needed
 5243 0164 5DF804FB 		ldr	pc, [sp], #4
 5244              		.cfi_endproc
 5245              	.LFE434:
 5247              		.section	.text.can_lld_version,"ax",%progbits
 5248              		.align	1
 5249              		.p2align 4,,15
 5250              		.syntax unified
 5251              		.thumb
 5252              		.thumb_func
 5254              	can_lld_version:
 5255              	.LFB435:
1324:Modules/Drivers/Comms/CAN/src/can.c **** 
1325:Modules/Drivers/Comms/CAN/src/can.c **** /**
1326:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Returns CAN version.
1327:Modules/Drivers/Comms/CAN/src/can.c ****  *
1328:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[in] cdp       pointer to an @p can_driver_t structure
1329:Modules/Drivers/Comms/CAN/src/can.c ****  * @return              CAN version.
1330:Modules/Drivers/Comms/CAN/src/can.c ****  *
1331:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
1332:Modules/Drivers/Comms/CAN/src/can.c ****  */
1333:Modules/Drivers/Comms/CAN/src/can.c **** static uint16_t can_lld_version(can_driver_t *cdp) {
 5256              		.loc 5 1333 52
 5257              		.cfi_startproc
 5258              		@ args = 0, pretend = 0, frame = 8
 5259              		@ frame_needed = 0, uses_anonymous_args = 0
 5260              		@ link register save eliminated.
 5261 0000 82B0     		sub	sp, sp, #8
 5262              		.cfi_def_cfa_offset 8
 5263 0002 0190     		str	r0, [sp, #4]
1334:Modules/Drivers/Comms/CAN/src/can.c **** 
1335:Modules/Drivers/Comms/CAN/src/can.c ****     /* Return (VER | STEP | SUBSTEP) e.g. 0x330 for MCAN 3.3.0 */
1336:Modules/Drivers/Comms/CAN/src/can.c ****     return (uint16_t)(cdp->can->CREL >> FDCAN_TSU_CREL_SUBSTEP_Pos);
 5264              		.loc 5 1336 26
 5265 0004 019B     		ldr	r3, [sp, #4]
 5266 0006 1B68     		ldr	r3, [r3]
 5267              		.loc 5 1336 31
 5268 0008 1B68     		ldr	r3, [r3]
 5269              		.loc 5 1336 38
 5270 000a 1B0D     		lsrs	r3, r3, #20
 5271              		.loc 5 1336 12
 5272 000c 9BB2     		uxth	r3, r3
1337:Modules/Drivers/Comms/CAN/src/can.c **** }
 5273              		.loc 5 1337 1
 5274 000e 1846     		mov	r0, r3
 5275 0010 02B0     		add	sp, sp, #8
 5276              		.cfi_def_cfa_offset 0
 5277              		@ sp needed
 5278 0012 7047     		bx	lr
 5279              		.cfi_endproc
 5280              	.LFE435:
 5282              		.section	.text.can_reset_paramters,"ax",%progbits
 5283              		.align	1
 5284              		.p2align 4,,15
 5285              		.syntax unified
 5286              		.thumb
 5287              		.thumb_func
 5289              	can_reset_paramters:
 5290              	.LFB436:
1338:Modules/Drivers/Comms/CAN/src/can.c **** 
1339:Modules/Drivers/Comms/CAN/src/can.c **** /**
1340:Modules/Drivers/Comms/CAN/src/can.c ****  * @brief   Resets CAN parameters.
1341:Modules/Drivers/Comms/CAN/src/can.c ****  *
1342:Modules/Drivers/Comms/CAN/src/can.c ****  * @param[out] cdp      pointer to an @p can_driver_t structure
1343:Modules/Drivers/Comms/CAN/src/can.c ****  *
1344:Modules/Drivers/Comms/CAN/src/can.c ****  * @notapi
1345:Modules/Drivers/Comms/CAN/src/can.c ****  */
1346:Modules/Drivers/Comms/CAN/src/can.c **** static void can_reset_paramters(can_driver_t *cdp) {
 5291              		.loc 5 1346 52
 5292              		.cfi_startproc
 5293              		@ args = 0, pretend = 0, frame = 16
 5294              		@ frame_needed = 0, uses_anonymous_args = 0
 5295 0000 00B5     		push	{lr}
 5296              		.cfi_def_cfa_offset 4
 5297              		.cfi_offset 14, -4
 5298 0002 85B0     		sub	sp, sp, #20
 5299              		.cfi_def_cfa_offset 24
 5300 0004 0190     		str	r0, [sp, #4]
1347:Modules/Drivers/Comms/CAN/src/can.c **** 
1348:Modules/Drivers/Comms/CAN/src/can.c ****     uint8_t i;
1349:Modules/Drivers/Comms/CAN/src/can.c **** 
1350:Modules/Drivers/Comms/CAN/src/can.c ****     /* Set all driver configuration parameters to default values.*/
1351:Modules/Drivers/Comms/CAN/src/can.c **** 
1352:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->prio                   = IRQ_MIN_PRIORITY;
 5301              		.loc 5 1352 33
 5302 0006 019B     		ldr	r3, [sp, #4]
 5303 0008 0F22     		movs	r2, #15
 5304 000a 9A60     		str	r2, [r3, #8]
1353:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->irq_line               = CAN_IRQ_LINE0;
 5305              		.loc 5 1353 33
 5306 000c 019B     		ldr	r3, [sp, #4]
 5307 000e 0022     		movs	r2, #0
 5308 0010 1A73     		strb	r2, [r3, #12]
1354:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->irq_mask               = CAN_IRQ_ALL_DISABLED;
 5309              		.loc 5 1354 33
 5310 0012 019B     		ldr	r3, [sp, #4]
 5311 0014 0022     		movs	r2, #0
 5312 0016 1A61     		str	r2, [r3, #16]
1355:Modules/Drivers/Comms/CAN/src/can.c ****     /* Set shared RAM start addredd and size to the default values.*/
1356:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->ram_start              = can_dev_get_ram_start(cdp);
 5313              		.loc 5 1356 35
 5314 0018 0198     		ldr	r0, [sp, #4]
 5315 001a FFF7FEFF 		bl	can_dev_get_ram_start
 5316 001e 0246     		mov	r2, r0
 5317              		.loc 5 1356 33
 5318 0020 019B     		ldr	r3, [sp, #4]
 5319 0022 5A61     		str	r2, [r3, #20]
1357:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->ram_size               = can_dev_get_ram_size(cdp);
 5320              		.loc 5 1357 35
 5321 0024 0198     		ldr	r0, [sp, #4]
 5322 0026 FFF7FEFF 		bl	can_dev_get_ram_size
 5323 002a 0246     		mov	r2, r0
 5324              		.loc 5 1357 33
 5325 002c 019B     		ldr	r3, [sp, #4]
 5326 002e 9A61     		str	r2, [r3, #24]
1358:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->lb_mode                = CAN_NO_LOOPBACK;
 5327              		.loc 5 1358 33
 5328 0030 019B     		ldr	r3, [sp, #4]
 5329 0032 0022     		movs	r2, #0
 5330 0034 1A77     		strb	r2, [r3, #28]
1359:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->is_fd_mode             = false;
 5331              		.loc 5 1359 33
 5332 0036 019B     		ldr	r3, [sp, #4]
 5333 0038 0022     		movs	r2, #0
 5334 003a 5A77     		strb	r2, [r3, #29]
1360:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->is_fd_brs_mode         = false;
 5335              		.loc 5 1360 33
 5336 003c 019B     		ldr	r3, [sp, #4]
 5337 003e 0022     		movs	r2, #0
 5338 0040 9A77     		strb	r2, [r3, #30]
1361:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->nbtp.nbrp              = 0U;
 5339              		.loc 5 1361 33
 5340 0042 019B     		ldr	r3, [sp, #4]
 5341 0044 0022     		movs	r2, #0
 5342 0046 1A84     		strh	r2, [r3, #32]	@ movhi
1362:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->nbtp.ntseg1            = 0U;
 5343              		.loc 5 1362 33
 5344 0048 019B     		ldr	r3, [sp, #4]
 5345 004a 0022     		movs	r2, #0
 5346 004c 83F82220 		strb	r2, [r3, #34]
1363:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->nbtp.ntseg2            = 0U;
 5347              		.loc 5 1363 33
 5348 0050 019B     		ldr	r3, [sp, #4]
 5349 0052 0022     		movs	r2, #0
 5350 0054 83F82320 		strb	r2, [r3, #35]
1364:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->nbtp.nsjw              = 0U;
 5351              		.loc 5 1364 33
 5352 0058 019B     		ldr	r3, [sp, #4]
 5353 005a 0022     		movs	r2, #0
 5354 005c 83F82420 		strb	r2, [r3, #36]
1365:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->dbtp.dbrp              = 0U;
 5355              		.loc 5 1365 33
 5356 0060 019B     		ldr	r3, [sp, #4]
 5357 0062 0022     		movs	r2, #0
 5358 0064 83F82620 		strb	r2, [r3, #38]
1366:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->dbtp.dtseg1            = 10U;
 5359              		.loc 5 1366 33
 5360 0068 019B     		ldr	r3, [sp, #4]
 5361 006a 0A22     		movs	r2, #10
 5362 006c 83F82720 		strb	r2, [r3, #39]
1367:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->dbtp.dtseg2            = 3U;
 5363              		.loc 5 1367 33
 5364 0070 019B     		ldr	r3, [sp, #4]
 5365 0072 0322     		movs	r2, #3
 5366 0074 83F82820 		strb	r2, [r3, #40]
1368:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->dbtp.dsjw              = 3U;
 5367              		.loc 5 1368 33
 5368 0078 019B     		ldr	r3, [sp, #4]
 5369 007a 0322     		movs	r2, #3
 5370 007c 83F82920 		strb	r2, [r3, #41]
1369:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->tdc.is_tdc_en          = false;
 5371              		.loc 5 1369 33
 5372 0080 019B     		ldr	r3, [sp, #4]
 5373 0082 0022     		movs	r2, #0
 5374 0084 83F82A20 		strb	r2, [r3, #42]
1370:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->tdc.tdco               = 0U;
 5375              		.loc 5 1370 33
 5376 0088 019B     		ldr	r3, [sp, #4]
 5377 008a 0022     		movs	r2, #0
 5378 008c 83F82B20 		strb	r2, [r3, #43]
1371:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->tdc.tdcf               = 0U;
 5379              		.loc 5 1371 33
 5380 0090 019B     		ldr	r3, [sp, #4]
 5381 0092 0022     		movs	r2, #0
 5382 0094 83F82C20 		strb	r2, [r3, #44]
1372:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->datasize               = CAN_DATASIZE_8BYTE;
 5383              		.loc 5 1372 33
 5384 0098 019B     		ldr	r3, [sp, #4]
 5385 009a 0822     		movs	r2, #8
 5386 009c 83F82D20 		strb	r2, [r3, #45]
1373:Modules/Drivers/Comms/CAN/src/can.c ****     for (i = 0U; i < CAN_SUB_MAX_STD_FILTERS; i++) {
 5387              		.loc 5 1373 12
 5388 00a0 0023     		movs	r3, #0
 5389 00a2 8DF80F30 		strb	r3, [sp, #15]
 5390              		.loc 5 1373 5
 5391 00a6 30E0     		b	.L242
 5392              	.L243:
1374:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->std_filter[i].FID1 = 0U;
 5393              		.loc 5 1374 27 discriminator 3
 5394 00a8 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 5395              		.loc 5 1374 33 discriminator 3
 5396 00ac 0199     		ldr	r1, [sp, #4]
 5397 00ae 1346     		mov	r3, r2
 5398 00b0 5B00     		lsls	r3, r3, #1
 5399 00b2 1344     		add	r3, r3, r2
 5400 00b4 9B00     		lsls	r3, r3, #2
 5401 00b6 0B44     		add	r3, r3, r1
 5402 00b8 3033     		adds	r3, r3, #48
 5403 00ba 0022     		movs	r2, #0
 5404 00bc 1A60     		str	r2, [r3]
1375:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->std_filter[i].FID2 = 0U;
 5405              		.loc 5 1375 27 discriminator 3
 5406 00be 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 5407              		.loc 5 1375 33 discriminator 3
 5408 00c2 0199     		ldr	r1, [sp, #4]
 5409 00c4 1346     		mov	r3, r2
 5410 00c6 5B00     		lsls	r3, r3, #1
 5411 00c8 1344     		add	r3, r3, r2
 5412 00ca 9B00     		lsls	r3, r3, #2
 5413 00cc 0B44     		add	r3, r3, r1
 5414 00ce 3433     		adds	r3, r3, #52
 5415 00d0 0022     		movs	r2, #0
 5416 00d2 1A60     		str	r2, [r3]
1376:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->std_filter[i].FT   = CAN_FILTER_RANGE;
 5417              		.loc 5 1376 27 discriminator 3
 5418 00d4 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 5419              		.loc 5 1376 33 discriminator 3
 5420 00d8 0199     		ldr	r1, [sp, #4]
 5421 00da 1346     		mov	r3, r2
 5422 00dc 5B00     		lsls	r3, r3, #1
 5423 00de 1344     		add	r3, r3, r2
 5424 00e0 9B00     		lsls	r3, r3, #2
 5425 00e2 0B44     		add	r3, r3, r1
 5426 00e4 3833     		adds	r3, r3, #56
 5427 00e6 0022     		movs	r2, #0
 5428 00e8 1A70     		strb	r2, [r3]
1377:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->std_filter[i].FEC  = CAN_FEC_DIS;
 5429              		.loc 5 1377 27 discriminator 3
 5430 00ea 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 5431              		.loc 5 1377 33 discriminator 3
 5432 00ee 0199     		ldr	r1, [sp, #4]
 5433 00f0 1346     		mov	r3, r2
 5434 00f2 5B00     		lsls	r3, r3, #1
 5435 00f4 1344     		add	r3, r3, r2
 5436 00f6 9B00     		lsls	r3, r3, #2
 5437 00f8 0B44     		add	r3, r3, r1
 5438 00fa 3933     		adds	r3, r3, #57
 5439 00fc 0022     		movs	r2, #0
 5440 00fe 1A70     		strb	r2, [r3]
1373:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->std_filter[i].FID1 = 0U;
 5441              		.loc 5 1373 48 discriminator 3
 5442 0100 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 5443 0104 0133     		adds	r3, r3, #1
 5444 0106 8DF80F30 		strb	r3, [sp, #15]
 5445              	.L242:
1373:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->std_filter[i].FID1 = 0U;
 5446              		.loc 5 1373 20 discriminator 1
 5447 010a 9DF90F30 		ldrsb	r3, [sp, #15]
1373:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->std_filter[i].FID1 = 0U;
 5448              		.loc 5 1373 5 discriminator 1
 5449 010e 002B     		cmp	r3, #0
 5450 0110 CADA     		bge	.L243
1378:Modules/Drivers/Comms/CAN/src/can.c ****     }
1379:Modules/Drivers/Comms/CAN/src/can.c ****     for (i = 0U; i < CAN_SUB_MAX_XTD_FILTERS; i++) {
 5451              		.loc 5 1379 12
 5452 0112 0023     		movs	r3, #0
 5453 0114 8DF80F30 		strb	r3, [sp, #15]
 5454              		.loc 5 1379 5
 5455 0118 34E0     		b	.L244
 5456              	.L245:
1380:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->xtd_filter[i].FID1 = 0U;
 5457              		.loc 5 1380 27 discriminator 3
 5458 011a 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 5459              		.loc 5 1380 33 discriminator 3
 5460 011e 0199     		ldr	r1, [sp, #4]
 5461 0120 1346     		mov	r3, r2
 5462 0122 5B00     		lsls	r3, r3, #1
 5463 0124 1344     		add	r3, r3, r2
 5464 0126 9B00     		lsls	r3, r3, #2
 5465 0128 0B44     		add	r3, r3, r1
 5466 012a 03F5C663 		add	r3, r3, #1584
 5467 012e 0022     		movs	r2, #0
 5468 0130 1A60     		str	r2, [r3]
1381:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->xtd_filter[i].FID2 = 0U;
 5469              		.loc 5 1381 27 discriminator 3
 5470 0132 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 5471              		.loc 5 1381 33 discriminator 3
 5472 0136 0199     		ldr	r1, [sp, #4]
 5473 0138 1346     		mov	r3, r2
 5474 013a 5B00     		lsls	r3, r3, #1
 5475 013c 1344     		add	r3, r3, r2
 5476 013e 9B00     		lsls	r3, r3, #2
 5477 0140 0B44     		add	r3, r3, r1
 5478 0142 03F23463 		addw	r3, r3, #1588
 5479 0146 0022     		movs	r2, #0
 5480 0148 1A60     		str	r2, [r3]
1382:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->xtd_filter[i].FT   = CAN_FILTER_RANGE;
 5481              		.loc 5 1382 27 discriminator 3
 5482 014a 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 5483              		.loc 5 1382 33 discriminator 3
 5484 014e 0199     		ldr	r1, [sp, #4]
 5485 0150 1346     		mov	r3, r2
 5486 0152 5B00     		lsls	r3, r3, #1
 5487 0154 1344     		add	r3, r3, r2
 5488 0156 9B00     		lsls	r3, r3, #2
 5489 0158 0B44     		add	r3, r3, r1
 5490 015a 03F5C763 		add	r3, r3, #1592
 5491 015e 0022     		movs	r2, #0
 5492 0160 1A70     		strb	r2, [r3]
1383:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->xtd_filter[i].FEC  = CAN_FEC_DIS;
 5493              		.loc 5 1383 27 discriminator 3
 5494 0162 9DF80F20 		ldrb	r2, [sp, #15]	@ zero_extendqisi2
 5495              		.loc 5 1383 33 discriminator 3
 5496 0166 0199     		ldr	r1, [sp, #4]
 5497 0168 1346     		mov	r3, r2
 5498 016a 5B00     		lsls	r3, r3, #1
 5499 016c 1344     		add	r3, r3, r2
 5500 016e 9B00     		lsls	r3, r3, #2
 5501 0170 0B44     		add	r3, r3, r1
 5502 0172 03F23963 		addw	r3, r3, #1593
 5503 0176 0022     		movs	r2, #0
 5504 0178 1A70     		strb	r2, [r3]
1379:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->xtd_filter[i].FID1 = 0U;
 5505              		.loc 5 1379 48 discriminator 3
 5506 017a 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 5507 017e 0133     		adds	r3, r3, #1
 5508 0180 8DF80F30 		strb	r3, [sp, #15]
 5509              	.L244:
1379:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->xtd_filter[i].FID1 = 0U;
 5510              		.loc 5 1379 5 discriminator 1
 5511 0184 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
 5512 0188 3F2B     		cmp	r3, #63
 5513 018a C6D9     		bls	.L245
1384:Modules/Drivers/Comms/CAN/src/can.c ****     }
1385:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->std_filter_num         = 0U;
 5514              		.loc 5 1385 33
 5515 018c 019B     		ldr	r3, [sp, #4]
 5516 018e 0022     		movs	r2, #0
 5517 0190 C3F83029 		str	r2, [r3, #2352]
1386:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->xtd_filter_num         = 0U;
 5518              		.loc 5 1386 33
 5519 0194 019B     		ldr	r3, [sp, #4]
 5520 0196 0022     		movs	r2, #0
 5521 0198 C3F83429 		str	r2, [r3, #2356]
1387:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->rx_buff_num            = 0U;
 5522              		.loc 5 1387 33
 5523 019c 019B     		ldr	r3, [sp, #4]
 5524 019e 0022     		movs	r2, #0
 5525 01a0 83F83829 		strb	r2, [r3, #2360]
1388:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->tx_buff_num            = 0U;
 5526              		.loc 5 1388 33
 5527 01a4 019B     		ldr	r3, [sp, #4]
 5528 01a6 0022     		movs	r2, #0
 5529 01a8 83F83929 		strb	r2, [r3, #2361]
1389:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->rx_fifo0_num           = 0U;
 5530              		.loc 5 1389 33
 5531 01ac 019B     		ldr	r3, [sp, #4]
 5532 01ae 0022     		movs	r2, #0
 5533 01b0 83F83A29 		strb	r2, [r3, #2362]
1390:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->rx_fifo1_num           = 0U;
 5534              		.loc 5 1390 33
 5535 01b4 019B     		ldr	r3, [sp, #4]
 5536 01b6 0022     		movs	r2, #0
 5537 01b8 83F83B29 		strb	r2, [r3, #2363]
1391:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->tx_fifoq_num           = 0U;
 5538              		.loc 5 1391 33
 5539 01bc 019B     		ldr	r3, [sp, #4]
 5540 01be 0022     		movs	r2, #0
 5541 01c0 83F83C29 		strb	r2, [r3, #2364]
1392:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->is_rx_polling_mode     = true;
 5542              		.loc 5 1392 33
 5543 01c4 019B     		ldr	r3, [sp, #4]
 5544 01c6 0122     		movs	r2, #1
 5545 01c8 83F83D29 		strb	r2, [r3, #2365]
1393:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->tx_mode                = CAN_TX_MODE_DEDICATED_BUFF;
 5546              		.loc 5 1393 33
 5547 01cc 019B     		ldr	r3, [sp, #4]
 5548 01ce 0022     		movs	r2, #0
 5549 01d0 83F83E29 		strb	r2, [r3, #2366]
1394:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->is_dmu_mode            = false;
 5550              		.loc 5 1394 33
 5551 01d4 019B     		ldr	r3, [sp, #4]
 5552 01d6 0022     		movs	r2, #0
 5553 01d8 83F83F29 		strb	r2, [r3, #2367]
1395:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->dma_conf               = NULL;
 5554              		.loc 5 1395 33
 5555 01dc 019B     		ldr	r3, [sp, #4]
 5556 01de 0022     		movs	r2, #0
 5557 01e0 C3F84029 		str	r2, [r3, #2368]
1396:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->dma_rx0_descriptor     = NULL;
 5558              		.loc 5 1396 33
 5559 01e4 019B     		ldr	r3, [sp, #4]
 5560 01e6 0022     		movs	r2, #0
 5561 01e8 C3F84429 		str	r2, [r3, #2372]
1397:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->dma_rx1_descriptor     = NULL;
 5562              		.loc 5 1397 33
 5563 01ec 019B     		ldr	r3, [sp, #4]
 5564 01ee 0022     		movs	r2, #0
 5565 01f0 C3F84829 		str	r2, [r3, #2376]
1398:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->dma_tx_descriptor      = NULL;
 5566              		.loc 5 1398 33
 5567 01f4 019B     		ldr	r3, [sp, #4]
 5568 01f6 0022     		movs	r2, #0
 5569 01f8 C3F84C29 		str	r2, [r3, #2380]
1399:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->cb                     = NULL;
 5570              		.loc 5 1399 33
 5571 01fc 019B     		ldr	r3, [sp, #4]
 5572 01fe 0022     		movs	r2, #0
 5573 0200 C3F85029 		str	r2, [r3, #2384]
1400:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->err_cb                 = NULL;
 5574              		.loc 5 1400 33
 5575 0204 019B     		ldr	r3, [sp, #4]
 5576 0206 0022     		movs	r2, #0
 5577 0208 C3F85429 		str	r2, [r3, #2388]
1401:Modules/Drivers/Comms/CAN/src/can.c **** }
 5578              		.loc 5 1401 1
 5579 020c 00BF     		nop
 5580 020e 05B0     		add	sp, sp, #20
 5581              		.cfi_def_cfa_offset 4
 5582              		@ sp needed
 5583 0210 5DF804FB 		ldr	pc, [sp], #4
 5584              		.cfi_endproc
 5585              	.LFE436:
 5587              		.section	.text.can_init,"ax",%progbits
 5588              		.align	1
 5589              		.p2align 4,,15
 5590              		.global	can_init
 5591              		.syntax unified
 5592              		.thumb
 5593              		.thumb_func
 5595              	can_init:
 5596              	.LFB437:
1402:Modules/Drivers/Comms/CAN/src/can.c **** 
1403:Modules/Drivers/Comms/CAN/src/can.c **** /*===========================================================================*/
1404:Modules/Drivers/Comms/CAN/src/can.c **** /* Module exported functions.                                                */
1405:Modules/Drivers/Comms/CAN/src/can.c **** /*===========================================================================*/
1406:Modules/Drivers/Comms/CAN/src/can.c **** 
1407:Modules/Drivers/Comms/CAN/src/can.c **** void can_init(can_driver_t *cdp) {
 5597              		.loc 5 1407 34
 5598              		.cfi_startproc
 5599              		@ args = 0, pretend = 0, frame = 8
 5600              		@ frame_needed = 0, uses_anonymous_args = 0
 5601 0000 00B5     		push	{lr}
 5602              		.cfi_def_cfa_offset 4
 5603              		.cfi_offset 14, -4
 5604 0002 83B0     		sub	sp, sp, #12
 5605              		.cfi_def_cfa_offset 16
 5606 0004 0190     		str	r0, [sp, #4]
1408:Modules/Drivers/Comms/CAN/src/can.c **** 
1409:Modules/Drivers/Comms/CAN/src/can.c ****     /* Set pointer to CAN register block.*/
1410:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->can   = can_dev_get_reg_ptr(cdp);
 5607              		.loc 5 1410 18
 5608 0006 0198     		ldr	r0, [sp, #4]
 5609 0008 FFF7FEFF 		bl	can_dev_get_reg_ptr
 5610 000c 0246     		mov	r2, r0
 5611              		.loc 5 1410 16
 5612 000e 019B     		ldr	r3, [sp, #4]
 5613 0010 1A60     		str	r2, [r3]
1411:Modules/Drivers/Comms/CAN/src/can.c ****     /* Set CAN clock value based on clocktree configuration.*/
1412:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->clock = can_dev_get_clock(cdp);
 5614              		.loc 5 1412 18
 5615 0012 0198     		ldr	r0, [sp, #4]
 5616 0014 FFF7FEFF 		bl	can_dev_get_clock
 5617 0018 0246     		mov	r2, r0
 5618              		.loc 5 1412 16
 5619 001a 019B     		ldr	r3, [sp, #4]
 5620 001c 5A60     		str	r2, [r3, #4]
1413:Modules/Drivers/Comms/CAN/src/can.c **** 
1414:Modules/Drivers/Comms/CAN/src/can.c ****     /* Reset CAN parameters.*/
1415:Modules/Drivers/Comms/CAN/src/can.c ****     can_reset_paramters(cdp);
 5621              		.loc 5 1415 5
 5622 001e 0198     		ldr	r0, [sp, #4]
 5623 0020 FFF7FEFF 		bl	can_reset_paramters
1416:Modules/Drivers/Comms/CAN/src/can.c **** }
 5624              		.loc 5 1416 1
 5625 0024 00BF     		nop
 5626 0026 03B0     		add	sp, sp, #12
 5627              		.cfi_def_cfa_offset 4
 5628              		@ sp needed
 5629 0028 5DF804FB 		ldr	pc, [sp], #4
 5630              		.cfi_endproc
 5631              	.LFE437:
 5633              		.section	.text.can_set_prio,"ax",%progbits
 5634              		.align	1
 5635              		.p2align 4,,15
 5636              		.global	can_set_prio
 5637              		.syntax unified
 5638              		.thumb
 5639              		.thumb_func
 5641              	can_set_prio:
 5642              	.LFB438:
1417:Modules/Drivers/Comms/CAN/src/can.c **** 
1418:Modules/Drivers/Comms/CAN/src/can.c **** uint32_t can_set_prio(can_driver_t *cdp, uint32_t prio) {
 5643              		.loc 5 1418 57
 5644              		.cfi_startproc
 5645              		@ args = 0, pretend = 0, frame = 16
 5646              		@ frame_needed = 0, uses_anonymous_args = 0
 5647              		@ link register save eliminated.
 5648 0000 84B0     		sub	sp, sp, #16
 5649              		.cfi_def_cfa_offset 16
 5650 0002 0190     		str	r0, [sp, #4]
 5651 0004 0091     		str	r1, [sp]
1419:Modules/Drivers/Comms/CAN/src/can.c **** 
1420:Modules/Drivers/Comms/CAN/src/can.c ****     uint32_t prev_prio;
1421:Modules/Drivers/Comms/CAN/src/can.c **** 
1422:Modules/Drivers/Comms/CAN/src/can.c ****     prev_prio = cdp->prio;
 5652              		.loc 5 1422 15
 5653 0006 019B     		ldr	r3, [sp, #4]
 5654 0008 9B68     		ldr	r3, [r3, #8]
 5655 000a 0393     		str	r3, [sp, #12]
1423:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->prio = prio;
 5656              		.loc 5 1423 15
 5657 000c 019B     		ldr	r3, [sp, #4]
 5658 000e 009A     		ldr	r2, [sp]
 5659 0010 9A60     		str	r2, [r3, #8]
1424:Modules/Drivers/Comms/CAN/src/can.c **** 
1425:Modules/Drivers/Comms/CAN/src/can.c ****     return prev_prio;
 5660              		.loc 5 1425 12
 5661 0012 039B     		ldr	r3, [sp, #12]
1426:Modules/Drivers/Comms/CAN/src/can.c **** }
 5662              		.loc 5 1426 1
 5663 0014 1846     		mov	r0, r3
 5664 0016 04B0     		add	sp, sp, #16
 5665              		.cfi_def_cfa_offset 0
 5666              		@ sp needed
 5667 0018 7047     		bx	lr
 5668              		.cfi_endproc
 5669              	.LFE438:
 5671 001a 00BF     		.section	.text.can_set_irq_line,"ax",%progbits
 5672              		.align	1
 5673              		.p2align 4,,15
 5674              		.global	can_set_irq_line
 5675              		.syntax unified
 5676              		.thumb
 5677              		.thumb_func
 5679              	can_set_irq_line:
 5680              	.LFB439:
1427:Modules/Drivers/Comms/CAN/src/can.c **** 
1428:Modules/Drivers/Comms/CAN/src/can.c **** can_irq_line_t can_set_irq_line(can_driver_t *cdp, can_irq_line_t irq_line) {
 5681              		.loc 5 1428 77
 5682              		.cfi_startproc
 5683              		@ args = 0, pretend = 0, frame = 16
 5684              		@ frame_needed = 0, uses_anonymous_args = 0
 5685              		@ link register save eliminated.
 5686 0000 84B0     		sub	sp, sp, #16
 5687              		.cfi_def_cfa_offset 16
 5688 0002 0190     		str	r0, [sp, #4]
 5689 0004 0B46     		mov	r3, r1
 5690 0006 8DF80330 		strb	r3, [sp, #3]
1429:Modules/Drivers/Comms/CAN/src/can.c **** 
1430:Modules/Drivers/Comms/CAN/src/can.c ****     can_irq_line_t prev_irq_line;
1431:Modules/Drivers/Comms/CAN/src/can.c **** 
1432:Modules/Drivers/Comms/CAN/src/can.c ****     prev_irq_line = cdp->irq_line;
 5691              		.loc 5 1432 19
 5692 000a 019B     		ldr	r3, [sp, #4]
 5693 000c 1B7B     		ldrb	r3, [r3, #12]
 5694 000e 8DF80F30 		strb	r3, [sp, #15]
1433:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->irq_line = irq_line;
 5695              		.loc 5 1433 19
 5696 0012 019B     		ldr	r3, [sp, #4]
 5697 0014 9DF80320 		ldrb	r2, [sp, #3]
 5698 0018 1A73     		strb	r2, [r3, #12]
1434:Modules/Drivers/Comms/CAN/src/can.c **** 
1435:Modules/Drivers/Comms/CAN/src/can.c ****     return prev_irq_line;
 5699              		.loc 5 1435 12
 5700 001a 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
1436:Modules/Drivers/Comms/CAN/src/can.c **** }
 5701              		.loc 5 1436 1
 5702 001e 1846     		mov	r0, r3
 5703 0020 04B0     		add	sp, sp, #16
 5704              		.cfi_def_cfa_offset 0
 5705              		@ sp needed
 5706 0022 7047     		bx	lr
 5707              		.cfi_endproc
 5708              	.LFE439:
 5710              		.section	.text.can_set_irq_mask,"ax",%progbits
 5711              		.align	1
 5712              		.p2align 4,,15
 5713              		.global	can_set_irq_mask
 5714              		.syntax unified
 5715              		.thumb
 5716              		.thumb_func
 5718              	can_set_irq_mask:
 5719              	.LFB440:
1437:Modules/Drivers/Comms/CAN/src/can.c **** 
1438:Modules/Drivers/Comms/CAN/src/can.c **** uint32_t can_set_irq_mask(can_driver_t *cdp, uint32_t irq_mask) {
 5720              		.loc 5 1438 65
 5721              		.cfi_startproc
 5722              		@ args = 0, pretend = 0, frame = 16
 5723              		@ frame_needed = 0, uses_anonymous_args = 0
 5724              		@ link register save eliminated.
 5725 0000 84B0     		sub	sp, sp, #16
 5726              		.cfi_def_cfa_offset 16
 5727 0002 0190     		str	r0, [sp, #4]
 5728 0004 0091     		str	r1, [sp]
1439:Modules/Drivers/Comms/CAN/src/can.c **** 
1440:Modules/Drivers/Comms/CAN/src/can.c ****     uint32_t prev_irq_mask;
1441:Modules/Drivers/Comms/CAN/src/can.c **** 
1442:Modules/Drivers/Comms/CAN/src/can.c ****     prev_irq_mask = cdp->irq_mask;
 5729              		.loc 5 1442 19
 5730 0006 019B     		ldr	r3, [sp, #4]
 5731 0008 1B69     		ldr	r3, [r3, #16]
 5732 000a 0393     		str	r3, [sp, #12]
1443:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->irq_mask = irq_mask;
 5733              		.loc 5 1443 19
 5734 000c 019B     		ldr	r3, [sp, #4]
 5735 000e 009A     		ldr	r2, [sp]
 5736 0010 1A61     		str	r2, [r3, #16]
1444:Modules/Drivers/Comms/CAN/src/can.c **** 
1445:Modules/Drivers/Comms/CAN/src/can.c ****     return prev_irq_mask;
 5737              		.loc 5 1445 12
 5738 0012 039B     		ldr	r3, [sp, #12]
1446:Modules/Drivers/Comms/CAN/src/can.c **** 
1447:Modules/Drivers/Comms/CAN/src/can.c **** }
 5739              		.loc 5 1447 1
 5740 0014 1846     		mov	r0, r3
 5741 0016 04B0     		add	sp, sp, #16
 5742              		.cfi_def_cfa_offset 0
 5743              		@ sp needed
 5744 0018 7047     		bx	lr
 5745              		.cfi_endproc
 5746              	.LFE440:
 5748 001a 00BF     		.section	.text.can_set_ram,"ax",%progbits
 5749              		.align	1
 5750              		.p2align 4,,15
 5751              		.global	can_set_ram
 5752              		.syntax unified
 5753              		.thumb
 5754              		.thumb_func
 5756              	can_set_ram:
 5757              	.LFB441:
1448:Modules/Drivers/Comms/CAN/src/can.c **** 
1449:Modules/Drivers/Comms/CAN/src/can.c **** void can_set_ram(can_driver_t *cdp, uint32_t ram_start, uint32_t ram_size) {
 5758              		.loc 5 1449 76
 5759              		.cfi_startproc
 5760              		@ args = 0, pretend = 0, frame = 16
 5761              		@ frame_needed = 0, uses_anonymous_args = 0
 5762              		@ link register save eliminated.
 5763 0000 84B0     		sub	sp, sp, #16
 5764              		.cfi_def_cfa_offset 16
 5765 0002 0390     		str	r0, [sp, #12]
 5766 0004 0291     		str	r1, [sp, #8]
 5767 0006 0192     		str	r2, [sp, #4]
1450:Modules/Drivers/Comms/CAN/src/can.c **** 
1451:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->ram_start = ram_start;
 5768              		.loc 5 1451 20
 5769 0008 039B     		ldr	r3, [sp, #12]
 5770 000a 029A     		ldr	r2, [sp, #8]
 5771 000c 5A61     		str	r2, [r3, #20]
1452:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->ram_size  = ram_size;
 5772              		.loc 5 1452 20
 5773 000e 039B     		ldr	r3, [sp, #12]
 5774 0010 019A     		ldr	r2, [sp, #4]
 5775 0012 9A61     		str	r2, [r3, #24]
1453:Modules/Drivers/Comms/CAN/src/can.c **** }
 5776              		.loc 5 1453 1
 5777 0014 00BF     		nop
 5778 0016 04B0     		add	sp, sp, #16
 5779              		.cfi_def_cfa_offset 0
 5780              		@ sp needed
 5781 0018 7047     		bx	lr
 5782              		.cfi_endproc
 5783              	.LFE441:
 5785 001a 00BF     		.section	.text.can_set_loopback,"ax",%progbits
 5786              		.align	1
 5787              		.p2align 4,,15
 5788              		.global	can_set_loopback
 5789              		.syntax unified
 5790              		.thumb
 5791              		.thumb_func
 5793              	can_set_loopback:
 5794              	.LFB442:
1454:Modules/Drivers/Comms/CAN/src/can.c **** 
1455:Modules/Drivers/Comms/CAN/src/can.c **** can_lb_mode_t can_set_loopback(can_driver_t *cdp, can_lb_mode_t lb_mode) {
 5795              		.loc 5 1455 74
 5796              		.cfi_startproc
 5797              		@ args = 0, pretend = 0, frame = 16
 5798              		@ frame_needed = 0, uses_anonymous_args = 0
 5799              		@ link register save eliminated.
 5800 0000 84B0     		sub	sp, sp, #16
 5801              		.cfi_def_cfa_offset 16
 5802 0002 0190     		str	r0, [sp, #4]
 5803 0004 0B46     		mov	r3, r1
 5804 0006 8DF80330 		strb	r3, [sp, #3]
1456:Modules/Drivers/Comms/CAN/src/can.c **** 
1457:Modules/Drivers/Comms/CAN/src/can.c ****     can_lb_mode_t prev_lb_mode;
1458:Modules/Drivers/Comms/CAN/src/can.c **** 
1459:Modules/Drivers/Comms/CAN/src/can.c ****     prev_lb_mode = cdp->lb_mode;
 5805              		.loc 5 1459 18
 5806 000a 019B     		ldr	r3, [sp, #4]
 5807 000c 1B7F     		ldrb	r3, [r3, #28]
 5808 000e 8DF80F30 		strb	r3, [sp, #15]
1460:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->lb_mode = lb_mode;
 5809              		.loc 5 1460 18
 5810 0012 019B     		ldr	r3, [sp, #4]
 5811 0014 9DF80320 		ldrb	r2, [sp, #3]
 5812 0018 1A77     		strb	r2, [r3, #28]
1461:Modules/Drivers/Comms/CAN/src/can.c **** 
1462:Modules/Drivers/Comms/CAN/src/can.c ****     return prev_lb_mode;
 5813              		.loc 5 1462 12
 5814 001a 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
1463:Modules/Drivers/Comms/CAN/src/can.c **** }
 5815              		.loc 5 1463 1
 5816 001e 1846     		mov	r0, r3
 5817 0020 04B0     		add	sp, sp, #16
 5818              		.cfi_def_cfa_offset 0
 5819              		@ sp needed
 5820 0022 7047     		bx	lr
 5821              		.cfi_endproc
 5822              	.LFE442:
 5824              		.section	.text.can_set_fd_mode,"ax",%progbits
 5825              		.align	1
 5826              		.p2align 4,,15
 5827              		.global	can_set_fd_mode
 5828              		.syntax unified
 5829              		.thumb
 5830              		.thumb_func
 5832              	can_set_fd_mode:
 5833              	.LFB443:
1464:Modules/Drivers/Comms/CAN/src/can.c **** 
1465:Modules/Drivers/Comms/CAN/src/can.c **** bool can_set_fd_mode(can_driver_t *cdp, bool is_fd_mode) {
 5834              		.loc 5 1465 58
 5835              		.cfi_startproc
 5836              		@ args = 0, pretend = 0, frame = 16
 5837              		@ frame_needed = 0, uses_anonymous_args = 0
 5838              		@ link register save eliminated.
 5839 0000 84B0     		sub	sp, sp, #16
 5840              		.cfi_def_cfa_offset 16
 5841 0002 0190     		str	r0, [sp, #4]
 5842 0004 0B46     		mov	r3, r1
 5843 0006 8DF80330 		strb	r3, [sp, #3]
1466:Modules/Drivers/Comms/CAN/src/can.c **** 
1467:Modules/Drivers/Comms/CAN/src/can.c ****     bool prev_is_fd_mode;
1468:Modules/Drivers/Comms/CAN/src/can.c **** 
1469:Modules/Drivers/Comms/CAN/src/can.c ****     prev_is_fd_mode = cdp->is_fd_mode;
 5844              		.loc 5 1469 21
 5845 000a 019B     		ldr	r3, [sp, #4]
 5846 000c 5B7F     		ldrb	r3, [r3, #29]
 5847 000e 8DF80F30 		strb	r3, [sp, #15]
1470:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->is_fd_mode = is_fd_mode;
 5848              		.loc 5 1470 21
 5849 0012 019B     		ldr	r3, [sp, #4]
 5850 0014 9DF80320 		ldrb	r2, [sp, #3]
 5851 0018 5A77     		strb	r2, [r3, #29]
1471:Modules/Drivers/Comms/CAN/src/can.c **** 
1472:Modules/Drivers/Comms/CAN/src/can.c ****     return prev_is_fd_mode;
 5852              		.loc 5 1472 12
 5853 001a 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
1473:Modules/Drivers/Comms/CAN/src/can.c **** }
 5854              		.loc 5 1473 1
 5855 001e 1846     		mov	r0, r3
 5856 0020 04B0     		add	sp, sp, #16
 5857              		.cfi_def_cfa_offset 0
 5858              		@ sp needed
 5859 0022 7047     		bx	lr
 5860              		.cfi_endproc
 5861              	.LFE443:
 5863              		.section	.text.can_set_fd_brs_mode,"ax",%progbits
 5864              		.align	1
 5865              		.p2align 4,,15
 5866              		.global	can_set_fd_brs_mode
 5867              		.syntax unified
 5868              		.thumb
 5869              		.thumb_func
 5871              	can_set_fd_brs_mode:
 5872              	.LFB444:
1474:Modules/Drivers/Comms/CAN/src/can.c **** 
1475:Modules/Drivers/Comms/CAN/src/can.c **** bool can_set_fd_brs_mode(can_driver_t *cdp, bool is_fd_brs_mode) {
 5873              		.loc 5 1475 66
 5874              		.cfi_startproc
 5875              		@ args = 0, pretend = 0, frame = 16
 5876              		@ frame_needed = 0, uses_anonymous_args = 0
 5877              		@ link register save eliminated.
 5878 0000 84B0     		sub	sp, sp, #16
 5879              		.cfi_def_cfa_offset 16
 5880 0002 0190     		str	r0, [sp, #4]
 5881 0004 0B46     		mov	r3, r1
 5882 0006 8DF80330 		strb	r3, [sp, #3]
1476:Modules/Drivers/Comms/CAN/src/can.c **** 
1477:Modules/Drivers/Comms/CAN/src/can.c ****     bool prev_is_fd_brs_mode;
1478:Modules/Drivers/Comms/CAN/src/can.c **** 
1479:Modules/Drivers/Comms/CAN/src/can.c ****     prev_is_fd_brs_mode = cdp->is_fd_brs_mode;
 5883              		.loc 5 1479 25
 5884 000a 019B     		ldr	r3, [sp, #4]
 5885 000c 9B7F     		ldrb	r3, [r3, #30]
 5886 000e 8DF80F30 		strb	r3, [sp, #15]
1480:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->is_fd_brs_mode = is_fd_brs_mode;
 5887              		.loc 5 1480 25
 5888 0012 019B     		ldr	r3, [sp, #4]
 5889 0014 9DF80320 		ldrb	r2, [sp, #3]
 5890 0018 9A77     		strb	r2, [r3, #30]
1481:Modules/Drivers/Comms/CAN/src/can.c **** 
1482:Modules/Drivers/Comms/CAN/src/can.c ****     return prev_is_fd_brs_mode;
 5891              		.loc 5 1482 12
 5892 001a 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
1483:Modules/Drivers/Comms/CAN/src/can.c **** }
 5893              		.loc 5 1483 1
 5894 001e 1846     		mov	r0, r3
 5895 0020 04B0     		add	sp, sp, #16
 5896              		.cfi_def_cfa_offset 0
 5897              		@ sp needed
 5898 0022 7047     		bx	lr
 5899              		.cfi_endproc
 5900              	.LFE444:
 5902              		.section	.text.can_set_baudrate,"ax",%progbits
 5903              		.align	1
 5904              		.p2align 4,,15
 5905              		.global	can_set_baudrate
 5906              		.syntax unified
 5907              		.thumb
 5908              		.thumb_func
 5910              	can_set_baudrate:
 5911              	.LFB445:
1484:Modules/Drivers/Comms/CAN/src/can.c **** 
1485:Modules/Drivers/Comms/CAN/src/can.c **** bool can_set_baudrate(can_driver_t *cdp, can_baudrate_t baudrate) {
 5912              		.loc 5 1485 67
 5913              		.cfi_startproc
 5914              		@ args = 0, pretend = 0, frame = 8
 5915              		@ frame_needed = 0, uses_anonymous_args = 0
 5916 0000 00B5     		push	{lr}
 5917              		.cfi_def_cfa_offset 4
 5918              		.cfi_offset 14, -4
 5919 0002 83B0     		sub	sp, sp, #12
 5920              		.cfi_def_cfa_offset 16
 5921 0004 0190     		str	r0, [sp, #4]
 5922 0006 0091     		str	r1, [sp]
1486:Modules/Drivers/Comms/CAN/src/can.c **** 
1487:Modules/Drivers/Comms/CAN/src/can.c ****     return can_lld_set_baudrate(cdp, baudrate);
 5923              		.loc 5 1487 12
 5924 0008 0099     		ldr	r1, [sp]
 5925 000a 0198     		ldr	r0, [sp, #4]
 5926 000c FFF7FEFF 		bl	can_lld_set_baudrate
 5927 0010 0346     		mov	r3, r0
1488:Modules/Drivers/Comms/CAN/src/can.c **** }
 5928              		.loc 5 1488 1
 5929 0012 1846     		mov	r0, r3
 5930 0014 03B0     		add	sp, sp, #12
 5931              		.cfi_def_cfa_offset 4
 5932              		@ sp needed
 5933 0016 5DF804FB 		ldr	pc, [sp], #4
 5934              		.cfi_endproc
 5935              	.LFE445:
 5937 001a 00BF     		.section	.text.can_set_nbtp,"ax",%progbits
 5938              		.align	1
 5939              		.p2align 4,,15
 5940              		.global	can_set_nbtp
 5941              		.syntax unified
 5942              		.thumb
 5943              		.thumb_func
 5945              	can_set_nbtp:
 5946              	.LFB446:
1489:Modules/Drivers/Comms/CAN/src/can.c **** 
1490:Modules/Drivers/Comms/CAN/src/can.c **** void can_set_nbtp(can_driver_t *cdp, uint16_t nbrp, uint8_t ntseg1,
1491:Modules/Drivers/Comms/CAN/src/can.c ****                   uint8_t ntseg2, uint8_t nsjw) {
 5947              		.loc 5 1491 49
 5948              		.cfi_startproc
 5949              		@ args = 4, pretend = 0, frame = 8
 5950              		@ frame_needed = 0, uses_anonymous_args = 0
 5951              		@ link register save eliminated.
 5952 0000 82B0     		sub	sp, sp, #8
 5953              		.cfi_def_cfa_offset 8
 5954 0002 0190     		str	r0, [sp, #4]
 5955 0004 0846     		mov	r0, r1
 5956 0006 1146     		mov	r1, r2
 5957 0008 1A46     		mov	r2, r3
 5958 000a 0346     		mov	r3, r0	@ movhi
 5959 000c ADF80230 		strh	r3, [sp, #2]	@ movhi
 5960 0010 0B46     		mov	r3, r1
 5961 0012 8DF80130 		strb	r3, [sp, #1]
 5962 0016 1346     		mov	r3, r2
 5963 0018 8DF80030 		strb	r3, [sp]
1492:Modules/Drivers/Comms/CAN/src/can.c **** 
1493:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->nbtp.nbrp   = nbrp;
 5964              		.loc 5 1493 22
 5965 001c 019B     		ldr	r3, [sp, #4]
 5966 001e BDF80220 		ldrh	r2, [sp, #2]	@ movhi
 5967 0022 1A84     		strh	r2, [r3, #32]	@ movhi
1494:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->nbtp.ntseg1 = ntseg1;
 5968              		.loc 5 1494 22
 5969 0024 019B     		ldr	r3, [sp, #4]
 5970 0026 9DF80120 		ldrb	r2, [sp, #1]
 5971 002a 83F82220 		strb	r2, [r3, #34]
1495:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->nbtp.ntseg2 = ntseg2;
 5972              		.loc 5 1495 22
 5973 002e 019B     		ldr	r3, [sp, #4]
 5974 0030 9DF80020 		ldrb	r2, [sp]
 5975 0034 83F82320 		strb	r2, [r3, #35]
1496:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->nbtp.nsjw   = nsjw;
 5976              		.loc 5 1496 22
 5977 0038 019B     		ldr	r3, [sp, #4]
 5978 003a 9DF80820 		ldrb	r2, [sp, #8]
 5979 003e 83F82420 		strb	r2, [r3, #36]
1497:Modules/Drivers/Comms/CAN/src/can.c **** }
 5980              		.loc 5 1497 1
 5981 0042 00BF     		nop
 5982 0044 02B0     		add	sp, sp, #8
 5983              		.cfi_def_cfa_offset 0
 5984              		@ sp needed
 5985 0046 7047     		bx	lr
 5986              		.cfi_endproc
 5987              	.LFE446:
 5989              		.section	.text.can_set_dbtp,"ax",%progbits
 5990              		.align	1
 5991              		.p2align 4,,15
 5992              		.global	can_set_dbtp
 5993              		.syntax unified
 5994              		.thumb
 5995              		.thumb_func
 5997              	can_set_dbtp:
 5998              	.LFB447:
1498:Modules/Drivers/Comms/CAN/src/can.c **** 
1499:Modules/Drivers/Comms/CAN/src/can.c **** void can_set_dbtp(can_driver_t *cdp, uint8_t dbrp, uint8_t dtseg1,
1500:Modules/Drivers/Comms/CAN/src/can.c ****                   uint8_t dtseg2, uint8_t dsjw) {
 5999              		.loc 5 1500 49
 6000              		.cfi_startproc
 6001              		@ args = 4, pretend = 0, frame = 8
 6002              		@ frame_needed = 0, uses_anonymous_args = 0
 6003              		@ link register save eliminated.
 6004 0000 82B0     		sub	sp, sp, #8
 6005              		.cfi_def_cfa_offset 8
 6006 0002 0190     		str	r0, [sp, #4]
 6007 0004 0846     		mov	r0, r1
 6008 0006 1146     		mov	r1, r2
 6009 0008 1A46     		mov	r2, r3
 6010 000a 0346     		mov	r3, r0
 6011 000c 8DF80330 		strb	r3, [sp, #3]
 6012 0010 0B46     		mov	r3, r1
 6013 0012 8DF80230 		strb	r3, [sp, #2]
 6014 0016 1346     		mov	r3, r2
 6015 0018 8DF80130 		strb	r3, [sp, #1]
1501:Modules/Drivers/Comms/CAN/src/can.c **** 
1502:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->dbtp.dbrp   = dbrp;
 6016              		.loc 5 1502 22
 6017 001c 019B     		ldr	r3, [sp, #4]
 6018 001e 9DF80320 		ldrb	r2, [sp, #3]
 6019 0022 83F82620 		strb	r2, [r3, #38]
1503:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->dbtp.dtseg1 = dtseg1;
 6020              		.loc 5 1503 22
 6021 0026 019B     		ldr	r3, [sp, #4]
 6022 0028 9DF80220 		ldrb	r2, [sp, #2]
 6023 002c 83F82720 		strb	r2, [r3, #39]
1504:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->dbtp.dtseg2 = dtseg2;
 6024              		.loc 5 1504 22
 6025 0030 019B     		ldr	r3, [sp, #4]
 6026 0032 9DF80120 		ldrb	r2, [sp, #1]
 6027 0036 83F82820 		strb	r2, [r3, #40]
1505:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->dbtp.dsjw   = dsjw;
 6028              		.loc 5 1505 22
 6029 003a 019B     		ldr	r3, [sp, #4]
 6030 003c 9DF80820 		ldrb	r2, [sp, #8]
 6031 0040 83F82920 		strb	r2, [r3, #41]
1506:Modules/Drivers/Comms/CAN/src/can.c **** }
 6032              		.loc 5 1506 1
 6033 0044 00BF     		nop
 6034 0046 02B0     		add	sp, sp, #8
 6035              		.cfi_def_cfa_offset 0
 6036              		@ sp needed
 6037 0048 7047     		bx	lr
 6038              		.cfi_endproc
 6039              	.LFE447:
 6041 004a 00BF     		.section	.text.can_enable_tdc,"ax",%progbits
 6042              		.align	1
 6043              		.p2align 4,,15
 6044              		.global	can_enable_tdc
 6045              		.syntax unified
 6046              		.thumb
 6047              		.thumb_func
 6049              	can_enable_tdc:
 6050              	.LFB448:
1507:Modules/Drivers/Comms/CAN/src/can.c **** 
1508:Modules/Drivers/Comms/CAN/src/can.c **** bool can_enable_tdc(can_driver_t *cdp, bool enable) {
 6051              		.loc 5 1508 53
 6052              		.cfi_startproc
 6053              		@ args = 0, pretend = 0, frame = 16
 6054              		@ frame_needed = 0, uses_anonymous_args = 0
 6055              		@ link register save eliminated.
 6056 0000 84B0     		sub	sp, sp, #16
 6057              		.cfi_def_cfa_offset 16
 6058 0002 0190     		str	r0, [sp, #4]
 6059 0004 0B46     		mov	r3, r1
 6060 0006 8DF80330 		strb	r3, [sp, #3]
1509:Modules/Drivers/Comms/CAN/src/can.c **** 
1510:Modules/Drivers/Comms/CAN/src/can.c ****     bool prev_is_tdc_en;
1511:Modules/Drivers/Comms/CAN/src/can.c **** 
1512:Modules/Drivers/Comms/CAN/src/can.c ****     prev_is_tdc_en = cdp->tdc.is_tdc_en;
 6061              		.loc 5 1512 20
 6062 000a 019B     		ldr	r3, [sp, #4]
 6063 000c 93F82A30 		ldrb	r3, [r3, #42]
 6064 0010 8DF80F30 		strb	r3, [sp, #15]
1513:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->tdc.is_tdc_en = enable;
 6065              		.loc 5 1513 24
 6066 0014 019B     		ldr	r3, [sp, #4]
 6067 0016 9DF80320 		ldrb	r2, [sp, #3]
 6068 001a 83F82A20 		strb	r2, [r3, #42]
1514:Modules/Drivers/Comms/CAN/src/can.c **** 
1515:Modules/Drivers/Comms/CAN/src/can.c ****     return prev_is_tdc_en;
 6069              		.loc 5 1515 12
 6070 001e 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
1516:Modules/Drivers/Comms/CAN/src/can.c **** }
 6071              		.loc 5 1516 1
 6072 0022 1846     		mov	r0, r3
 6073 0024 04B0     		add	sp, sp, #16
 6074              		.cfi_def_cfa_offset 0
 6075              		@ sp needed
 6076 0026 7047     		bx	lr
 6077              		.cfi_endproc
 6078              	.LFE448:
 6080              		.section	.text.can_set_tdc,"ax",%progbits
 6081              		.align	1
 6082              		.p2align 4,,15
 6083              		.global	can_set_tdc
 6084              		.syntax unified
 6085              		.thumb
 6086              		.thumb_func
 6088              	can_set_tdc:
 6089              	.LFB449:
1517:Modules/Drivers/Comms/CAN/src/can.c **** 
1518:Modules/Drivers/Comms/CAN/src/can.c **** void can_set_tdc(can_driver_t *cdp, uint8_t tdco, uint8_t tdcf) {
 6090              		.loc 5 1518 65
 6091              		.cfi_startproc
 6092              		@ args = 0, pretend = 0, frame = 8
 6093              		@ frame_needed = 0, uses_anonymous_args = 0
 6094              		@ link register save eliminated.
 6095 0000 82B0     		sub	sp, sp, #8
 6096              		.cfi_def_cfa_offset 8
 6097 0002 0190     		str	r0, [sp, #4]
 6098 0004 0B46     		mov	r3, r1
 6099 0006 8DF80330 		strb	r3, [sp, #3]
 6100 000a 1346     		mov	r3, r2
 6101 000c 8DF80230 		strb	r3, [sp, #2]
1519:Modules/Drivers/Comms/CAN/src/can.c **** 
1520:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->tdc.tdco = tdco;
 6102              		.loc 5 1520 19
 6103 0010 019B     		ldr	r3, [sp, #4]
 6104 0012 9DF80320 		ldrb	r2, [sp, #3]
 6105 0016 83F82B20 		strb	r2, [r3, #43]
1521:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->tdc.tdcf = tdcf;
 6106              		.loc 5 1521 19
 6107 001a 019B     		ldr	r3, [sp, #4]
 6108 001c 9DF80220 		ldrb	r2, [sp, #2]
 6109 0020 83F82C20 		strb	r2, [r3, #44]
1522:Modules/Drivers/Comms/CAN/src/can.c **** }
 6110              		.loc 5 1522 1
 6111 0024 00BF     		nop
 6112 0026 02B0     		add	sp, sp, #8
 6113              		.cfi_def_cfa_offset 0
 6114              		@ sp needed
 6115 0028 7047     		bx	lr
 6116              		.cfi_endproc
 6117              	.LFE449:
 6119 002a 00BF     		.section	.text.can_set_datasize,"ax",%progbits
 6120              		.align	1
 6121              		.p2align 4,,15
 6122              		.global	can_set_datasize
 6123              		.syntax unified
 6124              		.thumb
 6125              		.thumb_func
 6127              	can_set_datasize:
 6128              	.LFB450:
1523:Modules/Drivers/Comms/CAN/src/can.c **** 
1524:Modules/Drivers/Comms/CAN/src/can.c **** can_datasize_t can_set_datasize(can_driver_t *cdp, can_datasize_t datasize) {
 6129              		.loc 5 1524 77
 6130              		.cfi_startproc
 6131              		@ args = 0, pretend = 0, frame = 16
 6132              		@ frame_needed = 0, uses_anonymous_args = 0
 6133              		@ link register save eliminated.
 6134 0000 84B0     		sub	sp, sp, #16
 6135              		.cfi_def_cfa_offset 16
 6136 0002 0190     		str	r0, [sp, #4]
 6137 0004 0B46     		mov	r3, r1
 6138 0006 8DF80330 		strb	r3, [sp, #3]
1525:Modules/Drivers/Comms/CAN/src/can.c **** 
1526:Modules/Drivers/Comms/CAN/src/can.c ****     can_datasize_t prev_datasize;
1527:Modules/Drivers/Comms/CAN/src/can.c **** 
1528:Modules/Drivers/Comms/CAN/src/can.c ****     prev_datasize = cdp->datasize;
 6139              		.loc 5 1528 19
 6140 000a 019B     		ldr	r3, [sp, #4]
 6141 000c 93F82D30 		ldrb	r3, [r3, #45]
 6142 0010 8DF80F30 		strb	r3, [sp, #15]
1529:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->datasize = datasize;
 6143              		.loc 5 1529 19
 6144 0014 019B     		ldr	r3, [sp, #4]
 6145 0016 9DF80320 		ldrb	r2, [sp, #3]
 6146 001a 83F82D20 		strb	r2, [r3, #45]
1530:Modules/Drivers/Comms/CAN/src/can.c **** 
1531:Modules/Drivers/Comms/CAN/src/can.c ****     return prev_datasize;
 6147              		.loc 5 1531 12
 6148 001e 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
1532:Modules/Drivers/Comms/CAN/src/can.c **** }
 6149              		.loc 5 1532 1
 6150 0022 1846     		mov	r0, r3
 6151 0024 04B0     		add	sp, sp, #16
 6152              		.cfi_def_cfa_offset 0
 6153              		@ sp needed
 6154 0026 7047     		bx	lr
 6155              		.cfi_endproc
 6156              	.LFE450:
 6158              		.section	.text.can_set_filter,"ax",%progbits
 6159              		.align	1
 6160              		.p2align 4,,15
 6161              		.global	can_set_filter
 6162              		.syntax unified
 6163              		.thumb
 6164              		.thumb_func
 6166              	can_set_filter:
 6167              	.LFB451:
1533:Modules/Drivers/Comms/CAN/src/can.c **** 
1534:Modules/Drivers/Comms/CAN/src/can.c **** bool can_set_filter(can_driver_t *cdp, uint32_t id1, uint32_t id2,
1535:Modules/Drivers/Comms/CAN/src/can.c ****                     can_msg_filter_type_t msg_filter_type,
1536:Modules/Drivers/Comms/CAN/src/can.c ****                     can_filter_type_t filter_type, can_fec_type_t fec_type) {
 6168              		.loc 5 1536 77
 6169              		.cfi_startproc
 6170              		@ args = 8, pretend = 0, frame = 16
 6171              		@ frame_needed = 0, uses_anonymous_args = 0
 6172 0000 00B5     		push	{lr}
 6173              		.cfi_def_cfa_offset 4
 6174              		.cfi_offset 14, -4
 6175 0002 87B0     		sub	sp, sp, #28
 6176              		.cfi_def_cfa_offset 32
 6177 0004 0590     		str	r0, [sp, #20]
 6178 0006 0491     		str	r1, [sp, #16]
 6179 0008 0392     		str	r2, [sp, #12]
 6180 000a 8DF80B30 		strb	r3, [sp, #11]
1537:Modules/Drivers/Comms/CAN/src/can.c **** 
1538:Modules/Drivers/Comms/CAN/src/can.c ****     return can_lld_set_filter(cdp, id1, id2, msg_filter_type, filter_type, fec_type);
 6181              		.loc 5 1538 12
 6182 000e 9DF80B20 		ldrb	r2, [sp, #11]	@ zero_extendqisi2
 6183 0012 9DF82430 		ldrb	r3, [sp, #36]	@ zero_extendqisi2
 6184 0016 0193     		str	r3, [sp, #4]
 6185 0018 9DF82030 		ldrb	r3, [sp, #32]	@ zero_extendqisi2
 6186 001c 0093     		str	r3, [sp]
 6187 001e 1346     		mov	r3, r2
 6188 0020 039A     		ldr	r2, [sp, #12]
 6189 0022 0499     		ldr	r1, [sp, #16]
 6190 0024 0598     		ldr	r0, [sp, #20]
 6191 0026 FFF7FEFF 		bl	can_lld_set_filter
 6192 002a 0346     		mov	r3, r0
1539:Modules/Drivers/Comms/CAN/src/can.c **** }
 6193              		.loc 5 1539 1
 6194 002c 1846     		mov	r0, r3
 6195 002e 07B0     		add	sp, sp, #28
 6196              		.cfi_def_cfa_offset 4
 6197              		@ sp needed
 6198 0030 5DF804FB 		ldr	pc, [sp], #4
 6199              		.cfi_endproc
 6200              	.LFE451:
 6202              		.section	.text.can_set_buffers,"ax",%progbits
 6203              		.align	1
 6204              		.p2align 4,,15
 6205              		.global	can_set_buffers
 6206              		.syntax unified
 6207              		.thumb
 6208              		.thumb_func
 6210              	can_set_buffers:
 6211              	.LFB452:
1540:Modules/Drivers/Comms/CAN/src/can.c **** 
1541:Modules/Drivers/Comms/CAN/src/can.c **** void can_set_buffers(can_driver_t *cdp, uint8_t rx_buff_num,
1542:Modules/Drivers/Comms/CAN/src/can.c ****                      uint8_t tx_buff_num, uint8_t rx_fifo0_num,
1543:Modules/Drivers/Comms/CAN/src/can.c ****                      uint8_t rx_fifo1_num, uint8_t tx_fifoq_num) {
 6212              		.loc 5 1543 66
 6213              		.cfi_startproc
 6214              		@ args = 8, pretend = 0, frame = 8
 6215              		@ frame_needed = 0, uses_anonymous_args = 0
 6216              		@ link register save eliminated.
 6217 0000 82B0     		sub	sp, sp, #8
 6218              		.cfi_def_cfa_offset 8
 6219 0002 0190     		str	r0, [sp, #4]
 6220 0004 0846     		mov	r0, r1
 6221 0006 1146     		mov	r1, r2
 6222 0008 1A46     		mov	r2, r3
 6223 000a 0346     		mov	r3, r0
 6224 000c 8DF80330 		strb	r3, [sp, #3]
 6225 0010 0B46     		mov	r3, r1
 6226 0012 8DF80230 		strb	r3, [sp, #2]
 6227 0016 1346     		mov	r3, r2
 6228 0018 8DF80130 		strb	r3, [sp, #1]
1544:Modules/Drivers/Comms/CAN/src/can.c **** 
1545:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->rx_buff_num  = rx_buff_num;
 6229              		.loc 5 1545 23
 6230 001c 019B     		ldr	r3, [sp, #4]
 6231 001e 9DF80320 		ldrb	r2, [sp, #3]
 6232 0022 83F83829 		strb	r2, [r3, #2360]
1546:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->tx_buff_num  = tx_buff_num;
 6233              		.loc 5 1546 23
 6234 0026 019B     		ldr	r3, [sp, #4]
 6235 0028 9DF80220 		ldrb	r2, [sp, #2]
 6236 002c 83F83929 		strb	r2, [r3, #2361]
1547:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->rx_fifo0_num = rx_fifo0_num;
 6237              		.loc 5 1547 23
 6238 0030 019B     		ldr	r3, [sp, #4]
 6239 0032 9DF80120 		ldrb	r2, [sp, #1]
 6240 0036 83F83A29 		strb	r2, [r3, #2362]
1548:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->rx_fifo1_num = rx_fifo1_num;
 6241              		.loc 5 1548 23
 6242 003a 019B     		ldr	r3, [sp, #4]
 6243 003c 9DF80820 		ldrb	r2, [sp, #8]
 6244 0040 83F83B29 		strb	r2, [r3, #2363]
1549:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->tx_fifoq_num = tx_fifoq_num;
 6245              		.loc 5 1549 23
 6246 0044 019B     		ldr	r3, [sp, #4]
 6247 0046 9DF80C20 		ldrb	r2, [sp, #12]
 6248 004a 83F83C29 		strb	r2, [r3, #2364]
1550:Modules/Drivers/Comms/CAN/src/can.c **** }
 6249              		.loc 5 1550 1
 6250 004e 00BF     		nop
 6251 0050 02B0     		add	sp, sp, #8
 6252              		.cfi_def_cfa_offset 0
 6253              		@ sp needed
 6254 0052 7047     		bx	lr
 6255              		.cfi_endproc
 6256              	.LFE452:
 6258              		.section	.text.can_set_rx_polling_mode,"ax",%progbits
 6259              		.align	1
 6260              		.p2align 4,,15
 6261              		.global	can_set_rx_polling_mode
 6262              		.syntax unified
 6263              		.thumb
 6264              		.thumb_func
 6266              	can_set_rx_polling_mode:
 6267              	.LFB453:
1551:Modules/Drivers/Comms/CAN/src/can.c **** 
1552:Modules/Drivers/Comms/CAN/src/can.c **** bool can_set_rx_polling_mode(can_driver_t *cdp, bool is_rx_polling_mode) {
 6268              		.loc 5 1552 74
 6269              		.cfi_startproc
 6270              		@ args = 0, pretend = 0, frame = 16
 6271              		@ frame_needed = 0, uses_anonymous_args = 0
 6272              		@ link register save eliminated.
 6273 0000 84B0     		sub	sp, sp, #16
 6274              		.cfi_def_cfa_offset 16
 6275 0002 0190     		str	r0, [sp, #4]
 6276 0004 0B46     		mov	r3, r1
 6277 0006 8DF80330 		strb	r3, [sp, #3]
1553:Modules/Drivers/Comms/CAN/src/can.c **** 
1554:Modules/Drivers/Comms/CAN/src/can.c ****     bool prev_is_rx_polling_mode;
1555:Modules/Drivers/Comms/CAN/src/can.c **** 
1556:Modules/Drivers/Comms/CAN/src/can.c ****     prev_is_rx_polling_mode = cdp->is_rx_polling_mode;
 6278              		.loc 5 1556 29
 6279 000a 019B     		ldr	r3, [sp, #4]
 6280 000c 93F83D39 		ldrb	r3, [r3, #2365]
 6281 0010 8DF80F30 		strb	r3, [sp, #15]
1557:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->is_rx_polling_mode = is_rx_polling_mode;
 6282              		.loc 5 1557 29
 6283 0014 019B     		ldr	r3, [sp, #4]
 6284 0016 9DF80320 		ldrb	r2, [sp, #3]
 6285 001a 83F83D29 		strb	r2, [r3, #2365]
1558:Modules/Drivers/Comms/CAN/src/can.c **** 
1559:Modules/Drivers/Comms/CAN/src/can.c ****     return prev_is_rx_polling_mode;
 6286              		.loc 5 1559 12
 6287 001e 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
1560:Modules/Drivers/Comms/CAN/src/can.c **** }
 6288              		.loc 5 1560 1
 6289 0022 1846     		mov	r0, r3
 6290 0024 04B0     		add	sp, sp, #16
 6291              		.cfi_def_cfa_offset 0
 6292              		@ sp needed
 6293 0026 7047     		bx	lr
 6294              		.cfi_endproc
 6295              	.LFE453:
 6297              		.section	.text.can_set_tx_mode,"ax",%progbits
 6298              		.align	1
 6299              		.p2align 4,,15
 6300              		.global	can_set_tx_mode
 6301              		.syntax unified
 6302              		.thumb
 6303              		.thumb_func
 6305              	can_set_tx_mode:
 6306              	.LFB454:
1561:Modules/Drivers/Comms/CAN/src/can.c **** 
1562:Modules/Drivers/Comms/CAN/src/can.c **** can_tx_mode_t can_set_tx_mode(can_driver_t *cdp, can_tx_mode_t tx_mode) {
 6307              		.loc 5 1562 73
 6308              		.cfi_startproc
 6309              		@ args = 0, pretend = 0, frame = 16
 6310              		@ frame_needed = 0, uses_anonymous_args = 0
 6311              		@ link register save eliminated.
 6312 0000 84B0     		sub	sp, sp, #16
 6313              		.cfi_def_cfa_offset 16
 6314 0002 0190     		str	r0, [sp, #4]
 6315 0004 0B46     		mov	r3, r1
 6316 0006 8DF80330 		strb	r3, [sp, #3]
1563:Modules/Drivers/Comms/CAN/src/can.c **** 
1564:Modules/Drivers/Comms/CAN/src/can.c ****     can_tx_mode_t prev_tx_mode;
1565:Modules/Drivers/Comms/CAN/src/can.c **** 
1566:Modules/Drivers/Comms/CAN/src/can.c ****     prev_tx_mode = cdp->tx_mode;
 6317              		.loc 5 1566 18
 6318 000a 019B     		ldr	r3, [sp, #4]
 6319 000c 93F83E39 		ldrb	r3, [r3, #2366]
 6320 0010 8DF80F30 		strb	r3, [sp, #15]
1567:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->tx_mode = tx_mode;
 6321              		.loc 5 1567 18
 6322 0014 019B     		ldr	r3, [sp, #4]
 6323 0016 9DF80320 		ldrb	r2, [sp, #3]
 6324 001a 83F83E29 		strb	r2, [r3, #2366]
1568:Modules/Drivers/Comms/CAN/src/can.c **** 
1569:Modules/Drivers/Comms/CAN/src/can.c ****     return prev_tx_mode;
 6325              		.loc 5 1569 12
 6326 001e 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
1570:Modules/Drivers/Comms/CAN/src/can.c **** 
1571:Modules/Drivers/Comms/CAN/src/can.c **** }
 6327              		.loc 5 1571 1
 6328 0022 1846     		mov	r0, r3
 6329 0024 04B0     		add	sp, sp, #16
 6330              		.cfi_def_cfa_offset 0
 6331              		@ sp needed
 6332 0026 7047     		bx	lr
 6333              		.cfi_endproc
 6334              	.LFE454:
 6336              		.section	.text.can_set_dmu_mode,"ax",%progbits
 6337              		.align	1
 6338              		.p2align 4,,15
 6339              		.global	can_set_dmu_mode
 6340              		.syntax unified
 6341              		.thumb
 6342              		.thumb_func
 6344              	can_set_dmu_mode:
 6345              	.LFB455:
1572:Modules/Drivers/Comms/CAN/src/can.c **** 
1573:Modules/Drivers/Comms/CAN/src/can.c **** bool can_set_dmu_mode(can_driver_t *cdp, bool is_dmu_mode) {
 6346              		.loc 5 1573 60
 6347              		.cfi_startproc
 6348              		@ args = 0, pretend = 0, frame = 16
 6349              		@ frame_needed = 0, uses_anonymous_args = 0
 6350              		@ link register save eliminated.
 6351 0000 84B0     		sub	sp, sp, #16
 6352              		.cfi_def_cfa_offset 16
 6353 0002 0190     		str	r0, [sp, #4]
 6354 0004 0B46     		mov	r3, r1
 6355 0006 8DF80330 		strb	r3, [sp, #3]
1574:Modules/Drivers/Comms/CAN/src/can.c **** 
1575:Modules/Drivers/Comms/CAN/src/can.c ****     bool prev_is_dmu_mode;
1576:Modules/Drivers/Comms/CAN/src/can.c **** 
1577:Modules/Drivers/Comms/CAN/src/can.c ****     prev_is_dmu_mode = cdp->is_dmu_mode;
 6356              		.loc 5 1577 22
 6357 000a 019B     		ldr	r3, [sp, #4]
 6358 000c 93F83F39 		ldrb	r3, [r3, #2367]
 6359 0010 8DF80F30 		strb	r3, [sp, #15]
1578:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->is_dmu_mode = is_dmu_mode;
 6360              		.loc 5 1578 22
 6361 0014 019B     		ldr	r3, [sp, #4]
 6362 0016 9DF80320 		ldrb	r2, [sp, #3]
 6363 001a 83F83F29 		strb	r2, [r3, #2367]
1579:Modules/Drivers/Comms/CAN/src/can.c **** 
1580:Modules/Drivers/Comms/CAN/src/can.c ****     return prev_is_dmu_mode;
 6364              		.loc 5 1580 12
 6365 001e 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
1581:Modules/Drivers/Comms/CAN/src/can.c **** }
 6366              		.loc 5 1581 1
 6367 0022 1846     		mov	r0, r3
 6368 0024 04B0     		add	sp, sp, #16
 6369              		.cfi_def_cfa_offset 0
 6370              		@ sp needed
 6371 0026 7047     		bx	lr
 6372              		.cfi_endproc
 6373              	.LFE455:
 6375              		.section	.text.can_set_dma_conf,"ax",%progbits
 6376              		.align	1
 6377              		.p2align 4,,15
 6378              		.global	can_set_dma_conf
 6379              		.syntax unified
 6380              		.thumb
 6381              		.thumb_func
 6383              	can_set_dma_conf:
 6384              	.LFB456:
1582:Modules/Drivers/Comms/CAN/src/can.c **** 
1583:Modules/Drivers/Comms/CAN/src/can.c **** can_dma_conf_t *can_set_dma_conf(can_driver_t *cdp, can_dma_conf_t *dma_conf) {
 6385              		.loc 5 1583 79
 6386              		.cfi_startproc
 6387              		@ args = 0, pretend = 0, frame = 16
 6388              		@ frame_needed = 0, uses_anonymous_args = 0
 6389              		@ link register save eliminated.
 6390 0000 84B0     		sub	sp, sp, #16
 6391              		.cfi_def_cfa_offset 16
 6392 0002 0190     		str	r0, [sp, #4]
 6393 0004 0091     		str	r1, [sp]
1584:Modules/Drivers/Comms/CAN/src/can.c **** 
1585:Modules/Drivers/Comms/CAN/src/can.c ****     can_dma_conf_t *prev_dma_conf;
1586:Modules/Drivers/Comms/CAN/src/can.c **** 
1587:Modules/Drivers/Comms/CAN/src/can.c ****     prev_dma_conf = cdp->dma_conf;
 6394              		.loc 5 1587 19
 6395 0006 019B     		ldr	r3, [sp, #4]
 6396 0008 D3F84039 		ldr	r3, [r3, #2368]
 6397 000c 0393     		str	r3, [sp, #12]
1588:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->dma_conf = dma_conf;
 6398              		.loc 5 1588 19
 6399 000e 019B     		ldr	r3, [sp, #4]
 6400 0010 009A     		ldr	r2, [sp]
 6401 0012 C3F84029 		str	r2, [r3, #2368]
1589:Modules/Drivers/Comms/CAN/src/can.c **** 
1590:Modules/Drivers/Comms/CAN/src/can.c ****     return prev_dma_conf;
 6402              		.loc 5 1590 12
 6403 0016 039B     		ldr	r3, [sp, #12]
1591:Modules/Drivers/Comms/CAN/src/can.c **** }
 6404              		.loc 5 1591 1
 6405 0018 1846     		mov	r0, r3
 6406 001a 04B0     		add	sp, sp, #16
 6407              		.cfi_def_cfa_offset 0
 6408              		@ sp needed
 6409 001c 7047     		bx	lr
 6410              		.cfi_endproc
 6411              	.LFE456:
 6413 001e 00BF     		.section	.text.can_set_cb,"ax",%progbits
 6414              		.align	1
 6415              		.p2align 4,,15
 6416              		.global	can_set_cb
 6417              		.syntax unified
 6418              		.thumb
 6419              		.thumb_func
 6421              	can_set_cb:
 6422              	.LFB457:
1592:Modules/Drivers/Comms/CAN/src/can.c **** 
1593:Modules/Drivers/Comms/CAN/src/can.c **** can_cb_t can_set_cb(can_driver_t *cdp, can_cb_t cb) {
 6423              		.loc 5 1593 53
 6424              		.cfi_startproc
 6425              		@ args = 0, pretend = 0, frame = 16
 6426              		@ frame_needed = 0, uses_anonymous_args = 0
 6427              		@ link register save eliminated.
 6428 0000 84B0     		sub	sp, sp, #16
 6429              		.cfi_def_cfa_offset 16
 6430 0002 0190     		str	r0, [sp, #4]
 6431 0004 0091     		str	r1, [sp]
1594:Modules/Drivers/Comms/CAN/src/can.c **** 
1595:Modules/Drivers/Comms/CAN/src/can.c ****     can_cb_t prev_cb;
1596:Modules/Drivers/Comms/CAN/src/can.c **** 
1597:Modules/Drivers/Comms/CAN/src/can.c ****     prev_cb = cdp->cb;
 6432              		.loc 5 1597 13
 6433 0006 019B     		ldr	r3, [sp, #4]
 6434 0008 D3F85039 		ldr	r3, [r3, #2384]
 6435 000c 0393     		str	r3, [sp, #12]
1598:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->cb = cb;
 6436              		.loc 5 1598 13
 6437 000e 019B     		ldr	r3, [sp, #4]
 6438 0010 009A     		ldr	r2, [sp]
 6439 0012 C3F85029 		str	r2, [r3, #2384]
1599:Modules/Drivers/Comms/CAN/src/can.c **** 
1600:Modules/Drivers/Comms/CAN/src/can.c ****     return prev_cb;
 6440              		.loc 5 1600 12
 6441 0016 039B     		ldr	r3, [sp, #12]
1601:Modules/Drivers/Comms/CAN/src/can.c **** }
 6442              		.loc 5 1601 1
 6443 0018 1846     		mov	r0, r3
 6444 001a 04B0     		add	sp, sp, #16
 6445              		.cfi_def_cfa_offset 0
 6446              		@ sp needed
 6447 001c 7047     		bx	lr
 6448              		.cfi_endproc
 6449              	.LFE457:
 6451 001e 00BF     		.section	.text.can_set_err_cb,"ax",%progbits
 6452              		.align	1
 6453              		.p2align 4,,15
 6454              		.global	can_set_err_cb
 6455              		.syntax unified
 6456              		.thumb
 6457              		.thumb_func
 6459              	can_set_err_cb:
 6460              	.LFB458:
1602:Modules/Drivers/Comms/CAN/src/can.c **** 
1603:Modules/Drivers/Comms/CAN/src/can.c **** can_err_cb_t can_set_err_cb(can_driver_t *cdp, can_err_cb_t err_cb) {
 6461              		.loc 5 1603 69
 6462              		.cfi_startproc
 6463              		@ args = 0, pretend = 0, frame = 16
 6464              		@ frame_needed = 0, uses_anonymous_args = 0
 6465              		@ link register save eliminated.
 6466 0000 84B0     		sub	sp, sp, #16
 6467              		.cfi_def_cfa_offset 16
 6468 0002 0190     		str	r0, [sp, #4]
 6469 0004 0091     		str	r1, [sp]
1604:Modules/Drivers/Comms/CAN/src/can.c **** 
1605:Modules/Drivers/Comms/CAN/src/can.c ****     can_err_cb_t prev_err_cb;
1606:Modules/Drivers/Comms/CAN/src/can.c **** 
1607:Modules/Drivers/Comms/CAN/src/can.c ****     prev_err_cb = cdp->err_cb;
 6470              		.loc 5 1607 17
 6471 0006 019B     		ldr	r3, [sp, #4]
 6472 0008 D3F85439 		ldr	r3, [r3, #2388]
 6473 000c 0393     		str	r3, [sp, #12]
1608:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->err_cb = err_cb;
 6474              		.loc 5 1608 17
 6475 000e 019B     		ldr	r3, [sp, #4]
 6476 0010 009A     		ldr	r2, [sp]
 6477 0012 C3F85429 		str	r2, [r3, #2388]
1609:Modules/Drivers/Comms/CAN/src/can.c **** 
1610:Modules/Drivers/Comms/CAN/src/can.c ****     return prev_err_cb;
 6478              		.loc 5 1610 12
 6479 0016 039B     		ldr	r3, [sp, #12]
1611:Modules/Drivers/Comms/CAN/src/can.c **** }
 6480              		.loc 5 1611 1
 6481 0018 1846     		mov	r0, r3
 6482 001a 04B0     		add	sp, sp, #16
 6483              		.cfi_def_cfa_offset 0
 6484              		@ sp needed
 6485 001c 7047     		bx	lr
 6486              		.cfi_endproc
 6487              	.LFE458:
 6489 001e 00BF     		.section	.text.can_start,"ax",%progbits
 6490              		.align	1
 6491              		.p2align 4,,15
 6492              		.global	can_start
 6493              		.syntax unified
 6494              		.thumb
 6495              		.thumb_func
 6497              	can_start:
 6498              	.LFB459:
1612:Modules/Drivers/Comms/CAN/src/can.c **** 
1613:Modules/Drivers/Comms/CAN/src/can.c **** void can_start(can_driver_t *cdp) {
 6499              		.loc 5 1613 35
 6500              		.cfi_startproc
 6501              		@ args = 0, pretend = 0, frame = 16
 6502              		@ frame_needed = 0, uses_anonymous_args = 0
 6503 0000 00B5     		push	{lr}
 6504              		.cfi_def_cfa_offset 4
 6505              		.cfi_offset 14, -4
 6506 0002 85B0     		sub	sp, sp, #20
 6507              		.cfi_def_cfa_offset 24
 6508 0004 0190     		str	r0, [sp, #4]
1614:Modules/Drivers/Comms/CAN/src/can.c **** 
1615:Modules/Drivers/Comms/CAN/src/can.c ****     IRQn_Type vector;
1616:Modules/Drivers/Comms/CAN/src/can.c **** 
1617:Modules/Drivers/Comms/CAN/src/can.c ****     /* Enable clock.*/
1618:Modules/Drivers/Comms/CAN/src/can.c ****     can_dev_clock_enable(cdp);
 6509              		.loc 5 1618 5
 6510 0006 0198     		ldr	r0, [sp, #4]
 6511 0008 FFF7FEFF 		bl	can_dev_clock_enable
1619:Modules/Drivers/Comms/CAN/src/can.c **** 
1620:Modules/Drivers/Comms/CAN/src/can.c ****     /* Enable CAN LINE0/LINE1 interrupt.*/
1621:Modules/Drivers/Comms/CAN/src/can.c ****     if (cdp->irq_line == CAN_IRQ_LINE0) {
 6512              		.loc 5 1621 12
 6513 000c 019B     		ldr	r3, [sp, #4]
 6514 000e 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 6515              		.loc 5 1621 8
 6516 0010 002B     		cmp	r3, #0
 6517 0012 06D1     		bne	.L285
1622:Modules/Drivers/Comms/CAN/src/can.c ****         vector = can_dev_get_line0_vector(cdp);
 6518              		.loc 5 1622 18
 6519 0014 0198     		ldr	r0, [sp, #4]
 6520 0016 FFF7FEFF 		bl	can_dev_get_line0_vector
 6521 001a 0346     		mov	r3, r0
 6522 001c ADF80E30 		strh	r3, [sp, #14]	@ movhi
 6523 0020 05E0     		b	.L286
 6524              	.L285:
1623:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
1624:Modules/Drivers/Comms/CAN/src/can.c ****         vector = can_dev_get_line1_vector(cdp);
 6525              		.loc 5 1624 18
 6526 0022 0198     		ldr	r0, [sp, #4]
 6527 0024 FFF7FEFF 		bl	can_dev_get_line1_vector
 6528 0028 0346     		mov	r3, r0
 6529 002a ADF80E30 		strh	r3, [sp, #14]	@ movhi
 6530              	.L286:
1625:Modules/Drivers/Comms/CAN/src/can.c ****     }
1626:Modules/Drivers/Comms/CAN/src/can.c ****     irq_set_priority(vector, cdp->prio);
 6531              		.loc 5 1626 5
 6532 002e 019B     		ldr	r3, [sp, #4]
 6533 0030 9A68     		ldr	r2, [r3, #8]
 6534 0032 BDF90E30 		ldrsh	r3, [sp, #14]
 6535 0036 1146     		mov	r1, r2
 6536 0038 1846     		mov	r0, r3
 6537 003a FFF7FEFF 		bl	irq_set_priority
1627:Modules/Drivers/Comms/CAN/src/can.c ****     irq_enable(vector);
 6538              		.loc 5 1627 5
 6539 003e BDF90E30 		ldrsh	r3, [sp, #14]
 6540 0042 1846     		mov	r0, r3
 6541 0044 FFF7FEFF 		bl	irq_enable
1628:Modules/Drivers/Comms/CAN/src/can.c **** 
1629:Modules/Drivers/Comms/CAN/src/can.c ****     /* Enable CAN DMU interrupt.*/
1630:Modules/Drivers/Comms/CAN/src/can.c ****     if (cdp->is_dmu_mode == true) {
 6542              		.loc 5 1630 12
 6543 0048 019B     		ldr	r3, [sp, #4]
 6544 004a 93F83F39 		ldrb	r3, [r3, #2367]	@ zero_extendqisi2
 6545              		.loc 5 1630 8
 6546 004e 002B     		cmp	r3, #0
 6547 0050 12D0     		beq	.L287
1631:Modules/Drivers/Comms/CAN/src/can.c ****         vector = can_dev_get_dmu_vector(cdp);
 6548              		.loc 5 1631 18
 6549 0052 0198     		ldr	r0, [sp, #4]
 6550 0054 FFF7FEFF 		bl	can_dev_get_dmu_vector
 6551 0058 0346     		mov	r3, r0
 6552 005a ADF80E30 		strh	r3, [sp, #14]	@ movhi
1632:Modules/Drivers/Comms/CAN/src/can.c ****         irq_set_priority(vector, cdp->prio);
 6553              		.loc 5 1632 9
 6554 005e 019B     		ldr	r3, [sp, #4]
 6555 0060 9A68     		ldr	r2, [r3, #8]
 6556 0062 BDF90E30 		ldrsh	r3, [sp, #14]
 6557 0066 1146     		mov	r1, r2
 6558 0068 1846     		mov	r0, r3
 6559 006a FFF7FEFF 		bl	irq_set_priority
1633:Modules/Drivers/Comms/CAN/src/can.c ****         irq_enable(vector);
 6560              		.loc 5 1633 9
 6561 006e BDF90E30 		ldrsh	r3, [sp, #14]
 6562 0072 1846     		mov	r0, r3
 6563 0074 FFF7FEFF 		bl	irq_enable
 6564              	.L287:
1634:Modules/Drivers/Comms/CAN/src/can.c ****     }
1635:Modules/Drivers/Comms/CAN/src/can.c **** 
1636:Modules/Drivers/Comms/CAN/src/can.c ****     /* Start CAN hardware controller.*/
1637:Modules/Drivers/Comms/CAN/src/can.c ****     can_lld_start(cdp);
 6565              		.loc 5 1637 5
 6566 0078 0198     		ldr	r0, [sp, #4]
 6567 007a FFF7FEFF 		bl	can_lld_start
1638:Modules/Drivers/Comms/CAN/src/can.c **** }
 6568              		.loc 5 1638 1
 6569 007e 00BF     		nop
 6570 0080 05B0     		add	sp, sp, #20
 6571              		.cfi_def_cfa_offset 4
 6572              		@ sp needed
 6573 0082 5DF804FB 		ldr	pc, [sp], #4
 6574              		.cfi_endproc
 6575              	.LFE459:
 6577 0086 00BF     		.section	.text.can_transmit,"ax",%progbits
 6578              		.align	1
 6579              		.p2align 4,,15
 6580              		.global	can_transmit
 6581              		.syntax unified
 6582              		.thumb
 6583              		.thumb_func
 6585              	can_transmit:
 6586              	.LFB460:
1639:Modules/Drivers/Comms/CAN/src/can.c **** 
1640:Modules/Drivers/Comms/CAN/src/can.c **** bool can_transmit(can_driver_t *cdp, uint8_t msgbuf, can_frame_t *frame) {
 6587              		.loc 5 1640 74
 6588              		.cfi_startproc
 6589              		@ args = 0, pretend = 0, frame = 16
 6590              		@ frame_needed = 0, uses_anonymous_args = 0
 6591 0000 00B5     		push	{lr}
 6592              		.cfi_def_cfa_offset 4
 6593              		.cfi_offset 14, -4
 6594 0002 85B0     		sub	sp, sp, #20
 6595              		.cfi_def_cfa_offset 24
 6596 0004 0390     		str	r0, [sp, #12]
 6597 0006 0B46     		mov	r3, r1
 6598 0008 0192     		str	r2, [sp, #4]
 6599 000a 8DF80B30 		strb	r3, [sp, #11]
1641:Modules/Drivers/Comms/CAN/src/can.c **** 
1642:Modules/Drivers/Comms/CAN/src/can.c ****     return can_lld_transmit(cdp, msgbuf, frame);
 6600              		.loc 5 1642 12
 6601 000e 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
 6602 0012 019A     		ldr	r2, [sp, #4]
 6603 0014 1946     		mov	r1, r3
 6604 0016 0398     		ldr	r0, [sp, #12]
 6605 0018 FFF7FEFF 		bl	can_lld_transmit
 6606 001c 0346     		mov	r3, r0
1643:Modules/Drivers/Comms/CAN/src/can.c **** }
 6607              		.loc 5 1643 1
 6608 001e 1846     		mov	r0, r3
 6609 0020 05B0     		add	sp, sp, #20
 6610              		.cfi_def_cfa_offset 4
 6611              		@ sp needed
 6612 0022 5DF804FB 		ldr	pc, [sp], #4
 6613              		.cfi_endproc
 6614              	.LFE460:
 6616 0026 00BF     		.section	.text.can_receive,"ax",%progbits
 6617              		.align	1
 6618              		.p2align 4,,15
 6619              		.global	can_receive
 6620              		.syntax unified
 6621              		.thumb
 6622              		.thumb_func
 6624              	can_receive:
 6625              	.LFB461:
1644:Modules/Drivers/Comms/CAN/src/can.c **** 
1645:Modules/Drivers/Comms/CAN/src/can.c **** bool can_receive(can_driver_t *cdp, uint8_t msgbuf, can_frame_t *frame) {
 6626              		.loc 5 1645 73
 6627              		.cfi_startproc
 6628              		@ args = 0, pretend = 0, frame = 16
 6629              		@ frame_needed = 0, uses_anonymous_args = 0
 6630 0000 00B5     		push	{lr}
 6631              		.cfi_def_cfa_offset 4
 6632              		.cfi_offset 14, -4
 6633 0002 85B0     		sub	sp, sp, #20
 6634              		.cfi_def_cfa_offset 24
 6635 0004 0390     		str	r0, [sp, #12]
 6636 0006 0B46     		mov	r3, r1
 6637 0008 0192     		str	r2, [sp, #4]
 6638 000a 8DF80B30 		strb	r3, [sp, #11]
1646:Modules/Drivers/Comms/CAN/src/can.c **** 
1647:Modules/Drivers/Comms/CAN/src/can.c ****     return can_lld_receive(cdp, msgbuf, frame);
 6639              		.loc 5 1647 12
 6640 000e 9DF80B30 		ldrb	r3, [sp, #11]	@ zero_extendqisi2
 6641 0012 019A     		ldr	r2, [sp, #4]
 6642 0014 1946     		mov	r1, r3
 6643 0016 0398     		ldr	r0, [sp, #12]
 6644 0018 FFF7FEFF 		bl	can_lld_receive
 6645 001c 0346     		mov	r3, r0
1648:Modules/Drivers/Comms/CAN/src/can.c **** }
 6646              		.loc 5 1648 1
 6647 001e 1846     		mov	r0, r3
 6648 0020 05B0     		add	sp, sp, #20
 6649              		.cfi_def_cfa_offset 4
 6650              		@ sp needed
 6651 0022 5DF804FB 		ldr	pc, [sp], #4
 6652              		.cfi_endproc
 6653              	.LFE461:
 6655 0026 00BF     		.section	.text.can_get_bo_status,"ax",%progbits
 6656              		.align	1
 6657              		.p2align 4,,15
 6658              		.global	can_get_bo_status
 6659              		.syntax unified
 6660              		.thumb
 6661              		.thumb_func
 6663              	can_get_bo_status:
 6664              	.LFB462:
1649:Modules/Drivers/Comms/CAN/src/can.c **** 
1650:Modules/Drivers/Comms/CAN/src/can.c **** bool can_get_bo_status(can_driver_t *cdp) {
 6665              		.loc 5 1650 43
 6666              		.cfi_startproc
 6667              		@ args = 0, pretend = 0, frame = 8
 6668              		@ frame_needed = 0, uses_anonymous_args = 0
 6669              		@ link register save eliminated.
 6670 0000 82B0     		sub	sp, sp, #8
 6671              		.cfi_def_cfa_offset 8
 6672 0002 0190     		str	r0, [sp, #4]
1651:Modules/Drivers/Comms/CAN/src/can.c **** 
1652:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->can->PSR & FDCAN_PSR_BO) != 0U) {
 6673              		.loc 5 1652 13
 6674 0004 019B     		ldr	r3, [sp, #4]
 6675 0006 1B68     		ldr	r3, [r3]
 6676              		.loc 5 1652 18
 6677 0008 5B6C     		ldr	r3, [r3, #68]
 6678              		.loc 5 1652 24
 6679 000a 03F08003 		and	r3, r3, #128
 6680              		.loc 5 1652 8
 6681 000e 002B     		cmp	r3, #0
 6682 0010 01D0     		beq	.L293
1653:Modules/Drivers/Comms/CAN/src/can.c ****         return true;
 6683              		.loc 5 1653 16
 6684 0012 0123     		movs	r3, #1
 6685 0014 00E0     		b	.L294
 6686              	.L293:
1654:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
1655:Modules/Drivers/Comms/CAN/src/can.c ****         return false;
 6687              		.loc 5 1655 16
 6688 0016 0023     		movs	r3, #0
 6689              	.L294:
1656:Modules/Drivers/Comms/CAN/src/can.c ****     }
1657:Modules/Drivers/Comms/CAN/src/can.c **** }
 6690              		.loc 5 1657 1
 6691 0018 1846     		mov	r0, r3
 6692 001a 02B0     		add	sp, sp, #8
 6693              		.cfi_def_cfa_offset 0
 6694              		@ sp needed
 6695 001c 7047     		bx	lr
 6696              		.cfi_endproc
 6697              	.LFE462:
 6699 001e 00BF     		.section	.text.can_get_version,"ax",%progbits
 6700              		.align	1
 6701              		.p2align 4,,15
 6702              		.global	can_get_version
 6703              		.syntax unified
 6704              		.thumb
 6705              		.thumb_func
 6707              	can_get_version:
 6708              	.LFB463:
1658:Modules/Drivers/Comms/CAN/src/can.c **** 
1659:Modules/Drivers/Comms/CAN/src/can.c **** uint16_t can_get_version(can_driver_t *cdp) {
 6709              		.loc 5 1659 45
 6710              		.cfi_startproc
 6711              		@ args = 0, pretend = 0, frame = 8
 6712              		@ frame_needed = 0, uses_anonymous_args = 0
 6713 0000 00B5     		push	{lr}
 6714              		.cfi_def_cfa_offset 4
 6715              		.cfi_offset 14, -4
 6716 0002 83B0     		sub	sp, sp, #12
 6717              		.cfi_def_cfa_offset 16
 6718 0004 0190     		str	r0, [sp, #4]
1660:Modules/Drivers/Comms/CAN/src/can.c **** 
1661:Modules/Drivers/Comms/CAN/src/can.c ****     return can_lld_version(cdp);
 6719              		.loc 5 1661 12
 6720 0006 0198     		ldr	r0, [sp, #4]
 6721 0008 FFF7FEFF 		bl	can_lld_version
 6722 000c 0346     		mov	r3, r0
1662:Modules/Drivers/Comms/CAN/src/can.c **** }
 6723              		.loc 5 1662 1
 6724 000e 1846     		mov	r0, r3
 6725 0010 03B0     		add	sp, sp, #12
 6726              		.cfi_def_cfa_offset 4
 6727              		@ sp needed
 6728 0012 5DF804FB 		ldr	pc, [sp], #4
 6729              		.cfi_endproc
 6730              	.LFE463:
 6732 0016 00BF     		.section	.text.can_stop,"ax",%progbits
 6733              		.align	1
 6734              		.p2align 4,,15
 6735              		.global	can_stop
 6736              		.syntax unified
 6737              		.thumb
 6738              		.thumb_func
 6740              	can_stop:
 6741              	.LFB464:
1663:Modules/Drivers/Comms/CAN/src/can.c **** 
1664:Modules/Drivers/Comms/CAN/src/can.c **** void can_stop(can_driver_t *cdp) {
 6742              		.loc 5 1664 34
 6743              		.cfi_startproc
 6744              		@ args = 0, pretend = 0, frame = 16
 6745              		@ frame_needed = 0, uses_anonymous_args = 0
 6746 0000 00B5     		push	{lr}
 6747              		.cfi_def_cfa_offset 4
 6748              		.cfi_offset 14, -4
 6749 0002 85B0     		sub	sp, sp, #20
 6750              		.cfi_def_cfa_offset 24
 6751 0004 0190     		str	r0, [sp, #4]
1665:Modules/Drivers/Comms/CAN/src/can.c **** 
1666:Modules/Drivers/Comms/CAN/src/can.c ****     IRQn_Type vector;
1667:Modules/Drivers/Comms/CAN/src/can.c **** 
1668:Modules/Drivers/Comms/CAN/src/can.c ****     /* Disable CAN LINE0/LINE1 interrupt.*/
1669:Modules/Drivers/Comms/CAN/src/can.c ****     if (cdp->irq_line == CAN_IRQ_LINE0) {
 6752              		.loc 5 1669 12
 6753 0006 019B     		ldr	r3, [sp, #4]
 6754 0008 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 6755              		.loc 5 1669 8
 6756 000a 002B     		cmp	r3, #0
 6757 000c 06D1     		bne	.L298
1670:Modules/Drivers/Comms/CAN/src/can.c ****         vector = can_dev_get_line0_vector(cdp);
 6758              		.loc 5 1670 18
 6759 000e 0198     		ldr	r0, [sp, #4]
 6760 0010 FFF7FEFF 		bl	can_dev_get_line0_vector
 6761 0014 0346     		mov	r3, r0
 6762 0016 ADF80E30 		strh	r3, [sp, #14]	@ movhi
 6763 001a 05E0     		b	.L299
 6764              	.L298:
1671:Modules/Drivers/Comms/CAN/src/can.c ****     } else {
1672:Modules/Drivers/Comms/CAN/src/can.c ****         vector = can_dev_get_line1_vector(cdp);
 6765              		.loc 5 1672 18
 6766 001c 0198     		ldr	r0, [sp, #4]
 6767 001e FFF7FEFF 		bl	can_dev_get_line1_vector
 6768 0022 0346     		mov	r3, r0
 6769 0024 ADF80E30 		strh	r3, [sp, #14]	@ movhi
 6770              	.L299:
1673:Modules/Drivers/Comms/CAN/src/can.c ****     }
1674:Modules/Drivers/Comms/CAN/src/can.c ****     irq_disable(vector);
 6771              		.loc 5 1674 5
 6772 0028 BDF90E30 		ldrsh	r3, [sp, #14]
 6773 002c 1846     		mov	r0, r3
 6774 002e FFF7FEFF 		bl	irq_disable
1675:Modules/Drivers/Comms/CAN/src/can.c **** 
1676:Modules/Drivers/Comms/CAN/src/can.c ****     /* Disable CAN DMU interrupt.*/
1677:Modules/Drivers/Comms/CAN/src/can.c ****     if (cdp->is_dmu_mode == true) {
 6775              		.loc 5 1677 12
 6776 0032 019B     		ldr	r3, [sp, #4]
 6777 0034 93F83F39 		ldrb	r3, [r3, #2367]	@ zero_extendqisi2
 6778              		.loc 5 1677 8
 6779 0038 002B     		cmp	r3, #0
 6780 003a 0AD0     		beq	.L300
1678:Modules/Drivers/Comms/CAN/src/can.c ****         vector = can_dev_get_dmu_vector(cdp);
 6781              		.loc 5 1678 18
 6782 003c 0198     		ldr	r0, [sp, #4]
 6783 003e FFF7FEFF 		bl	can_dev_get_dmu_vector
 6784 0042 0346     		mov	r3, r0
 6785 0044 ADF80E30 		strh	r3, [sp, #14]	@ movhi
1679:Modules/Drivers/Comms/CAN/src/can.c ****         irq_disable(vector);
 6786              		.loc 5 1679 9
 6787 0048 BDF90E30 		ldrsh	r3, [sp, #14]
 6788 004c 1846     		mov	r0, r3
 6789 004e FFF7FEFF 		bl	irq_disable
 6790              	.L300:
1680:Modules/Drivers/Comms/CAN/src/can.c ****     }
1681:Modules/Drivers/Comms/CAN/src/can.c **** 
1682:Modules/Drivers/Comms/CAN/src/can.c ****     /* Clear interrupt register.*/
1683:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->can->IR  = 0xFFFFFFFFUL;
 6791              		.loc 5 1683 8
 6792 0052 019B     		ldr	r3, [sp, #4]
 6793 0054 1B68     		ldr	r3, [r3]
 6794              		.loc 5 1683 19
 6795 0056 4FF0FF32 		mov	r2, #-1
 6796 005a 1A65     		str	r2, [r3, #80]
1684:Modules/Drivers/Comms/CAN/src/can.c **** 
1685:Modules/Drivers/Comms/CAN/src/can.c ****     /* Disable interrupts.*/
1686:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->can->IE  = 0x0UL;
 6797              		.loc 5 1686 8
 6798 005c 019B     		ldr	r3, [sp, #4]
 6799 005e 1B68     		ldr	r3, [r3]
 6800              		.loc 5 1686 19
 6801 0060 0022     		movs	r2, #0
 6802 0062 5A65     		str	r2, [r3, #84]
1687:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->can->ILS = 0x0UL;
 6803              		.loc 5 1687 8
 6804 0064 019B     		ldr	r3, [sp, #4]
 6805 0066 1B68     		ldr	r3, [r3]
 6806              		.loc 5 1687 19
 6807 0068 0022     		movs	r2, #0
 6808 006a 9A65     		str	r2, [r3, #88]
1688:Modules/Drivers/Comms/CAN/src/can.c **** 
1689:Modules/Drivers/Comms/CAN/src/can.c ****     /* Clear RX buffers.*/
1690:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->can->NDAT1 = 0xFFFFFFFFUL;
 6809              		.loc 5 1690 8
 6810 006c 019B     		ldr	r3, [sp, #4]
 6811 006e 1B68     		ldr	r3, [r3]
 6812              		.loc 5 1690 21
 6813 0070 4FF0FF32 		mov	r2, #-1
 6814 0074 C3F89820 		str	r2, [r3, #152]
1691:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->can->NDAT2 = 0xFFFFFFFFUL;
 6815              		.loc 5 1691 8
 6816 0078 019B     		ldr	r3, [sp, #4]
 6817 007a 1B68     		ldr	r3, [r3]
 6818              		.loc 5 1691 21
 6819 007c 4FF0FF32 		mov	r2, #-1
 6820 0080 C3F89C20 		str	r2, [r3, #156]
1692:Modules/Drivers/Comms/CAN/src/can.c **** 
1693:Modules/Drivers/Comms/CAN/src/can.c ****     /* Disable clock.*/
1694:Modules/Drivers/Comms/CAN/src/can.c ****     can_dev_clock_disable(cdp);
 6821              		.loc 5 1694 5
 6822 0084 0198     		ldr	r0, [sp, #4]
 6823 0086 FFF7FEFF 		bl	can_dev_clock_disable
1695:Modules/Drivers/Comms/CAN/src/can.c **** }
 6824              		.loc 5 1695 1
 6825 008a 00BF     		nop
 6826 008c 05B0     		add	sp, sp, #20
 6827              		.cfi_def_cfa_offset 4
 6828              		@ sp needed
 6829 008e 5DF804FB 		ldr	pc, [sp], #4
 6830              		.cfi_endproc
 6831              	.LFE464:
 6833 0092 00BF     		.section	.text.can_deinit,"ax",%progbits
 6834              		.align	1
 6835              		.p2align 4,,15
 6836              		.global	can_deinit
 6837              		.syntax unified
 6838              		.thumb
 6839              		.thumb_func
 6841              	can_deinit:
 6842              	.LFB465:
1696:Modules/Drivers/Comms/CAN/src/can.c **** 
1697:Modules/Drivers/Comms/CAN/src/can.c **** void can_deinit(can_driver_t *cdp) {
 6843              		.loc 5 1697 36
 6844              		.cfi_startproc
 6845              		@ args = 0, pretend = 0, frame = 8
 6846              		@ frame_needed = 0, uses_anonymous_args = 0
 6847 0000 00B5     		push	{lr}
 6848              		.cfi_def_cfa_offset 4
 6849              		.cfi_offset 14, -4
 6850 0002 83B0     		sub	sp, sp, #12
 6851              		.cfi_def_cfa_offset 16
 6852 0004 0190     		str	r0, [sp, #4]
1698:Modules/Drivers/Comms/CAN/src/can.c **** 
1699:Modules/Drivers/Comms/CAN/src/can.c ****     /* Set pointer to CAN register block to NULL.*/
1700:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->can   = NULL;
 6853              		.loc 5 1700 16
 6854 0006 019B     		ldr	r3, [sp, #4]
 6855 0008 0022     		movs	r2, #0
 6856 000a 1A60     		str	r2, [r3]
1701:Modules/Drivers/Comms/CAN/src/can.c ****     /* Set CAN clock value to default value.*/
1702:Modules/Drivers/Comms/CAN/src/can.c ****     cdp->clock = 0UL;
 6857              		.loc 5 1702 16
 6858 000c 019B     		ldr	r3, [sp, #4]
 6859 000e 0022     		movs	r2, #0
 6860 0010 5A60     		str	r2, [r3, #4]
1703:Modules/Drivers/Comms/CAN/src/can.c **** 
1704:Modules/Drivers/Comms/CAN/src/can.c ****     /* Reset CAN parameters.*/
1705:Modules/Drivers/Comms/CAN/src/can.c ****     can_reset_paramters(cdp);
 6861              		.loc 5 1705 5
 6862 0012 0198     		ldr	r0, [sp, #4]
 6863 0014 FFF7FEFF 		bl	can_reset_paramters
1706:Modules/Drivers/Comms/CAN/src/can.c **** }
 6864              		.loc 5 1706 1
 6865 0018 00BF     		nop
 6866 001a 03B0     		add	sp, sp, #12
 6867              		.cfi_def_cfa_offset 4
 6868              		@ sp needed
 6869 001c 5DF804FB 		ldr	pc, [sp], #4
 6870              		.cfi_endproc
 6871              	.LFE465:
 6873              		.section	.text.__can_serve_interrupt,"ax",%progbits
 6874              		.align	1
 6875              		.p2align 4,,15
 6876              		.global	__can_serve_interrupt
 6877              		.syntax unified
 6878              		.thumb
 6879              		.thumb_func
 6881              	__can_serve_interrupt:
 6882              	.LFB466:
1707:Modules/Drivers/Comms/CAN/src/can.c **** 
1708:Modules/Drivers/Comms/CAN/src/can.c **** void __can_serve_interrupt(can_driver_t *cdp, can_irq_line_t irq_line) {
 6883              		.loc 5 1708 72
 6884              		.cfi_startproc
 6885              		@ args = 0, pretend = 0, frame = 96
 6886              		@ frame_needed = 0, uses_anonymous_args = 0
 6887 0000 10B5     		push	{r4, lr}
 6888              		.cfi_def_cfa_offset 8
 6889              		.cfi_offset 4, -8
 6890              		.cfi_offset 14, -4
 6891 0002 ACB0     		sub	sp, sp, #176
 6892              		.cfi_def_cfa_offset 184
 6893 0004 1590     		str	r0, [sp, #84]
 6894 0006 0B46     		mov	r3, r1
 6895 0008 8DF85330 		strb	r3, [sp, #83]
1709:Modules/Drivers/Comms/CAN/src/can.c **** 
1710:Modules/Drivers/Comms/CAN/src/can.c ****     can_frame_t frame = {0};
 6896              		.loc 5 1710 17
 6897 000c 16AB     		add	r3, sp, #88
 6898 000e 5022     		movs	r2, #80
 6899 0010 0021     		movs	r1, #0
 6900 0012 1846     		mov	r0, r3
 6901 0014 FFF7FEFF 		bl	memset
1711:Modules/Drivers/Comms/CAN/src/can.c ****     uint8_t msgbuf = 0;
 6902              		.loc 5 1711 13
 6903 0018 0023     		movs	r3, #0
 6904 001a 8DF8AF30 		strb	r3, [sp, #175]
1712:Modules/Drivers/Comms/CAN/src/can.c **** 
1713:Modules/Drivers/Comms/CAN/src/can.c ****     /* Check if transmission completed interrupt occurred.*/
1714:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->can->IR & FDCAN_IR_TC) != 0U) {
 6905              		.loc 5 1714 13
 6906 001e 159B     		ldr	r3, [sp, #84]
 6907 0020 1B68     		ldr	r3, [r3]
 6908              		.loc 5 1714 18
 6909 0022 1B6D     		ldr	r3, [r3, #80]
 6910              		.loc 5 1714 23
 6911 0024 03F40073 		and	r3, r3, #512
 6912              		.loc 5 1714 8
 6913 0028 002B     		cmp	r3, #0
 6914 002a 25D0     		beq	.L303
1715:Modules/Drivers/Comms/CAN/src/can.c ****         if (REG_READ_FIELD(cdp->can->ILS, FDCAN_ILS_TCL) == (uint8_t)irq_line) {
 6915              		.loc 5 1715 13
 6916 002c 159B     		ldr	r3, [sp, #84]
 6917 002e 1B68     		ldr	r3, [r3]
 6918 0030 9B6D     		ldr	r3, [r3, #88]
 6919 0032 5B0A     		lsrs	r3, r3, #9
 6920 0034 03F00102 		and	r2, r3, #1
 6921              		.loc 5 1715 61
 6922 0038 9DF85330 		ldrb	r3, [sp, #83]	@ zero_extendqisi2
 6923              		.loc 5 1715 12
 6924 003c 9A42     		cmp	r2, r3
 6925 003e 1BD1     		bne	.L303
1716:Modules/Drivers/Comms/CAN/src/can.c **** 
1717:Modules/Drivers/Comms/CAN/src/can.c ****             /* Invoke callback if it is configured.*/
1718:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->cb != NULL) {
 6926              		.loc 5 1718 20
 6927 0040 159B     		ldr	r3, [sp, #84]
 6928 0042 D3F85039 		ldr	r3, [r3, #2384]
 6929              		.loc 5 1718 16
 6930 0046 002B     		cmp	r3, #0
 6931 0048 0ED0     		beq	.L304
1719:Modules/Drivers/Comms/CAN/src/can.c ****                 /* Callback is called with the frame as data.*/
1720:Modules/Drivers/Comms/CAN/src/can.c ****                 cdp->cb(cdp, frame, CAN_CB_TX);
 6932              		.loc 5 1720 20
 6933 004a 159B     		ldr	r3, [sp, #84]
 6934 004c D3F85049 		ldr	r4, [r3, #2384]
 6935              		.loc 5 1720 17
 6936 0050 0123     		movs	r3, #1
 6937 0052 1293     		str	r3, [sp, #72]
 6938 0054 6846     		mov	r0, sp
 6939 0056 18AB     		add	r3, sp, #96
 6940 0058 4822     		movs	r2, #72
 6941 005a 1946     		mov	r1, r3
 6942 005c FFF7FEFF 		bl	memcpy
 6943 0060 16AB     		add	r3, sp, #88
 6944 0062 0CCB     		ldm	r3, {r2, r3}
 6945 0064 1598     		ldr	r0, [sp, #84]
 6946 0066 A047     		blx	r4
 6947              	.LVL2:
 6948              	.L304:
1721:Modules/Drivers/Comms/CAN/src/can.c ****             }
1722:Modules/Drivers/Comms/CAN/src/can.c ****             /* Clear flag.*/
1723:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->can->IR |= FDCAN_IR_TC;
 6949              		.loc 5 1723 16
 6950 0068 159B     		ldr	r3, [sp, #84]
 6951 006a 1B68     		ldr	r3, [r3]
 6952              		.loc 5 1723 26
 6953 006c 1A6D     		ldr	r2, [r3, #80]
 6954              		.loc 5 1723 16
 6955 006e 159B     		ldr	r3, [sp, #84]
 6956 0070 1B68     		ldr	r3, [r3]
 6957              		.loc 5 1723 26
 6958 0072 42F40072 		orr	r2, r2, #512
 6959 0076 1A65     		str	r2, [r3, #80]
 6960              	.L303:
1724:Modules/Drivers/Comms/CAN/src/can.c ****         }
1725:Modules/Drivers/Comms/CAN/src/can.c ****     }
1726:Modules/Drivers/Comms/CAN/src/can.c **** 
1727:Modules/Drivers/Comms/CAN/src/can.c ****     /* Check if TX FIFO empty interrupt occurred.*/
1728:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->can->IR & FDCAN_IR_TFE) != 0U) {
 6961              		.loc 5 1728 13
 6962 0078 159B     		ldr	r3, [sp, #84]
 6963 007a 1B68     		ldr	r3, [r3]
 6964              		.loc 5 1728 18
 6965 007c 1B6D     		ldr	r3, [r3, #80]
 6966              		.loc 5 1728 23
 6967 007e 03F40063 		and	r3, r3, #2048
 6968              		.loc 5 1728 8
 6969 0082 002B     		cmp	r3, #0
 6970 0084 25D0     		beq	.L305
1729:Modules/Drivers/Comms/CAN/src/can.c ****         if (REG_READ_FIELD(cdp->can->ILS, FDCAN_ILS_TFEL) == (uint8_t)irq_line) {
 6971              		.loc 5 1729 13
 6972 0086 159B     		ldr	r3, [sp, #84]
 6973 0088 1B68     		ldr	r3, [r3]
 6974 008a 9B6D     		ldr	r3, [r3, #88]
 6975 008c DB0A     		lsrs	r3, r3, #11
 6976 008e 03F00102 		and	r2, r3, #1
 6977              		.loc 5 1729 62
 6978 0092 9DF85330 		ldrb	r3, [sp, #83]	@ zero_extendqisi2
 6979              		.loc 5 1729 12
 6980 0096 9A42     		cmp	r2, r3
 6981 0098 1BD1     		bne	.L305
1730:Modules/Drivers/Comms/CAN/src/can.c ****             /* Invoke callback if it is configured.*/
1731:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->cb != NULL) {
 6982              		.loc 5 1731 20
 6983 009a 159B     		ldr	r3, [sp, #84]
 6984 009c D3F85039 		ldr	r3, [r3, #2384]
 6985              		.loc 5 1731 16
 6986 00a0 002B     		cmp	r3, #0
 6987 00a2 0ED0     		beq	.L306
1732:Modules/Drivers/Comms/CAN/src/can.c ****                 cdp->cb(cdp, frame, CAN_CB_TX_FIFO_EMPTY);
 6988              		.loc 5 1732 20
 6989 00a4 159B     		ldr	r3, [sp, #84]
 6990 00a6 D3F85049 		ldr	r4, [r3, #2384]
 6991              		.loc 5 1732 17
 6992 00aa 0223     		movs	r3, #2
 6993 00ac 1293     		str	r3, [sp, #72]
 6994 00ae 6846     		mov	r0, sp
 6995 00b0 18AB     		add	r3, sp, #96
 6996 00b2 4822     		movs	r2, #72
 6997 00b4 1946     		mov	r1, r3
 6998 00b6 FFF7FEFF 		bl	memcpy
 6999 00ba 16AB     		add	r3, sp, #88
 7000 00bc 0CCB     		ldm	r3, {r2, r3}
 7001 00be 1598     		ldr	r0, [sp, #84]
 7002 00c0 A047     		blx	r4
 7003              	.LVL3:
 7004              	.L306:
1733:Modules/Drivers/Comms/CAN/src/can.c ****             }
1734:Modules/Drivers/Comms/CAN/src/can.c ****             /* Clear flag.*/
1735:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->can->IR |= FDCAN_IR_TFE;
 7005              		.loc 5 1735 16
 7006 00c2 159B     		ldr	r3, [sp, #84]
 7007 00c4 1B68     		ldr	r3, [r3]
 7008              		.loc 5 1735 26
 7009 00c6 1A6D     		ldr	r2, [r3, #80]
 7010              		.loc 5 1735 16
 7011 00c8 159B     		ldr	r3, [sp, #84]
 7012 00ca 1B68     		ldr	r3, [r3]
 7013              		.loc 5 1735 26
 7014 00cc 42F40062 		orr	r2, r2, #2048
 7015 00d0 1A65     		str	r2, [r3, #80]
 7016              	.L305:
1736:Modules/Drivers/Comms/CAN/src/can.c ****         }
1737:Modules/Drivers/Comms/CAN/src/can.c ****     }
1738:Modules/Drivers/Comms/CAN/src/can.c **** 
1739:Modules/Drivers/Comms/CAN/src/can.c ****     /* Check if RX buffer interrupt occurred.*/
1740:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->can->IR & FDCAN_IR_DRX) != 0U) {
 7017              		.loc 5 1740 13
 7018 00d2 159B     		ldr	r3, [sp, #84]
 7019 00d4 1B68     		ldr	r3, [r3]
 7020              		.loc 5 1740 18
 7021 00d6 1B6D     		ldr	r3, [r3, #80]
 7022              		.loc 5 1740 23
 7023 00d8 03F40023 		and	r3, r3, #524288
 7024              		.loc 5 1740 8
 7025 00dc 002B     		cmp	r3, #0
 7026 00de 5BD0     		beq	.L307
1741:Modules/Drivers/Comms/CAN/src/can.c ****         if (REG_READ_FIELD(cdp->can->ILS, FDCAN_ILS_DRXL) == (uint8_t)irq_line) {
 7027              		.loc 5 1741 13
 7028 00e0 159B     		ldr	r3, [sp, #84]
 7029 00e2 1B68     		ldr	r3, [r3]
 7030 00e4 9B6D     		ldr	r3, [r3, #88]
 7031 00e6 DB0C     		lsrs	r3, r3, #19
 7032 00e8 03F00102 		and	r2, r3, #1
 7033              		.loc 5 1741 62
 7034 00ec 9DF85330 		ldrb	r3, [sp, #83]	@ zero_extendqisi2
 7035              		.loc 5 1741 12
 7036 00f0 9A42     		cmp	r2, r3
 7037 00f2 51D1     		bne	.L307
1742:Modules/Drivers/Comms/CAN/src/can.c ****             /* Check if polling mode is not active.*/
1743:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->is_rx_polling_mode == false) {
 7038              		.loc 5 1743 20
 7039 00f4 159B     		ldr	r3, [sp, #84]
 7040 00f6 93F83D39 		ldrb	r3, [r3, #2365]	@ zero_extendqisi2
 7041              		.loc 5 1743 41
 7042 00fa 83F00103 		eor	r3, r3, #1
 7043 00fe DBB2     		uxtb	r3, r3
 7044              		.loc 5 1743 16
 7045 0100 002B     		cmp	r3, #0
 7046 0102 2DD0     		beq	.L308
1744:Modules/Drivers/Comms/CAN/src/can.c ****                 for (msgbuf = 0; msgbuf < cdp->rx_buff_num; msgbuf++) {
 7047              		.loc 5 1744 29
 7048 0104 0023     		movs	r3, #0
 7049 0106 8DF8AF30 		strb	r3, [sp, #175]
 7050              		.loc 5 1744 17
 7051 010a 10E0     		b	.L309
 7052              	.L312:
1745:Modules/Drivers/Comms/CAN/src/can.c ****                     if (((cdp->can->NDAT1) & (1UL << msgbuf)) != 0U) {
 7053              		.loc 5 1745 30
 7054 010c 159B     		ldr	r3, [sp, #84]
 7055 010e 1B68     		ldr	r3, [r3]
 7056              		.loc 5 1745 35
 7057 0110 D3F89820 		ldr	r2, [r3, #152]
 7058              		.loc 5 1745 63
 7059 0114 9DF8AF30 		ldrb	r3, [sp, #175]	@ zero_extendqisi2
 7060 0118 22FA03F3 		lsr	r3, r2, r3
 7061 011c 03F00103 		and	r3, r3, #1
 7062              		.loc 5 1745 24
 7063 0120 002B     		cmp	r3, #0
 7064 0122 0CD1     		bne	.L335
1744:Modules/Drivers/Comms/CAN/src/can.c ****                 for (msgbuf = 0; msgbuf < cdp->rx_buff_num; msgbuf++) {
 7065              		.loc 5 1744 67 discriminator 2
 7066 0124 9DF8AF30 		ldrb	r3, [sp, #175]	@ zero_extendqisi2
 7067 0128 0133     		adds	r3, r3, #1
 7068 012a 8DF8AF30 		strb	r3, [sp, #175]
 7069              	.L309:
1744:Modules/Drivers/Comms/CAN/src/can.c ****                 for (msgbuf = 0; msgbuf < cdp->rx_buff_num; msgbuf++) {
 7070              		.loc 5 1744 46 discriminator 1
 7071 012e 159B     		ldr	r3, [sp, #84]
 7072 0130 93F83839 		ldrb	r3, [r3, #2360]	@ zero_extendqisi2
1744:Modules/Drivers/Comms/CAN/src/can.c ****                 for (msgbuf = 0; msgbuf < cdp->rx_buff_num; msgbuf++) {
 7073              		.loc 5 1744 17 discriminator 1
 7074 0134 9DF8AF20 		ldrb	r2, [sp, #175]	@ zero_extendqisi2
 7075 0138 9A42     		cmp	r2, r3
 7076 013a E7D3     		bcc	.L312
 7077 013c 00E0     		b	.L311
 7078              	.L335:
1746:Modules/Drivers/Comms/CAN/src/can.c ****                         break;
 7079              		.loc 5 1746 25
 7080 013e 00BF     		nop
 7081              	.L311:
1747:Modules/Drivers/Comms/CAN/src/can.c ****                     }
1748:Modules/Drivers/Comms/CAN/src/can.c ****                 }
1749:Modules/Drivers/Comms/CAN/src/can.c ****                 /* Read message.*/
1750:Modules/Drivers/Comms/CAN/src/can.c ****                 can_lld_read_buffer(cdp, CAN_RX_MODE_DEDICATED_BUFF, msgbuf, &frame);
 7082              		.loc 5 1750 17
 7083 0140 9DF8AF20 		ldrb	r2, [sp, #175]	@ zero_extendqisi2
 7084 0144 16AB     		add	r3, sp, #88
 7085 0146 0021     		movs	r1, #0
 7086 0148 1598     		ldr	r0, [sp, #84]
 7087 014a FFF7FEFF 		bl	can_lld_read_buffer
1751:Modules/Drivers/Comms/CAN/src/can.c ****                 /* Release RX buffer.*/
1752:Modules/Drivers/Comms/CAN/src/can.c ****                 cdp->can->NDAT1 = (1UL << msgbuf);
 7088              		.loc 5 1752 40
 7089 014e 9DF8AF20 		ldrb	r2, [sp, #175]	@ zero_extendqisi2
 7090              		.loc 5 1752 20
 7091 0152 159B     		ldr	r3, [sp, #84]
 7092 0154 1B68     		ldr	r3, [r3]
 7093              		.loc 5 1752 40
 7094 0156 0121     		movs	r1, #1
 7095 0158 01FA02F2 		lsl	r2, r1, r2
 7096              		.loc 5 1752 33
 7097 015c C3F89820 		str	r2, [r3, #152]
 7098              	.L308:
1753:Modules/Drivers/Comms/CAN/src/can.c ****             }
1754:Modules/Drivers/Comms/CAN/src/can.c ****             /* Invoke callback if it is configured.*/
1755:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->cb != NULL) {
 7099              		.loc 5 1755 20
 7100 0160 159B     		ldr	r3, [sp, #84]
 7101 0162 D3F85039 		ldr	r3, [r3, #2384]
 7102              		.loc 5 1755 16
 7103 0166 002B     		cmp	r3, #0
 7104 0168 0ED0     		beq	.L313
1756:Modules/Drivers/Comms/CAN/src/can.c ****                 /* Callback is called with the frame as data.*/
1757:Modules/Drivers/Comms/CAN/src/can.c ****                 cdp->cb(cdp, frame, CAN_CB_RX);
 7105              		.loc 5 1757 20
 7106 016a 159B     		ldr	r3, [sp, #84]
 7107 016c D3F85049 		ldr	r4, [r3, #2384]
 7108              		.loc 5 1757 17
 7109 0170 0023     		movs	r3, #0
 7110 0172 1293     		str	r3, [sp, #72]
 7111 0174 6846     		mov	r0, sp
 7112 0176 18AB     		add	r3, sp, #96
 7113 0178 4822     		movs	r2, #72
 7114 017a 1946     		mov	r1, r3
 7115 017c FFF7FEFF 		bl	memcpy
 7116 0180 16AB     		add	r3, sp, #88
 7117 0182 0CCB     		ldm	r3, {r2, r3}
 7118 0184 1598     		ldr	r0, [sp, #84]
 7119 0186 A047     		blx	r4
 7120              	.LVL4:
 7121              	.L313:
1758:Modules/Drivers/Comms/CAN/src/can.c ****             }
1759:Modules/Drivers/Comms/CAN/src/can.c ****             /* Clear flag.*/
1760:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->can->IR |= FDCAN_IR_DRX;
 7122              		.loc 5 1760 16
 7123 0188 159B     		ldr	r3, [sp, #84]
 7124 018a 1B68     		ldr	r3, [r3]
 7125              		.loc 5 1760 26
 7126 018c 1A6D     		ldr	r2, [r3, #80]
 7127              		.loc 5 1760 16
 7128 018e 159B     		ldr	r3, [sp, #84]
 7129 0190 1B68     		ldr	r3, [r3]
 7130              		.loc 5 1760 26
 7131 0192 42F40022 		orr	r2, r2, #524288
 7132 0196 1A65     		str	r2, [r3, #80]
 7133              	.L307:
1761:Modules/Drivers/Comms/CAN/src/can.c ****         }
1762:Modules/Drivers/Comms/CAN/src/can.c ****     }
1763:Modules/Drivers/Comms/CAN/src/can.c **** 
1764:Modules/Drivers/Comms/CAN/src/can.c ****     /* Check if FIFO 0 lost interrupt occurred.*/
1765:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->can->IR & FDCAN_IR_RF0L) != 0U) {
 7134              		.loc 5 1765 13
 7135 0198 159B     		ldr	r3, [sp, #84]
 7136 019a 1B68     		ldr	r3, [r3]
 7137              		.loc 5 1765 18
 7138 019c 1B6D     		ldr	r3, [r3, #80]
 7139              		.loc 5 1765 23
 7140 019e 03F00803 		and	r3, r3, #8
 7141              		.loc 5 1765 8
 7142 01a2 002B     		cmp	r3, #0
 7143 01a4 25D0     		beq	.L314
1766:Modules/Drivers/Comms/CAN/src/can.c ****         if (REG_READ_FIELD(cdp->can->ILS, FDCAN_ILS_RF0LL) == (uint8_t)irq_line) {
 7144              		.loc 5 1766 13
 7145 01a6 159B     		ldr	r3, [sp, #84]
 7146 01a8 1B68     		ldr	r3, [r3]
 7147 01aa 9B6D     		ldr	r3, [r3, #88]
 7148 01ac DB08     		lsrs	r3, r3, #3
 7149 01ae 03F00102 		and	r2, r3, #1
 7150              		.loc 5 1766 63
 7151 01b2 9DF85330 		ldrb	r3, [sp, #83]	@ zero_extendqisi2
 7152              		.loc 5 1766 12
 7153 01b6 9A42     		cmp	r2, r3
 7154 01b8 1BD1     		bne	.L314
1767:Modules/Drivers/Comms/CAN/src/can.c ****             /* Invoke callback if it is configured.*/
1768:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->cb != NULL) {
 7155              		.loc 5 1768 20
 7156 01ba 159B     		ldr	r3, [sp, #84]
 7157 01bc D3F85039 		ldr	r3, [r3, #2384]
 7158              		.loc 5 1768 16
 7159 01c0 002B     		cmp	r3, #0
 7160 01c2 0ED0     		beq	.L315
1769:Modules/Drivers/Comms/CAN/src/can.c ****                 cdp->cb(cdp, frame, CAN_CB_FIFO0_LOST);
 7161              		.loc 5 1769 20
 7162 01c4 159B     		ldr	r3, [sp, #84]
 7163 01c6 D3F85049 		ldr	r4, [r3, #2384]
 7164              		.loc 5 1769 17
 7165 01ca 0623     		movs	r3, #6
 7166 01cc 1293     		str	r3, [sp, #72]
 7167 01ce 6846     		mov	r0, sp
 7168 01d0 18AB     		add	r3, sp, #96
 7169 01d2 4822     		movs	r2, #72
 7170 01d4 1946     		mov	r1, r3
 7171 01d6 FFF7FEFF 		bl	memcpy
 7172 01da 16AB     		add	r3, sp, #88
 7173 01dc 0CCB     		ldm	r3, {r2, r3}
 7174 01de 1598     		ldr	r0, [sp, #84]
 7175 01e0 A047     		blx	r4
 7176              	.LVL5:
 7177              	.L315:
1770:Modules/Drivers/Comms/CAN/src/can.c ****             }
1771:Modules/Drivers/Comms/CAN/src/can.c ****             /* Clear flag.*/
1772:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->can->IR |= FDCAN_IR_RF0L;
 7178              		.loc 5 1772 16
 7179 01e2 159B     		ldr	r3, [sp, #84]
 7180 01e4 1B68     		ldr	r3, [r3]
 7181              		.loc 5 1772 26
 7182 01e6 1A6D     		ldr	r2, [r3, #80]
 7183              		.loc 5 1772 16
 7184 01e8 159B     		ldr	r3, [sp, #84]
 7185 01ea 1B68     		ldr	r3, [r3]
 7186              		.loc 5 1772 26
 7187 01ec 42F00802 		orr	r2, r2, #8
 7188 01f0 1A65     		str	r2, [r3, #80]
 7189              	.L314:
1773:Modules/Drivers/Comms/CAN/src/can.c ****         }
1774:Modules/Drivers/Comms/CAN/src/can.c ****     }
1775:Modules/Drivers/Comms/CAN/src/can.c **** 
1776:Modules/Drivers/Comms/CAN/src/can.c ****     /* Check if FIFO 0 full interrupt.*/
1777:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->can->IR & FDCAN_IR_RF0F) != 0U) {
 7190              		.loc 5 1777 13
 7191 01f2 159B     		ldr	r3, [sp, #84]
 7192 01f4 1B68     		ldr	r3, [r3]
 7193              		.loc 5 1777 18
 7194 01f6 1B6D     		ldr	r3, [r3, #80]
 7195              		.loc 5 1777 23
 7196 01f8 03F00403 		and	r3, r3, #4
 7197              		.loc 5 1777 8
 7198 01fc 002B     		cmp	r3, #0
 7199 01fe 25D0     		beq	.L316
1778:Modules/Drivers/Comms/CAN/src/can.c ****         if (REG_READ_FIELD(cdp->can->ILS, FDCAN_ILS_RF0FL) == (uint8_t)irq_line) {
 7200              		.loc 5 1778 13
 7201 0200 159B     		ldr	r3, [sp, #84]
 7202 0202 1B68     		ldr	r3, [r3]
 7203 0204 9B6D     		ldr	r3, [r3, #88]
 7204 0206 9B08     		lsrs	r3, r3, #2
 7205 0208 03F00102 		and	r2, r3, #1
 7206              		.loc 5 1778 63
 7207 020c 9DF85330 		ldrb	r3, [sp, #83]	@ zero_extendqisi2
 7208              		.loc 5 1778 12
 7209 0210 9A42     		cmp	r2, r3
 7210 0212 1BD1     		bne	.L316
1779:Modules/Drivers/Comms/CAN/src/can.c ****             /* Invoke callback if it is configured.*/
1780:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->cb != NULL) {
 7211              		.loc 5 1780 20
 7212 0214 159B     		ldr	r3, [sp, #84]
 7213 0216 D3F85039 		ldr	r3, [r3, #2384]
 7214              		.loc 5 1780 16
 7215 021a 002B     		cmp	r3, #0
 7216 021c 0ED0     		beq	.L317
1781:Modules/Drivers/Comms/CAN/src/can.c ****                 cdp->cb(cdp, frame, CAN_CB_FIFO0_FULL);
 7217              		.loc 5 1781 20
 7218 021e 159B     		ldr	r3, [sp, #84]
 7219 0220 D3F85049 		ldr	r4, [r3, #2384]
 7220              		.loc 5 1781 17
 7221 0224 0523     		movs	r3, #5
 7222 0226 1293     		str	r3, [sp, #72]
 7223 0228 6846     		mov	r0, sp
 7224 022a 18AB     		add	r3, sp, #96
 7225 022c 4822     		movs	r2, #72
 7226 022e 1946     		mov	r1, r3
 7227 0230 FFF7FEFF 		bl	memcpy
 7228 0234 16AB     		add	r3, sp, #88
 7229 0236 0CCB     		ldm	r3, {r2, r3}
 7230 0238 1598     		ldr	r0, [sp, #84]
 7231 023a A047     		blx	r4
 7232              	.LVL6:
 7233              	.L317:
1782:Modules/Drivers/Comms/CAN/src/can.c ****             }
1783:Modules/Drivers/Comms/CAN/src/can.c ****             /* Clear flag */
1784:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->can->IR |= FDCAN_IR_RF0F;
 7234              		.loc 5 1784 16
 7235 023c 159B     		ldr	r3, [sp, #84]
 7236 023e 1B68     		ldr	r3, [r3]
 7237              		.loc 5 1784 26
 7238 0240 1A6D     		ldr	r2, [r3, #80]
 7239              		.loc 5 1784 16
 7240 0242 159B     		ldr	r3, [sp, #84]
 7241 0244 1B68     		ldr	r3, [r3]
 7242              		.loc 5 1784 26
 7243 0246 42F00402 		orr	r2, r2, #4
 7244 024a 1A65     		str	r2, [r3, #80]
 7245              	.L316:
1785:Modules/Drivers/Comms/CAN/src/can.c ****         }
1786:Modules/Drivers/Comms/CAN/src/can.c ****     }
1787:Modules/Drivers/Comms/CAN/src/can.c **** 
1788:Modules/Drivers/Comms/CAN/src/can.c ****     /* Check if FIFO 0 watermark interrupt occurred.*/
1789:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->can->IR & FDCAN_IR_RF0W) != 0U) {
 7246              		.loc 5 1789 13
 7247 024c 159B     		ldr	r3, [sp, #84]
 7248 024e 1B68     		ldr	r3, [r3]
 7249              		.loc 5 1789 18
 7250 0250 1B6D     		ldr	r3, [r3, #80]
 7251              		.loc 5 1789 23
 7252 0252 03F00203 		and	r3, r3, #2
 7253              		.loc 5 1789 8
 7254 0256 002B     		cmp	r3, #0
 7255 0258 25D0     		beq	.L318
1790:Modules/Drivers/Comms/CAN/src/can.c ****         if (REG_READ_FIELD(cdp->can->ILS, FDCAN_ILS_RF0WL) == (uint8_t)irq_line) {
 7256              		.loc 5 1790 13
 7257 025a 159B     		ldr	r3, [sp, #84]
 7258 025c 1B68     		ldr	r3, [r3]
 7259 025e 9B6D     		ldr	r3, [r3, #88]
 7260 0260 5B08     		lsrs	r3, r3, #1
 7261 0262 03F00102 		and	r2, r3, #1
 7262              		.loc 5 1790 63
 7263 0266 9DF85330 		ldrb	r3, [sp, #83]	@ zero_extendqisi2
 7264              		.loc 5 1790 12
 7265 026a 9A42     		cmp	r2, r3
 7266 026c 1BD1     		bne	.L318
1791:Modules/Drivers/Comms/CAN/src/can.c ****             /* Invoke callback if it is configured.*/
1792:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->cb != NULL) {
 7267              		.loc 5 1792 20
 7268 026e 159B     		ldr	r3, [sp, #84]
 7269 0270 D3F85039 		ldr	r3, [r3, #2384]
 7270              		.loc 5 1792 16
 7271 0274 002B     		cmp	r3, #0
 7272 0276 0ED0     		beq	.L319
1793:Modules/Drivers/Comms/CAN/src/can.c ****                 cdp->cb(cdp, frame, CAN_CB_FIFO0_WATERMARK);
 7273              		.loc 5 1793 20
 7274 0278 159B     		ldr	r3, [sp, #84]
 7275 027a D3F85049 		ldr	r4, [r3, #2384]
 7276              		.loc 5 1793 17
 7277 027e 0423     		movs	r3, #4
 7278 0280 1293     		str	r3, [sp, #72]
 7279 0282 6846     		mov	r0, sp
 7280 0284 18AB     		add	r3, sp, #96
 7281 0286 4822     		movs	r2, #72
 7282 0288 1946     		mov	r1, r3
 7283 028a FFF7FEFF 		bl	memcpy
 7284 028e 16AB     		add	r3, sp, #88
 7285 0290 0CCB     		ldm	r3, {r2, r3}
 7286 0292 1598     		ldr	r0, [sp, #84]
 7287 0294 A047     		blx	r4
 7288              	.LVL7:
 7289              	.L319:
1794:Modules/Drivers/Comms/CAN/src/can.c ****             }
1795:Modules/Drivers/Comms/CAN/src/can.c ****             /* Clear flag.*/
1796:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->can->IR |= FDCAN_IR_RF0W;
 7290              		.loc 5 1796 16
 7291 0296 159B     		ldr	r3, [sp, #84]
 7292 0298 1B68     		ldr	r3, [r3]
 7293              		.loc 5 1796 26
 7294 029a 1A6D     		ldr	r2, [r3, #80]
 7295              		.loc 5 1796 16
 7296 029c 159B     		ldr	r3, [sp, #84]
 7297 029e 1B68     		ldr	r3, [r3]
 7298              		.loc 5 1796 26
 7299 02a0 42F00202 		orr	r2, r2, #2
 7300 02a4 1A65     		str	r2, [r3, #80]
 7301              	.L318:
1797:Modules/Drivers/Comms/CAN/src/can.c ****         }
1798:Modules/Drivers/Comms/CAN/src/can.c ****     }
1799:Modules/Drivers/Comms/CAN/src/can.c **** 
1800:Modules/Drivers/Comms/CAN/src/can.c ****     /* Check if RX FIFO 0 interrupt occurred.*/
1801:Modules/Drivers/Comms/CAN/src/can.c ****     if (((cdp->can->IR & FDCAN_IR_RF0N) != 0U) && (cdp->is_dmu_mode == false)) {
 7302              		.loc 5 1801 14
 7303 02a6 159B     		ldr	r3, [sp, #84]
 7304 02a8 1B68     		ldr	r3, [r3]
 7305              		.loc 5 1801 19
 7306 02aa 1B6D     		ldr	r3, [r3, #80]
 7307              		.loc 5 1801 24
 7308 02ac 03F00103 		and	r3, r3, #1
 7309              		.loc 5 1801 8
 7310 02b0 002B     		cmp	r3, #0
 7311 02b2 54D0     		beq	.L320
 7312              		.loc 5 1801 55 discriminator 1
 7313 02b4 159B     		ldr	r3, [sp, #84]
 7314 02b6 93F83F39 		ldrb	r3, [r3, #2367]	@ zero_extendqisi2
 7315              		.loc 5 1801 69 discriminator 1
 7316 02ba 83F00103 		eor	r3, r3, #1
 7317 02be DBB2     		uxtb	r3, r3
 7318              		.loc 5 1801 48 discriminator 1
 7319 02c0 002B     		cmp	r3, #0
 7320 02c2 4CD0     		beq	.L320
1802:Modules/Drivers/Comms/CAN/src/can.c ****         if (REG_READ_FIELD(cdp->can->ILS, FDCAN_ILS_RF0NL) == (uint8_t)irq_line) {
 7321              		.loc 5 1802 13
 7322 02c4 159B     		ldr	r3, [sp, #84]
 7323 02c6 1B68     		ldr	r3, [r3]
 7324 02c8 9B6D     		ldr	r3, [r3, #88]
 7325 02ca 03F00102 		and	r2, r3, #1
 7326              		.loc 5 1802 63
 7327 02ce 9DF85330 		ldrb	r3, [sp, #83]	@ zero_extendqisi2
 7328              		.loc 5 1802 12
 7329 02d2 9A42     		cmp	r2, r3
 7330 02d4 43D1     		bne	.L320
1803:Modules/Drivers/Comms/CAN/src/can.c ****             /* Check if polling mode is not active.*/
1804:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->is_rx_polling_mode == false) {
 7331              		.loc 5 1804 20
 7332 02d6 159B     		ldr	r3, [sp, #84]
 7333 02d8 93F83D39 		ldrb	r3, [r3, #2365]	@ zero_extendqisi2
 7334              		.loc 5 1804 41
 7335 02dc 83F00103 		eor	r3, r3, #1
 7336 02e0 DBB2     		uxtb	r3, r3
 7337              		.loc 5 1804 16
 7338 02e2 002B     		cmp	r3, #0
 7339 02e4 1FD0     		beq	.L321
1805:Modules/Drivers/Comms/CAN/src/can.c ****                 msgbuf = (uint8_t)REG_READ_FIELD(cdp->can->RXF0S, FDCAN_RXF0S_F0GI);
 7340              		.loc 5 1805 35
 7341 02e6 159B     		ldr	r3, [sp, #84]
 7342 02e8 1B68     		ldr	r3, [r3]
 7343 02ea D3F8A430 		ldr	r3, [r3, #164]
 7344 02ee 1B0A     		lsrs	r3, r3, #8
 7345              		.loc 5 1805 26
 7346 02f0 DBB2     		uxtb	r3, r3
 7347              		.loc 5 1805 24
 7348 02f2 03F03F03 		and	r3, r3, #63
 7349 02f6 8DF8AF30 		strb	r3, [sp, #175]
1806:Modules/Drivers/Comms/CAN/src/can.c ****                 /* Read message.*/
1807:Modules/Drivers/Comms/CAN/src/can.c ****                 can_lld_read_buffer(cdp, CAN_RX_MODE_FIFO0, msgbuf, &frame);
 7350              		.loc 5 1807 17
 7351 02fa 9DF8AF20 		ldrb	r2, [sp, #175]	@ zero_extendqisi2
 7352 02fe 16AB     		add	r3, sp, #88
 7353 0300 0121     		movs	r1, #1
 7354 0302 1598     		ldr	r0, [sp, #84]
 7355 0304 FFF7FEFF 		bl	can_lld_read_buffer
1808:Modules/Drivers/Comms/CAN/src/can.c ****                 /* Release RX buffer.*/
1809:Modules/Drivers/Comms/CAN/src/can.c ****                 REG_SET_FIELD(cdp->can->RXF0A, FDCAN_RXF0A_F0AI, msgbuf);
 7356              		.loc 5 1809 17
 7357 0308 159B     		ldr	r3, [sp, #84]
 7358 030a 1B68     		ldr	r3, [r3]
 7359 030c D3F8A830 		ldr	r3, [r3, #168]
 7360 0310 23F03F01 		bic	r1, r3, #63
 7361 0314 9DF8AF30 		ldrb	r3, [sp, #175]	@ zero_extendqisi2
 7362 0318 03F03F02 		and	r2, r3, #63
 7363 031c 159B     		ldr	r3, [sp, #84]
 7364 031e 1B68     		ldr	r3, [r3]
 7365 0320 0A43     		orrs	r2, r2, r1
 7366 0322 C3F8A820 		str	r2, [r3, #168]
 7367              	.L321:
1810:Modules/Drivers/Comms/CAN/src/can.c ****             }
1811:Modules/Drivers/Comms/CAN/src/can.c ****             /* Invoke callback if it is configured.*/
1812:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->cb != NULL) {
 7368              		.loc 5 1812 20
 7369 0326 159B     		ldr	r3, [sp, #84]
 7370 0328 D3F85039 		ldr	r3, [r3, #2384]
 7371              		.loc 5 1812 16
 7372 032c 002B     		cmp	r3, #0
 7373 032e 0ED0     		beq	.L322
1813:Modules/Drivers/Comms/CAN/src/can.c ****                 /* Callback is called with the frame as data.*/
1814:Modules/Drivers/Comms/CAN/src/can.c ****                 cdp->cb(cdp, frame, CAN_CB_FIFO0_NEW_MSG);
 7374              		.loc 5 1814 20
 7375 0330 159B     		ldr	r3, [sp, #84]
 7376 0332 D3F85049 		ldr	r4, [r3, #2384]
 7377              		.loc 5 1814 17
 7378 0336 0323     		movs	r3, #3
 7379 0338 1293     		str	r3, [sp, #72]
 7380 033a 6846     		mov	r0, sp
 7381 033c 18AB     		add	r3, sp, #96
 7382 033e 4822     		movs	r2, #72
 7383 0340 1946     		mov	r1, r3
 7384 0342 FFF7FEFF 		bl	memcpy
 7385 0346 16AB     		add	r3, sp, #88
 7386 0348 0CCB     		ldm	r3, {r2, r3}
 7387 034a 1598     		ldr	r0, [sp, #84]
 7388 034c A047     		blx	r4
 7389              	.LVL8:
 7390              	.L322:
1815:Modules/Drivers/Comms/CAN/src/can.c ****             }
1816:Modules/Drivers/Comms/CAN/src/can.c ****             /* Clear flag.*/
1817:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->can->IR |= FDCAN_IR_RF0N;
 7391              		.loc 5 1817 16
 7392 034e 159B     		ldr	r3, [sp, #84]
 7393 0350 1B68     		ldr	r3, [r3]
 7394              		.loc 5 1817 26
 7395 0352 1A6D     		ldr	r2, [r3, #80]
 7396              		.loc 5 1817 16
 7397 0354 159B     		ldr	r3, [sp, #84]
 7398 0356 1B68     		ldr	r3, [r3]
 7399              		.loc 5 1817 26
 7400 0358 42F00102 		orr	r2, r2, #1
 7401 035c 1A65     		str	r2, [r3, #80]
 7402              	.L320:
1818:Modules/Drivers/Comms/CAN/src/can.c ****         }
1819:Modules/Drivers/Comms/CAN/src/can.c ****     }
1820:Modules/Drivers/Comms/CAN/src/can.c **** 
1821:Modules/Drivers/Comms/CAN/src/can.c ****     /* Check if FIFO 1 lost interrupt occurred.*/
1822:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->can->IR & FDCAN_IR_RF1L) != 0U) {
 7403              		.loc 5 1822 13
 7404 035e 159B     		ldr	r3, [sp, #84]
 7405 0360 1B68     		ldr	r3, [r3]
 7406              		.loc 5 1822 18
 7407 0362 1B6D     		ldr	r3, [r3, #80]
 7408              		.loc 5 1822 23
 7409 0364 03F08003 		and	r3, r3, #128
 7410              		.loc 5 1822 8
 7411 0368 002B     		cmp	r3, #0
 7412 036a 25D0     		beq	.L323
1823:Modules/Drivers/Comms/CAN/src/can.c ****         if (REG_READ_FIELD(cdp->can->ILS, FDCAN_ILS_RF1LL) == (uint8_t)irq_line) {
 7413              		.loc 5 1823 13
 7414 036c 159B     		ldr	r3, [sp, #84]
 7415 036e 1B68     		ldr	r3, [r3]
 7416 0370 9B6D     		ldr	r3, [r3, #88]
 7417 0372 DB09     		lsrs	r3, r3, #7
 7418 0374 03F00102 		and	r2, r3, #1
 7419              		.loc 5 1823 63
 7420 0378 9DF85330 		ldrb	r3, [sp, #83]	@ zero_extendqisi2
 7421              		.loc 5 1823 12
 7422 037c 9A42     		cmp	r2, r3
 7423 037e 1BD1     		bne	.L323
1824:Modules/Drivers/Comms/CAN/src/can.c ****             /* Invoke callback if it is configured.*/
1825:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->cb != NULL) {
 7424              		.loc 5 1825 20
 7425 0380 159B     		ldr	r3, [sp, #84]
 7426 0382 D3F85039 		ldr	r3, [r3, #2384]
 7427              		.loc 5 1825 16
 7428 0386 002B     		cmp	r3, #0
 7429 0388 0ED0     		beq	.L324
1826:Modules/Drivers/Comms/CAN/src/can.c ****                 cdp->cb(cdp, frame, CAN_CB_FIFO1_LOST);
 7430              		.loc 5 1826 20
 7431 038a 159B     		ldr	r3, [sp, #84]
 7432 038c D3F85049 		ldr	r4, [r3, #2384]
 7433              		.loc 5 1826 17
 7434 0390 0A23     		movs	r3, #10
 7435 0392 1293     		str	r3, [sp, #72]
 7436 0394 6846     		mov	r0, sp
 7437 0396 18AB     		add	r3, sp, #96
 7438 0398 4822     		movs	r2, #72
 7439 039a 1946     		mov	r1, r3
 7440 039c FFF7FEFF 		bl	memcpy
 7441 03a0 16AB     		add	r3, sp, #88
 7442 03a2 0CCB     		ldm	r3, {r2, r3}
 7443 03a4 1598     		ldr	r0, [sp, #84]
 7444 03a6 A047     		blx	r4
 7445              	.LVL9:
 7446              	.L324:
1827:Modules/Drivers/Comms/CAN/src/can.c ****             }
1828:Modules/Drivers/Comms/CAN/src/can.c ****             /* Clear flag.*/
1829:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->can->IR |= FDCAN_IR_RF1L;
 7447              		.loc 5 1829 16
 7448 03a8 159B     		ldr	r3, [sp, #84]
 7449 03aa 1B68     		ldr	r3, [r3]
 7450              		.loc 5 1829 26
 7451 03ac 1A6D     		ldr	r2, [r3, #80]
 7452              		.loc 5 1829 16
 7453 03ae 159B     		ldr	r3, [sp, #84]
 7454 03b0 1B68     		ldr	r3, [r3]
 7455              		.loc 5 1829 26
 7456 03b2 42F08002 		orr	r2, r2, #128
 7457 03b6 1A65     		str	r2, [r3, #80]
 7458              	.L323:
1830:Modules/Drivers/Comms/CAN/src/can.c ****         }
1831:Modules/Drivers/Comms/CAN/src/can.c ****     }
1832:Modules/Drivers/Comms/CAN/src/can.c **** 
1833:Modules/Drivers/Comms/CAN/src/can.c ****     /* Check if FIFO 1 full interrupt occurred.*/
1834:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->can->IR & FDCAN_IR_RF1F) != 0U) {
 7459              		.loc 5 1834 13
 7460 03b8 159B     		ldr	r3, [sp, #84]
 7461 03ba 1B68     		ldr	r3, [r3]
 7462              		.loc 5 1834 18
 7463 03bc 1B6D     		ldr	r3, [r3, #80]
 7464              		.loc 5 1834 23
 7465 03be 03F04003 		and	r3, r3, #64
 7466              		.loc 5 1834 8
 7467 03c2 002B     		cmp	r3, #0
 7468 03c4 25D0     		beq	.L325
1835:Modules/Drivers/Comms/CAN/src/can.c ****         if (REG_READ_FIELD(cdp->can->ILS, FDCAN_ILS_RF1FL) == (uint8_t)irq_line) {
 7469              		.loc 5 1835 13
 7470 03c6 159B     		ldr	r3, [sp, #84]
 7471 03c8 1B68     		ldr	r3, [r3]
 7472 03ca 9B6D     		ldr	r3, [r3, #88]
 7473 03cc 9B09     		lsrs	r3, r3, #6
 7474 03ce 03F00102 		and	r2, r3, #1
 7475              		.loc 5 1835 63
 7476 03d2 9DF85330 		ldrb	r3, [sp, #83]	@ zero_extendqisi2
 7477              		.loc 5 1835 12
 7478 03d6 9A42     		cmp	r2, r3
 7479 03d8 1BD1     		bne	.L325
1836:Modules/Drivers/Comms/CAN/src/can.c ****             /* Invoke callback if it is configured.*/
1837:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->cb != NULL) {
 7480              		.loc 5 1837 20
 7481 03da 159B     		ldr	r3, [sp, #84]
 7482 03dc D3F85039 		ldr	r3, [r3, #2384]
 7483              		.loc 5 1837 16
 7484 03e0 002B     		cmp	r3, #0
 7485 03e2 0ED0     		beq	.L326
1838:Modules/Drivers/Comms/CAN/src/can.c ****                 cdp->cb(cdp, frame, CAN_CB_FIFO1_FULL);
 7486              		.loc 5 1838 20
 7487 03e4 159B     		ldr	r3, [sp, #84]
 7488 03e6 D3F85049 		ldr	r4, [r3, #2384]
 7489              		.loc 5 1838 17
 7490 03ea 0923     		movs	r3, #9
 7491 03ec 1293     		str	r3, [sp, #72]
 7492 03ee 6846     		mov	r0, sp
 7493 03f0 18AB     		add	r3, sp, #96
 7494 03f2 4822     		movs	r2, #72
 7495 03f4 1946     		mov	r1, r3
 7496 03f6 FFF7FEFF 		bl	memcpy
 7497 03fa 16AB     		add	r3, sp, #88
 7498 03fc 0CCB     		ldm	r3, {r2, r3}
 7499 03fe 1598     		ldr	r0, [sp, #84]
 7500 0400 A047     		blx	r4
 7501              	.LVL10:
 7502              	.L326:
1839:Modules/Drivers/Comms/CAN/src/can.c ****             }
1840:Modules/Drivers/Comms/CAN/src/can.c ****             /* Clear flag.*/
1841:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->can->IR |= FDCAN_IR_RF1F;
 7503              		.loc 5 1841 16
 7504 0402 159B     		ldr	r3, [sp, #84]
 7505 0404 1B68     		ldr	r3, [r3]
 7506              		.loc 5 1841 26
 7507 0406 1A6D     		ldr	r2, [r3, #80]
 7508              		.loc 5 1841 16
 7509 0408 159B     		ldr	r3, [sp, #84]
 7510 040a 1B68     		ldr	r3, [r3]
 7511              		.loc 5 1841 26
 7512 040c 42F04002 		orr	r2, r2, #64
 7513 0410 1A65     		str	r2, [r3, #80]
 7514              	.L325:
1842:Modules/Drivers/Comms/CAN/src/can.c ****         }
1843:Modules/Drivers/Comms/CAN/src/can.c ****     }
1844:Modules/Drivers/Comms/CAN/src/can.c **** 
1845:Modules/Drivers/Comms/CAN/src/can.c ****     /* Check if FIFO 1 watermark interrupt occurred.*/
1846:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->can->IR & FDCAN_IR_RF1W) != 0U) {
 7515              		.loc 5 1846 13
 7516 0412 159B     		ldr	r3, [sp, #84]
 7517 0414 1B68     		ldr	r3, [r3]
 7518              		.loc 5 1846 18
 7519 0416 1B6D     		ldr	r3, [r3, #80]
 7520              		.loc 5 1846 23
 7521 0418 03F02003 		and	r3, r3, #32
 7522              		.loc 5 1846 8
 7523 041c 002B     		cmp	r3, #0
 7524 041e 25D0     		beq	.L327
1847:Modules/Drivers/Comms/CAN/src/can.c ****         if (REG_READ_FIELD(cdp->can->ILS, FDCAN_ILS_RF1WL) == (uint8_t)irq_line) {
 7525              		.loc 5 1847 13
 7526 0420 159B     		ldr	r3, [sp, #84]
 7527 0422 1B68     		ldr	r3, [r3]
 7528 0424 9B6D     		ldr	r3, [r3, #88]
 7529 0426 5B09     		lsrs	r3, r3, #5
 7530 0428 03F00102 		and	r2, r3, #1
 7531              		.loc 5 1847 63
 7532 042c 9DF85330 		ldrb	r3, [sp, #83]	@ zero_extendqisi2
 7533              		.loc 5 1847 12
 7534 0430 9A42     		cmp	r2, r3
 7535 0432 1BD1     		bne	.L327
1848:Modules/Drivers/Comms/CAN/src/can.c ****             /* Invoke callback if it is configured.*/
1849:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->cb!= NULL) {
 7536              		.loc 5 1849 20
 7537 0434 159B     		ldr	r3, [sp, #84]
 7538 0436 D3F85039 		ldr	r3, [r3, #2384]
 7539              		.loc 5 1849 16
 7540 043a 002B     		cmp	r3, #0
 7541 043c 0ED0     		beq	.L328
1850:Modules/Drivers/Comms/CAN/src/can.c ****                 cdp->cb(cdp, frame, CAN_CB_FIFO1_WATERMARK);
 7542              		.loc 5 1850 20
 7543 043e 159B     		ldr	r3, [sp, #84]
 7544 0440 D3F85049 		ldr	r4, [r3, #2384]
 7545              		.loc 5 1850 17
 7546 0444 0823     		movs	r3, #8
 7547 0446 1293     		str	r3, [sp, #72]
 7548 0448 6846     		mov	r0, sp
 7549 044a 18AB     		add	r3, sp, #96
 7550 044c 4822     		movs	r2, #72
 7551 044e 1946     		mov	r1, r3
 7552 0450 FFF7FEFF 		bl	memcpy
 7553 0454 16AB     		add	r3, sp, #88
 7554 0456 0CCB     		ldm	r3, {r2, r3}
 7555 0458 1598     		ldr	r0, [sp, #84]
 7556 045a A047     		blx	r4
 7557              	.LVL11:
 7558              	.L328:
1851:Modules/Drivers/Comms/CAN/src/can.c ****             }
1852:Modules/Drivers/Comms/CAN/src/can.c ****             /* Clear flag */
1853:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->can->IR |= FDCAN_IR_RF1W;
 7559              		.loc 5 1853 16
 7560 045c 159B     		ldr	r3, [sp, #84]
 7561 045e 1B68     		ldr	r3, [r3]
 7562              		.loc 5 1853 26
 7563 0460 1A6D     		ldr	r2, [r3, #80]
 7564              		.loc 5 1853 16
 7565 0462 159B     		ldr	r3, [sp, #84]
 7566 0464 1B68     		ldr	r3, [r3]
 7567              		.loc 5 1853 26
 7568 0466 42F02002 		orr	r2, r2, #32
 7569 046a 1A65     		str	r2, [r3, #80]
 7570              	.L327:
1854:Modules/Drivers/Comms/CAN/src/can.c ****         }
1855:Modules/Drivers/Comms/CAN/src/can.c ****     }
1856:Modules/Drivers/Comms/CAN/src/can.c **** 
1857:Modules/Drivers/Comms/CAN/src/can.c ****     /* Check if RX FIFO 1 interrupt occurred.*/
1858:Modules/Drivers/Comms/CAN/src/can.c ****     if (((cdp->can->IR & FDCAN_IR_RF1N) != 0U) && (cdp->is_dmu_mode == false)) {
 7571              		.loc 5 1858 14
 7572 046c 159B     		ldr	r3, [sp, #84]
 7573 046e 1B68     		ldr	r3, [r3]
 7574              		.loc 5 1858 19
 7575 0470 1B6D     		ldr	r3, [r3, #80]
 7576              		.loc 5 1858 24
 7577 0472 03F01003 		and	r3, r3, #16
 7578              		.loc 5 1858 8
 7579 0476 002B     		cmp	r3, #0
 7580 0478 55D0     		beq	.L329
 7581              		.loc 5 1858 55 discriminator 1
 7582 047a 159B     		ldr	r3, [sp, #84]
 7583 047c 93F83F39 		ldrb	r3, [r3, #2367]	@ zero_extendqisi2
 7584              		.loc 5 1858 69 discriminator 1
 7585 0480 83F00103 		eor	r3, r3, #1
 7586 0484 DBB2     		uxtb	r3, r3
 7587              		.loc 5 1858 48 discriminator 1
 7588 0486 002B     		cmp	r3, #0
 7589 0488 4DD0     		beq	.L329
1859:Modules/Drivers/Comms/CAN/src/can.c ****         if (REG_READ_FIELD(cdp->can->ILS, FDCAN_ILS_RF1NL) == (uint8_t)irq_line) {
 7590              		.loc 5 1859 13
 7591 048a 159B     		ldr	r3, [sp, #84]
 7592 048c 1B68     		ldr	r3, [r3]
 7593 048e 9B6D     		ldr	r3, [r3, #88]
 7594 0490 1B09     		lsrs	r3, r3, #4
 7595 0492 03F00102 		and	r2, r3, #1
 7596              		.loc 5 1859 63
 7597 0496 9DF85330 		ldrb	r3, [sp, #83]	@ zero_extendqisi2
 7598              		.loc 5 1859 12
 7599 049a 9A42     		cmp	r2, r3
 7600 049c 43D1     		bne	.L329
1860:Modules/Drivers/Comms/CAN/src/can.c ****             /* Check if polling mode is not active.*/
1861:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->is_rx_polling_mode == false) {
 7601              		.loc 5 1861 20
 7602 049e 159B     		ldr	r3, [sp, #84]
 7603 04a0 93F83D39 		ldrb	r3, [r3, #2365]	@ zero_extendqisi2
 7604              		.loc 5 1861 41
 7605 04a4 83F00103 		eor	r3, r3, #1
 7606 04a8 DBB2     		uxtb	r3, r3
 7607              		.loc 5 1861 16
 7608 04aa 002B     		cmp	r3, #0
 7609 04ac 1FD0     		beq	.L330
1862:Modules/Drivers/Comms/CAN/src/can.c ****                 msgbuf = (uint8_t)REG_READ_FIELD(cdp->can->RXF1S, FDCAN_RXF1S_F1GI);
 7610              		.loc 5 1862 35
 7611 04ae 159B     		ldr	r3, [sp, #84]
 7612 04b0 1B68     		ldr	r3, [r3]
 7613 04b2 D3F8B430 		ldr	r3, [r3, #180]
 7614 04b6 1B0A     		lsrs	r3, r3, #8
 7615              		.loc 5 1862 26
 7616 04b8 DBB2     		uxtb	r3, r3
 7617              		.loc 5 1862 24
 7618 04ba 03F03F03 		and	r3, r3, #63
 7619 04be 8DF8AF30 		strb	r3, [sp, #175]
1863:Modules/Drivers/Comms/CAN/src/can.c ****                 /* Read message.*/
1864:Modules/Drivers/Comms/CAN/src/can.c ****                 can_lld_read_buffer(cdp, CAN_RX_MODE_FIFO1, msgbuf, &frame);
 7620              		.loc 5 1864 17
 7621 04c2 9DF8AF20 		ldrb	r2, [sp, #175]	@ zero_extendqisi2
 7622 04c6 16AB     		add	r3, sp, #88
 7623 04c8 0221     		movs	r1, #2
 7624 04ca 1598     		ldr	r0, [sp, #84]
 7625 04cc FFF7FEFF 		bl	can_lld_read_buffer
1865:Modules/Drivers/Comms/CAN/src/can.c ****                 /* Release RX buffer.*/
1866:Modules/Drivers/Comms/CAN/src/can.c ****                 REG_SET_FIELD(cdp->can->RXF1A, FDCAN_RXF1A_F1AI, msgbuf);
 7626              		.loc 5 1866 17
 7627 04d0 159B     		ldr	r3, [sp, #84]
 7628 04d2 1B68     		ldr	r3, [r3]
 7629 04d4 D3F8B830 		ldr	r3, [r3, #184]
 7630 04d8 23F03F01 		bic	r1, r3, #63
 7631 04dc 9DF8AF30 		ldrb	r3, [sp, #175]	@ zero_extendqisi2
 7632 04e0 03F03F02 		and	r2, r3, #63
 7633 04e4 159B     		ldr	r3, [sp, #84]
 7634 04e6 1B68     		ldr	r3, [r3]
 7635 04e8 0A43     		orrs	r2, r2, r1
 7636 04ea C3F8B820 		str	r2, [r3, #184]
 7637              	.L330:
1867:Modules/Drivers/Comms/CAN/src/can.c ****             }
1868:Modules/Drivers/Comms/CAN/src/can.c ****             /* Invoke callback if it is configured.*/
1869:Modules/Drivers/Comms/CAN/src/can.c ****             if (cdp->cb != NULL) {
 7638              		.loc 5 1869 20
 7639 04ee 159B     		ldr	r3, [sp, #84]
 7640 04f0 D3F85039 		ldr	r3, [r3, #2384]
 7641              		.loc 5 1869 16
 7642 04f4 002B     		cmp	r3, #0
 7643 04f6 0ED0     		beq	.L331
1870:Modules/Drivers/Comms/CAN/src/can.c ****                 cdp->cb(cdp, frame, CAN_CB_FIFO1_NEW_MSG);
 7644              		.loc 5 1870 20
 7645 04f8 159B     		ldr	r3, [sp, #84]
 7646 04fa D3F85049 		ldr	r4, [r3, #2384]
 7647              		.loc 5 1870 17
 7648 04fe 0723     		movs	r3, #7
 7649 0500 1293     		str	r3, [sp, #72]
 7650 0502 6846     		mov	r0, sp
 7651 0504 18AB     		add	r3, sp, #96
 7652 0506 4822     		movs	r2, #72
 7653 0508 1946     		mov	r1, r3
 7654 050a FFF7FEFF 		bl	memcpy
 7655 050e 16AB     		add	r3, sp, #88
 7656 0510 0CCB     		ldm	r3, {r2, r3}
 7657 0512 1598     		ldr	r0, [sp, #84]
 7658 0514 A047     		blx	r4
 7659              	.LVL12:
 7660              	.L331:
1871:Modules/Drivers/Comms/CAN/src/can.c ****             }
1872:Modules/Drivers/Comms/CAN/src/can.c ****             /* Clear flag.*/
1873:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->can->IR |= FDCAN_IR_RF1N;
 7661              		.loc 5 1873 16
 7662 0516 159B     		ldr	r3, [sp, #84]
 7663 0518 1B68     		ldr	r3, [r3]
 7664              		.loc 5 1873 26
 7665 051a 1A6D     		ldr	r2, [r3, #80]
 7666              		.loc 5 1873 16
 7667 051c 159B     		ldr	r3, [sp, #84]
 7668 051e 1B68     		ldr	r3, [r3]
 7669              		.loc 5 1873 26
 7670 0520 42F01002 		orr	r2, r2, #16
 7671 0524 1A65     		str	r2, [r3, #80]
 7672              	.L329:
1874:Modules/Drivers/Comms/CAN/src/can.c ****         }
1875:Modules/Drivers/Comms/CAN/src/can.c ****     }
1876:Modules/Drivers/Comms/CAN/src/can.c **** 
1877:Modules/Drivers/Comms/CAN/src/can.c ****     /* Error check.*/
1878:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->can->IR & CAN_IRQ_ERROR_MASK) != 0U) {
 7673              		.loc 5 1878 13
 7674 0526 159B     		ldr	r3, [sp, #84]
 7675 0528 1B68     		ldr	r3, [r3]
 7676              		.loc 5 1878 18
 7677 052a 1A6D     		ldr	r2, [r3, #80]
 7678              		.loc 5 1878 23
 7679 052c 144B     		ldr	r3, .L337
 7680 052e 1340     		ands	r3, r3, r2
 7681              		.loc 5 1878 8
 7682 0530 002B     		cmp	r3, #0
 7683 0532 21D0     		beq	.L336
 7684              	.LBB10:
1879:Modules/Drivers/Comms/CAN/src/can.c ****         uint32_t psr = (uint32_t)cdp->can->PSR;
 7685              		.loc 5 1879 37
 7686 0534 159B     		ldr	r3, [sp, #84]
 7687 0536 1B68     		ldr	r3, [r3]
 7688              		.loc 5 1879 18
 7689 0538 5B6C     		ldr	r3, [r3, #68]
 7690 053a 2A93     		str	r3, [sp, #168]
1880:Modules/Drivers/Comms/CAN/src/can.c ****         if (cdp->err_cb != NULL) {
 7691              		.loc 5 1880 16
 7692 053c 159B     		ldr	r3, [sp, #84]
 7693 053e D3F85439 		ldr	r3, [r3, #2388]
 7694              		.loc 5 1880 12
 7695 0542 002B     		cmp	r3, #0
 7696 0544 05D0     		beq	.L333
1881:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->err_cb(cdp, psr);
 7697              		.loc 5 1881 16
 7698 0546 159B     		ldr	r3, [sp, #84]
 7699 0548 D3F85439 		ldr	r3, [r3, #2388]
 7700              		.loc 5 1881 13
 7701 054c 2A99     		ldr	r1, [sp, #168]
 7702 054e 1598     		ldr	r0, [sp, #84]
 7703 0550 9847     		blx	r3
 7704              	.LVL13:
 7705              	.L333:
1882:Modules/Drivers/Comms/CAN/src/can.c ****         }
1883:Modules/Drivers/Comms/CAN/src/can.c ****         /* BUSOFF interrupt management.*/
1884:Modules/Drivers/Comms/CAN/src/can.c ****         if ((cdp->can->IR & FDCAN_IR_BO) != 0U) {
 7706              		.loc 5 1884 17
 7707 0552 159B     		ldr	r3, [sp, #84]
 7708 0554 1B68     		ldr	r3, [r3]
 7709              		.loc 5 1884 22
 7710 0556 1B6D     		ldr	r3, [r3, #80]
 7711              		.loc 5 1884 27
 7712 0558 03F00073 		and	r3, r3, #33554432
 7713              		.loc 5 1884 12
 7714 055c 002B     		cmp	r3, #0
 7715 055e 07D0     		beq	.L334
1885:Modules/Drivers/Comms/CAN/src/can.c ****             /* Start Bus Off status exit sequence.*/
1886:Modules/Drivers/Comms/CAN/src/can.c ****             REG_SET_FIELD(cdp->can->CCCR, FDCAN_CCCR_INIT, 0U);
 7716              		.loc 5 1886 13
 7717 0560 159B     		ldr	r3, [sp, #84]
 7718 0562 1B68     		ldr	r3, [r3]
 7719 0564 9A69     		ldr	r2, [r3, #24]
 7720 0566 159B     		ldr	r3, [sp, #84]
 7721 0568 1B68     		ldr	r3, [r3]
 7722 056a 22F00102 		bic	r2, r2, #1
 7723 056e 9A61     		str	r2, [r3, #24]
 7724              	.L334:
1887:Modules/Drivers/Comms/CAN/src/can.c ****         }
1888:Modules/Drivers/Comms/CAN/src/can.c ****         /* Reset all error bits checked.*/
1889:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->can->IR = CAN_IRQ_ERROR_MASK;
 7725              		.loc 5 1889 12
 7726 0570 159B     		ldr	r3, [sp, #84]
 7727 0572 1B68     		ldr	r3, [r3]
 7728              		.loc 5 1889 22
 7729 0574 024A     		ldr	r2, .L337
 7730 0576 1A65     		str	r2, [r3, #80]
 7731              	.L336:
 7732              	.LBE10:
1890:Modules/Drivers/Comms/CAN/src/can.c ****     }
1891:Modules/Drivers/Comms/CAN/src/can.c **** }
 7733              		.loc 5 1891 1
 7734 0578 00BF     		nop
 7735 057a 2CB0     		add	sp, sp, #176
 7736              		.cfi_def_cfa_offset 8
 7737              		@ sp needed
 7738 057c 10BD     		pop	{r4, pc}
 7739              	.L338:
 7740 057e 00BF     		.align	2
 7741              	.L337:
 7742 0580 0000F63D 		.word	1039532032
 7743              		.cfi_endproc
 7744              	.LFE466:
 7746              		.section	.text.__can_serve_dmu_interrupt,"ax",%progbits
 7747              		.align	1
 7748              		.p2align 4,,15
 7749              		.global	__can_serve_dmu_interrupt
 7750              		.syntax unified
 7751              		.thumb
 7752              		.thumb_func
 7754              	__can_serve_dmu_interrupt:
 7755              	.LFB467:
1892:Modules/Drivers/Comms/CAN/src/can.c **** 
1893:Modules/Drivers/Comms/CAN/src/can.c **** void __can_serve_dmu_interrupt(can_driver_t *cdp) {
 7756              		.loc 5 1893 51
 7757              		.cfi_startproc
 7758              		@ args = 0, pretend = 0, frame = 88
 7759              		@ frame_needed = 0, uses_anonymous_args = 0
 7760 0000 10B5     		push	{r4, lr}
 7761              		.cfi_def_cfa_offset 8
 7762              		.cfi_offset 4, -8
 7763              		.cfi_offset 14, -4
 7764 0002 AAB0     		sub	sp, sp, #168
 7765              		.cfi_def_cfa_offset 176
 7766 0004 1590     		str	r0, [sp, #84]
1894:Modules/Drivers/Comms/CAN/src/can.c **** 
1895:Modules/Drivers/Comms/CAN/src/can.c ****     can_frame_t frame = {0};
 7767              		.loc 5 1895 17
 7768 0006 16AB     		add	r3, sp, #88
 7769 0008 5022     		movs	r2, #80
 7770 000a 0021     		movs	r1, #0
 7771 000c 1846     		mov	r0, r3
 7772 000e FFF7FEFF 		bl	memset
1896:Modules/Drivers/Comms/CAN/src/can.c **** 
1897:Modules/Drivers/Comms/CAN/src/can.c ****     /* Check if DMU transmission is completed.*/
1898:Modules/Drivers/Comms/CAN/src/can.c ****     if ((cdp->can->DMU_IR & FDCAN_DMU_IR_TXEE) != 0U) {
 7773              		.loc 5 1898 13
 7774 0012 159B     		ldr	r3, [sp, #84]
 7775 0014 1B68     		ldr	r3, [r3]
 7776              		.loc 5 1898 18
 7777 0016 D3F8CC33 		ldr	r3, [r3, #972]
 7778              		.loc 5 1898 27
 7779 001a 03F04003 		and	r3, r3, #64
 7780              		.loc 5 1898 8
 7781 001e 002B     		cmp	r3, #0
 7782 0020 1DD0     		beq	.L342
1899:Modules/Drivers/Comms/CAN/src/can.c ****         if (cdp->cb != NULL) {
 7783              		.loc 5 1899 16
 7784 0022 159B     		ldr	r3, [sp, #84]
 7785 0024 D3F85039 		ldr	r3, [r3, #2384]
 7786              		.loc 5 1899 12
 7787 0028 002B     		cmp	r3, #0
 7788 002a 0ED0     		beq	.L341
1900:Modules/Drivers/Comms/CAN/src/can.c ****             cdp->cb(cdp, frame, CAN_CB_DMU_TX);
 7789              		.loc 5 1900 16
 7790 002c 159B     		ldr	r3, [sp, #84]
 7791 002e D3F85049 		ldr	r4, [r3, #2384]
 7792              		.loc 5 1900 13
 7793 0032 0D23     		movs	r3, #13
 7794 0034 1293     		str	r3, [sp, #72]
 7795 0036 6846     		mov	r0, sp
 7796 0038 18AB     		add	r3, sp, #96
 7797 003a 4822     		movs	r2, #72
 7798 003c 1946     		mov	r1, r3
 7799 003e FFF7FEFF 		bl	memcpy
 7800 0042 16AB     		add	r3, sp, #88
 7801 0044 0CCB     		ldm	r3, {r2, r3}
 7802 0046 1598     		ldr	r0, [sp, #84]
 7803 0048 A047     		blx	r4
 7804              	.LVL14:
 7805              	.L341:
1901:Modules/Drivers/Comms/CAN/src/can.c ****         }
1902:Modules/Drivers/Comms/CAN/src/can.c ****         cdp->can->DMU_IR |= FDCAN_DMU_IR_TXEE;
 7806              		.loc 5 1902 12
 7807 004a 159B     		ldr	r3, [sp, #84]
 7808 004c 1B68     		ldr	r3, [r3]
 7809              		.loc 5 1902 26
 7810 004e D3F8CC23 		ldr	r2, [r3, #972]
 7811              		.loc 5 1902 12
 7812 0052 159B     		ldr	r3, [sp, #84]
 7813 0054 1B68     		ldr	r3, [r3]
 7814              		.loc 5 1902 26
 7815 0056 42F04002 		orr	r2, r2, #64
 7816 005a C3F8CC23 		str	r2, [r3, #972]
 7817              	.L342:
1903:Modules/Drivers/Comms/CAN/src/can.c ****     }
1904:Modules/Drivers/Comms/CAN/src/can.c **** }
 7818              		.loc 5 1904 1
 7819 005e 00BF     		nop
 7820 0060 2AB0     		add	sp, sp, #168
 7821              		.cfi_def_cfa_offset 8
 7822              		@ sp needed
 7823 0062 10BD     		pop	{r4, pc}
 7824              		.cfi_endproc
 7825              	.LFE467:
 7827              		.text
 7828              	.Letext0:
 7829              		.file 6 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\tools\\toolchain\\arm\\mingw64_nt
 7830              		.file 7 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\tools\\toolchain\\arm\\mingw64_nt
 7831              		.file 8 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\\
 7832              		.file 9 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\drivers\\comms\\can\\inc
 7833              		.file 10 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\drivers\\comms\\can\\in
 7834              		.file 11 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\
 7835              		.file 12 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\
 7836              		.file 13 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\
DEFINED SYMBOLS
                            *ABS*:00000000 can.c
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:19     .text.__NVIC_EnableIRQ:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:25     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:67     .text.__NVIC_EnableIRQ:00000030 $d
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:72     .text.__NVIC_DisableIRQ:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:78     .text.__NVIC_DisableIRQ:00000000 __NVIC_DisableIRQ
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:145    .text.__NVIC_DisableIRQ:00000040 $d
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:150    .text.__NVIC_SetPriority:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:156    .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:214    .text.__NVIC_SetPriority:00000048 $d
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:220    .text.irq_enable:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:226    .text.irq_enable:00000000 irq_enable
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:254    .text.irq_disable:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:260    .text.irq_disable:00000000 irq_disable
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:287    .text.irq_set_priority:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:293    .text.irq_set_priority:00000000 irq_set_priority
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:322    .text.dma_stream_set_peripheral:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:328    .text.dma_stream_set_peripheral:00000000 dma_stream_set_peripheral
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:356    .text.dma_stream_set_memory:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:362    .text.dma_stream_set_memory:00000000 dma_stream_set_memory
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:389    .text.dma_stream_set_count:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:395    .text.dma_stream_set_count:00000000 dma_stream_set_count
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:422    .text.dma_stream_set_transfer_mode:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:428    .text.dma_stream_set_transfer_mode:00000000 dma_stream_set_transfer_mode
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:455    .text.dma_stream_clear_interrupts:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:461    .text.dma_stream_clear_interrupts:00000000 dma_stream_clear_interrupts
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:526    .text.dma_stream_enable:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:532    .text.dma_stream_enable:00000000 dma_stream_enable
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:563    .text.dma_stream_disable:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:569    .text.dma_stream_disable:00000000 dma_stream_disable
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:605    .text.dma_stream_set_fifo_mode:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:611    .text.dma_stream_set_fifo_mode:00000000 dma_stream_set_fifo_mode
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:644    .text.dma_stream_set_trigger:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:650    .text.dma_stream_set_trigger:00000000 dma_stream_set_trigger
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:677    .bss.dmu_rx0_data:00000000 $d
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:680    .bss.dmu_rx0_data:00000000 dmu_rx0_data
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:683    .bss.dmu_rx1_data:00000000 $d
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:686    .bss.dmu_rx1_data:00000000 dmu_rx1_data
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:689    .text.can_lld_get_frame_size:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:695    .text.can_lld_get_frame_size:00000000 can_lld_get_frame_size
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:716    .text.can_lld_get_frame_size:00000018 $d
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:723    .text.can_lld_get_frame_size:00000034 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:766    .text.can_lld_get_dlc:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:772    .text.can_lld_get_dlc:00000000 can_lld_get_dlc
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:860    .text.can_lld_data2frame:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:866    .text.can_lld_data2frame:00000000 can_lld_data2frame
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:1028   .text.can_lld_frame2data:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:1034   .text.can_lld_frame2data:00000000 can_lld_frame2data
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:1186   .text.can_dmu_rx0_dma_callback:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:1192   .text.can_dmu_rx0_dma_callback:00000000 can_dmu_rx0_dma_callback
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:1264   .text.can_dmu_rx0_dma_callback:00000068 $d
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:1269   .text.can_dmu_rx1_dma_callback:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:1275   .text.can_dmu_rx1_dma_callback:00000000 can_dmu_rx1_dma_callback
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:1347   .text.can_dmu_rx1_dma_callback:00000068 $d
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:1352   .text.can_lld_set_dmu:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:1358   .text.can_lld_set_dmu:00000000 can_lld_set_dmu
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:1694   .text.can_lld_set_dmu:00000298 $d
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:1702   .text.can_lld_set_loopback:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:1708   .text.can_lld_set_loopback:00000000 can_lld_set_loopback
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:1763   .text.can_lld_set_flexdatarate:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:1769   .text.can_lld_set_flexdatarate:00000000 can_lld_set_flexdatarate
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:1815   .text.can_lld_set_baudrate:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:1821   .text.can_lld_set_baudrate:00000000 can_lld_set_baudrate
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:2265   .text.can_lld_set_baudrate:000002ec $d
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:2277   .text.can_lld_set_baudrate:00000314 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:2670   .text.can_lld_set_baudrate:000005c8 $d
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:2680   .text.can_lld_set_baudrate:000005e8 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:2742   .text.can_lld_set_datasize:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:2748   .text.can_lld_set_datasize:00000000 can_lld_set_datasize
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:2772   .text.can_lld_set_datasize:00000024 $d
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:2829   .text.can_lld_set_datasize:00000108 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:2938   .text.can_lld_set_sram:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:2944   .text.can_lld_set_sram:00000000 can_lld_set_sram
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:3267   .text.can_lld_set_sram:000002ac $d
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:3270   .text.can_lld_set_sram:000002b0 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:3488   .text.can_lld_start:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:3494   .text.can_lld_start:00000000 can_lld_start
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:3753   .text.can_lld_start:000001e8 $d
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:3757   .text.can_lld_start:000001f0 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:4263   .text.can_lld_start:0000058c $d
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:4268   .text.can_lld_set_filter:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:4274   .text.can_lld_set_filter:00000000 can_lld_set_filter
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:4503   .text.can_lld_write_buffer:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:4509   .text.can_lld_write_buffer:00000000 can_lld_write_buffer
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:4568   .text.can_lld_write_dmu:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:4574   .text.can_lld_write_dmu:00000000 can_lld_write_dmu
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:4615   .text.can_lld_transmit:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:4621   .text.can_lld_transmit:00000000 can_lld_transmit
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:4902   .text.can_lld_read_buffer:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:4908   .text.can_lld_read_buffer:00000000 can_lld_read_buffer
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5033   .text.can_lld_receive:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5039   .text.can_lld_receive:00000000 can_lld_receive
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5248   .text.can_lld_version:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5254   .text.can_lld_version:00000000 can_lld_version
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5283   .text.can_reset_paramters:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5289   .text.can_reset_paramters:00000000 can_reset_paramters
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5588   .text.can_init:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5595   .text.can_init:00000000 can_init
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5634   .text.can_set_prio:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5641   .text.can_set_prio:00000000 can_set_prio
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5672   .text.can_set_irq_line:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5679   .text.can_set_irq_line:00000000 can_set_irq_line
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5711   .text.can_set_irq_mask:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5718   .text.can_set_irq_mask:00000000 can_set_irq_mask
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5749   .text.can_set_ram:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5756   .text.can_set_ram:00000000 can_set_ram
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5786   .text.can_set_loopback:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5793   .text.can_set_loopback:00000000 can_set_loopback
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5825   .text.can_set_fd_mode:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5832   .text.can_set_fd_mode:00000000 can_set_fd_mode
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5864   .text.can_set_fd_brs_mode:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5871   .text.can_set_fd_brs_mode:00000000 can_set_fd_brs_mode
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5903   .text.can_set_baudrate:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5910   .text.can_set_baudrate:00000000 can_set_baudrate
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5938   .text.can_set_nbtp:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5945   .text.can_set_nbtp:00000000 can_set_nbtp
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5990   .text.can_set_dbtp:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:5997   .text.can_set_dbtp:00000000 can_set_dbtp
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6042   .text.can_enable_tdc:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6049   .text.can_enable_tdc:00000000 can_enable_tdc
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6081   .text.can_set_tdc:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6088   .text.can_set_tdc:00000000 can_set_tdc
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6120   .text.can_set_datasize:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6127   .text.can_set_datasize:00000000 can_set_datasize
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6159   .text.can_set_filter:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6166   .text.can_set_filter:00000000 can_set_filter
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6203   .text.can_set_buffers:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6210   .text.can_set_buffers:00000000 can_set_buffers
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6259   .text.can_set_rx_polling_mode:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6266   .text.can_set_rx_polling_mode:00000000 can_set_rx_polling_mode
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6298   .text.can_set_tx_mode:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6305   .text.can_set_tx_mode:00000000 can_set_tx_mode
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6337   .text.can_set_dmu_mode:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6344   .text.can_set_dmu_mode:00000000 can_set_dmu_mode
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6376   .text.can_set_dma_conf:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6383   .text.can_set_dma_conf:00000000 can_set_dma_conf
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6414   .text.can_set_cb:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6421   .text.can_set_cb:00000000 can_set_cb
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6452   .text.can_set_err_cb:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6459   .text.can_set_err_cb:00000000 can_set_err_cb
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6490   .text.can_start:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6497   .text.can_start:00000000 can_start
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6578   .text.can_transmit:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6585   .text.can_transmit:00000000 can_transmit
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6617   .text.can_receive:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6624   .text.can_receive:00000000 can_receive
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6656   .text.can_get_bo_status:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6663   .text.can_get_bo_status:00000000 can_get_bo_status
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6700   .text.can_get_version:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6707   .text.can_get_version:00000000 can_get_version
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6733   .text.can_stop:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6740   .text.can_stop:00000000 can_stop
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6834   .text.can_deinit:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6841   .text.can_deinit:00000000 can_deinit
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6874   .text.__can_serve_interrupt:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:6881   .text.__can_serve_interrupt:00000000 __can_serve_interrupt
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:7742   .text.__can_serve_interrupt:00000580 $d
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:7747   .text.__can_serve_dmu_interrupt:00000000 $t
C:\Users\AAA\AppData\Local\Temp\cc03MNNa.s:7754   .text.__can_serve_dmu_interrupt:00000000 __can_serve_dmu_interrupt
                           .group:00000000 wm4.0.a614e68b47a8f647caa7e8088949ad9c
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:00000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:00000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.typedefs.h.36.07fe3956b4e751037cfee70edcd0b397
                           .group:00000000 wm4.can.h.37.20d2c93708c87fafa4ee9684669d0fb9
                           .group:00000000 wm4.dmamux.h.25.337aea179f6dbcc87c52aae26d38f76e
                           .group:00000000 wm4.clock_cfg.h.23.3c8ba5c0347398a4587362787f86fe62
                           .group:00000000 wm4.sr5e1xx.h.22.568547583bf3c00ded67adadc0110f08
                           .group:00000000 wm4.cmsis_version.h.32.0f826810625204eca22a19868bdc7586
                           .group:00000000 wm4.core_cm7.h.66.a4062db891274e2143912fc0bd7e55e3
                           .group:00000000 wm4.cmsis_gcc.h.26.498d0ad17a45fc9ef20fdc01caf02259
                           .group:00000000 wm4.core_cm7.h.305.f28cb27b64654b9b703ea60dbab0003d
                           .group:00000000 wm4.mpu_armv7.h.32.83326921a797fa9d6f70449916b4b839
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.core_cm7.h.2376.07b7b0525701732543280b71e0cd2400
                           .group:00000000 wm4.SR5E1_ADC.h.14.21608e6aff125ba995dd767d6d8dc311
                           .group:00000000 wm4.SR5E1_CEM.h.14.01fe5742c8f1ae35b1f3af05932f702e
                           .group:00000000 wm4.SR5E1_CMU.h.14.2617b38b159abe38028862394531e06d
                           .group:00000000 wm4.SR5E1_COMP.h.14.4b6fdfe4f5f7fd9bedf3a99b98bdf4cd
                           .group:00000000 wm4.SR5E1_CORDIC.h.14.354fbf7c9eaf6963d38eaa25cf28ffe8
                           .group:00000000 wm4.SR5E1_CRC.h.14.270685b4f0bb89cdb48054af5fe3c4ef
                           .group:00000000 wm4.SR5E1_DAC.h.14.8c26a0ff04b0cfeb55306cc3f22187b8
                           .group:00000000 wm4.SR5E1_DBGMCU.h.14.427df893d53a8044654f017ba01c25ed
                           .group:00000000 wm4.SR5E1_DMA.h.14.a7f9a92f844b40a86965798c2e64240b
                           .group:00000000 wm4.SR5E1_DMAMUX.h.14.471b3b4dfd4d41515f1df49493698866
                           .group:00000000 wm4.SR5E1_EXTI.h.14.a325ea3fe89cd84894660551c33241ea
                           .group:00000000 wm4.SR5E1_FCCU.h.14.0ebf0f0f36e079d28613ad2c80e17e23
                           .group:00000000 wm4.SR5E1_FDCAN.h.14.ac57101fad5dbc798bfb93f34c899de7
                           .group:00000000 wm4.SR5E1_FLASH_REG_ITF.h.14.d23d1d44923f9b20b8c8fdb51d66aefd
                           .group:00000000 wm4.SR5E1_GPIO.h.14.1c84071e130d7c64b62470ab0e18a1f1
                           .group:00000000 wm4.SR5E1_HRTIM.h.24.03932387d2522e6bd5c772a4edaf2f5d
                           .group:00000000 wm4.SR5E1_HSEM.h.14.cbe70eee519f01b16452c3f8c99d8df1
                           .group:00000000 wm4.SR5E1_I2C.h.14.350ba3e0f4fd57828457efa80135c36c
                           .group:00000000 wm4.SR5E1_IWDG.h.14.20b7c5f05cf7ae94464c360d7af3660d
                           .group:00000000 wm4.SR5E1_NVM_CTRL.h.14.5f442617f0628d4f16258f211c614ef9
                           .group:00000000 wm4.SR5E1_PLLDIG.h.14.bd87a8e6917eee17dae2f312c8e5fa53
                           .group:00000000 wm4.SR5E1_PMC_DIG.h.14.6b7406ff48d7bcd1e53033a370604200
                           .group:00000000 wm4.SR5E1_RCC.h.14.56734803c71534de286e793a53649740
                           .group:00000000 wm4.SR5E1_RTC.h.14.47037cbc7d8175dbf2be1dc0bb955e3f
                           .group:00000000 wm4.SR5E1_SD_ADC.h.14.552b97d0b8f3c1fd4df6d8964b2f1a80
                           .group:00000000 wm4.SR5E1_SPI.h.14.42d52112e540f85ade4d9135f8b87d72
                           .group:00000000 wm4.SR5E1_SSCM.h.14.8e6a2ad0ce5fca422fc3d69939b6125b
                           .group:00000000 wm4.SR5E1_SYSCFG.h.14.02b969490118ce4069914b5e94f7ca65
                           .group:00000000 wm4.SR5E1_TDM.h.14.a40ed7928cad243a57fd233fccf01ad2
                           .group:00000000 wm4.SR5E1_TIM.h.14.05b8efc5395873619642d61a4b0b5a54
                           .group:00000000 wm4.SR5E1_UART.h.14.eec3ab82b02b3bdb3de500483675b83f
                           .group:00000000 wm4.SR5E1_WWDG.h.14.59b45efc70e442cc6ef03702aad4ad88
                           .group:00000000 wm4.irq_numbers.h.38.b76ee9208c5ae3feb2392b512990cf71
                           .group:00000000 wm4.regs.h.23.38915225b13378a72a9bf21e632c378b
                           .group:00000000 wm4.clock.h.37.c942461032b5a15e2a4133c6666f70ce
                           .group:00000000 wm4.irq.h.37.78714f25754c8b09d1428599101f6cc7
                           .group:00000000 wm4.dma.h.40.f77dd217a06ceba13a3cfdd4102a73c1
                           .group:00000000 wm4.newlib.h.8.7cb3972cd43265932d4782d5eb589854
                           .group:00000000 wm4.ieeefp.h.77.2bc94c1d1ed8b02df437510a04ac1e45
                           .group:00000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:00000000 wm4.cdefs.h.49.a54b2d5c07711bc7320a3fea9f12cb56
                           .group:00000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:00000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29

UNDEFINED SYMBOLS
memset
memcpy
dma_stream_take
can_dev_get_dma_rx0_trigger
can_dev_get_dma_rx1_trigger
can_dev_get_dma_tx_trigger
can_dev_get_msg_ram_address
can_dev_get_ram_start
can_dev_get_ram_size
can_dev_get_reg_ptr
can_dev_get_clock
can_dev_clock_enable
can_dev_get_line0_vector
can_dev_get_line1_vector
can_dev_get_dmu_vector
can_dev_clock_disable
