Robert King Brayton , Alberto L. Sangiovanni-Vincentelli , Curtis T. McMullen , Gary D. Hachtel, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, Norwell, MA, 1984
CHVATAL, V.1979. A greedy heuristic for the set covering problem. Math. Oper. Res. 4, 233-235.
CONG, J., HOSSAIN, M., AND SHERWANI, N.A. 1993. A provably good multilayer topological planar routing algorithm in IC layout designs. IEEE Trans. Comput. Aided Des. 12, 1 (Jan.), 70-78.
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
O. Coudert , J. C. Madre, Implicit and incremental computation of primes and essential primes of Boolean functions, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.36-39, June 08-12, 1992, Anaheim, California, USA
Olivier Coudert , Jean Chritophe Madre, New ideas for solving covering problems, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.641-646, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217603]
COUDERT, O. AND SHI, C.-J. 1996a. Exact multi-layer topological planar routing. In Proceedings of the IEEE Custom Integrated Circuit Conference (CICC'96) (San Diego, CA, May 5-8), 179-182.
Olivier Coudert , C.-J. Richard Shi, Exact Dichotomy-based Constrained Encodi, Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors, p.426-431, October 07-09, 1996
FAIGLE, U. 1979. The greedy algorithm for partially ordered sets. Discrete Math. 28, 153-159.
G(~SSEL, M. AND JURGENSEN, H. 1993. Monitoring BIST by covers. In Proceedings of Euro- DAC'93--European Design Automation Conference (Hamburg, Germany, Sept.) 208-213.
IYENGAR, V. S. AND VIJAYAN, G. 1992. Optimized test application timing for AC test. IEEE Trans. Comput. Aided Des. 11, 11 (Nov.), 1439-1449.
JOHNSON, D. S. 1974. Approximating algorithms for combinatorial problems. J. Comput. Syst. Sci. 9, 256-278.
Zvi Kohavi , Richard W. Hamming , Edward A. Feigenbaum, Switching and Finite Automata Theory: Computer Science Series, McGraw-Hill Higher Education, 1990
KORTE, B. AND LOVASZ, L. 1984. Greedoids--A structural framework for the greedy algorithm. In Progress in Combinatorial Optimization, W. Pulleyblank, Ed., Academic Press, New York, NY, 221-243.
B. Lin , O. Coudert , J. C. Madre, Symbolic prime generation for multiple-valued functions, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.40-44, June 08-12, 1992, Anaheim, California, USA
LOVASZ, L. 1975. On the ratio of optimal integral and fractional covers. Discrete Math. 13, 383-390.
Carsten Lund , Mihalis Yannakakis, On the hardness of approximating minimization problems, Proceedings of the twenty-fifth annual ACM symposium on Theory of computing, p.286-293, May 16-18, 1993, San Diego, California, USA[doi>10.1145/167088.167172]
Patrick McGeer , Jagesh Sanghavi , Robert Brayton , Alberto Sangiovanni Vincentelli, Espresso-signature: a new exact minimizer for logic functions, Proceedings of the 30th international Design Automation Conference, p.618-624, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.165069]
Shin-ichi Minato, Zero-suppressed BDDs for set manipulation in combinatorial problems, Proceedings of the 30th international Design Automation Conference, p.272-277, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164890]
S. M. Nowick , D. L. Dill, Exact two-level minimization of hazard-free logic with multiple-input changes, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.8, p.986-997, November 2006[doi>10.1109/43.402498]
RUDELL, R. L. AND SANGIOVANNI-VINCENTELLI, A.L. 1987. Multiple-valued minimization for PLA optimization. IEEE Trans. Comput. Aided Des. 6, 5 (Sept.), 727-750.
Alexander Saldanha , Tiziano Villa , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, A framework for satisfying input and output encoding constraints, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.170-175, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127656]
Chuan-Jin Shi, Optimum logic encoding and layout wiring for vlsi design: a graph-theoretic approach, University of Waterloo, Waterloo, Ont., Canada, 1994
SHI, C.-J. 1997. Block-level fault isolation using partition theory and logic minimization techniques. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'97) (Chiba, Japan, Jan.), 319-324.
SHI, C.-J. AND BRZOZOWSKI, J.A. 1993. An efficient algorithm for constrained encoding and its applications. IEEE Trans. Comput. Aided Des. 13, 12 (Dec.), 1813-1826.
C.-J. Shi , J. A. Brzozowski, A framework for the analysis and design of algorithms for a class of VLSI-CAD optimization problems, Proceedings of the 1995 Asia and South Pacific Design Automation Conference, p.12-es, August 29-September 01, 1995, Makuhari, Massa, Chiba, Japan[doi>10.1145/224818.224843]
TRACEY, g.H. 1966. Internal state assignment for asynchronous sequential machines. IEEE Trans. Electron. Comput. (Aug.), 551-560.
Stephen H. Unger, Asynchronous Sequential Switching Circuit, Krieger Publishing Co., Inc., Melbourne, FL, 1983
YANG, S. AND CIESIELSKI, M. g. 1991. Optimum and suboptimum algorithms for input encoding and its relationship to logic minimization. IEEE Trans. Comput. Aided Des. 10, 1 (Jan.), 4-12.
