Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jan  5 14:57:05 2024
| Host         : DESKTOP-279SPL9 running 64-bit major release  (build 9200)
| Command      : report_drc -file calculadora_drc_routed.rpt -pb calculadora_drc_routed.pb -rpx calculadora_drc_routed.rpx
| Design       : calculadora
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 3          |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net statemachine1/E[0] is a gated clock net sourced by a combinational pin statemachine1/led5_r_OBUF_inst_i_1/O, cell statemachine1/led5_r_OBUF_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net statemachine1/pr_state_reg[0]_0[0] is a gated clock net sourced by a combinational pin statemachine1/led4_b_OBUF_inst_i_1/O, cell statemachine1/led4_b_OBUF_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net statemachine1/pr_state_reg[1]_0[0] is a gated clock net sourced by a combinational pin statemachine1/led4_r_OBUF_inst_i_1/O, cell statemachine1/led4_r_OBUF_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


