$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 $ a $end
  $var wire  1 % b $end
  $var wire  1 # cin $end
  $var wire  1 ' cout $end
  $var wire  1 & s $end
  $scope module fullAdder $end
   $var wire  1 * AandB $end
   $var wire  1 ( AxorB $end
   $var wire  1 ) AxorB_andCin $end
   $var wire  1 $ a $end
   $var wire  1 % b $end
   $var wire  1 # cin $end
   $var wire  1 ' cout $end
   $var wire  1 & s $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
0)
0*
#1
1#
1&
#2
0#
1%
1(
#3
1#
0&
1'
1)
#4
0#
1$
0%
1&
0'
0)
#5
1#
0&
1'
1)
#6
0#
1%
0(
0)
1*
#7
1#
1&
