Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 29 21:40:51 2018
| Host         : YC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file up_down_Counter_timing_summary_routed.rpt -pb up_down_Counter_timing_summary_routed.pb -rpx up_down_Counter_timing_summary_routed.rpx -warn_on_violation
| Design       : up_down_Counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 20 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.665        0.000                      0                   20        0.149        0.000                      0                   20        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        194.665        0.000                      0                   20        0.467        0.000                      0                   20       13.360        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      194.693        0.000                      0                   20        0.467        0.000                      0                   20       13.360        0.000                       0                    22  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        194.665        0.000                      0                   20        0.149        0.000                      0                   20  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      194.665        0.000                      0                   20        0.149        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.665ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 1.816ns (37.880%)  route 2.978ns (62.120%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  CLOCK/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.899    CLOCK/cnt_reg[16]_i_1_n_0
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[19]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)       -0.198   198.565    CLOCK/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.565    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                194.665    

Slack (MET) :             194.705ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 2.036ns (40.605%)  route 2.978ns (59.395%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.119 r  CLOCK/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.119    CLOCK/cnt_reg[16]_i_1_n_6
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[17]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062   198.825    CLOCK/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.825    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                194.705    

Slack (MET) :             194.800ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.941ns (39.458%)  route 2.978ns (60.542%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.024 r  CLOCK/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.024    CLOCK/cnt_reg[16]_i_1_n_5
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[18]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062   198.825    CLOCK/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.825    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                194.800    

Slack (MET) :             194.816ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.925ns (39.261%)  route 2.978ns (60.739%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.008 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.008    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062   198.825    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.825    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                194.816    

Slack (MET) :             194.844ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.922ns (39.223%)  route 2.978ns (60.777%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.005 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.005    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.600   199.105    
                         clock uncertainty           -0.318   198.788    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.850    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.850    
                         arrival time                          -4.005    
  -------------------------------------------------------------------
                         slack                                194.844    

Slack (MET) :             194.865ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.901ns (38.962%)  route 2.978ns (61.038%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.984 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.984    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.600   199.105    
                         clock uncertainty           -0.318   198.788    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.850    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.850    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                194.865    

Slack (MET) :             194.932ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 1.808ns (37.776%)  route 2.978ns (62.224%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.891 r  CLOCK/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.891    CLOCK/cnt_reg[8]_i_1_n_6
    SLICE_X11Y88         FDCE                                         r  CLOCK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.524   198.504    CLOCK/clk_out1
    SLICE_X11Y88         FDCE                                         r  CLOCK/cnt_reg[9]/C
                         clock pessimism              0.575   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.062   198.824    CLOCK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        198.824    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                194.932    

Slack (MET) :             194.939ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.827ns (38.022%)  route 2.978ns (61.978%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.910 r  CLOCK/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.910    CLOCK/cnt_reg[12]_i_1_n_5
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
                         clock pessimism              0.600   199.105    
                         clock uncertainty           -0.318   198.788    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.850    CLOCK/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        198.850    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                194.939    

Slack (MET) :             194.953ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.787ns (37.502%)  route 2.978ns (62.498%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.870 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.870    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X11Y88         FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.524   198.504    CLOCK/clk_out1
    SLICE_X11Y88         FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.575   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.062   198.824    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        198.824    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                194.953    

Slack (MET) :             194.955ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 1.811ns (37.815%)  route 2.978ns (62.185%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.894 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.894    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.600   199.105    
                         clock uncertainty           -0.318   198.788    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.850    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        198.850    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                194.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.294ns (51.428%)  route 0.278ns (48.572%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.571    -0.593    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.353    CLOCK/cnt_reg[0]
    SLICE_X10Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.308 r  CLOCK/UpCounter_i_2/O
                         net (fo=21, routed)          0.178    -0.130    CLOCK/UpCounter_i_2_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.085 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.085    CLOCK/cnt[0]_i_4_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.022 r  CLOCK/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.022    CLOCK/cnt_reg[0]_i_1_n_4
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.841    -0.832    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y86         FDCE (Hold_fdce_C_D)         0.105    -0.488    CLOCK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.297ns (51.682%)  route 0.278ns (48.318%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.571    -0.593    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.353    CLOCK/cnt_reg[0]
    SLICE_X10Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.308 r  CLOCK/UpCounter_i_2/O
                         net (fo=21, routed)          0.178    -0.130    CLOCK/UpCounter_i_2_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.085 r  CLOCK/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.085    CLOCK/cnt[0]_i_5_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.019 r  CLOCK/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.019    CLOCK/cnt_reg[0]_i_1_n_5
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.841    -0.832    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[2]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y86         FDCE (Hold_fdce_C_D)         0.105    -0.488    CLOCK/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.296ns (51.161%)  route 0.283ns (48.839%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.571    -0.593    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.353    CLOCK/cnt_reg[0]
    SLICE_X10Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.308 r  CLOCK/UpCounter_i_2/O
                         net (fo=21, routed)          0.183    -0.125    CLOCK/UpCounter_i_2_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.080 r  CLOCK/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.080    CLOCK/cnt[0]_i_6_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.015 r  CLOCK/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.015    CLOCK/cnt_reg[0]_i_1_n_6
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.841    -0.832    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y86         FDCE (Hold_fdce_C_D)         0.105    -0.488    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.249ns (41.846%)  route 0.346ns (58.154%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.572    -0.592    CLOCK/clk_out1
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.346    -0.105    CLOCK/cnt_reg[7]
    SLICE_X11Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.060 r  CLOCK/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.060    CLOCK/cnt[4]_i_2_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.003 r  CLOCK/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.003    CLOCK/cnt_reg[4]_i_1_n_4
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.842    -0.831    CLOCK/clk_out1
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[7]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X11Y87         FDCE (Hold_fdce_C_D)         0.105    -0.487    CLOCK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.249ns (41.846%)  route 0.346ns (58.154%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573    -0.591    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  CLOCK/cnt_reg[15]/Q
                         net (fo=3, routed)           0.346    -0.104    CLOCK/cnt_reg[15]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.059 r  CLOCK/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.059    CLOCK/cnt[12]_i_2_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.004 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.004    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844    -0.829    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X11Y89         FDCE (Hold_fdce_C_D)         0.105    -0.486    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.252ns (42.209%)  route 0.345ns (57.791%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.572    -0.592    CLOCK/clk_out1
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  CLOCK/cnt_reg[6]/Q
                         net (fo=3, routed)           0.345    -0.106    CLOCK/cnt_reg[6]
    SLICE_X11Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.061 r  CLOCK/cnt[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.061    CLOCK/cnt[4]_i_3_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.005 r  CLOCK/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.005    CLOCK/cnt_reg[4]_i_1_n_5
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.842    -0.831    CLOCK/clk_out1
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[6]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X11Y87         FDCE (Hold_fdce_C_D)         0.105    -0.487    CLOCK/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.256ns (42.477%)  route 0.347ns (57.523%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.574    -0.590    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  CLOCK/cnt_reg[16]/Q
                         net (fo=3, routed)           0.347    -0.103    CLOCK/cnt_reg[16]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.045    -0.058 r  CLOCK/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.058    CLOCK/cnt[16]_i_4_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.012 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.012    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.845    -0.828    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X11Y90         FDCE (Hold_fdce_C_D)         0.105    -0.485    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.256ns (42.266%)  route 0.350ns (57.734%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573    -0.591    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  CLOCK/cnt_reg[12]/Q
                         net (fo=3, routed)           0.350    -0.101    CLOCK/cnt_reg[12]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.056 r  CLOCK/cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.056    CLOCK/cnt[12]_i_5_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.014 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.014    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844    -0.829    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X11Y89         FDCE (Hold_fdce_C_D)         0.105    -0.486    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.292ns (45.719%)  route 0.347ns (54.281%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.574    -0.590    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  CLOCK/cnt_reg[16]/Q
                         net (fo=3, routed)           0.347    -0.103    CLOCK/cnt_reg[16]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.045    -0.058 r  CLOCK/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.058    CLOCK/cnt[16]_i_4_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.048 r  CLOCK/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.048    CLOCK/cnt_reg[16]_i_1_n_6
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.845    -0.828    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[17]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X11Y90         FDCE (Hold_fdce_C_D)         0.105    -0.485    CLOCK/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.292ns (45.505%)  route 0.350ns (54.495%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573    -0.591    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  CLOCK/cnt_reg[12]/Q
                         net (fo=3, routed)           0.350    -0.101    CLOCK/cnt_reg[12]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.056 r  CLOCK/cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.056    CLOCK/cnt[12]_i_5_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.050 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.050    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844    -0.829    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X11Y89         FDCE (Hold_fdce_C_D)         0.105    -0.486    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.537    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLOCK5M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLOCK5M/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y86     CLOCK/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y88     CLOCK/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y88     CLOCK/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y89     CLOCK/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y89     CLOCK/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y89     CLOCK/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y89     CLOCK/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y90     CLOCK/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     CLOCK/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     CLOCK/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     CLOCK/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     CLOCK/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     CLOCK/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     CLOCK/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     CLOCK/cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     CLOCK/cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     CLOCK/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y90     CLOCK/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     CLOCK/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     CLOCK/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     CLOCK/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     CLOCK/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     CLOCK/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     CLOCK/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     CLOCK/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     CLOCK/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     CLOCK/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     CLOCK/cnt_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLOCK5M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.693ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 1.816ns (37.880%)  route 2.978ns (62.120%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  CLOCK/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.899    CLOCK/cnt_reg[16]_i_1_n_0
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[19]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.289   198.791    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)       -0.198   198.593    CLOCK/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.593    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                194.693    

Slack (MET) :             194.733ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 2.036ns (40.605%)  route 2.978ns (59.395%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.119 r  CLOCK/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.119    CLOCK/cnt_reg[16]_i_1_n_6
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[17]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.289   198.791    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062   198.853    CLOCK/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.853    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                194.733    

Slack (MET) :             194.828ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.941ns (39.458%)  route 2.978ns (60.542%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.024 r  CLOCK/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.024    CLOCK/cnt_reg[16]_i_1_n_5
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[18]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.289   198.791    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062   198.853    CLOCK/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.853    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                194.828    

Slack (MET) :             194.844ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.925ns (39.261%)  route 2.978ns (60.739%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.008 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.008    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.289   198.791    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062   198.853    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.853    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                194.844    

Slack (MET) :             194.872ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.922ns (39.223%)  route 2.978ns (60.777%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.005 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.005    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.600   199.105    
                         clock uncertainty           -0.289   198.816    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.878    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.878    
                         arrival time                          -4.005    
  -------------------------------------------------------------------
                         slack                                194.872    

Slack (MET) :             194.893ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.901ns (38.962%)  route 2.978ns (61.038%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.984 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.984    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.600   199.105    
                         clock uncertainty           -0.289   198.816    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.878    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.878    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                194.893    

Slack (MET) :             194.960ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 1.808ns (37.776%)  route 2.978ns (62.224%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.891 r  CLOCK/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.891    CLOCK/cnt_reg[8]_i_1_n_6
    SLICE_X11Y88         FDCE                                         r  CLOCK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.524   198.504    CLOCK/clk_out1
    SLICE_X11Y88         FDCE                                         r  CLOCK/cnt_reg[9]/C
                         clock pessimism              0.575   199.079    
                         clock uncertainty           -0.289   198.790    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.062   198.852    CLOCK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        198.852    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                194.960    

Slack (MET) :             194.967ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.827ns (38.022%)  route 2.978ns (61.978%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.910 r  CLOCK/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.910    CLOCK/cnt_reg[12]_i_1_n_5
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
                         clock pessimism              0.600   199.105    
                         clock uncertainty           -0.289   198.816    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.878    CLOCK/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        198.878    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                194.967    

Slack (MET) :             194.981ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.787ns (37.502%)  route 2.978ns (62.498%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.870 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.870    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X11Y88         FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.524   198.504    CLOCK/clk_out1
    SLICE_X11Y88         FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.575   199.079    
                         clock uncertainty           -0.289   198.790    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.062   198.852    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        198.852    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                194.981    

Slack (MET) :             194.983ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 1.811ns (37.815%)  route 2.978ns (62.185%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.894 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.894    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.600   199.105    
                         clock uncertainty           -0.289   198.816    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.878    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        198.878    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                194.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.294ns (51.428%)  route 0.278ns (48.572%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.571    -0.593    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.353    CLOCK/cnt_reg[0]
    SLICE_X10Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.308 r  CLOCK/UpCounter_i_2/O
                         net (fo=21, routed)          0.178    -0.130    CLOCK/UpCounter_i_2_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.085 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.085    CLOCK/cnt[0]_i_4_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.022 r  CLOCK/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.022    CLOCK/cnt_reg[0]_i_1_n_4
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.841    -0.832    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y86         FDCE (Hold_fdce_C_D)         0.105    -0.488    CLOCK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.297ns (51.682%)  route 0.278ns (48.318%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.571    -0.593    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.353    CLOCK/cnt_reg[0]
    SLICE_X10Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.308 r  CLOCK/UpCounter_i_2/O
                         net (fo=21, routed)          0.178    -0.130    CLOCK/UpCounter_i_2_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.085 r  CLOCK/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.085    CLOCK/cnt[0]_i_5_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.019 r  CLOCK/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.019    CLOCK/cnt_reg[0]_i_1_n_5
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.841    -0.832    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[2]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y86         FDCE (Hold_fdce_C_D)         0.105    -0.488    CLOCK/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.296ns (51.161%)  route 0.283ns (48.839%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.571    -0.593    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.353    CLOCK/cnt_reg[0]
    SLICE_X10Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.308 r  CLOCK/UpCounter_i_2/O
                         net (fo=21, routed)          0.183    -0.125    CLOCK/UpCounter_i_2_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.080 r  CLOCK/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.080    CLOCK/cnt[0]_i_6_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.015 r  CLOCK/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.015    CLOCK/cnt_reg[0]_i_1_n_6
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.841    -0.832    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y86         FDCE (Hold_fdce_C_D)         0.105    -0.488    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.249ns (41.846%)  route 0.346ns (58.154%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.572    -0.592    CLOCK/clk_out1
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.346    -0.105    CLOCK/cnt_reg[7]
    SLICE_X11Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.060 r  CLOCK/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.060    CLOCK/cnt[4]_i_2_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.003 r  CLOCK/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.003    CLOCK/cnt_reg[4]_i_1_n_4
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.842    -0.831    CLOCK/clk_out1
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[7]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X11Y87         FDCE (Hold_fdce_C_D)         0.105    -0.487    CLOCK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.249ns (41.846%)  route 0.346ns (58.154%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573    -0.591    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  CLOCK/cnt_reg[15]/Q
                         net (fo=3, routed)           0.346    -0.104    CLOCK/cnt_reg[15]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.059 r  CLOCK/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.059    CLOCK/cnt[12]_i_2_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.004 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.004    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844    -0.829    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X11Y89         FDCE (Hold_fdce_C_D)         0.105    -0.486    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.252ns (42.209%)  route 0.345ns (57.791%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.572    -0.592    CLOCK/clk_out1
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  CLOCK/cnt_reg[6]/Q
                         net (fo=3, routed)           0.345    -0.106    CLOCK/cnt_reg[6]
    SLICE_X11Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.061 r  CLOCK/cnt[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.061    CLOCK/cnt[4]_i_3_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.005 r  CLOCK/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.005    CLOCK/cnt_reg[4]_i_1_n_5
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.842    -0.831    CLOCK/clk_out1
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[6]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X11Y87         FDCE (Hold_fdce_C_D)         0.105    -0.487    CLOCK/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.256ns (42.477%)  route 0.347ns (57.523%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.574    -0.590    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  CLOCK/cnt_reg[16]/Q
                         net (fo=3, routed)           0.347    -0.103    CLOCK/cnt_reg[16]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.045    -0.058 r  CLOCK/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.058    CLOCK/cnt[16]_i_4_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.012 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.012    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.845    -0.828    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X11Y90         FDCE (Hold_fdce_C_D)         0.105    -0.485    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.256ns (42.266%)  route 0.350ns (57.734%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573    -0.591    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  CLOCK/cnt_reg[12]/Q
                         net (fo=3, routed)           0.350    -0.101    CLOCK/cnt_reg[12]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.056 r  CLOCK/cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.056    CLOCK/cnt[12]_i_5_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.014 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.014    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844    -0.829    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X11Y89         FDCE (Hold_fdce_C_D)         0.105    -0.486    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.292ns (45.719%)  route 0.347ns (54.281%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.574    -0.590    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  CLOCK/cnt_reg[16]/Q
                         net (fo=3, routed)           0.347    -0.103    CLOCK/cnt_reg[16]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.045    -0.058 r  CLOCK/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.058    CLOCK/cnt[16]_i_4_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.048 r  CLOCK/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.048    CLOCK/cnt_reg[16]_i_1_n_6
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.845    -0.828    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[17]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X11Y90         FDCE (Hold_fdce_C_D)         0.105    -0.485    CLOCK/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.292ns (45.505%)  route 0.350ns (54.495%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573    -0.591    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  CLOCK/cnt_reg[12]/Q
                         net (fo=3, routed)           0.350    -0.101    CLOCK/cnt_reg[12]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.056 r  CLOCK/cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.056    CLOCK/cnt[12]_i_5_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.050 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.050    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844    -0.829    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X11Y89         FDCE (Hold_fdce_C_D)         0.105    -0.486    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.537    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLOCK5M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLOCK5M/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y86     CLOCK/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y88     CLOCK/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y88     CLOCK/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y89     CLOCK/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y89     CLOCK/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y89     CLOCK/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y89     CLOCK/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y90     CLOCK/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     CLOCK/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     CLOCK/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     CLOCK/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     CLOCK/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     CLOCK/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     CLOCK/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     CLOCK/cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     CLOCK/cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     CLOCK/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y90     CLOCK/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y86     CLOCK/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     CLOCK/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     CLOCK/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     CLOCK/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     CLOCK/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     CLOCK/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     CLOCK/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     CLOCK/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     CLOCK/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     CLOCK/cnt_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLOCK5M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.665ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 1.816ns (37.880%)  route 2.978ns (62.120%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  CLOCK/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.899    CLOCK/cnt_reg[16]_i_1_n_0
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[19]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)       -0.198   198.565    CLOCK/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.565    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                194.665    

Slack (MET) :             194.705ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 2.036ns (40.605%)  route 2.978ns (59.395%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.119 r  CLOCK/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.119    CLOCK/cnt_reg[16]_i_1_n_6
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[17]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062   198.825    CLOCK/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.825    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                194.705    

Slack (MET) :             194.800ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.941ns (39.458%)  route 2.978ns (60.542%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.024 r  CLOCK/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.024    CLOCK/cnt_reg[16]_i_1_n_5
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[18]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062   198.825    CLOCK/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.825    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                194.800    

Slack (MET) :             194.816ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.925ns (39.261%)  route 2.978ns (60.739%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.008 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.008    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062   198.825    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.825    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                194.816    

Slack (MET) :             194.844ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.922ns (39.223%)  route 2.978ns (60.777%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.005 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.005    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.600   199.105    
                         clock uncertainty           -0.318   198.788    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.850    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.850    
                         arrival time                          -4.005    
  -------------------------------------------------------------------
                         slack                                194.844    

Slack (MET) :             194.865ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.901ns (38.962%)  route 2.978ns (61.038%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.984 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.984    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.600   199.105    
                         clock uncertainty           -0.318   198.788    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.850    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.850    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                194.865    

Slack (MET) :             194.932ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 1.808ns (37.776%)  route 2.978ns (62.224%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.891 r  CLOCK/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.891    CLOCK/cnt_reg[8]_i_1_n_6
    SLICE_X11Y88         FDCE                                         r  CLOCK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.524   198.504    CLOCK/clk_out1
    SLICE_X11Y88         FDCE                                         r  CLOCK/cnt_reg[9]/C
                         clock pessimism              0.575   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.062   198.824    CLOCK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        198.824    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                194.932    

Slack (MET) :             194.939ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.827ns (38.022%)  route 2.978ns (61.978%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.910 r  CLOCK/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.910    CLOCK/cnt_reg[12]_i_1_n_5
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
                         clock pessimism              0.600   199.105    
                         clock uncertainty           -0.318   198.788    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.850    CLOCK/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        198.850    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                194.939    

Slack (MET) :             194.953ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.787ns (37.502%)  route 2.978ns (62.498%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.870 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.870    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X11Y88         FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.524   198.504    CLOCK/clk_out1
    SLICE_X11Y88         FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.575   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.062   198.824    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        198.824    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                194.953    

Slack (MET) :             194.955ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 1.811ns (37.815%)  route 2.978ns (62.185%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.894 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.894    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.600   199.105    
                         clock uncertainty           -0.318   198.788    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.850    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        198.850    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                194.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.294ns (51.428%)  route 0.278ns (48.572%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.571    -0.593    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.353    CLOCK/cnt_reg[0]
    SLICE_X10Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.308 r  CLOCK/UpCounter_i_2/O
                         net (fo=21, routed)          0.178    -0.130    CLOCK/UpCounter_i_2_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.085 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.085    CLOCK/cnt[0]_i_4_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.022 r  CLOCK/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.022    CLOCK/cnt_reg[0]_i_1_n_4
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.841    -0.832    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[3]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y86         FDCE (Hold_fdce_C_D)         0.105    -0.171    CLOCK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.297ns (51.682%)  route 0.278ns (48.318%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.571    -0.593    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.353    CLOCK/cnt_reg[0]
    SLICE_X10Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.308 r  CLOCK/UpCounter_i_2/O
                         net (fo=21, routed)          0.178    -0.130    CLOCK/UpCounter_i_2_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.085 r  CLOCK/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.085    CLOCK/cnt[0]_i_5_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.019 r  CLOCK/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.019    CLOCK/cnt_reg[0]_i_1_n_5
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.841    -0.832    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[2]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y86         FDCE (Hold_fdce_C_D)         0.105    -0.171    CLOCK/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.296ns (51.161%)  route 0.283ns (48.839%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.571    -0.593    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.353    CLOCK/cnt_reg[0]
    SLICE_X10Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.308 r  CLOCK/UpCounter_i_2/O
                         net (fo=21, routed)          0.183    -0.125    CLOCK/UpCounter_i_2_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.080 r  CLOCK/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.080    CLOCK/cnt[0]_i_6_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.015 r  CLOCK/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.015    CLOCK/cnt_reg[0]_i_1_n_6
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.841    -0.832    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y86         FDCE (Hold_fdce_C_D)         0.105    -0.171    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.249ns (41.846%)  route 0.346ns (58.154%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.572    -0.592    CLOCK/clk_out1
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.346    -0.105    CLOCK/cnt_reg[7]
    SLICE_X11Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.060 r  CLOCK/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.060    CLOCK/cnt[4]_i_2_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.003 r  CLOCK/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.003    CLOCK/cnt_reg[4]_i_1_n_4
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.842    -0.831    CLOCK/clk_out1
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[7]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.318    -0.275    
    SLICE_X11Y87         FDCE (Hold_fdce_C_D)         0.105    -0.170    CLOCK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.249ns (41.846%)  route 0.346ns (58.154%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573    -0.591    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  CLOCK/cnt_reg[15]/Q
                         net (fo=3, routed)           0.346    -0.104    CLOCK/cnt_reg[15]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.059 r  CLOCK/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.059    CLOCK/cnt[12]_i_2_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.004 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.004    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844    -0.829    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X11Y89         FDCE (Hold_fdce_C_D)         0.105    -0.169    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.252ns (42.209%)  route 0.345ns (57.791%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.572    -0.592    CLOCK/clk_out1
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  CLOCK/cnt_reg[6]/Q
                         net (fo=3, routed)           0.345    -0.106    CLOCK/cnt_reg[6]
    SLICE_X11Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.061 r  CLOCK/cnt[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.061    CLOCK/cnt[4]_i_3_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.005 r  CLOCK/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.005    CLOCK/cnt_reg[4]_i_1_n_5
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.842    -0.831    CLOCK/clk_out1
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[6]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.318    -0.275    
    SLICE_X11Y87         FDCE (Hold_fdce_C_D)         0.105    -0.170    CLOCK/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.256ns (42.477%)  route 0.347ns (57.523%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.574    -0.590    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  CLOCK/cnt_reg[16]/Q
                         net (fo=3, routed)           0.347    -0.103    CLOCK/cnt_reg[16]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.045    -0.058 r  CLOCK/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.058    CLOCK/cnt[16]_i_4_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.012 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.012    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.845    -0.828    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.318    -0.273    
    SLICE_X11Y90         FDCE (Hold_fdce_C_D)         0.105    -0.168    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.256ns (42.266%)  route 0.350ns (57.734%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573    -0.591    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  CLOCK/cnt_reg[12]/Q
                         net (fo=3, routed)           0.350    -0.101    CLOCK/cnt_reg[12]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.056 r  CLOCK/cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.056    CLOCK/cnt[12]_i_5_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.014 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.014    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844    -0.829    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X11Y89         FDCE (Hold_fdce_C_D)         0.105    -0.169    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.292ns (45.719%)  route 0.347ns (54.281%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.574    -0.590    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  CLOCK/cnt_reg[16]/Q
                         net (fo=3, routed)           0.347    -0.103    CLOCK/cnt_reg[16]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.045    -0.058 r  CLOCK/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.058    CLOCK/cnt[16]_i_4_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.048 r  CLOCK/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.048    CLOCK/cnt_reg[16]_i_1_n_6
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.845    -0.828    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[17]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.318    -0.273    
    SLICE_X11Y90         FDCE (Hold_fdce_C_D)         0.105    -0.168    CLOCK/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.292ns (45.505%)  route 0.350ns (54.495%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573    -0.591    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  CLOCK/cnt_reg[12]/Q
                         net (fo=3, routed)           0.350    -0.101    CLOCK/cnt_reg[12]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.056 r  CLOCK/cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.056    CLOCK/cnt[12]_i_5_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.050 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.050    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844    -0.829    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X11Y89         FDCE (Hold_fdce_C_D)         0.105    -0.169    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.665ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 1.816ns (37.880%)  route 2.978ns (62.120%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.899 r  CLOCK/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.899    CLOCK/cnt_reg[16]_i_1_n_0
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[19]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)       -0.198   198.565    CLOCK/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.565    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                194.665    

Slack (MET) :             194.705ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 2.036ns (40.605%)  route 2.978ns (59.395%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.119 r  CLOCK/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.119    CLOCK/cnt_reg[16]_i_1_n_6
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[17]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062   198.825    CLOCK/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.825    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                194.705    

Slack (MET) :             194.800ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.941ns (39.458%)  route 2.978ns (60.542%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.024 r  CLOCK/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.024    CLOCK/cnt_reg[16]_i_1_n_5
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[18]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062   198.825    CLOCK/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.825    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                194.800    

Slack (MET) :             194.816ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.925ns (39.261%)  route 2.978ns (60.739%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.008 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.008    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDCE (Setup_fdce_C_D)        0.062   198.825    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.825    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                194.816    

Slack (MET) :             194.844ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.922ns (39.223%)  route 2.978ns (60.777%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.005 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.005    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.600   199.105    
                         clock uncertainty           -0.318   198.788    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.850    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.850    
                         arrival time                          -4.005    
  -------------------------------------------------------------------
                         slack                                194.844    

Slack (MET) :             194.865ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 1.901ns (38.962%)  route 2.978ns (61.038%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.984 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.984    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.600   199.105    
                         clock uncertainty           -0.318   198.788    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.850    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.850    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                194.865    

Slack (MET) :             194.932ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 1.808ns (37.776%)  route 2.978ns (62.224%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.891 r  CLOCK/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.891    CLOCK/cnt_reg[8]_i_1_n_6
    SLICE_X11Y88         FDCE                                         r  CLOCK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.524   198.504    CLOCK/clk_out1
    SLICE_X11Y88         FDCE                                         r  CLOCK/cnt_reg[9]/C
                         clock pessimism              0.575   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.062   198.824    CLOCK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        198.824    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                194.932    

Slack (MET) :             194.939ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.827ns (38.022%)  route 2.978ns (61.978%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.910 r  CLOCK/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.910    CLOCK/cnt_reg[12]_i_1_n_5
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
                         clock pessimism              0.600   199.105    
                         clock uncertainty           -0.318   198.788    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.850    CLOCK/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        198.850    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                194.939    

Slack (MET) :             194.953ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 1.787ns (37.502%)  route 2.978ns (62.498%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 198.504 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.870 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.870    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X11Y88         FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.524   198.504    CLOCK/clk_out1
    SLICE_X11Y88         FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.575   199.079    
                         clock uncertainty           -0.318   198.762    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.062   198.824    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        198.824    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                194.953    

Slack (MET) :             194.955ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 1.811ns (37.815%)  route 2.978ns (62.185%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.645    -0.895    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.439 f  CLOCK/cnt_reg[14]/Q
                         net (fo=4, routed)           1.180     0.742    CLOCK/cnt_reg[14]
    SLICE_X12Y88         LUT6 (Prop_lut6_I2_O)        0.124     0.866 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.292    CLOCK/cnt[0]_i_11_n_0
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.124     1.416 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.372     2.787    CLOCK/cnt[0]_i_8_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     2.911 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     2.911    CLOCK/cnt[0]_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.443 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.894 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.894    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.525   198.505    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.600   199.105    
                         clock uncertainty           -0.318   198.788    
    SLICE_X11Y89         FDCE (Setup_fdce_C_D)        0.062   198.850    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        198.850    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                194.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.294ns (51.428%)  route 0.278ns (48.572%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.571    -0.593    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.353    CLOCK/cnt_reg[0]
    SLICE_X10Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.308 r  CLOCK/UpCounter_i_2/O
                         net (fo=21, routed)          0.178    -0.130    CLOCK/UpCounter_i_2_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.085 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.085    CLOCK/cnt[0]_i_4_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.022 r  CLOCK/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.022    CLOCK/cnt_reg[0]_i_1_n_4
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.841    -0.832    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[3]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y86         FDCE (Hold_fdce_C_D)         0.105    -0.171    CLOCK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.297ns (51.682%)  route 0.278ns (48.318%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.571    -0.593    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.353    CLOCK/cnt_reg[0]
    SLICE_X10Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.308 r  CLOCK/UpCounter_i_2/O
                         net (fo=21, routed)          0.178    -0.130    CLOCK/UpCounter_i_2_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.085 r  CLOCK/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.085    CLOCK/cnt[0]_i_5_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.019 r  CLOCK/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.019    CLOCK/cnt_reg[0]_i_1_n_5
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.841    -0.832    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[2]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y86         FDCE (Hold_fdce_C_D)         0.105    -0.171    CLOCK/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.296ns (51.161%)  route 0.283ns (48.839%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.571    -0.593    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.099    -0.353    CLOCK/cnt_reg[0]
    SLICE_X10Y86         LUT5 (Prop_lut5_I2_O)        0.045    -0.308 r  CLOCK/UpCounter_i_2/O
                         net (fo=21, routed)          0.183    -0.125    CLOCK/UpCounter_i_2_n_0
    SLICE_X11Y86         LUT4 (Prop_lut4_I3_O)        0.045    -0.080 r  CLOCK/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.080    CLOCK/cnt[0]_i_6_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.015 r  CLOCK/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.015    CLOCK/cnt_reg[0]_i_1_n_6
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.841    -0.832    CLOCK/clk_out1
    SLICE_X11Y86         FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y86         FDCE (Hold_fdce_C_D)         0.105    -0.171    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.249ns (41.846%)  route 0.346ns (58.154%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.572    -0.592    CLOCK/clk_out1
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.346    -0.105    CLOCK/cnt_reg[7]
    SLICE_X11Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.060 r  CLOCK/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.060    CLOCK/cnt[4]_i_2_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.003 r  CLOCK/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.003    CLOCK/cnt_reg[4]_i_1_n_4
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.842    -0.831    CLOCK/clk_out1
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[7]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.318    -0.275    
    SLICE_X11Y87         FDCE (Hold_fdce_C_D)         0.105    -0.170    CLOCK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.249ns (41.846%)  route 0.346ns (58.154%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573    -0.591    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  CLOCK/cnt_reg[15]/Q
                         net (fo=3, routed)           0.346    -0.104    CLOCK/cnt_reg[15]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.059 r  CLOCK/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.059    CLOCK/cnt[12]_i_2_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.004 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.004    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844    -0.829    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X11Y89         FDCE (Hold_fdce_C_D)         0.105    -0.169    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.252ns (42.209%)  route 0.345ns (57.791%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.572    -0.592    CLOCK/clk_out1
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  CLOCK/cnt_reg[6]/Q
                         net (fo=3, routed)           0.345    -0.106    CLOCK/cnt_reg[6]
    SLICE_X11Y87         LUT4 (Prop_lut4_I0_O)        0.045    -0.061 r  CLOCK/cnt[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.061    CLOCK/cnt[4]_i_3_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.005 r  CLOCK/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.005    CLOCK/cnt_reg[4]_i_1_n_5
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.842    -0.831    CLOCK/clk_out1
    SLICE_X11Y87         FDCE                                         r  CLOCK/cnt_reg[6]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.318    -0.275    
    SLICE_X11Y87         FDCE (Hold_fdce_C_D)         0.105    -0.170    CLOCK/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.256ns (42.477%)  route 0.347ns (57.523%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.574    -0.590    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  CLOCK/cnt_reg[16]/Q
                         net (fo=3, routed)           0.347    -0.103    CLOCK/cnt_reg[16]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.045    -0.058 r  CLOCK/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.058    CLOCK/cnt[16]_i_4_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.012 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.012    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.845    -0.828    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.318    -0.273    
    SLICE_X11Y90         FDCE (Hold_fdce_C_D)         0.105    -0.168    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.256ns (42.266%)  route 0.350ns (57.734%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573    -0.591    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  CLOCK/cnt_reg[12]/Q
                         net (fo=3, routed)           0.350    -0.101    CLOCK/cnt_reg[12]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.056 r  CLOCK/cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.056    CLOCK/cnt[12]_i_5_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.014 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.014    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844    -0.829    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X11Y89         FDCE (Hold_fdce_C_D)         0.105    -0.169    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.292ns (45.719%)  route 0.347ns (54.281%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.574    -0.590    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  CLOCK/cnt_reg[16]/Q
                         net (fo=3, routed)           0.347    -0.103    CLOCK/cnt_reg[16]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.045    -0.058 r  CLOCK/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.058    CLOCK/cnt[16]_i_4_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.048 r  CLOCK/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.048    CLOCK/cnt_reg[16]_i_1_n_6
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.845    -0.828    CLOCK/clk_out1
    SLICE_X11Y90         FDCE                                         r  CLOCK/cnt_reg[17]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.318    -0.273    
    SLICE_X11Y90         FDCE (Hold_fdce_C_D)         0.105    -0.168    CLOCK/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.292ns (45.505%)  route 0.350ns (54.495%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.573    -0.591    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  CLOCK/cnt_reg[12]/Q
                         net (fo=3, routed)           0.350    -0.101    CLOCK/cnt_reg[12]
    SLICE_X11Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.056 r  CLOCK/cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.056    CLOCK/cnt[12]_i_5_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.050 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.050    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.844    -0.829    CLOCK/clk_out1
    SLICE_X11Y89         FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X11Y89         FDCE (Hold_fdce_C_D)         0.105    -0.169    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.219    





