{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 10433, "design__instance__area": 137273, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 164, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 2, "power__internal__total": 0.015029113739728928, "power__switching__total": 0.006086128298193216, "power__leakage__total": 1.6264567648249795e-07, "power__total": 0.02111540362238884, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.4857344663973784, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.358787371079511, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3089738552462314, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.637767856577833, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.308974, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.295979, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 79, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 164, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6552742978144482, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.4377632547032657, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.33822390290255605, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.6840573856534091, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -38.66250717897984, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.6840573856534091, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.87032, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.87975, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 164, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.4119068813734436, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.32254425043789975, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11056544881488685, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.378687758536255, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.110565, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.536578, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 108, "design__max_fanout_violation__count": 164, "design__max_cap_violation__count": 4, "clock__skew__worst_hold": -0.40412632717451896, "clock__skew__worst_setup": 0.3186038467674579, "timing__hold__ws": 0.10978784858644736, "timing__setup__ws": -1.9632251935368588, "timing__hold__tns": 0, "timing__setup__tns": -46.826650549188486, "timing__hold__wns": 0, "timing__setup__wns": -1.9632251935368588, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.109788, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 106, "timing__setup_r2r__ws": 2.762072, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.065 456.785", "design__core__bbox": "5.52 10.88 440.22 443.36", "design__io": 78, "design__die__area": 203756, "design__core__area": 187999, "design__instance__count__stdcell": 13089, "design__instance__area__stdcell": 140596, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.747855, "design__instance__utilization__stdcell": 0.747855, "design__rows": 159, "design__rows:unithd": 159, "design__sites": 150255, "design__sites:unithd": 150255, "design__instance__count__class:inverter": 15, "design__instance__area__class:inverter": 61.3088, "design__instance__count__class:sequential_cell": 2510, "design__instance__area__class:sequential_cell": 50537.2, "design__instance__count__class:multi_input_combinational_cell": 4140, "design__instance__area__class:multi_input_combinational_cell": 51172.8, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9259944, "design__instance__count__class:timing_repair_buffer": 3415, "design__instance__area__class:timing_repair_buffer": 31275, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 316930, "design__violations": 0, "design__instance__count__class:clock_buffer": 185, "design__instance__area__class:clock_buffer": 2532.43, "design__instance__count__class:clock_inverter": 130, "design__instance__area__class:clock_inverter": 1599.03, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2430, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 21, "design__instance__count__class:antenna_cell": 38, "design__instance__area__class:antenna_cell": 95.0912, "route__net": 10289, "route__net__special": 2, "route__drc_errors__iter:0": 338, "route__wirelength__iter:0": 379398, "route__drc_errors__iter:1": 182, "route__wirelength__iter:1": 379374, "route__drc_errors__iter:2": 151, "route__wirelength__iter:2": 379346, "route__drc_errors__iter:3": 3, "route__wirelength__iter:3": 379335, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 379339, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 379108, "route__drc_errors": 0, "route__wirelength": 379339, "route__vias": 80048, "route__vias__singlecut": 80048, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1207.26, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 158, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 158, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 158, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 164, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4757901984845677, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.3514465207219248, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3080336073400843, "timing__setup__ws__corner:min_tt_025C_1v80": 2.826287284204557, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.308034, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.352789, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 158, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 45, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 164, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.637478532449433, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.4233913617318769, "timing__hold__ws__corner:min_ss_100C_1v60": 0.40408411094281366, "timing__setup__ws__corner:min_ss_100C_1v60": -1.3822321456426132, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -29.88870746610572, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.3822321456426132, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.867739, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.977663, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 158, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 164, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.40412632717451896, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3186038467674579, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10978784858644736, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.505471678820464, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.109788, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.605954, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 158, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 164, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 4, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.49476812935963776, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.3636027970515584, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3104496747546046, "timing__setup__ws__corner:max_tt_025C_1v80": 2.474315933288473, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.31045, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.222825, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 158, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 108, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 164, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 4, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.6680511888323996, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.4434455983486098, "timing__hold__ws__corner:max_ss_100C_1v60": 0.2888676046793237, "timing__setup__ws__corner:max_ss_100C_1v60": -1.9632251935368588, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -46.826650549188486, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -1.9632251935368588, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.873917, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 42, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.762072, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 158, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 164, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 4, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.42242069371399477, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.32943690374776885, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11119372404229107, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.264635876258535, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.111194, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.46562, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 158, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 158, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79902, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79974, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000977115, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00094189, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000250168, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00094189, "design_powergrid__voltage__worst": 0.00094189, "design_powergrid__voltage__worst__net:VPWR": 1.79902, "design_powergrid__drop__worst": 0.000977115, "design_powergrid__drop__worst__net:VPWR": 0.000977115, "design_powergrid__voltage__worst__net:VGND": 0.00094189, "design_powergrid__drop__worst__net:VGND": 0.00094189, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000256, "ir__drop__worst": 0.000977, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}