LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY PROY2 IS
PORT(
	s: IN STD_LOGIC_VECTOR( 2 DOWNTO 0 )
);
END ENTITY;

ARCHITECTURE arq OF PROY2 IS
BEGIN 
	
		
END ARCHITECTURE;