<profile>

<section name = "Vivado HLS Report for 'ShiftRows'" level="0">
<item name = "Date">Sat Jan 23 21:09:27 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">aes_hls_prj</item>
<item name = "Solution">sol3</item>
<item name = "Product family">spartan7</item>
<item name = "Target device">xc7s15-ftgb196-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">100.00, 1.769, 12.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">11, 11, 11, 11, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 262, -</column>
<column name="Register">-, -, 92, -, -</column>
<specialColumn name="Available">20, 20, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">56, 13, 1, 13</column>
<column name="reg_145">9, 2, 8, 16</column>
<column name="reg_152">9, 2, 8, 16</column>
<column name="state_address0">56, 13, 4, 52</column>
<column name="state_address1">56, 13, 4, 52</column>
<column name="state_d0">38, 7, 8, 56</column>
<column name="state_d1">38, 7, 8, 56</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="reg_145">8, 0, 8, 0</column>
<column name="reg_152">8, 0, 8, 0</column>
<column name="state_load_2_reg_194">8, 0, 8, 0</column>
<column name="state_load_4_reg_214">8, 0, 8, 0</column>
<column name="state_load_6_reg_234">8, 0, 8, 0</column>
<column name="state_load_8_reg_254">8, 0, 8, 0</column>
<column name="temp_1_reg_209">8, 0, 8, 0</column>
<column name="temp_2_reg_229">8, 0, 8, 0</column>
<column name="temp_3_reg_249">8, 0, 8, 0</column>
<column name="temp_reg_179">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ShiftRows, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ShiftRows, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ShiftRows, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ShiftRows, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ShiftRows, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ShiftRows, return value</column>
<column name="state_address0">out, 4, ap_memory, state, array</column>
<column name="state_ce0">out, 1, ap_memory, state, array</column>
<column name="state_we0">out, 1, ap_memory, state, array</column>
<column name="state_d0">out, 8, ap_memory, state, array</column>
<column name="state_q0">in, 8, ap_memory, state, array</column>
<column name="state_address1">out, 4, ap_memory, state, array</column>
<column name="state_ce1">out, 1, ap_memory, state, array</column>
<column name="state_we1">out, 1, ap_memory, state, array</column>
<column name="state_d1">out, 8, ap_memory, state, array</column>
<column name="state_q1">in, 8, ap_memory, state, array</column>
</table>
</item>
</section>
</profile>
