// Seed: 247608826
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  always @(negedge id_6) begin : LABEL_0
    id_1 = id_5;
    id_1 = id_3;
  end
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input uwire id_2
    , id_11, id_12,
    input wire id_3,
    output supply0 id_4,
    output wand id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply1 id_8,
    output wand id_9
);
  assign id_9 = 1;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12
  );
endmodule
