
---------- Begin Simulation Statistics ----------
simSeconds                                   0.149461                       # Number of seconds simulated (Second)
simTicks                                 149460659750                       # Number of ticks simulated (Tick)
finalTick                                149460659750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    912.69                       # Real time elapsed on the host (Second)
hostTickRate                                163758958                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2298084                       # Number of bytes of host memory used (Byte)
simInsts                                    407622544                       # Number of instructions simulated (Count)
simOps                                      407635106                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   446618                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     446632                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles           597842639                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.numInsts            407622544                       # Number of instructions committed (Count)
system.cpu_cluster.cpus.numOps              407635106                       # Number of ops (including micro ops) committed (Count)
system.cpu_cluster.cpus.numDiscardedOps       6520417                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.cpi                  1.466657                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.681822                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu_cluster.cpus.committedInstType_0::No_OpClass          419      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::IntAlu    178577145     43.81%     43.81% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::IntMult       150503      0.04%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::IntDiv            2      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatAdd            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatCmp            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatCvt            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMult            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMultAcc            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatDiv            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMisc            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatSqrt            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAdd          415      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAddAcc            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAlu          810      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdCmp          812      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdCvt            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdMisc          610      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdMult            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdMultAcc            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdShift            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdShiftAcc            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdDiv            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSqrt            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatAdd            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatAlu            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatCmp            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatCvt            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatDiv            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatMisc            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatMult            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatMultAcc            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatSqrt            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdReduceAdd            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdReduceAlu            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdReduceCmp            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatReduceAdd            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatReduceCmp            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAes            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAesMix            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSha1Hash            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSha1Hash2            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSha256Hash            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSha256Hash2            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdShaSigma2            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdShaSigma3            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdPredAlu            0      0.00%     43.85% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::MemRead    196849394     48.29%     92.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::MemWrite     32054996      7.86%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::total    407635106                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.branchPred.lookups     28799220                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     28639816                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect      3259089                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     21933693                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     21928332                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.999756                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.RASUsed        53088                       # Number of times the RAS was used to get a target. (Count)
system.cpu_cluster.cpus.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions. (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups          857                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits          573                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses          284                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted           76                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data    230476922                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total    230476922                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data    230477127                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total    230477127                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data          388                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total          388                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data          390                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total          390                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data     30903000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total     30903000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data     30903000                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total     30903000                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data    230477310                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total    230477310                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data    230477517                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total    230477517                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.000002                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.000002                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 79646.907216                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 79646.907216                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 79238.461538                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 79238.461538                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total            6                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data          135                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total          135                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data          135                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total          135                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data          253                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total          253                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data          255                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total          270                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data     20898250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total     20898250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data     21087000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      1187484                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total     22274484                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 82601.778656                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 82601.778656                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 82694.117647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 79165.600000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 82498.088889                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.replacements            8                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::samples          388                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::mean 79646.907216                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::gmean 76635.782468                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::stdev 20935.856344                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::0-16383            3      0.77%      0.77% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::16384-32767            4      1.03%      1.80% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::32768-49151            3      0.77%      2.58% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::49152-65535           27      6.96%      9.54% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::65536-81919          209     53.87%     63.40% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::81920-98303           81     20.88%     84.28% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::98304-114687           56     14.43%     98.71% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::114688-131071            1      0.26%     98.97% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::131072-147455            0      0.00%     98.97% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::147456-163839            0      0.00%     98.97% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::163840-180223            1      0.26%     99.23% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::180224-196607            1      0.26%     99.48% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::196608-212991            0      0.00%     99.48% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::212992-229375            0      0.00%     99.48% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::229376-245759            1      0.26%     99.74% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::245760-262143            1      0.26%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::total          388                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMisses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMisses::total           15                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      1187484                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissLatency::total      1187484                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissRate::cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.HardPFReq.avgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 79165.600000                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.HardPFReq.avgMshrMissLatency::total 79165.600000                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data            4                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total            4                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data    198422418                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total    198422418                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data          108                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total          108                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data      8962750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total      8962750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data    198422526                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total    198422526                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 82988.425926                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 82988.425926                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data            7                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total            7                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data          101                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total          101                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data      8492250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total      8492250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 84081.683168                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 84081.683168                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          205                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          205                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data            2                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total            2                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          207                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          207                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.009662                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.009662                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data       188750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total       188750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.009662                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.009662                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data        94375                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total        94375                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data            4                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SwapReq.hits::cpu_cluster.cpus.data          212                       # number of SwapReq hits (Count)
system.cpu_cluster.cpus.dcache.SwapReq.hits::total          212                       # number of SwapReq hits (Count)
system.cpu_cluster.cpus.dcache.SwapReq.accesses::cpu_cluster.cpus.data          212                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SwapReq.accesses::total          212                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data            7                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total            7                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data       419500                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total       419500                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 59928.571429                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 59928.571429                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data            4                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total            4                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total            3                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data        95750                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total        95750                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.428571                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.428571                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 31916.666667                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 31916.666667                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data     32054504                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total     32054504                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data          273                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total          273                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data     21520750                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total     21520750                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data     32054777                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total     32054777                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.000009                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.000009                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 78830.586081                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 78830.586081                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data          124                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total          124                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data          149                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total          149                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data     12310250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total     12310250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.000005                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.000005                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 82619.127517                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 82619.127517                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.prefetcher.demandMshrMisses          253                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfIssued           16                       # number of hwpf issued (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUnused            2                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUseful           10                       # number of useful prefetch (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus.dcache.prefetcher.accuracy     0.625000                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus.dcache.prefetcher.coverage     0.038023                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInCache            1                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfLate            1                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfIdentified           28                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfBufferHit            8                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse   247.691646                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs    230477617                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs          270                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs 853620.803704                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick       180750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data   235.812979                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.dcache.prefetcher    11.878667                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data     0.460572                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.dcache.prefetcher     0.023201                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total     0.483773                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1022           12                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          250                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1022::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::4          238                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1022     0.023438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024     0.488281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    921911218                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    921911218                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.fetch2.intInstructions    180832550                       # Number of integer instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.vecInstructions         2673                       # Number of SIMD instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.loadInstructions    232242841                       # Number of memory load instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.storeInstructions     38373234                       # Number of memory store instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.amoInstructions          215                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     86690456                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     86690456                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     86690456                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     86690456                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst          582                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total          582                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst          582                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total          582                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst     44507000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total     44507000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst     44507000                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total     44507000                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     86691038                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     86691038                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     86691038                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     86691038                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 76472.508591                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 76472.508591                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 76472.508591                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 76472.508591                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst          582                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total          582                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst          582                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total          582                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst     44361750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total     44361750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst     44361750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total     44361750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.000007                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.000007                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.000007                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.000007                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 76222.938144                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 76222.938144                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 76222.938144                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 76222.938144                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.replacements          175                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.missLatencyHistogram::samples          581                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::mean 76604.130809                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::gmean 66488.679299                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::stdev 34233.565150                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::0-32767           34      5.85%      5.85% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::32768-65535            0      0.00%      5.85% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::65536-98303          497     85.54%     91.39% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::98304-131071           43      7.40%     98.80% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::131072-163839            0      0.00%     98.80% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::163840-196607            0      0.00%     98.80% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::196608-229375            0      0.00%     98.80% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::229376-262143            0      0.00%     98.80% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::262144-294911            0      0.00%     98.80% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::294912-327679            2      0.34%     99.14% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::327680-360447            5      0.86%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::360448-393215            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::393216-425983            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::425984-458751            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::458752-491519            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::491520-524287            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::total          581                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     86690456                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     86690456                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst          582                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total          582                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst     44507000                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total     44507000                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     86691038                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     86691038                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 76472.508591                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 76472.508591                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst          582                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total          582                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst     44361750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total     44361750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.000007                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 76222.938144                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 76222.938144                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse   368.206147                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     86691037                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs          581                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs 149210.046472                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick        87750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst   368.206147                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst     0.719153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total     0.719153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          406                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0           78                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::4          328                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024     0.792969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    173382657                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    173382657                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.alignFaults             0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults             0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts             0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits                0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses              0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts             0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits                0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses              0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.thread_0.numInsts    407622544                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     407635106                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus.workload.numSyscalls           11                       # Number of system calls (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst           34                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total            34                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst           34                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total           34                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst          548                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data          252                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total          815                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst          548                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data          252                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total          815                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst     43951750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data     20863750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.dcache.prefetcher      1183236                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total     65998736                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst     43951750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data     20863750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.dcache.prefetcher      1183236                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total     65998736                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst          582                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data          252                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total          849                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst          582                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data          252                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total          849                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.941581                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data            1                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.959953                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.941581                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data            1                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.959953                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 80203.923358                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 82792.658730                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher 78882.400000                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 80980.044172                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 80203.923358                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 82792.658730                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher 78882.400000                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 80980.044172                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst          548                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data          252                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total          815                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst          548                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data          252                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total          815                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst     43268000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data     20548750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      1164486                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total     64981236                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst     43268000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data     20548750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      1164486                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total     64981236                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.941581                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.959953                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.941581                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.959953                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 78956.204380                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 81542.658730                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 77632.400000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 79731.577914                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 78956.204380                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 81542.658730                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 77632.400000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 79731.577914                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.replacements                  0                       # number of replacements (Count)
system.cpu_cluster.l2.missLatencyHistogram::samples          814                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::mean 81079.528256                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::gmean 79179.456637                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::stdev 26374.444496                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::0-32767            0      0.00%      0.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::32768-65535            0      0.00%      0.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::65536-98303          718     88.21%     88.21% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::98304-131071           87     10.69%     98.89% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::131072-163839            0      0.00%     98.89% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::163840-196607            1      0.12%     99.02% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::196608-229375            0      0.00%     99.02% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::229376-262143            1      0.12%     99.14% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::262144-294911            0      0.00%     99.14% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::294912-327679            2      0.25%     99.39% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::327680-360447            5      0.61%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::360448-393215            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::393216-425983            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::425984-458751            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::458752-491519            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::491520-524287            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::total          814                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data            3                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total            3                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data        90500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total        90500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 30166.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 30166.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data          149                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total          149                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data     12234750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total     12234750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data          149                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total          149                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 82112.416107                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 82112.416107                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data          149                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total          149                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data     12048500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total     12048500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 80862.416107                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 80862.416107                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.inst           34                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total           34                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.inst          548                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data          103                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total          666                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.inst     43951750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data      8629000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.dcache.prefetcher      1183236                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total     53763986                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.inst          582                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data          103                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total          700                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.inst     0.941581                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.951429                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.inst 80203.923358                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 83776.699029                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.dcache.prefetcher 78882.400000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 80726.705706                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.inst          548                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data          103                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total          666                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.inst     43268000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data      8500250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      1164486                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total     52932736                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.inst     0.941581                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.951429                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.inst 78956.204380                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 82526.699029                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 77632.400000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 79478.582583                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WritebackDirty.hits::writebacks            6                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total            6                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks            6                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total            6                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse       722.202301                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs             1031                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs            814                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.266585                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick           86250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.inst   471.521917                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.data   237.801995                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.dcache.prefetcher    12.878389                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.inst     0.028779                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.data     0.014514                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.dcache.prefetcher     0.000786                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.044080                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           15                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024          799                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::4           15                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0           85                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4          713                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.000916                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.048767                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses          17374                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses         17374                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l3.demandMisses::cpu_cluster.cpus.inst          547                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l3.demandMisses::cpu_cluster.cpus.data          252                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l3.demandMisses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l3.demandMisses::total          814                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l3.overallMisses::cpu_cluster.cpus.inst          547                       # number of overall misses (Count)
system.cpu_cluster.l3.overallMisses::cpu_cluster.cpus.data          252                       # number of overall misses (Count)
system.cpu_cluster.l3.overallMisses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of overall misses (Count)
system.cpu_cluster.l3.overallMisses::total          814                       # number of overall misses (Count)
system.cpu_cluster.l3.demandMissLatency::cpu_cluster.cpus.inst     41216750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l3.demandMissLatency::cpu_cluster.cpus.data     19603750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l3.demandMissLatency::cpu_cluster.cpus.dcache.prefetcher      1101764                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l3.demandMissLatency::total     61922264                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l3.overallMissLatency::cpu_cluster.cpus.inst     41216750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l3.overallMissLatency::cpu_cluster.cpus.data     19603750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l3.overallMissLatency::cpu_cluster.cpus.dcache.prefetcher      1101764                       # number of overall miss ticks (Tick)
system.cpu_cluster.l3.overallMissLatency::total     61922264                       # number of overall miss ticks (Tick)
system.cpu_cluster.l3.demandAccesses::cpu_cluster.cpus.inst          547                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l3.demandAccesses::cpu_cluster.cpus.data          252                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l3.demandAccesses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l3.demandAccesses::total          814                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l3.overallAccesses::cpu_cluster.cpus.inst          547                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l3.overallAccesses::cpu_cluster.cpus.data          252                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l3.overallAccesses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l3.overallAccesses::total          814                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l3.demandMissRate::cpu_cluster.cpus.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l3.demandMissRate::cpu_cluster.cpus.data            1                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l3.demandMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l3.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l3.overallMissRate::cpu_cluster.cpus.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l3.overallMissRate::cpu_cluster.cpus.data            1                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l3.overallMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l3.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l3.demandAvgMissLatency::cpu_cluster.cpus.inst 75350.548446                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMissLatency::cpu_cluster.cpus.data 77792.658730                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher 73450.933333                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMissLatency::total 76071.577396                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMissLatency::cpu_cluster.cpus.inst 75350.548446                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMissLatency::cpu_cluster.cpus.data 77792.658730                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher 73450.933333                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMissLatency::total 76071.577396                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l3.demandMshrMisses::cpu_cluster.cpus.inst          547                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l3.demandMshrMisses::cpu_cluster.cpus.data          252                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l3.demandMshrMisses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l3.demandMshrMisses::total          814                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l3.overallMshrMisses::cpu_cluster.cpus.inst          547                       # number of overall MSHR misses (Count)
system.cpu_cluster.l3.overallMshrMisses::cpu_cluster.cpus.data          252                       # number of overall MSHR misses (Count)
system.cpu_cluster.l3.overallMshrMisses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of overall MSHR misses (Count)
system.cpu_cluster.l3.overallMshrMisses::total          814                       # number of overall MSHR misses (Count)
system.cpu_cluster.l3.demandMshrMissLatency::cpu_cluster.cpus.inst     38481750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l3.demandMshrMissLatency::cpu_cluster.cpus.data     18343750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l3.demandMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      1026764                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l3.demandMshrMissLatency::total     57852264                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l3.overallMshrMissLatency::cpu_cluster.cpus.inst     38481750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l3.overallMshrMissLatency::cpu_cluster.cpus.data     18343750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l3.overallMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      1026764                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l3.overallMshrMissLatency::total     57852264                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l3.demandMshrMissRate::cpu_cluster.cpus.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l3.demandMshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l3.demandMshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l3.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l3.overallMshrMissRate::cpu_cluster.cpus.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l3.overallMshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l3.overallMshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l3.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l3.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 70350.548446                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMshrMissLatency::cpu_cluster.cpus.data 72792.658730                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 68450.933333                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMshrMissLatency::total 71071.577396                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 70350.548446                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMshrMissLatency::cpu_cluster.cpus.data 72792.658730                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 68450.933333                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMshrMissLatency::total 71071.577396                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.replacements                  0                       # number of replacements (Count)
system.cpu_cluster.l3.missLatencyHistogram::samples          814                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::mean 76071.577396                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::gmean 74102.419936                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::stdev 26375.430419                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::0-32767            0      0.00%      0.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::32768-65535            0      0.00%      0.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::65536-98303          795     97.67%     97.67% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::98304-131071           10      1.23%     98.89% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::131072-163839            0      0.00%     98.89% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::163840-196607            1      0.12%     99.02% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::196608-229375            0      0.00%     99.02% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::229376-262143            1      0.12%     99.14% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::262144-294911            0      0.00%     99.14% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::294912-327679            3      0.37%     99.51% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::327680-360447            4      0.49%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::360448-393215            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::393216-425983            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::425984-458751            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::458752-491519            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::491520-524287            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::total          814                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.InvalidateReq.misses::cpu_cluster.cpus.data            3                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l3.InvalidateReq.misses::total            3                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l3.InvalidateReq.accesses::cpu_cluster.cpus.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.InvalidateReq.accesses::total            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.InvalidateReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l3.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l3.InvalidateReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l3.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l3.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data        64250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.InvalidateReq.mshrMissLatency::total        64250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l3.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l3.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 21416.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.InvalidateReq.avgMshrMissLatency::total 21416.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadExReq.misses::cpu_cluster.cpus.data          149                       # number of ReadExReq misses (Count)
system.cpu_cluster.l3.ReadExReq.misses::total          149                       # number of ReadExReq misses (Count)
system.cpu_cluster.l3.ReadExReq.missLatency::cpu_cluster.cpus.data     11489750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l3.ReadExReq.missLatency::total     11489750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l3.ReadExReq.accesses::cpu_cluster.cpus.data          149                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadExReq.accesses::total          149                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadExReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l3.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l3.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 77112.416107                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadExReq.avgMissLatency::total 77112.416107                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadExReq.mshrMisses::cpu_cluster.cpus.data          149                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l3.ReadExReq.mshrMisses::total          149                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l3.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data     10744750                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadExReq.mshrMissLatency::total     10744750                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadExReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l3.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l3.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 72112.416107                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadExReq.avgMshrMissLatency::total 72112.416107                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.misses::cpu_cluster.cpus.inst          547                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l3.ReadSharedReq.misses::cpu_cluster.cpus.data          103                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l3.ReadSharedReq.misses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l3.ReadSharedReq.misses::total          665                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l3.ReadSharedReq.missLatency::cpu_cluster.cpus.inst     41216750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.missLatency::cpu_cluster.cpus.data      8114000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.missLatency::cpu_cluster.cpus.dcache.prefetcher      1101764                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.missLatency::total     50432514                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.accesses::cpu_cluster.cpus.inst          547                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadSharedReq.accesses::cpu_cluster.cpus.data          103                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadSharedReq.accesses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadSharedReq.accesses::total          665                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadSharedReq.missRate::cpu_cluster.cpus.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.missRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.inst 75350.548446                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 78776.699029                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.dcache.prefetcher 73450.933333                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMissLatency::total 75838.366917                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.mshrMisses::cpu_cluster.cpus.inst          547                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l3.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data          103                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l3.ReadSharedReq.mshrMisses::cpu_cluster.cpus.dcache.prefetcher           15                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l3.ReadSharedReq.mshrMisses::total          665                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l3.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.inst     38481750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data      7599000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      1026764                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.mshrMissLatency::total     47107514                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.inst 70350.548446                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 73776.699029                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 68450.933333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMshrMissLatency::total 70838.366917                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l3.tags.tagsInUse       722.202329                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l3.tags.totalRefs              814                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l3.tags.sampledRefs            814                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l3.tags.avgRefs                  1                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l3.tags.warmupTick           81000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l3.tags.occupancies::cpu_cluster.cpus.inst   471.521936                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l3.tags.occupancies::cpu_cluster.cpus.data   237.802004                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l3.tags.occupancies::cpu_cluster.cpus.dcache.prefetcher    12.878390                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l3.tags.avgOccs::cpu_cluster.cpus.inst     0.001799                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l3.tags.avgOccs::cpu_cluster.cpus.data     0.000907                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l3.tags.avgOccs::cpu_cluster.cpus.dcache.prefetcher     0.000049                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l3.tags.avgOccs::total     0.002755                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l3.tags.occupanciesTaskId::1022           15                       # Occupied blocks per task id (Count)
system.cpu_cluster.l3.tags.occupanciesTaskId::1024          799                       # Occupied blocks per task id (Count)
system.cpu_cluster.l3.tags.ageTaskId_1022::4           15                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l3.tags.ageTaskId_1024::0           85                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l3.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l3.tags.ageTaskId_1024::4          713                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l3.tags.ratioOccsTaskId::1022     0.000057                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l3.tags.ratioOccsTaskId::1024     0.003048                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l3.tags.tagAccesses          26958                       # Number of tag accesses (Count)
system.cpu_cluster.l3.tags.dataAccesses         26958                       # Number of data accesses (Count)
system.cpu_cluster.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadResp          699                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty            6                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict          177                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq          149                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp          149                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq          700                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq            3                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port         1338                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port          548                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total         1886                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        37184                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        17472                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total        54656                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops                   0                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples          852                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.002347                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.048422                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0          850     99.77%     99.77% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1            2      0.23%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total          852                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy       263486                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy       290500                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy       134250                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests         1035                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests          185                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL3Bus.transDist::ReadResp          665                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.transDist::ReadExReq          149                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.transDist::ReadExResp          149                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.transDist::ReadSharedReq          665                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.transDist::InvalidateReq            3                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.pktCount_system.cpu_cluster.l2.mem_side_port::system.cpu_cluster.l3.cpu_side_port         1634                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL3Bus.pktSize_system.cpu_cluster.l2.mem_side_port::system.cpu_cluster.l3.cpu_side_port        52096                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL3Bus.snoops                   0                       # Total snoops (Count)
system.cpu_cluster.toL3Bus.snoopTraffic             0                       # Total snoop traffic (Byte)
system.cpu_cluster.toL3Bus.snoopFanout::samples          817                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::mean            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::0          817    100.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::total          817                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL3Bus.reqLayer0.occupancy       204264                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL3Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL3Bus.respLayer0.occupancy       407750                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL3Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL3Bus.snoop_filter.totRequests          817                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL3Bus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL3Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL3Bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL3Bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL3Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage     1.200000                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.inst::samples       276.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.data::samples       130.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.dcache.prefetcher::samples         7.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000525500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState              39214                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                        413                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                      413                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                  413                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                    386                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                     27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                  26432                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             176849.21265711                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                 149460583500                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                 361890032.69                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.inst        17664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.data         8320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.dcache.prefetcher          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.inst 118184.945988772131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.data 55666.822386015861                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.dcache.prefetcher 2997.444282323931                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.inst          276                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.data          130                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.dcache.prefetcher            7                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.inst      7040750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.data      3563750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.dcache.prefetcher       148500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.inst     25509.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.data     27413.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.dcache.prefetcher     21214.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.inst        17664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.data         8320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.dcache.prefetcher          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total         26432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu_cluster.cpus.inst        17664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        17664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.inst          276                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.data          130                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.dcache.prefetcher            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total            413                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.inst       118185                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.data        55667                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.dcache.prefetcher         2997                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total           176849                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu_cluster.cpus.inst       118185                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total       118185                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.inst       118185                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.data        55667                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.dcache.prefetcher         2997                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total          176849                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts                 413                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0           52                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1           36                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2           33                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3            9                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4           50                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5           71                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6           37                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7           14                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8           31                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9            2                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11            7                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14           59                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15           12                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat                3009250                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat              2065000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat          10753000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat                7286.32                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          26036.32                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits                298                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           72.15                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples          110                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   228.072727                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   155.106361                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   226.817783                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127           40     36.36%     36.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255           31     28.18%     64.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383           19     17.27%     81.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511            6      5.45%     87.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639            4      3.64%     90.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767            4      3.64%     94.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895            3      2.73%     97.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151            3      2.73%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total          110                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead                26432                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW               0.176849                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              72.15                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy         585480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy         299805                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy       2156280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 11798014800.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy   2199545070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy  55540644960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy  69541246395                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   465.281275                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE 144372935500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   4990700000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT     97024250                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy         235620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy         117645                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy        792540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 11798014800.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy   2177384610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy  55559306400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy  69535851615                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   465.245180                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE 144421649500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   4990700000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT     48310250                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.inst::samples       271.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.data::samples       122.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.dcache.prefetcher::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000567000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState              39189                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                        401                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                      401                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.47                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                  401                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                    373                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                     28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                  25664                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             171710.73674456                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                 149460401500                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                 372719205.74                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.inst        17344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.data         7808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.dcache.prefetcher          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.inst 116043.914358540758                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.data 52241.171777645657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.dcache.prefetcher 3425.650608370207                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.inst          271                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.data          122                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.dcache.prefetcher            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.inst      7329250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.data      3640750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.dcache.prefetcher       205000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.inst     27045.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.data     29842.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.dcache.prefetcher     25625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.inst        17344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.data         7808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.dcache.prefetcher          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total         25664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu_cluster.cpus.inst        17344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        17344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.inst          271                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.data          122                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.dcache.prefetcher            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total            401                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.inst       116044                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.data        52241                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.dcache.prefetcher         3426                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total           171711                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu_cluster.cpus.inst       116044                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total       116044                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.inst       116044                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.data        52241                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.dcache.prefetcher         3426                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total          171711                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts                 401                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0           52                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1           35                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2           32                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3            9                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4           49                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5           73                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6           35                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7           12                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8           30                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9            3                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11            7                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14           57                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15            7                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat                3656250                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat              2005000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat          11175000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat                9117.83                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          27867.83                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits                286                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           71.32                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples          111                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   218.522523                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   149.017155                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   224.451446                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127           40     36.04%     36.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255           37     33.33%     69.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383           14     12.61%     81.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511            6      5.41%     87.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639            4      3.60%     90.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767            6      5.41%     96.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023            1      0.90%     97.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151            3      2.70%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total          111                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead                25664                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW               0.171711                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              71.32                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy         571200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy         292215                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy       2120580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 11798014800.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy   2203565280                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy  55537259520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy  69541823595                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   465.285137                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE 144364108751                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   4990700000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT    105850999                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy         249900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy         129030                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy        742560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 11798014800.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy   2177418810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy  55559277600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy  69535832700                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   465.245054                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE 144421544750                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   4990700000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT     48415000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 665                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                149                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               149                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            665                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              3                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l3.mem_side_port::system.mem_ctrls0.port          828                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l3.mem_side_port::system.mem_ctrls1.port          803                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l3.mem_side_port::total         1631                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1631                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l3.mem_side_port::system.mem_ctrls0.port        26432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l3.mem_side_port::system.mem_ctrls1.port        25664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l3.mem_side_port::total        52096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    52096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                817                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      817    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  817                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 149460659750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              574994                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              559492                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            4336250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            817                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                3.300000                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu_cluster.cpus.idleCycles             212779                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu_cluster.cpus.tickCycles          597629860                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
