{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707137458925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707137458925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  5 15:50:58 2024 " "Processing started: Mon Feb  5 15:50:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707137458925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707137458925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Trigger -c Trigger " "Command: quartus_sta Trigger -c Trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707137458925 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1707137459008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1707137459092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707137459092 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707137459135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707137459135 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "The Timing Analyzer is analyzing 38 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1707137459239 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Trigger.sdc " "Synopsys Design Constraints File file not found: 'Trigger.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1707137459247 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707137459247 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707137459248 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707137459248 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst19\|inst21~1\|combout " "Node \"inst\|inst2\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst19\|inst21~1\|datab " "Node \"inst\|inst2\|inst19\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst\|inst20~1\|datab " "Node \"inst\|inst2\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst\|inst20~1\|combout " "Node \"inst\|inst2\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst\|inst20~1\|dataa " "Node \"inst\|inst2\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst19\|inst21~1\|dataa " "Node \"inst\|inst2\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707137459248 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst19\|inst21~1\|combout " "Node \"inst11\|inst6\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst19\|inst21~1\|dataa " "Node \"inst11\|inst6\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst\|inst20~1\|dataa " "Node \"inst11\|inst6\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst\|inst20~1\|combout " "Node \"inst11\|inst6\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst19\|inst21~1\|datab " "Node \"inst11\|inst6\|inst19\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst\|inst20~1\|datab " "Node \"inst11\|inst6\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707137459248 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst\|inst20~1\|combout " "Node \"inst11\|inst2\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst\|inst20~1\|datab " "Node \"inst11\|inst2\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst19\|inst21~1\|datab " "Node \"inst11\|inst2\|inst19\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst19\|inst21~1\|combout " "Node \"inst11\|inst2\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst19\|inst21~1\|dataa " "Node \"inst11\|inst2\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst\|inst20~1\|dataa " "Node \"inst11\|inst2\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459248 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707137459248 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst19\|inst21~1\|combout " "Node \"inst12\|inst9\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst19\|inst21~1\|datab " "Node \"inst12\|inst9\|inst19\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst\|inst20~1\|datab " "Node \"inst12\|inst9\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst\|inst20~1\|combout " "Node \"inst12\|inst9\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst\|inst20~1\|dataa " "Node \"inst12\|inst9\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst19\|inst21~1\|dataa " "Node \"inst12\|inst9\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707137459249 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst19\|inst21~1\|combout " "Node \"inst12\|inst5\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst19\|inst21~1\|datab " "Node \"inst12\|inst5\|inst19\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst\|inst20~1\|datab " "Node \"inst12\|inst5\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst\|inst20~1\|combout " "Node \"inst12\|inst5\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst\|inst20~1\|dataa " "Node \"inst12\|inst5\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst19\|inst21~1\|dataa " "Node \"inst12\|inst5\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707137459249 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst\|inst20~1\|combout " "Node \"inst12\|inst2\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst\|inst20~1\|dataa " "Node \"inst12\|inst2\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst19\|inst21~1\|dataa " "Node \"inst12\|inst2\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst19\|inst21~1\|combout " "Node \"inst12\|inst2\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst\|inst20~1\|datab " "Node \"inst12\|inst2\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst19\|inst21~1\|datab " "Node \"inst12\|inst2\|inst19\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707137459249 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707137459249 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst19\|inst21~1\|datac  to: inst11\|inst2\|inst\|inst20~1\|combout " "From: inst11\|inst2\|inst19\|inst21~1\|datac  to: inst11\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst\|inst20~1\|datac  to: inst11\|inst2\|inst19\|inst21~1\|combout " "From: inst11\|inst2\|inst\|inst20~1\|datac  to: inst11\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst19\|inst21~1\|datad  to: inst11\|inst6\|inst\|inst20~1\|combout " "From: inst11\|inst6\|inst19\|inst21~1\|datad  to: inst11\|inst6\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst\|inst20~1\|datad  to: inst11\|inst6\|inst19\|inst21~1\|combout " "From: inst11\|inst6\|inst\|inst20~1\|datad  to: inst11\|inst6\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst19\|inst21~1\|datad  to: inst12\|inst2\|inst\|inst20~1\|combout " "From: inst12\|inst2\|inst19\|inst21~1\|datad  to: inst12\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst\|inst20~1\|datad  to: inst12\|inst2\|inst19\|inst21~1\|combout " "From: inst12\|inst2\|inst\|inst20~1\|datad  to: inst12\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst19\|inst21~1\|datac  to: inst12\|inst5\|inst\|inst20~1\|combout " "From: inst12\|inst5\|inst19\|inst21~1\|datac  to: inst12\|inst5\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst\|inst20~1\|datac  to: inst12\|inst5\|inst19\|inst21~1\|combout " "From: inst12\|inst5\|inst\|inst20~1\|datac  to: inst12\|inst5\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst19\|inst21~1\|datad  to: inst12\|inst9\|inst\|inst20~1\|combout " "From: inst12\|inst9\|inst19\|inst21~1\|datad  to: inst12\|inst9\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst\|inst20~1\|datad  to: inst12\|inst9\|inst19\|inst21~1\|combout " "From: inst12\|inst9\|inst\|inst20~1\|datad  to: inst12\|inst9\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst19\|inst21~1\|datad  to: inst\|inst2\|inst\|inst20~1\|combout " "From: inst\|inst2\|inst19\|inst21~1\|datad  to: inst\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459251 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst\|inst20~1\|datad  to: inst\|inst2\|inst19\|inst21~1\|combout " "From: inst\|inst2\|inst\|inst20~1\|datad  to: inst\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459251 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707137459251 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1707137459252 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707137459252 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707137459252 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707137459257 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707137459280 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707137459280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.362 " "Worst-case setup slack is -18.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.362            -317.740 CLK  " "  -18.362            -317.740 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707137459284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.714 " "Worst-case hold slack is -8.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.714            -125.476 CLK  " "   -8.714            -125.476 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707137459289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707137459295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707137459298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -9.059 " "Worst-case minimum pulse width slack is -9.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.059           -2717.500 CLK  " "   -9.059           -2717.500 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707137459304 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707137459329 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707137459344 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707137459491 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst19\|inst21~1\|datac  to: inst11\|inst2\|inst\|inst20~1\|combout " "From: inst11\|inst2\|inst19\|inst21~1\|datac  to: inst11\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst\|inst20~1\|datac  to: inst11\|inst2\|inst19\|inst21~1\|combout " "From: inst11\|inst2\|inst\|inst20~1\|datac  to: inst11\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst19\|inst21~1\|datad  to: inst11\|inst6\|inst\|inst20~1\|combout " "From: inst11\|inst6\|inst19\|inst21~1\|datad  to: inst11\|inst6\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst\|inst20~1\|datad  to: inst11\|inst6\|inst19\|inst21~1\|combout " "From: inst11\|inst6\|inst\|inst20~1\|datad  to: inst11\|inst6\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst19\|inst21~1\|datad  to: inst12\|inst2\|inst\|inst20~1\|combout " "From: inst12\|inst2\|inst19\|inst21~1\|datad  to: inst12\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst\|inst20~1\|datad  to: inst12\|inst2\|inst19\|inst21~1\|combout " "From: inst12\|inst2\|inst\|inst20~1\|datad  to: inst12\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst19\|inst21~1\|datac  to: inst12\|inst5\|inst\|inst20~1\|combout " "From: inst12\|inst5\|inst19\|inst21~1\|datac  to: inst12\|inst5\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst\|inst20~1\|datac  to: inst12\|inst5\|inst19\|inst21~1\|combout " "From: inst12\|inst5\|inst\|inst20~1\|datac  to: inst12\|inst5\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst19\|inst21~1\|datad  to: inst12\|inst9\|inst\|inst20~1\|combout " "From: inst12\|inst9\|inst19\|inst21~1\|datad  to: inst12\|inst9\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst\|inst20~1\|datad  to: inst12\|inst9\|inst19\|inst21~1\|combout " "From: inst12\|inst9\|inst\|inst20~1\|datad  to: inst12\|inst9\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst19\|inst21~1\|datad  to: inst\|inst2\|inst\|inst20~1\|combout " "From: inst\|inst2\|inst19\|inst21~1\|datad  to: inst\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst\|inst20~1\|datad  to: inst\|inst2\|inst19\|inst21~1\|combout " "From: inst\|inst2\|inst\|inst20~1\|datad  to: inst\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459530 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707137459530 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707137459530 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707137459542 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707137459542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.450 " "Worst-case setup slack is -17.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.450            -297.138 CLK  " "  -17.450            -297.138 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707137459546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.152 " "Worst-case hold slack is -8.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.152            -116.600 CLK  " "   -8.152            -116.600 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707137459551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707137459559 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707137459651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -8.408 " "Worst-case minimum pulse width slack is -8.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.408           -2489.065 CLK  " "   -8.408           -2489.065 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707137459653 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707137459679 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst19\|inst21~1\|datac  to: inst11\|inst2\|inst\|inst20~1\|combout " "From: inst11\|inst2\|inst19\|inst21~1\|datac  to: inst11\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459779 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst\|inst20~1\|datac  to: inst11\|inst2\|inst19\|inst21~1\|combout " "From: inst11\|inst2\|inst\|inst20~1\|datac  to: inst11\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459779 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst19\|inst21~1\|datad  to: inst11\|inst6\|inst\|inst20~1\|combout " "From: inst11\|inst6\|inst19\|inst21~1\|datad  to: inst11\|inst6\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459779 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst\|inst20~1\|datad  to: inst11\|inst6\|inst19\|inst21~1\|combout " "From: inst11\|inst6\|inst\|inst20~1\|datad  to: inst11\|inst6\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459779 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst19\|inst21~1\|datad  to: inst12\|inst2\|inst\|inst20~1\|combout " "From: inst12\|inst2\|inst19\|inst21~1\|datad  to: inst12\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459779 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst\|inst20~1\|datad  to: inst12\|inst2\|inst19\|inst21~1\|combout " "From: inst12\|inst2\|inst\|inst20~1\|datad  to: inst12\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459779 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst19\|inst21~1\|datac  to: inst12\|inst5\|inst\|inst20~1\|combout " "From: inst12\|inst5\|inst19\|inst21~1\|datac  to: inst12\|inst5\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459779 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst\|inst20~1\|datac  to: inst12\|inst5\|inst19\|inst21~1\|combout " "From: inst12\|inst5\|inst\|inst20~1\|datac  to: inst12\|inst5\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459779 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst19\|inst21~1\|datad  to: inst12\|inst9\|inst\|inst20~1\|combout " "From: inst12\|inst9\|inst19\|inst21~1\|datad  to: inst12\|inst9\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459779 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst\|inst20~1\|datad  to: inst12\|inst9\|inst19\|inst21~1\|combout " "From: inst12\|inst9\|inst\|inst20~1\|datad  to: inst12\|inst9\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459779 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst19\|inst21~1\|datad  to: inst\|inst2\|inst\|inst20~1\|combout " "From: inst\|inst2\|inst19\|inst21~1\|datad  to: inst\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459779 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst\|inst20~1\|datad  to: inst\|inst2\|inst19\|inst21~1\|combout " "From: inst\|inst2\|inst\|inst20~1\|datad  to: inst\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707137459779 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707137459779 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707137459779 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707137459783 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707137459783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.902 " "Worst-case setup slack is -7.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.902            -141.828 CLK  " "   -7.902            -141.828 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707137459785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.670 " "Worst-case hold slack is -3.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.670             -53.124 CLK  " "   -3.670             -53.124 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707137459792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707137459797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707137459802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.015 " "Worst-case minimum pulse width slack is -4.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.015           -1009.500 CLK  " "   -4.015           -1009.500 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707137459807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707137459807 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707137460169 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707137460169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 48 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707137460215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  5 15:51:00 2024 " "Processing ended: Mon Feb  5 15:51:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707137460215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707137460215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707137460215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707137460215 ""}
