1
 
****************************************
Report : area
Design : InputQueueRegister
Version: J-2014.09-SP2
Date   : Thu Dec 20 12:12:03 2018
****************************************

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Number of ports:                           18
Number of nets:                           564
Number of cells:                          531
Number of combinational cells:            339
Number of sequential cells:               192
Number of macros/black boxes:               0
Number of buf/inv:                         63
Number of references:                      81

Combinational area:               3368.160021
Buf/Inv area:                      362.880010
Noncombinational area:            6226.559956
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  9594.719976
Total area:                 undefined
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : InputQueueRegister
Version: J-2014.09-SP2
Date   : Thu Dec 20 12:12:03 2018
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
InputQueueRegister                     8.09e-02    3.855 1.29e+04    3.936 100.0
1
 
****************************************
Report : design
Design : InputQueueRegister
Version: J-2014.09-SP2
Date   : Thu Dec 20 12:12:03 2018
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Local Link Library:

    {/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_1p2v_25c
    Library : scx3_cmos8rf_lpvt_tt_1p2v_25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : InputQueueRegister
Version: J-2014.09-SP2
Date   : Thu Dec 20 12:12:03 2018
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U201                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U202                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U203                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U204                      NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U205                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U206                      NOR2BX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U207                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U208                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U209                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U210                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U211                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U212                      BUFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U213                      AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U214                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U215                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U216                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U217                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U218                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U219                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U220                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U221                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U222                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U223                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U224                      NAND3BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U225                      NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U226                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U227                      NAND2X8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U228                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U229                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U230                      NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U231                      NAND2BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U232                      BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U233                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U234                      CLKINVX12TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U235                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U236                      NOR2BX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U237                      NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U238                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U239                      AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U240                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U241                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U242                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U243                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U244                      NAND3X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U245                      AND4X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U246                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U247                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U248                      AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U249                      OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U250                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U251                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U252                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U253                      MX2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U254                      NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U255                      NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U256                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U257                      NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U258                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U259                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U260                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U261                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U262                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U263                      INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U264                      MX2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U265                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U266                      NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U267                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U268                      OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U269                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U270                      OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U271                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U272                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U273                      NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U274                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U275                      CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U276                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U277                      NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U278                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U279                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U280                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U281                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U282                      INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U283                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U284                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U285                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U286                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U287                      NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U288                      BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U289                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U290                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U291                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U292                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U293                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U294                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U295                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U296                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U297                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U298                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U299                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U300                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U301                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U302                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U303                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U304                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U305                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U306                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U307                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U308                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U309                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U310                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U311                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U312                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U313                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U314                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U315                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U316                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U317                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U318                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U319                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U320                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U321                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U322                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U323                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U324                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U325                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U326                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U327                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U328                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U329                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U330                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U331                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U332                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U333                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U334                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U335                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U336                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U337                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U338                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U339                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U340                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U341                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U342                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U343                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U344                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U345                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U346                      MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U347                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U348                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U349                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U350                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U351                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U352                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U353                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U354                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U355                      CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U356                      CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U357                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U358                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U359                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U360                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U361                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U362                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U363                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U364                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U365                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U366                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U367                      NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U368                      INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U369                      OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U370                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U371                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U372                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U373                      BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U374                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U375                      NAND3BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U376                      NOR2BX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U377                      NOR3X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U378                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U379                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U380                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U381                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U382                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U383                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U386                      BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U387                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U388                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U389                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U390                      CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U391                      XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U392                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U393                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U394                      INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U395                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U396                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U397                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U398                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U399                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U400                      NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U401                      NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U402                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U403                      OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U404                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U405                      BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U406                      NAND3X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U407                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U408                      NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U409                      XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U410                      NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U411                      OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U412                      NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U413                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U414                      AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U415                      NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U416                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U417                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U418                      NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U419                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U420                      MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U421                      MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U422                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U423                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U424                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U425                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U426                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U427                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U428                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U429                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U430                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U431                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U432                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U433                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U434                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U435                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U436                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U437                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U438                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U439                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U440                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U441                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U442                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U443                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U444                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U445                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U446                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U447                      NAND4XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U448                      NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U449                      NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U450                      NOR3XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U451                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U452                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U453                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U454                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U455                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U456                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U457                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U458                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U459                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U460                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U461                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U462                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U463                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U464                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U465                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U466                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U467                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U468                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U469                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U470                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U471                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U472                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U473                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U474                      XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U475                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U476                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U477                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U478                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U479                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U480                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U481                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U482                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U483                      NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U484                      NOR4XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U485                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U486                      AOI222XLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U487                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U488                      OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U489                      NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U490                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U491                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U492                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U493                      NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U494                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U495                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U496                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U497                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U498                      NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U499                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U500                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U501                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U502                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U503                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U504                      NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U505                      OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U506                      NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U507                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U508                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U509                      MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U510                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U511                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U512                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U513                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U514                      NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U515                      NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U516                      NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U517                      AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U518                      NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U519                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U520                      CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U521                      NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U522                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U523                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U524                      AOI2BB2XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U525                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U526                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U527                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U528                      NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U529                      INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U530                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U531                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U532                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U533                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U534                      OA21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U535                      NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U536                      AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U537                      NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U538                      OA21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U539                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U541                      NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U542                      XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
finished_reg              TLATX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 n
indexCounter_reg_0_       DFFNSRX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
indexCounter_reg_1_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexCounter_reg_2_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexCounter_reg_3_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexCounter_reg_4_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexCounter_reg_5_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexCounter_reg_6_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexCounter_reg_7_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexCounter_reg_8_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexCounter_reg_9_       DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
indexOut_reg_0_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_1_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_2_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_3_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_4_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_5_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_6_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_7_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_8_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
indexOut_reg_9_           DFFRXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 n
queueEmpty_reg            TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
queueEndPointerBuffer_reg_0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_2_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_3_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_4_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_5_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_6_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_7_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_8_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointerBuffer_reg_9_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueEndPointer_reg_0_    DFFSX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueEndPointer_reg_1_    DFFSX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueEndPointer_reg_2_    DFFRX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
queueEndPointer_reg_3_    DFFSX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueEndPointer_reg_4_    DFFSHQX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          36.000000 n
queueEndPointer_reg_5_    DFFSHQX8TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          56.160000 n
queueEndPointer_reg_6_    DFFSHQX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          36.000000 n
queueEndPointer_reg_7_    DFFSX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueEndPointer_reg_8_    DFFSHQX8TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          56.160000 n
queueEndPointer_reg_9_    DFFSX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_0_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_1_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_2_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_3_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_4_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_5_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_6_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_7_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_8_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueFrontPointerBuffer_reg_9_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
queueRegisterBuffer_reg_0__0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__2_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__3_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__4_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__5_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__6_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__7_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__8_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_0__9_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__2_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__3_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__4_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__5_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__6_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__7_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__8_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_1__9_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__2_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__3_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__4_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__5_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__6_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__7_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__8_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_2__9_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__2_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__3_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__4_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__5_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__6_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__7_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__8_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_3__9_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__2_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__3_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__4_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__5_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__6_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__7_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__8_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_4__9_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__2_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__3_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__4_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__5_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__6_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__7_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__8_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_5__9_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__2_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__3_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__4_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__5_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__6_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__7_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__8_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegisterBuffer_reg_6__9_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_0__0_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_0__1_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_0__2_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_0__3_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_0__4_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_0__5_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_0__6_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_0__7_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_0__8_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_0__9_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_1__0_   DFFRHQX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          36.000000 n
queueRegister_reg_1__1_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_1__2_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_1__3_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_1__4_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_1__5_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_1__6_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_1__7_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_1__8_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_1__9_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_2__0_   DFFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
queueRegister_reg_2__1_   DFFQX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 n
queueRegister_reg_2__2_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_2__3_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_2__4_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_2__5_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_2__6_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_2__7_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_2__8_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_2__9_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_3__0_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
queueRegister_reg_3__1_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_3__2_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_3__3_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_3__4_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_3__5_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_3__6_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_3__7_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_3__8_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_3__9_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_4__0_   DFFRHQX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          36.000000 n
queueRegister_reg_4__1_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_4__2_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_4__3_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_4__4_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_4__5_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_4__6_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_4__7_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_4__8_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_4__9_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_5__0_   DFFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
queueRegister_reg_5__1_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_5__2_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_5__3_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_5__4_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_5__5_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_5__6_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_5__7_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_5__8_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_5__9_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_6__0_   DFFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
queueRegister_reg_6__1_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_6__2_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_6__3_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_6__4_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_6__5_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_6__6_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
queueRegister_reg_6__7_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_6__8_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
queueRegister_reg_6__9_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
--------------------------------------------------------------------------------
Total 531 cells                                           9594.719976
1
 
****************************************
Report : port
        -verbose
Design : InputQueueRegister
Version: J-2014.09-SP2
Date   : Thu Dec 20 12:12:03 2018
****************************************



Attributes:
    d - dont_touch_network
    i - ideal_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clk            in      0.0000   0.0000    1.02    0.00   --         d, i
dequeue        in      0.0000   0.0000    1.02    0.00   --         
pixelValue     in      0.0000   0.0000    1.02    0.00   --         
resetBuffer    in      0.0000   0.0000    1.02    0.00   --         
resetInputQueue
               in      0.0000   0.0000    1.02    0.00   --         
writeBufferEnable
               in      0.0000   0.0000    1.02    0.00   --         
finished       out     0.0050   0.0000   --      --      --         
indexOut[0]    out     0.0050   0.0000   --      --      --         
indexOut[1]    out     0.0050   0.0000   --      --      --         
indexOut[2]    out     0.0050   0.0000   --      --      --         
indexOut[3]    out     0.0050   0.0000   --      --      --         
indexOut[4]    out     0.0050   0.0000   --      --      --         
indexOut[5]    out     0.0050   0.0000   --      --      --         
indexOut[6]    out     0.0050   0.0000   --      --      --         
indexOut[7]    out     0.0050   0.0000   --      --      --         
indexOut[8]    out     0.0050   0.0000   --      --      --         
indexOut[9]    out     0.0050   0.0000   --      --      --         
queueEmpty     out     0.0050   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
clk                1      --              --              --        -- 
dequeue            1      --              --              --        -- 
pixelValue         1      --              --              --        -- 
resetBuffer        1      --              --              --        -- 
resetInputQueue
                   1      --              --              --        -- 
writeBufferEnable
                   1      --              --              --        -- 
finished           1      --              --              --        -- 
indexOut[0]        1      --              --              --        -- 
indexOut[1]        1      --              --              --        -- 
indexOut[2]        1      --              --              --        -- 
indexOut[3]        1      --              --              --        -- 
indexOut[4]        1      --              --              --        -- 
indexOut[5]        1      --              --              --        -- 
indexOut[6]        1      --              --              --        -- 
indexOut[7]        1      --              --              --        -- 
indexOut[8]        1      --              --              --        -- 
indexOut[9]        1      --              --              --        -- 
queueEmpty         1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
clk           --      --      --      --      --      4.00
dequeue       0.05    0.05    0.05    0.05  clk       4.00  
pixelValue    0.05    0.05    0.05    0.05  clk       4.00  
resetBuffer   0.05    0.05    0.05    0.05  clk       4.00  
resetInputQueue
              0.05    0.05    0.05    0.05  clk       4.00  
writeBufferEnable
              0.05    0.05    0.05    0.05  clk       4.00  


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
clk          INVX1TS            INVX1TS              -- /  --     
dequeue      INVX1TS            INVX1TS              -- /  --     
pixelValue   INVX1TS            INVX1TS              -- /  --     
resetBuffer  INVX1TS            INVX1TS              -- /  --     
resetInputQueue
             INVX1TS            INVX1TS              -- /  --     
writeBufferEnable
             INVX1TS            INVX1TS              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
clk           --      --     --      --     --      --     --     --        -- 
dequeue       --      --     --      --     --      --     --     --        -- 
pixelValue    --      --     --      --     --      --     --     --        -- 
resetBuffer   --      --     --      --     --      --     --     --        -- 
resetInputQueue
              --      --     --      --     --      --     --     --        -- 
writeBufferEnable
              --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
clk           --      --      --      -- 
dequeue       --      --      --      -- 
pixelValue    --      --      --      -- 
resetBuffer   --      --      --      -- 
resetInputQueue
              --      --      --      -- 
writeBufferEnable
              --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
finished      0.05    0.05    0.05    0.05  clk       0.00  
indexOut[0]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[1]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[2]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[3]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[4]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[5]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[6]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[7]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[8]   0.05    0.05    0.05    0.05  clk       0.00  
indexOut[9]   0.05    0.05    0.05    0.05  clk       0.00  
queueEmpty    0.05    0.05    0.05    0.05  clk       0.00  

1
 
****************************************
Report : compile_options
Design : InputQueueRegister
Version: J-2014.09-SP2
Date   : Thu Dec 20 12:12:03 2018
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
InputQueueRegister                       flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                constants
                                                                outputs
                                                                buffer_constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : InputQueueRegister
Version: J-2014.09-SP2
Date   : Thu Dec 20 12:12:03 2018
****************************************


  Startpoint: indexCounter_reg_7_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_7_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_7_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U405/Y (BUFX6TS)                                        0.18       1.51 r
  U245/Y (AND4X2TS)                                       0.36       1.87 r
  U270/Y (OR2X4TS)                                        0.16       2.03 r
  U518/Y (NAND3X1TS)                                      0.09       2.12 f
  indexCounter_reg_8_/D (DFFNSRX1TS)                      0.00       2.12 f
  data arrival time                                                  2.12

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_8_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.11


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U288/Y (BUFX6TS)                                        0.19       1.52 r
  U244/Y (NAND3X4TS)                                      0.18       1.71 f
  U360/Y (NOR2X4TS)                                       0.14       1.85 r
  U391/Y (XNOR2X4TS)                                      0.15       2.00 r
  U392/Y (OAI21X2TS)                                      0.13       2.12 f
  indexCounter_reg_6_/D (DFFNSRX1TS)                      0.00       2.12 f
  data arrival time                                                  2.12

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_6_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: indexCounter_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_4_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_4_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U373/Y (BUFX6TS)                                        0.19       1.52 r
  U273/Y (NAND2X6TS)                                      0.11       1.63 f
  U286/Y (CLKINVX6TS)                                     0.08       1.72 r
  U408/Y (NAND4X4TS)                                      0.14       1.85 f
  U409/Y (XOR2X4TS)                                       0.15       2.00 r
  U411/Y (OAI21X2TS)                                      0.12       2.12 f
  indexCounter_reg_9_/D (DFFNSRX1TS)                      0.00       2.12 f
  data arrival time                                                  2.12

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_9_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U288/Y (BUFX6TS)                                        0.19       1.52 r
  U244/Y (NAND3X4TS)                                      0.18       1.71 f
  U278/Y (NOR2X4TS)                                       0.14       1.85 r
  U285/Y (XOR2X4TS)                                       0.15       1.99 r
  U404/Y (OAI21X2TS)                                      0.13       2.12 f
  indexCounter_reg_5_/D (DFFNSRX1TS)                      0.00       2.12 f
  data arrival time                                                  2.12

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_5_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U288/Y (BUFX6TS)                                        0.19       1.52 r
  U244/Y (NAND3X4TS)                                      0.18       1.71 f
  U207/Y (CLKINVX2TS)                                     0.11       1.82 r
  U415/Y (NAND3X2TS)                                      0.10       1.91 f
  U418/Y (NAND3X2TS)                                      0.09       2.01 r
  U240/Y (OAI21X1TS)                                      0.10       2.11 f
  indexCounter_reg_7_/D (DFFNSRX1TS)                      0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_7_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.09


  Startpoint: queueEndPointer_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_3_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_3_/QN (DFFSX4TS)                    0.87       0.87 r
  U379/Y (NAND2X2TS)                                      0.08       0.94 f
  U221/Y (CLKINVX3TS)                                     0.08       1.03 r
  U271/Y (NAND2X4TS)                                      0.10       1.13 f
  U380/Y (CLKINVX6TS)                                     0.06       1.19 r
  U223/Y (NAND2X2TS)                                      0.09       1.28 f
  U269/Y (NOR2X2TS)                                       0.10       1.38 r
  U503/Y (XNOR2X1TS)                                      0.16       1.55 r
  U505/Y (OAI21X1TS)                                      0.18       1.72 f
  queueEndPointer_reg_9_/D (DFFSX4TS)                     0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_9_/CK (DFFSX4TS)                    0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.09


  Startpoint: indexCounter_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_0_/CKN (DFFNSRX4TS)                    0.00       0.50 f
  indexCounter_reg_0_/QN (DFFNSRX4TS)                     1.15       1.65 f
  U289/Y (CLKINVX6TS)                                     0.09       1.74 r
  U279/Y (NAND2X2TS)                                      0.08       1.82 f
  U243/Y (OAI2BB1X2TS)                                    0.07       1.90 r
  queueRegister_reg_4__0_/D (DFFRHQX2TS)                  0.00       1.90 r
  data arrival time                                                  1.90

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__0_/CK (DFFRHQX2TS)                 0.00       1.00 r
  library setup time                                     -0.19       0.81
  data required time                                                 0.81
  --------------------------------------------------------------------------
  data required time                                                 0.81
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.09


  Startpoint: indexCounter_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_0_/CKN (DFFNSRX4TS)                    0.00       0.50 f
  indexCounter_reg_0_/QN (DFFNSRX4TS)                     1.15       1.65 f
  U289/Y (CLKINVX6TS)                                     0.09       1.74 r
  U280/Y (NAND2X2TS)                                      0.08       1.82 f
  U242/Y (OAI2BB1X2TS)                                    0.07       1.90 r
  queueRegister_reg_1__0_/D (DFFRHQX2TS)                  0.00       1.90 r
  data arrival time                                                  1.90

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__0_/CK (DFFRHQX2TS)                 0.00       1.00 r
  library setup time                                     -0.19       0.81
  data required time                                                 0.81
  --------------------------------------------------------------------------
  data required time                                                 0.81
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.09


  Startpoint: indexCounter_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_0_/CKN (DFFNSRX4TS)                    0.00       0.50 f
  indexCounter_reg_0_/QN (DFFNSRX4TS)                     1.15       1.65 f
  U289/Y (CLKINVX6TS)                                     0.09       1.74 r
  U395/Y (NAND2X1TS)                                      0.11       1.85 f
  U396/Y (OAI2BB1X2TS)                                    0.09       1.94 r
  queueRegister_reg_5__0_/D (DFFX4TS)                     0.00       1.94 r
  data arrival time                                                  1.94

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__0_/CK (DFFX4TS)                    0.00       1.00 r
  library setup time                                     -0.15       0.85
  data required time                                                 0.85
  --------------------------------------------------------------------------
  data required time                                                 0.85
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.09


  Startpoint: indexCounter_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_0_/CKN (DFFNSRX4TS)                    0.00       0.50 f
  indexCounter_reg_0_/QN (DFFNSRX4TS)                     1.15       1.65 f
  U289/Y (CLKINVX6TS)                                     0.09       1.74 r
  U397/Y (NAND2X1TS)                                      0.11       1.85 f
  U398/Y (OAI2BB1X2TS)                                    0.09       1.94 r
  queueRegister_reg_6__0_/D (DFFX4TS)                     0.00       1.94 r
  data arrival time                                                  1.94

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__0_/CK (DFFX4TS)                    0.00       1.00 r
  library setup time                                     -0.15       0.85
  data required time                                                 0.85
  --------------------------------------------------------------------------
  data required time                                                 0.85
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.09


  Startpoint: indexCounter_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_0_/CKN (DFFNSRX4TS)                    0.00       0.50 f
  indexCounter_reg_0_/QN (DFFNSRX4TS)                     1.15       1.65 f
  U289/Y (CLKINVX6TS)                                     0.09       1.74 r
  U402/Y (NAND2X1TS)                                      0.11       1.85 f
  U403/Y (OAI2BB1X2TS)                                    0.09       1.94 r
  queueRegister_reg_2__0_/D (DFFX4TS)                     0.00       1.94 r
  data arrival time                                                  1.94

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__0_/CK (DFFX4TS)                    0.00       1.00 r
  library setup time                                     -0.15       0.85
  data required time                                                 0.85
  --------------------------------------------------------------------------
  data required time                                                 0.85
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.09


  Startpoint: indexCounter_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_0_/CKN (DFFNSRX4TS)                    0.00       0.50 f
  indexCounter_reg_0_/QN (DFFNSRX4TS)                     1.15       1.65 f
  U413/Y (OAI21X1TS)                                      0.16       1.81 r
  queueRegister_reg_3__0_/D (DFFQX1TS)                    0.00       1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__0_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.27       0.73
  data required time                                                 0.73
  --------------------------------------------------------------------------
  data required time                                                 0.73
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.09


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/QN (DFFNSRX1TS)                     1.04       1.54 f
  U283/Y (CLKINVX6TS)                                     0.11       1.65 r
  U220/Y (MX2X1TS)                                        0.23       1.88 r
  queueRegister_reg_3__3_/D (DFFHQX8TS)                   0.00       1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__3_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/QN (DFFNSRX1TS)                     1.04       1.54 f
  U283/Y (CLKINVX6TS)                                     0.11       1.65 r
  U219/Y (MX2X1TS)                                        0.23       1.88 r
  queueRegister_reg_6__3_/D (DFFHQX8TS)                   0.00       1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__3_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/QN (DFFNSRX1TS)                     1.04       1.54 f
  U283/Y (CLKINVX6TS)                                     0.11       1.65 r
  U201/Y (MX2X1TS)                                        0.23       1.88 r
  queueRegister_reg_5__3_/D (DFFHQX8TS)                   0.00       1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__3_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/QN (DFFNSRX1TS)                     1.04       1.54 f
  U283/Y (CLKINVX6TS)                                     0.11       1.65 r
  U217/Y (MX2X1TS)                                        0.23       1.88 r
  queueRegister_reg_0__3_/D (DFFHQX4TS)                   0.00       1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__3_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/QN (DFFNSRX1TS)                     1.04       1.54 f
  U283/Y (CLKINVX6TS)                                     0.11       1.65 r
  U218/Y (MX2X1TS)                                        0.23       1.88 r
  queueRegister_reg_2__3_/D (DFFHQX4TS)                   0.00       1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__3_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/QN (DFFNSRX1TS)                     1.04       1.54 f
  U283/Y (CLKINVX6TS)                                     0.11       1.65 r
  U216/Y (MX2X1TS)                                        0.23       1.88 r
  queueRegister_reg_1__3_/D (DFFHQX4TS)                   0.00       1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__3_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: indexCounter_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_3_/QN (DFFNSRX1TS)                     1.04       1.54 f
  U283/Y (CLKINVX6TS)                                     0.11       1.65 r
  U215/Y (MX2X1TS)                                        0.23       1.88 r
  queueRegister_reg_4__3_/D (DFFHQX4TS)                   0.00       1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__3_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: indexCounter_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_2_/Q (DFFNSRX1TS)                      0.84       1.34 r
  U356/Y (CLKINVX1TS)                                     0.13       1.47 f
  U203/Y (CLKINVX2TS)                                     0.09       1.57 r
  U236/Y (NOR2BX2TS)                                      0.17       1.74 r
  U235/Y (XNOR2X1TS)                                      0.16       1.90 r
  U222/Y (OAI21XLTS)                                      0.18       2.07 f
  indexCounter_reg_3_/D (DFFNSRX1TS)                      0.00       2.07 f
  data arrival time                                                  2.07

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_3_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: indexCounter_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_0_/CKN (DFFNSRX4TS)                    0.00       0.50 f
  indexCounter_reg_0_/QN (DFFNSRX4TS)                     1.15       1.65 f
  U289/Y (CLKINVX6TS)                                     0.09       1.74 r
  U348/Y (XNOR2X1TS)                                      0.15       1.89 r
  U284/Y (OAI21XLTS)                                      0.18       2.07 f
  indexCounter_reg_1_/D (DFFNSRX1TS)                      0.00       2.07 f
  data arrival time                                                  2.07

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: indexCounter_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_2_/Q (DFFNSRX1TS)                      0.68       1.18 f
  U356/Y (CLKINVX1TS)                                     0.12       1.30 r
  U203/Y (CLKINVX2TS)                                     0.12       1.42 f
  U343/Y (MX2X1TS)                                        0.32       1.74 f
  queueRegister_reg_0__2_/D (DFFQX1TS)                    0.00       1.74 f
  data arrival time                                                  1.74

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__2_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U288/Y (BUFX6TS)                                        0.19       1.52 r
  U244/Y (NAND3X4TS)                                      0.18       1.71 f
  U359/Y (XOR2X1TS)                                       0.19       1.90 r
  U350/Y (OAI21XLTS)                                      0.16       2.06 f
  indexCounter_reg_4_/D (DFFNSRX1TS)                      0.00       2.06 f
  data arrival time                                                  2.06

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_4_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: indexCounter_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_0_/CKN (DFFNSRX4TS)                    0.00       0.50 f
  indexCounter_reg_0_/QN (DFFNSRX4TS)                     1.15       1.65 f
  U289/Y (CLKINVX6TS)                                     0.09       1.74 r
  U492/Y (XOR2X1TS)                                       0.22       1.96 f
  indexCounter_reg_0_/D (DFFNSRX4TS)                      0.00       1.96 f
  data arrival time                                                  1.96

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_0_/CKN (DFFNSRX4TS)                    0.00       1.50 f
  library setup time                                     -0.58       0.92
  data required time                                                 0.92
  --------------------------------------------------------------------------
  data required time                                                 0.92
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.04


  Startpoint: indexCounter_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_2_/QN (DFFNSRX1TS)                     0.99       1.49 f
  U355/Y (CLKINVX3TS)                                     0.11       1.60 r
  U328/Y (MX2X1TS)                                        0.24       1.84 r
  queueRegister_reg_3__2_/D (DFFHQX4TS)                   0.00       1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__2_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.04


  Startpoint: indexCounter_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_2_/QN (DFFNSRX1TS)                     0.99       1.49 f
  U355/Y (CLKINVX3TS)                                     0.11       1.60 r
  U315/Y (MX2X1TS)                                        0.24       1.84 r
  queueRegister_reg_2__2_/D (DFFHQX4TS)                   0.00       1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__2_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.04


  Startpoint: indexCounter_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_2_/QN (DFFNSRX1TS)                     0.99       1.49 f
  U355/Y (CLKINVX3TS)                                     0.11       1.60 r
  U321/Y (MX2X1TS)                                        0.24       1.84 r
  queueRegister_reg_5__2_/D (DFFHQX4TS)                   0.00       1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__2_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.04


  Startpoint: indexCounter_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_2_/QN (DFFNSRX1TS)                     0.99       1.49 f
  U355/Y (CLKINVX3TS)                                     0.11       1.60 r
  U316/Y (MX2X1TS)                                        0.24       1.84 r
  queueRegister_reg_1__2_/D (DFFHQX4TS)                   0.00       1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__2_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.04


  Startpoint: indexCounter_reg_6_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_6_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_6_/Q (DFFNSRX1TS)                      0.66       1.16 f
  U389/Y (INVX2TS)                                        0.12       1.28 r
  U390/Y (CLKINVX6TS)                                     0.12       1.40 f
  U345/Y (MX2X1TS)                                        0.32       1.72 f
  queueRegister_reg_2__6_/D (DFFQX1TS)                    0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__6_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.04


  Startpoint: indexCounter_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_4_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_4_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U373/Y (BUFX6TS)                                        0.19       1.52 r
  U520/Y (CLKMX2X2TS)                                     0.26       1.79 r
  queueRegister_reg_2__4_/D (DFFQX1TS)                    0.00       1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__4_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.04


  Startpoint: indexCounter_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_0_/CKN (DFFNSRX4TS)                    0.00       0.50 f
  indexCounter_reg_0_/Q (DFFNSRX4TS)                      1.00       1.50 r
  U246/Y (NAND2X4TS)                                      0.12       1.62 f
  U419/Y (XOR2X1TS)                                       0.22       1.84 r
  U420/Y (MXI2X1TS)                                       0.18       2.02 f
  indexCounter_reg_2_/D (DFFNSRX1TS)                      0.00       2.02 f
  data arrival time                                                  2.02

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.51       0.99
  data required time                                                 0.99
  --------------------------------------------------------------------------
  data required time                                                 0.99
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.03


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.80       0.80 f
  U365/Y (NOR2X8TS)                                       0.16       0.96 r
  U375/Y (NAND3BX4TS)                                     0.15       1.11 f
  U376/Y (NOR2BX4TS)                                      0.17       1.28 r
  U257/Y (NAND2X6TS)                                      0.13       1.41 f
  U290/Y (INVX2TS)                                        0.11       1.52 r
  U253/Y (MX2X2TS)                                        0.26       1.78 f
  queueRegister_reg_6__4_/D (DFFHQX4TS)                   0.00       1.78 f
  data arrival time                                                  1.78

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__4_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.24       0.76
  data required time                                                 0.76
  --------------------------------------------------------------------------
  data required time                                                 0.76
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.02


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.91       0.91 r
  U365/Y (NOR2X8TS)                                       0.10       1.01 f
  U401/Y (NAND4X4TS)                                      0.16       1.17 r
  U234/Y (CLKINVX12TS)                                    0.11       1.28 f
  U204/Y (NAND2X6TS)                                      0.11       1.39 r
  U341/Y (MX2X1TS)                                        0.31       1.70 f
  queueRegister_reg_2__9_/D (DFFQX1TS)                    0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__9_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.02


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.91       0.91 r
  U365/Y (NOR2X8TS)                                       0.10       1.01 f
  U401/Y (NAND4X4TS)                                      0.16       1.17 r
  U234/Y (CLKINVX12TS)                                    0.11       1.28 f
  U204/Y (NAND2X6TS)                                      0.11       1.39 r
  U340/Y (MX2X1TS)                                        0.31       1.70 f
  queueRegister_reg_2__5_/D (DFFQX1TS)                    0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__5_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.02


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.91       0.91 r
  U365/Y (NOR2X8TS)                                       0.10       1.01 f
  U401/Y (NAND4X4TS)                                      0.16       1.17 r
  U234/Y (CLKINVX12TS)                                    0.11       1.28 f
  U204/Y (NAND2X6TS)                                      0.11       1.39 r
  U336/Y (MX2X1TS)                                        0.31       1.70 f
  queueRegister_reg_2__7_/D (DFFQX1TS)                    0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__7_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.02


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.91       0.91 r
  U365/Y (NOR2X8TS)                                       0.10       1.01 f
  U401/Y (NAND4X4TS)                                      0.16       1.17 r
  U234/Y (CLKINVX12TS)                                    0.11       1.28 f
  U204/Y (NAND2X6TS)                                      0.11       1.39 r
  U335/Y (MX2X1TS)                                        0.31       1.70 f
  queueRegister_reg_2__8_/D (DFFQX1TS)                    0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__8_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.02


  Startpoint: indexCounter_reg_6_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_6_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_6_/Q (DFFNSRX1TS)                      0.82       1.32 r
  U389/Y (INVX2TS)                                        0.10       1.42 f
  U390/Y (CLKINVX6TS)                                     0.09       1.51 r
  U519/Y (CLKMX2X2TS)                                     0.25       1.77 r
  queueRegister_reg_0__6_/D (DFFQX1TS)                    0.00       1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__6_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.02


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/QN (DFFNSRX1TS)                     1.00       1.50 f
  U275/Y (CLKINVX2TS)                                     0.09       1.59 r
  U327/Y (MX2X1TS)                                        0.23       1.81 r
  queueRegister_reg_3__1_/D (DFFHQX8TS)                   0.00       1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__1_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.02


  Startpoint: indexCounter_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_5_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_5_/Q (DFFNSRX1TS)                      0.81       1.31 r
  U212/Y (BUFX4TS)                                        0.21       1.52 r
  U342/Y (MX2X1TS)                                        0.24       1.76 r
  queueRegister_reg_0__5_/D (DFFQX1TS)                    0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__5_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.01


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.91       0.91 r
  U365/Y (NOR2X8TS)                                       0.10       1.01 f
  U401/Y (NAND4X4TS)                                      0.16       1.17 r
  U234/Y (CLKINVX12TS)                                    0.11       1.28 f
  U204/Y (NAND2X6TS)                                      0.11       1.39 r
  U337/Y (MX2X1TS)                                        0.31       1.70 f
  queueRegister_reg_2__1_/D (DFFQX2TS)                    0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_2__1_/CK (DFFQX2TS)                   0.00       1.00 r
  library setup time                                     -0.31       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.01


  Startpoint: indexCounter_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_4_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_4_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U373/Y (BUFX6TS)                                        0.19       1.52 r
  U346/Y (MX2X1TS)                                        0.23       1.75 r
  queueRegister_reg_0__4_/D (DFFQX1TS)                    0.00       1.75 r
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__4_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.01


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U288/Y (BUFX6TS)                                        0.19       1.52 r
  U339/Y (MX2X1TS)                                        0.23       1.75 r
  queueRegister_reg_0__1_/D (DFFQX1TS)                    0.00       1.75 r
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__1_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: pixelValue (input port clocked by clk)
  Endpoint: queueRegister_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  pixelValue (in)                                         0.09       0.14 r
  U231/Y (NAND2BX4TS)                                     0.17       0.32 f
  U370/Y (NOR2X1TS)                                       0.15       0.46 r
  U213/Y (AND2X2TS)                                       0.29       0.75 r
  U371/Y (NAND2X2TS)                                      0.13       0.88 f
  U393/Y (INVX2TS)                                        0.13       1.01 r
  U230/Y (NAND2X6TS)                                      0.11       1.11 f
  U263/Y (INVX3TS)                                        0.09       1.20 r
  U287/Y (NAND4X4TS)                                      0.19       1.39 f
  U322/Y (MX2X1TS)                                        0.36       1.75 f
  queueRegister_reg_5__9_/D (DFFHQX4TS)                   0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__9_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: pixelValue (input port clocked by clk)
  Endpoint: queueRegister_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  pixelValue (in)                                         0.09       0.14 r
  U231/Y (NAND2BX4TS)                                     0.17       0.32 f
  U370/Y (NOR2X1TS)                                       0.15       0.46 r
  U213/Y (AND2X2TS)                                       0.29       0.75 r
  U371/Y (NAND2X2TS)                                      0.13       0.88 f
  U393/Y (INVX2TS)                                        0.13       1.01 r
  U230/Y (NAND2X6TS)                                      0.11       1.11 f
  U263/Y (INVX3TS)                                        0.09       1.20 r
  U287/Y (NAND4X4TS)                                      0.19       1.39 f
  U324/Y (MX2X1TS)                                        0.36       1.75 f
  queueRegister_reg_5__4_/D (DFFHQX8TS)                   0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__4_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: pixelValue (input port clocked by clk)
  Endpoint: queueRegister_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  pixelValue (in)                                         0.09       0.14 r
  U231/Y (NAND2BX4TS)                                     0.17       0.32 f
  U370/Y (NOR2X1TS)                                       0.15       0.46 r
  U213/Y (AND2X2TS)                                       0.29       0.75 r
  U371/Y (NAND2X2TS)                                      0.13       0.88 f
  U393/Y (INVX2TS)                                        0.13       1.01 r
  U230/Y (NAND2X6TS)                                      0.11       1.11 f
  U263/Y (INVX3TS)                                        0.09       1.20 r
  U287/Y (NAND4X4TS)                                      0.19       1.39 f
  U323/Y (MX2X1TS)                                        0.36       1.75 f
  queueRegister_reg_5__6_/D (DFFHQX8TS)                   0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__6_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: pixelValue (input port clocked by clk)
  Endpoint: queueRegister_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  pixelValue (in)                                         0.09       0.14 r
  U231/Y (NAND2BX4TS)                                     0.17       0.32 f
  U370/Y (NOR2X1TS)                                       0.15       0.46 r
  U213/Y (AND2X2TS)                                       0.29       0.75 r
  U371/Y (NAND2X2TS)                                      0.13       0.88 f
  U393/Y (INVX2TS)                                        0.13       1.01 r
  U230/Y (NAND2X6TS)                                      0.11       1.11 f
  U263/Y (INVX3TS)                                        0.09       1.20 r
  U287/Y (NAND4X4TS)                                      0.19       1.39 f
  U320/Y (MX2X1TS)                                        0.36       1.75 f
  queueRegister_reg_5__5_/D (DFFHQX8TS)                   0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__5_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: pixelValue (input port clocked by clk)
  Endpoint: queueRegister_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  pixelValue (in)                                         0.09       0.14 r
  U231/Y (NAND2BX4TS)                                     0.17       0.32 f
  U370/Y (NOR2X1TS)                                       0.15       0.46 r
  U213/Y (AND2X2TS)                                       0.29       0.75 r
  U371/Y (NAND2X2TS)                                      0.13       0.88 f
  U393/Y (INVX2TS)                                        0.13       1.01 r
  U230/Y (NAND2X6TS)                                      0.11       1.11 f
  U263/Y (INVX3TS)                                        0.09       1.20 r
  U287/Y (NAND4X4TS)                                      0.19       1.39 f
  U319/Y (MX2X1TS)                                        0.36       1.75 f
  queueRegister_reg_5__1_/D (DFFHQX8TS)                   0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__1_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: pixelValue (input port clocked by clk)
  Endpoint: queueRegister_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  pixelValue (in)                                         0.09       0.14 r
  U231/Y (NAND2BX4TS)                                     0.17       0.32 f
  U370/Y (NOR2X1TS)                                       0.15       0.46 r
  U213/Y (AND2X2TS)                                       0.29       0.75 r
  U371/Y (NAND2X2TS)                                      0.13       0.88 f
  U393/Y (INVX2TS)                                        0.13       1.01 r
  U230/Y (NAND2X6TS)                                      0.11       1.11 f
  U263/Y (INVX3TS)                                        0.09       1.20 r
  U287/Y (NAND4X4TS)                                      0.19       1.39 f
  U318/Y (MX2X1TS)                                        0.36       1.75 f
  queueRegister_reg_5__7_/D (DFFHQX8TS)                   0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__7_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: pixelValue (input port clocked by clk)
  Endpoint: queueRegister_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  pixelValue (in)                                         0.09       0.14 r
  U231/Y (NAND2BX4TS)                                     0.17       0.32 f
  U370/Y (NOR2X1TS)                                       0.15       0.46 r
  U213/Y (AND2X2TS)                                       0.29       0.75 r
  U371/Y (NAND2X2TS)                                      0.13       0.88 f
  U393/Y (INVX2TS)                                        0.13       1.01 r
  U230/Y (NAND2X6TS)                                      0.11       1.11 f
  U263/Y (INVX3TS)                                        0.09       1.20 r
  U287/Y (NAND4X4TS)                                      0.19       1.39 f
  U317/Y (MX2X1TS)                                        0.36       1.75 f
  queueRegister_reg_5__8_/D (DFFHQX8TS)                   0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_5__8_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: indexCounter_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_2_/Q (DFFNSRX1TS)                      0.84       1.34 r
  U356/Y (CLKINVX1TS)                                     0.13       1.47 f
  U203/Y (CLKINVX2TS)                                     0.09       1.57 r
  U304/Y (MX2X1TS)                                        0.23       1.80 r
  queueRegister_reg_4__2_/D (DFFHQX8TS)                   0.00       1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__2_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: indexCounter_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_2_/Q (DFFNSRX1TS)                      0.84       1.34 r
  U356/Y (CLKINVX1TS)                                     0.13       1.47 f
  U203/Y (CLKINVX2TS)                                     0.09       1.57 r
  U295/Y (MX2X1TS)                                        0.23       1.80 r
  queueRegister_reg_6__2_/D (DFFHQX4TS)                   0.00       1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__2_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: indexCounter_reg_9_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_9_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_9_/Q (DFFNSRX1TS)                      0.94       1.44 r
  U344/Y (MX2X1TS)                                        0.30       1.75 r
  queueRegister_reg_0__9_/D (DFFQX1TS)                    0.00       1.75 r
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__9_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: indexCounter_reg_7_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_7_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_7_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U405/Y (BUFX6TS)                                        0.18       1.51 r
  U338/Y (MX2X1TS)                                        0.22       1.74 r
  queueRegister_reg_0__7_/D (DFFQX1TS)                    0.00       1.74 r
  data arrival time                                                  1.74

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__7_/CK (DFFQX1TS)                   0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.99


  Startpoint: queueEndPointer_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_3_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_3_/QN (DFFSX4TS)                    0.87       0.87 r
  U379/Y (NAND2X2TS)                                      0.08       0.94 f
  U221/Y (CLKINVX3TS)                                     0.08       1.03 r
  U271/Y (NAND2X4TS)                                      0.10       1.13 f
  U496/Y (NOR2X1TS)                                       0.13       1.26 r
  U497/Y (XNOR2X1TS)                                      0.18       1.44 r
  U499/Y (OAI21X1TS)                                      0.18       1.62 f
  queueEndPointer_reg_7_/D (DFFSX4TS)                     0.00       1.62 f
  data arrival time                                                  1.62

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.99


  Startpoint: indexCounter_reg_6_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_6_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_6_/Q (DFFNSRX1TS)                      0.66       1.16 f
  U389/Y (INVX2TS)                                        0.12       1.28 r
  U390/Y (CLKINVX6TS)                                     0.12       1.40 f
  U332/Y (MX2X1TS)                                        0.33       1.73 f
  queueRegister_reg_3__6_/D (DFFHQX8TS)                   0.00       1.73 f
  data arrival time                                                  1.73

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__6_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: indexCounter_reg_6_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_6_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_6_/Q (DFFNSRX1TS)                      0.66       1.16 f
  U389/Y (INVX2TS)                                        0.12       1.28 r
  U390/Y (CLKINVX6TS)                                     0.12       1.40 f
  U326/Y (MX2X1TS)                                        0.33       1.73 f
  queueRegister_reg_6__6_/D (DFFHQX8TS)                   0.00       1.73 f
  data arrival time                                                  1.73

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__6_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: indexCounter_reg_6_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_6_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_6_/Q (DFFNSRX1TS)                      0.66       1.16 f
  U389/Y (INVX2TS)                                        0.12       1.28 r
  U390/Y (CLKINVX6TS)                                     0.12       1.40 f
  U310/Y (MX2X1TS)                                        0.33       1.73 f
  queueRegister_reg_4__6_/D (DFFHQX8TS)                   0.00       1.73 f
  data arrival time                                                  1.73

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__6_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: indexCounter_reg_6_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_6_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_6_/Q (DFFNSRX1TS)                      0.66       1.16 f
  U389/Y (INVX2TS)                                        0.12       1.28 r
  U390/Y (CLKINVX6TS)                                     0.12       1.40 f
  U308/Y (MX2X1TS)                                        0.33       1.73 f
  queueRegister_reg_1__6_/D (DFFHQX8TS)                   0.00       1.73 f
  data arrival time                                                  1.73

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__6_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: indexCounter_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_5_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_5_/Q (DFFNSRX1TS)                      0.81       1.31 r
  U212/Y (BUFX4TS)                                        0.21       1.52 r
  U331/Y (MX2X1TS)                                        0.25       1.77 r
  queueRegister_reg_3__5_/D (DFFHQX8TS)                   0.00       1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__5_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: indexCounter_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_5_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_5_/Q (DFFNSRX1TS)                      0.81       1.31 r
  U212/Y (BUFX4TS)                                        0.21       1.52 r
  U312/Y (MX2X1TS)                                        0.25       1.77 r
  queueRegister_reg_1__5_/D (DFFHQX8TS)                   0.00       1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__5_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: indexCounter_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_5_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_5_/Q (DFFNSRX1TS)                      0.81       1.31 r
  U212/Y (BUFX4TS)                                        0.21       1.52 r
  U301/Y (MX2X1TS)                                        0.25       1.77 r
  queueRegister_reg_4__5_/D (DFFHQX8TS)                   0.00       1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__5_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: indexCounter_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_5_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_5_/Q (DFFNSRX1TS)                      0.81       1.31 r
  U212/Y (BUFX4TS)                                        0.21       1.52 r
  U296/Y (MX2X1TS)                                        0.25       1.77 r
  queueRegister_reg_6__5_/D (DFFHQX4TS)                   0.00       1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__5_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.80       0.80 f
  U365/Y (NOR2X8TS)                                       0.16       0.96 r
  U375/Y (NAND3BX4TS)                                     0.15       1.11 f
  U376/Y (NOR2BX4TS)                                      0.17       1.28 r
  U257/Y (NAND2X6TS)                                      0.13       1.41 f
  U298/Y (MX2X1TS)                                        0.31       1.72 f
  queueRegister_reg_6__8_/D (DFFHQX4TS)                   0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__8_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.80       0.80 f
  U365/Y (NOR2X8TS)                                       0.16       0.96 r
  U375/Y (NAND3BX4TS)                                     0.15       1.11 f
  U376/Y (NOR2BX4TS)                                      0.17       1.28 r
  U257/Y (NAND2X6TS)                                      0.13       1.41 f
  U297/Y (MX2X1TS)                                        0.31       1.72 f
  queueRegister_reg_6__7_/D (DFFHQX4TS)                   0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__7_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.80       0.80 f
  U365/Y (NOR2X8TS)                                       0.16       0.96 r
  U375/Y (NAND3BX4TS)                                     0.15       1.11 f
  U376/Y (NOR2BX4TS)                                      0.17       1.28 r
  U257/Y (NAND2X6TS)                                      0.13       1.41 f
  U294/Y (MX2X1TS)                                        0.31       1.72 f
  queueRegister_reg_6__1_/D (DFFHQX4TS)                   0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__1_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.80       0.80 f
  U365/Y (NOR2X8TS)                                       0.16       0.96 r
  U375/Y (NAND3BX4TS)                                     0.15       1.11 f
  U376/Y (NOR2BX4TS)                                      0.17       1.28 r
  U257/Y (NAND2X6TS)                                      0.13       1.41 f
  U325/Y (MX2X1TS)                                        0.31       1.72 f
  queueRegister_reg_6__9_/D (DFFHQX4TS)                   0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_6__9_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: queueEndPointer_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_2_/CK (DFFRX4TS)                    0.00       0.00 r
  queueEndPointer_reg_2_/Q (DFFRX4TS)                     0.72       0.72 f
  U369/Y (OR2X4TS)                                        0.26       0.98 f
  U372/Y (NOR2X2TS)                                       0.21       1.19 r
  U227/Y (NAND2X8TS)                                      0.18       1.37 f
  U226/Y (CLKINVX3TS)                                     0.07       1.44 r
  U291/Y (MX2X1TS)                                        0.28       1.72 f
  queueRegister_reg_0__0_/D (DFFHQX4TS)                   0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__0_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: indexCounter_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_4_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_4_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U373/Y (BUFX6TS)                                        0.19       1.52 r
  U307/Y (MX2X1TS)                                        0.24       1.77 r
  queueRegister_reg_1__4_/D (DFFHQX8TS)                   0.00       1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__4_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: indexCounter_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_4_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_4_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U373/Y (BUFX6TS)                                        0.19       1.52 r
  U309/Y (MX2X1TS)                                        0.24       1.77 r
  queueRegister_reg_4__4_/D (DFFHQX8TS)                   0.00       1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__4_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: indexCounter_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_4_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_4_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U373/Y (BUFX6TS)                                        0.19       1.52 r
  U333/Y (MX2X1TS)                                        0.24       1.77 r
  queueRegister_reg_3__4_/D (DFFHQX4TS)                   0.00       1.77 r
  data arrival time                                                  1.77

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__4_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U288/Y (BUFX6TS)                                        0.19       1.52 r
  U302/Y (MX2X1TS)                                        0.24       1.76 r
  queueRegister_reg_1__1_/D (DFFHQX8TS)                   0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__1_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U288/Y (BUFX6TS)                                        0.19       1.52 r
  U313/Y (MX2X1TS)                                        0.24       1.76 r
  queueRegister_reg_4__1_/D (DFFHQX8TS)                   0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__1_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: queueEndPointer_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_3_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_3_/QN (DFFSX4TS)                    0.87       0.87 r
  U379/Y (NAND2X2TS)                                      0.08       0.94 f
  U221/Y (CLKINVX3TS)                                     0.08       1.03 r
  U271/Y (NAND2X4TS)                                      0.10       1.13 f
  U380/Y (CLKINVX6TS)                                     0.06       1.19 r
  U381/Y (XOR2X1TS)                                       0.20       1.39 f
  U383/Y (OAI21X1TS)                                      0.18       1.57 r
  U265/Y (INVX1TS)                                        0.09       1.66 f
  queueEndPointer_reg_4_/D (DFFSHQX1TS)                   0.00       1.66 f
  data arrival time                                                  1.66

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_4_/CK (DFFSHQX1TS)                  0.00       1.00 r
  library setup time                                     -0.30       0.70
  data required time                                                 0.70
  --------------------------------------------------------------------------
  data required time                                                 0.70
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: indexCounter_reg_8_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_8_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_8_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U232/Y (BUFX6TS)                                        0.19       1.52 r
  U329/Y (MX2X1TS)                                        0.24       1.76 r
  queueRegister_reg_3__8_/D (DFFHQX8TS)                   0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__8_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: indexCounter_reg_8_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_8_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_8_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U232/Y (BUFX6TS)                                        0.19       1.52 r
  U299/Y (MX2X1TS)                                        0.24       1.76 r
  queueRegister_reg_1__8_/D (DFFHQX8TS)                   0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__8_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: indexCounter_reg_8_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_8_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_8_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U232/Y (BUFX6TS)                                        0.19       1.52 r
  U306/Y (MX2X1TS)                                        0.24       1.76 r
  queueRegister_reg_4__8_/D (DFFHQX8TS)                   0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__8_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: indexCounter_reg_9_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_9_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_9_/Q (DFFNSRX1TS)                      0.94       1.44 r
  U334/Y (MX2X1TS)                                        0.32       1.76 r
  queueRegister_reg_3__9_/D (DFFHQX4TS)                   0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__9_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: indexCounter_reg_9_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_9_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_9_/Q (DFFNSRX1TS)                      0.94       1.44 r
  U311/Y (MX2X1TS)                                        0.32       1.76 r
  queueRegister_reg_1__9_/D (DFFHQX4TS)                   0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__9_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: indexCounter_reg_9_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_9_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_9_/Q (DFFNSRX1TS)                      0.94       1.44 r
  U303/Y (MX2X1TS)                                        0.32       1.76 r
  queueRegister_reg_4__9_/D (DFFHQX4TS)                   0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__9_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: queueEndPointer_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_1_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_1_/QN (DFFSX4TS)                    0.87       0.87 r
  U277/Y (NAND2X4TS)                                      0.09       0.96 f
  U378/Y (CLKINVX6TS)                                     0.07       1.03 r
  U224/Y (NAND3BX1TS)                                     0.14       1.17 f
  U260/Y (XOR2X1TS)                                       0.24       1.41 f
  U494/Y (OAI21X1TS)                                      0.17       1.58 r
  queueEndPointer_reg_6_/D (DFFSHQX1TS)                   0.00       1.58 r
  data arrival time                                                  1.58

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_6_/CK (DFFSHQX1TS)                  0.00       1.00 r
  library setup time                                     -0.38       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.96


  Startpoint: pixelValue (input port clocked by clk)
  Endpoint: queueRegister_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  pixelValue (in)                                         0.09       0.14 r
  U231/Y (NAND2BX4TS)                                     0.17       0.32 f
  U370/Y (NOR2X1TS)                                       0.15       0.46 r
  U213/Y (AND2X2TS)                                       0.29       0.75 r
  U371/Y (NAND2X2TS)                                      0.13       0.88 f
  U393/Y (INVX2TS)                                        0.13       1.01 r
  U230/Y (NAND2X6TS)                                      0.11       1.11 f
  U229/Y (NOR2X8TS)                                       0.15       1.26 r
  U255/Y (NAND2X6TS)                                      0.13       1.39 f
  U305/Y (MX2X1TS)                                        0.32       1.71 f
  queueRegister_reg_4__7_/D (DFFHQX8TS)                   0.00       1.71 f
  data arrival time                                                  1.71

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_4__7_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.96


  Startpoint: queueEndPointer_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_7_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_7_/QN (DFFSX4TS)                    0.91       0.91 r
  U365/Y (NOR2X8TS)                                       0.10       1.01 f
  U401/Y (NAND4X4TS)                                      0.16       1.17 r
  U234/Y (CLKINVX12TS)                                    0.11       1.28 f
  U412/Y (NAND2X6TS)                                      0.11       1.39 r
  U330/Y (MX2X1TS)                                        0.32       1.71 f
  queueRegister_reg_3__7_/D (DFFHQX8TS)                   0.00       1.71 f
  data arrival time                                                  1.71

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_3__7_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.25       0.75
  data required time                                                 0.75
  --------------------------------------------------------------------------
  data required time                                                 0.75
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.96


  Startpoint: indexCounter_reg_7_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_7_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_7_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U405/Y (BUFX6TS)                                        0.18       1.51 r
  U300/Y (MX2X1TS)                                        0.24       1.75 r
  queueRegister_reg_1__7_/D (DFFHQX8TS)                   0.00       1.75 r
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_1__7_/CK (DFFHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.20       0.80
  data required time                                                 0.80
  --------------------------------------------------------------------------
  data required time                                                 0.80
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.96


  Startpoint: queueEndPointer_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_3_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_3_/QN (DFFSX4TS)                    0.87       0.87 r
  U379/Y (NAND2X2TS)                                      0.08       0.94 f
  U221/Y (CLKINVX3TS)                                     0.08       1.03 r
  U271/Y (NAND2X4TS)                                      0.10       1.13 f
  U500/Y (NOR2X1TS)                                       0.13       1.26 r
  U501/Y (XNOR2X1TS)                                      0.24       1.50 f
  U502/Y (OAI21X1TS)                                      0.19       1.69 r
  queueEndPointer_reg_5_/D (DFFSHQX8TS)                   0.00       1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_5_/CK (DFFSHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.26       0.74
  data required time                                                 0.74
  --------------------------------------------------------------------------
  data required time                                                 0.74
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.95


  Startpoint: queueEndPointer_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_3_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_3_/QN (DFFSX4TS)                    0.87       0.87 r
  U379/Y (NAND2X2TS)                                      0.08       0.94 f
  U221/Y (CLKINVX3TS)                                     0.08       1.03 r
  U271/Y (NAND2X4TS)                                      0.10       1.13 f
  U380/Y (CLKINVX6TS)                                     0.06       1.19 r
  U223/Y (NAND2X2TS)                                      0.09       1.28 f
  U490/Y (XOR2X1TS)                                       0.22       1.50 f
  U491/Y (OAI21X1TS)                                      0.19       1.69 r
  queueEndPointer_reg_8_/D (DFFSHQX8TS)                   0.00       1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_8_/CK (DFFSHQX8TS)                  0.00       1.00 r
  library setup time                                     -0.26       0.74
  data required time                                                 0.74
  --------------------------------------------------------------------------
  data required time                                                 0.74
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.95


  Startpoint: queueEndPointer_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_1_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_1_/QN (DFFSX4TS)                    0.87       0.87 r
  U277/Y (NAND2X4TS)                                      0.09       0.96 f
  U378/Y (CLKINVX6TS)                                     0.07       1.03 r
  U251/Y (XOR2X1TS)                                       0.22       1.25 r
  U421/Y (MXI2X1TS)                                       0.17       1.42 f
  queueEndPointer_reg_2_/D (DFFRX4TS)                     0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_2_/CK (DFFRX4TS)                    0.00       1.00 r
  library setup time                                     -0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.93


  Startpoint: indexCounter_reg_8_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: queueRegister_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_8_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_8_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U232/Y (BUFX6TS)                                        0.19       1.52 r
  U264/Y (MX2X2TS)                                        0.21       1.73 r
  queueRegister_reg_0__8_/D (DFFHQX4TS)                   0.00       1.73 r
  data arrival time                                                  1.73

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueRegister_reg_0__8_/CK (DFFHQX4TS)                  0.00       1.00 r
  library setup time                                     -0.19       0.81
  data required time                                                 0.81
  --------------------------------------------------------------------------
  data required time                                                 0.81
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.92


  Startpoint: queueEndPointer_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_1_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_1_/QN (DFFSX4TS)                    0.87       0.87 r
  U277/Y (NAND2X4TS)                                      0.09       0.96 f
  U378/Y (CLKINVX6TS)                                     0.07       1.03 r
  U507/Y (NAND2X1TS)                                      0.09       1.12 f
  U508/Y (XOR2X1TS)                                       0.16       1.28 r
  U509/Y (MXI2X1TS)                                       0.18       1.45 f
  queueEndPointer_reg_3_/D (DFFSX4TS)                     0.00       1.45 f
  data arrival time                                                  1.45

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_3_/CK (DFFSX4TS)                    0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.85


  Startpoint: queueEndPointer_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_0_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_0_/Q (DFFSX4TS)                     0.72       0.72 f
  U368/Y (INVX8TS)                                        0.12       0.83 r
  U510/Y (XOR2X1TS)                                       0.24       1.07 f
  U511/Y (CLKMX2X2TS)                                     0.29       1.36 f
  queueEndPointer_reg_1_/D (DFFSX4TS)                     0.00       1.36 f
  data arrival time                                                  1.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_1_/CK (DFFSX4TS)                    0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.73


  Startpoint: queueEndPointer_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_0_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_0_/Q (DFFSX4TS)                     0.72       0.72 f
  U368/Y (INVX8TS)                                        0.12       0.83 r
  U362/Y (XNOR2X1TS)                                      0.22       1.05 f
  queueEndPointer_reg_0_/D (DFFSX4TS)                     0.00       1.05 f
  data arrival time                                                  1.05

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_0_/CK (DFFSX4TS)                    0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45


    Net: pixelValue

    max_capacitance        0.00
  - Capacitance            0.01
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Design: InputQueueRegister

    max_area               0.00
  - Current Area        9594.72
  ------------------------------
    Slack              -9594.72  (VIOLATED)


Min pulse width constraints

                       Required      Actual
  Pin                pulse width   pulse width   Slack           Scenario
--------------------------------------------------------------------------------
  indexCounter_reg_0_/CKN(low)
                      0.72          0.50         -0.22 (VIOLATED)
  queueEndPointer_reg_4_/CK(low)
                      0.56          0.50         -0.06 (VIOLATED)
  queueEndPointer_reg_6_/CK(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_1_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_2_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_3_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_4_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_5_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_6_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_7_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_8_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_9_/CKN(low)
                      0.56          0.50         -0.06 (VIOLATED)
  indexCounter_reg_1_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_2_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_3_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_4_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_5_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_6_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_7_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_8_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_9_/CKN(high)
                      0.53          0.50         -0.03 (VIOLATED)
  indexCounter_reg_0_/CKN(high)
                      0.51          0.50         -0.01 (VIOLATED)

1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : InputQueueRegister
Version: J-2014.09-SP2
Date   : Thu Dec 20 12:12:03 2018
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: indexCounter_reg_7_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_7_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_7_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U405/Y (BUFX6TS)                                        0.18       1.51 r
  U245/Y (AND4X2TS)                                       0.36       1.87 r
  U270/Y (OR2X4TS)                                        0.16       2.03 r
  U518/Y (NAND3X1TS)                                      0.09       2.12 f
  indexCounter_reg_8_/D (DFFNSRX1TS)                      0.00       2.12 f
  data arrival time                                                  2.12

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_8_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.11


  Startpoint: indexCounter_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_4_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_4_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U373/Y (BUFX6TS)                                        0.19       1.52 r
  U273/Y (NAND2X6TS)                                      0.11       1.63 f
  U286/Y (CLKINVX6TS)                                     0.08       1.72 r
  U512/Y (NAND2X2TS)                                      0.11       1.83 f
  U517/Y (AOI21X2TS)                                      0.15       1.98 r
  U518/Y (NAND3X1TS)                                      0.13       2.12 f
  indexCounter_reg_8_/D (DFFNSRX1TS)                      0.00       2.12 f
  data arrival time                                                  2.12

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_8_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.11


  Startpoint: indexCounter_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_0_/CKN (DFFNSRX4TS)                    0.00       0.50 f
  indexCounter_reg_0_/Q (DFFNSRX4TS)                      1.00       1.50 r
  U245/Y (AND4X2TS)                                       0.37       1.87 r
  U270/Y (OR2X4TS)                                        0.16       2.03 r
  U518/Y (NAND3X1TS)                                      0.09       2.12 f
  indexCounter_reg_8_/D (DFFNSRX1TS)                      0.00       2.12 f
  data arrival time                                                  2.12

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_8_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.11


  Startpoint: indexCounter_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_5_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_5_/Q (DFFNSRX1TS)                      0.81       1.31 r
  U212/Y (BUFX4TS)                                        0.21       1.52 r
  U273/Y (NAND2X6TS)                                      0.11       1.63 f
  U286/Y (CLKINVX6TS)                                     0.08       1.71 r
  U512/Y (NAND2X2TS)                                      0.11       1.82 f
  U517/Y (AOI21X2TS)                                      0.15       1.98 r
  U518/Y (NAND3X1TS)                                      0.13       2.11 f
  indexCounter_reg_8_/D (DFFNSRX1TS)                      0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_8_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U288/Y (BUFX6TS)                                        0.19       1.52 r
  U244/Y (NAND3X4TS)                                      0.18       1.71 f
  U360/Y (NOR2X4TS)                                       0.14       1.85 r
  U391/Y (XNOR2X4TS)                                      0.15       2.00 r
  U392/Y (OAI21X2TS)                                      0.13       2.12 f
  indexCounter_reg_6_/D (DFFNSRX1TS)                      0.00       2.12 f
  data arrival time                                                  2.12

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_6_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U288/Y (BUFX6TS)                                        0.19       1.52 r
  U245/Y (AND4X2TS)                                       0.34       1.86 r
  U270/Y (OR2X4TS)                                        0.16       2.02 r
  U518/Y (NAND3X1TS)                                      0.09       2.11 f
  indexCounter_reg_8_/D (DFFNSRX1TS)                      0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_8_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: indexCounter_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_2_/Q (DFFNSRX1TS)                      0.84       1.34 r
  U387/Y (NAND2X2TS)                                      0.13       1.48 f
  U388/Y (CLKINVX6TS)                                     0.08       1.56 r
  U244/Y (NAND3X4TS)                                      0.14       1.70 f
  U360/Y (NOR2X4TS)                                       0.14       1.85 r
  U391/Y (XNOR2X4TS)                                      0.15       2.00 r
  U392/Y (OAI21X2TS)                                      0.13       2.12 f
  indexCounter_reg_6_/D (DFFNSRX1TS)                      0.00       2.12 f
  data arrival time                                                  2.12

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_6_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: indexCounter_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_4_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_4_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U373/Y (BUFX6TS)                                        0.19       1.52 r
  U273/Y (NAND2X6TS)                                      0.11       1.63 f
  U286/Y (CLKINVX6TS)                                     0.08       1.72 r
  U408/Y (NAND4X4TS)                                      0.14       1.85 f
  U409/Y (XOR2X4TS)                                       0.15       2.00 r
  U411/Y (OAI21X2TS)                                      0.12       2.12 f
  indexCounter_reg_9_/D (DFFNSRX1TS)                      0.00       2.12 f
  data arrival time                                                  2.12

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_9_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: indexCounter_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_4_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_4_/Q (DFFNSRX1TS)                      0.67       1.17 f
  U373/Y (BUFX6TS)                                        0.21       1.38 f
  U273/Y (NAND2X6TS)                                      0.11       1.48 r
  U286/Y (CLKINVX6TS)                                     0.10       1.58 f
  U512/Y (NAND2X2TS)                                      0.12       1.71 r
  U513/Y (INVX2TS)                                        0.08       1.79 f
  U514/Y (NAND2X2TS)                                      0.07       1.86 r
  U515/Y (NAND2BX2TS)                                     0.14       2.00 r
  U518/Y (NAND3X1TS)                                      0.11       2.11 f
  indexCounter_reg_8_/D (DFFNSRX1TS)                      0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_8_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U288/Y (BUFX6TS)                                        0.19       1.52 r
  U244/Y (NAND3X4TS)                                      0.18       1.71 f
  U278/Y (NOR2X4TS)                                       0.14       1.85 r
  U285/Y (XOR2X4TS)                                       0.15       1.99 r
  U404/Y (OAI21X2TS)                                      0.13       2.12 f
  indexCounter_reg_5_/D (DFFNSRX1TS)                      0.00       2.12 f
  data arrival time                                                  2.12

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_5_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: indexCounter_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_2_/Q (DFFNSRX1TS)                      0.84       1.34 r
  U387/Y (NAND2X2TS)                                      0.13       1.48 f
  U388/Y (CLKINVX6TS)                                     0.08       1.56 r
  U244/Y (NAND3X4TS)                                      0.14       1.70 f
  U278/Y (NOR2X4TS)                                       0.14       1.85 r
  U285/Y (XOR2X4TS)                                       0.15       1.99 r
  U404/Y (OAI21X2TS)                                      0.13       2.12 f
  indexCounter_reg_5_/D (DFFNSRX1TS)                      0.00       2.12 f
  data arrival time                                                  2.12

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_5_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: indexCounter_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_0_/CKN (DFFNSRX4TS)                    0.00       0.50 f
  indexCounter_reg_0_/Q (DFFNSRX4TS)                      1.00       1.50 r
  U246/Y (NAND2X4TS)                                      0.12       1.62 f
  U205/Y (CLKINVX2TS)                                     0.09       1.71 r
  U408/Y (NAND4X4TS)                                      0.13       1.85 f
  U409/Y (XOR2X4TS)                                       0.15       1.99 r
  U411/Y (OAI21X2TS)                                      0.12       2.12 f
  indexCounter_reg_9_/D (DFFNSRX1TS)                      0.00       2.12 f
  data arrival time                                                  2.12

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_9_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: indexCounter_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_5_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_5_/Q (DFFNSRX1TS)                      0.81       1.31 r
  U212/Y (BUFX4TS)                                        0.21       1.52 r
  U273/Y (NAND2X6TS)                                      0.11       1.63 f
  U286/Y (CLKINVX6TS)                                     0.08       1.71 r
  U408/Y (NAND4X4TS)                                      0.14       1.84 f
  U409/Y (XOR2X4TS)                                       0.15       1.99 r
  U411/Y (OAI21X2TS)                                      0.12       2.12 f
  indexCounter_reg_9_/D (DFFNSRX1TS)                      0.00       2.12 f
  data arrival time                                                  2.12

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_9_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: indexCounter_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_2_/Q (DFFNSRX1TS)                      0.84       1.34 r
  U387/Y (NAND2X2TS)                                      0.13       1.48 f
  U388/Y (CLKINVX6TS)                                     0.08       1.56 r
  U282/Y (INVX3TS)                                        0.06       1.62 f
  U252/Y (CLKINVX3TS)                                     0.08       1.70 r
  U408/Y (NAND4X4TS)                                      0.15       1.84 f
  U409/Y (XOR2X4TS)                                       0.15       1.99 r
  U411/Y (OAI21X2TS)                                      0.12       2.12 f
  indexCounter_reg_9_/D (DFFNSRX1TS)                      0.00       2.12 f
  data arrival time                                                  2.12

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_9_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U288/Y (BUFX6TS)                                        0.19       1.52 r
  U244/Y (NAND3X4TS)                                      0.18       1.71 f
  U207/Y (CLKINVX2TS)                                     0.11       1.82 r
  U415/Y (NAND3X2TS)                                      0.10       1.91 f
  U418/Y (NAND3X2TS)                                      0.09       2.01 r
  U240/Y (OAI21X1TS)                                      0.10       2.11 f
  indexCounter_reg_7_/D (DFFNSRX1TS)                      0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_7_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.09


  Startpoint: indexCounter_reg_6_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_6_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_6_/Q (DFFNSRX1TS)                      0.82       1.32 r
  U389/Y (INVX2TS)                                        0.10       1.42 f
  U390/Y (CLKINVX6TS)                                     0.09       1.51 r
  U406/Y (NAND3X4TS)                                      0.12       1.63 f
  U407/Y (INVX2TS)                                        0.10       1.73 r
  U408/Y (NAND4X4TS)                                      0.11       1.84 f
  U409/Y (XOR2X4TS)                                       0.15       1.99 r
  U411/Y (OAI21X2TS)                                      0.12       2.11 f
  indexCounter_reg_9_/D (DFFNSRX1TS)                      0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_9_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.09


  Startpoint: queueEndPointer_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: queueEndPointer_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  queueEndPointer_reg_3_/CK (DFFSX4TS)                    0.00       0.00 r
  queueEndPointer_reg_3_/QN (DFFSX4TS)                    0.87       0.87 r
  U379/Y (NAND2X2TS)                                      0.08       0.94 f
  U221/Y (CLKINVX3TS)                                     0.08       1.03 r
  U271/Y (NAND2X4TS)                                      0.10       1.13 f
  U380/Y (CLKINVX6TS)                                     0.06       1.19 r
  U223/Y (NAND2X2TS)                                      0.09       1.28 f
  U269/Y (NOR2X2TS)                                       0.10       1.38 r
  U503/Y (XNOR2X1TS)                                      0.16       1.55 r
  U505/Y (OAI21X1TS)                                      0.18       1.72 f
  queueEndPointer_reg_9_/D (DFFSX4TS)                     0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  queueEndPointer_reg_9_/CK (DFFSX4TS)                    0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.09


  Startpoint: indexCounter_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_1_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_1_/Q (DFFNSRX1TS)                      0.83       1.33 r
  U288/Y (BUFX6TS)                                        0.19       1.52 r
  U246/Y (NAND2X4TS)                                      0.09       1.61 f
  U205/Y (CLKINVX2TS)                                     0.09       1.71 r
  U408/Y (NAND4X4TS)                                      0.13       1.84 f
  U409/Y (XOR2X4TS)                                       0.15       1.99 r
  U411/Y (OAI21X2TS)                                      0.12       2.11 f
  indexCounter_reg_9_/D (DFFNSRX1TS)                      0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_9_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.09


  Startpoint: indexCounter_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_2_/CKN (DFFNSRX1TS)                    0.00       0.50 f
  indexCounter_reg_2_/Q (DFFNSRX1TS)                      0.84       1.34 r
  U387/Y (NAND2X2TS)                                      0.13       1.48 f
  U388/Y (CLKINVX6TS)                                     0.08       1.56 r
  U244/Y (NAND3X4TS)                                      0.14       1.70 f
  U207/Y (CLKINVX2TS)                                     0.11       1.81 r
  U415/Y (NAND3X2TS)                                      0.10       1.91 f
  U418/Y (NAND3X2TS)                                      0.09       2.01 r
  U240/Y (OAI21X1TS)                                      0.10       2.11 f
  indexCounter_reg_7_/D (DFFNSRX1TS)                      0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_7_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.49       1.01
  data required time                                                 1.01
  --------------------------------------------------------------------------
  data required time                                                 1.01
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.09


  Startpoint: indexCounter_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: indexCounter_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  indexCounter_reg_0_/CKN (DFFNSRX4TS)                    0.00       0.50 f
  indexCounter_reg_0_/Q (DFFNSRX4TS)                      1.00       1.50 r
  U244/Y (NAND3X4TS)                                      0.19       1.69 f
  U360/Y (NOR2X4TS)                                       0.14       1.84 r
  U391/Y (XNOR2X4TS)                                      0.15       1.98 r
  U392/Y (OAI21X2TS)                                      0.13       2.11 f
  indexCounter_reg_6_/D (DFFNSRX1TS)                      0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (fall edge)                                   1.50       1.50
  clock network delay (ideal)                             0.00       1.50
  indexCounter_reg_6_/CKN (DFFNSRX1TS)                    0.00       1.50 f
  library setup time                                     -0.48       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.09


1
