#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Dec 16 11:42:48 2023
# Process ID: 2736
# Current directory: C:/Users/jwanggh/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11964
# Log file: C:/Users/jwanggh/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/jwanggh/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Project_final/Project_final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_hw_manager
update_compile_order -fileset sources_1
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1079.887 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AFCE43A
set_property PROGRAM.FILE {D:/Project_final/Project_final.runs/impl_1/uart_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
archive_project C:/Users/jwanggh/Desktop/FINAL/Project_final.xpr.zip -temp_dir C:/Users/jwanggh/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-3115A0203 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/jwanggh/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-3115A0203' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/jwanggh/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-6724-3115A0203/PrjAr/_X_'.
INFO: [IP_Flow 19-7005] Skipping external file c:/Users/jwanggh/Desktop/coe/TEST.coe
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ram_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'clk_wiz_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'ram_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'clk_wiz_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clk_wiz_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_wiz_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ram'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ram'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
WARNING: [Coretcl 2-232] Detected issues while importing sources. Closing temporary saved as project...
ERROR: [Coretcl 2-230] (archive_project): Received exception while importing sources. Please check for any errors reported in the Tcl Console.
archive_project C:/Users/jwanggh/Desktop/FINAL/Project_final.xpr.zip -temp_dir C:/Users/jwanggh/Desktop/FINAL -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/jwanggh/Desktop/FINAL' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-7005] Skipping external file c:/Users/jwanggh/Desktop/coe/TEST.coe
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ram_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'clk_wiz_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'ram_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'clk_wiz_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clk_wiz_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clk_wiz_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ram'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ram'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
-L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'num' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:89]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.stack
Compiling module xil_defaultlib.toserial
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 16 11:43:32 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1088.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.dut.BRAMIN.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
cnt =    1
cnt =    2
cnt =    3
cnt =    4
cnt =    5
cnt =    6
cnt =    7
cnt =    8
cnt =    9
cnt =   10
cnt =   11
cnt =   12
cnt =   13
cnt =   14
cnt =   15
cnt =   16
cnt =   17
cnt =   18
cnt =   19
cnt =   20
cnt =   21
cnt =   22
cnt =   23
cnt =   24
cnt =   25
cnt =   26
cnt =   27
cnt =   28
cnt =   29
cnt =   30
cnt =   31
cnt =   32
cnt =   33
cnt =   34
cnt =   35
cnt =   36
cnt =   37
cnt =   38
cnt =   39
cnt =   40
cnt =   41
cnt =   42
cnt =   43
cnt =   44
cnt =   45
cnt =   46
cnt =   47
cnt =   48
cnt =   49
cnt =   50
cnt =   51
cnt =   52
cnt =   53
cnt =   54
cnt =   55
cnt =   56
cnt =   57
cnt =   58
cnt =   59
cnt =   60
cnt =   61
cnt =   62
cnt =   63
cnt =   64
cnt =   65
cnt =   66
cnt =   67
cnt =   68
cnt =   69
cnt =   70
cnt =   71
cnt =   72
cnt =   73
cnt =   74
cnt =   75
cnt =   76
cnt =   77
cnt =   78
cnt =   79
cnt =   80
cnt =   81
cnt =   82
cnt =   83
cnt =   84
cnt =   85
cnt =   86
cnt =   87
cnt =   88
cnt =   89
cnt =   90
cnt =   91
cnt =   92
cnt =   93
cnt =   94
cnt =   95
cnt =   96
cnt =   97
cnt =   98
cnt =   99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1107.961 ; gain = 19.039
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/TEST.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/BRAM.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/BRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim'
"xelab -wto 539b7844006848988301eab2a21d9e05 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 539b7844006848988301eab2a21d9e05 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'num' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:89]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:91]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.dut.BRAMIN.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
cnt =    1
cnt =    2
cnt =    3
cnt =    4
cnt =    5
cnt =    6
cnt =    7
cnt =    8
cnt =    9
cnt =   10
cnt =   11
cnt =   12
cnt =   13
cnt =   14
cnt =   15
cnt =   16
cnt =   17
cnt =   18
cnt =   19
cnt =   20
cnt =   21
cnt =   22
cnt =   23
cnt =   24
cnt =   25
cnt =   26
cnt =   27
cnt =   28
cnt =   29
cnt =   30
cnt =   31
cnt =   32
cnt =   33
cnt =   34
cnt =   35
cnt =   36
cnt =   37
cnt =   38
cnt =   39
cnt =   40
cnt =   41
cnt =   42
cnt =   43
cnt =   44
cnt =   45
cnt =   46
cnt =   47
cnt =   48
cnt =   49
cnt =   50
cnt =   51
cnt =   52
cnt =   53
cnt =   54
cnt =   55
cnt =   56
cnt =   57
cnt =   58
cnt =   59
cnt =   60
cnt =   61
cnt =   62
cnt =   63
cnt =   64
cnt =   65
cnt =   66
cnt =   67
cnt =   68
cnt =   69
cnt =   70
cnt =   71
cnt =   72
cnt =   73
cnt =   74
cnt =   75
cnt =   76
cnt =   77
cnt =   78
cnt =   79
cnt =   80
cnt =   81
cnt =   82
cnt =   83
cnt =   84
cnt =   85
cnt =   86
cnt =   87
cnt =   88
cnt =   89
cnt =   90
cnt =   91
cnt =   92
cnt =   93
cnt =   94
cnt =   95
cnt =   96
cnt =   97
cnt =   98
cnt =   99
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1136.238 ; gain = 28.277
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/jwanggh/Desktop/coe/BRAM.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../Desktop/coe/BRAM.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/jwanggh/Desktop/coe/BRAM.coe}] [get_ips ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/jwanggh/Desktop/coe/BRAM.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/BRAM.coe'
generate_target all [get_files  C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/ip/ram/ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram'...
catch { config_ip_cache -export [get_ips -all ram] }
export_ip_user_files -of_objects [get_files C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
reset_run ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jwanggh/Desktop/Project_final/Project_final.runs/ram_synth_1

launch_runs ram_synth_1 -jobs 6
[Sat Dec 16 11:44:48 2023] Launched ram_synth_1...
Run output will be captured here: C:/Users/jwanggh/Desktop/Project_final/Project_final.runs/ram_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/ip/ram/ram.xci] -directory C:/Users/jwanggh/Desktop/Project_final/Project_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jwanggh/Desktop/Project_final/Project_final.ip_user_files -ipstatic_source_dir C:/Users/jwanggh/Desktop/Project_final/Project_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jwanggh/Desktop/Project_final/Project_final.cache/compile_simlib/modelsim} {questa=C:/Users/jwanggh/Desktop/Project_final/Project_final.cache/compile_simlib/questa} {riviera=C:/Users/jwanggh/Desktop/Project_final/Project_final.cache/compile_simlib/riviera} {activehdl=C:/Users/jwanggh/Desktop/Project_final/Project_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/simulate.log"
reset_run ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jwanggh/Desktop/Project_final/Project_final.runs/ram_synth_1

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/BRAM.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/BRAM.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/BRAM.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jwanggh/Desktop/Project_final/Project_final.gen/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol busy, assumed default net type wire [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:93]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:93]
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/toserial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toserial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim'
"xelab -wto 539b7844006848988301eab2a21d9e05 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 539b7844006848988301eab2a21d9e05 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'num' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:89]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.stack
Compiling module xil_defaultlib.toserial
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.dut.BRAMIN.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
cnt =    1
cnt =    2
cnt =    3
cnt =    4
cnt =    5
cnt =    6
cnt =    7
cnt =    8
cnt =    9
cnt =   10
cnt =   11
cnt =   12
cnt =   13
cnt =   14
cnt =   15
cnt =   16
cnt =   17
cnt =   18
cnt =   19
cnt =   20
cnt =   21
cnt =   22
cnt =   23
cnt =   24
cnt =   25
cnt =   26
cnt =   27
cnt =   28
cnt =   29
cnt =   30
cnt =   31
cnt =   32
cnt =   33
cnt =   34
cnt =   35
cnt =   36
cnt =   37
cnt =   38
cnt =   39
cnt =   40
cnt =   41
cnt =   42
cnt =   43
cnt =   44
cnt =   45
cnt =   46
cnt =   47
cnt =   48
cnt =   49
cnt =   50
cnt =   51
cnt =   52
cnt =   53
cnt =   54
cnt =   55
cnt =   56
cnt =   57
cnt =   58
cnt =   59
cnt =   60
cnt =   61
cnt =   62
cnt =   63
cnt =   64
cnt =   65
cnt =   66
cnt =   67
cnt =   68
cnt =   69
cnt =   70
cnt =   71
cnt =   72
cnt =   73
cnt =   74
cnt =   75
cnt =   76
cnt =   77
cnt =   78
cnt =   79
cnt =   80
cnt =   81
cnt =   82
cnt =   83
cnt =   84
cnt =   85
cnt =   86
cnt =   87
cnt =   88
cnt =   89
cnt =   90
cnt =   91
cnt =   92
cnt =   93
cnt =   94
cnt =   95
cnt =   96
cnt =   97
cnt =   98
cnt =   99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1157.098 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/BRAM.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/BRAM.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/BRAM.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim/TEST.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jwanggh/Desktop/Project_final/Project_final.sim/sim_1/behav/xsim'
"xelab -wto 539b7844006848988301eab2a21d9e05 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 539b7844006848988301eab2a21d9e05 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'num' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:89]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'length' [C:/Users/jwanggh/Desktop/Project_final/Project_final.srcs/sources_1/new/top.v:91]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.dut.BRAMIN.ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
cnt =    1
cnt =    2
cnt =    3
cnt =    4
cnt =    5
cnt =    6
cnt =    7
cnt =    8
cnt =    9
cnt =   10
cnt =   11
cnt =   12
cnt =   13
cnt =   14
cnt =   15
cnt =   16
cnt =   17
cnt =   18
cnt =   19
cnt =   20
cnt =   21
cnt =   22
cnt =   23
cnt =   24
cnt =   25
cnt =   26
cnt =   27
cnt =   28
cnt =   29
cnt =   30
cnt =   31
cnt =   32
cnt =   33
cnt =   34
cnt =   35
cnt =   36
cnt =   37
cnt =   38
cnt =   39
cnt =   40
cnt =   41
cnt =   42
cnt =   43
cnt =   44
cnt =   45
cnt =   46
cnt =   47
cnt =   48
cnt =   49
cnt =   50
cnt =   51
cnt =   52
cnt =   53
cnt =   54
cnt =   55
cnt =   56
cnt =   57
cnt =   58
cnt =   59
cnt =   60
cnt =   61
cnt =   62
cnt =   63
cnt =   64
cnt =   65
cnt =   66
cnt =   67
cnt =   68
cnt =   69
cnt =   70
cnt =   71
cnt =   72
cnt =   73
cnt =   74
cnt =   75
cnt =   76
cnt =   77
cnt =   78
cnt =   79
cnt =   80
cnt =   81
cnt =   82
cnt =   83
cnt =   84
cnt =   85
cnt =   86
cnt =   87
cnt =   88
cnt =   89
cnt =   90
cnt =   91
cnt =   92
cnt =   93
cnt =   94
cnt =   95
cnt =   96
cnt =   97
cnt =   98
cnt =   99
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1157.098 ; gain = 0.000
open_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 16 12:02:57 2023...
