`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  assign id_1 = id_1;
endmodule
