Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Oct 18 15:42:34 2022
| Host         : LAPTOP-799OM31Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_2_control_sets_placed.rpt
| Design       : lab4_2
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              74 |           29 |
| No           | No                    | Yes                    |              24 |            9 |
| No           | Yes                   | No                     |              28 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+------------------+------------------+----------------+
|      Clock Signal     | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+---------------+------------------+------------------+----------------+
|  next_max_reg_i_2_n_0 |               |                  |                1 |              2 |
|  c10/CLK              |               |                  |                2 |              4 |
|  op3/pb_out_reg_0[0]  |               |                  |                1 |              4 |
|  c1000/S[0]           |               | rst_IBUF         |                4 |              8 |
|  op3/E[0]             |               |                  |                6 |             12 |
|  c1000/S[0]           |               |                  |                7 |             14 |
|  c10/CLK              |               | rst_IBUF         |                5 |             16 |
|  clk_IBUF_BUFG        |               | c10/clear        |                7 |             28 |
|  clk_IBUF_BUFG        |               |                  |               12 |             38 |
+-----------------------+---------------+------------------+------------------+----------------+


