$date
	Tue Aug 29 21:13:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module u_main $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var reg 4 # a [3:0] $end
$var reg 1 $ b_my $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
bx #
1"
0!
$end
#1
0$
b0 #
1!
#2
0!
0"
#3
b1 #
1!
#4
0!
#5
b10 #
1!
#6
0!
#7
b11 #
1!
#8
0!
#9
b100 #
1!
#10
0!
#11
1$
b101 #
1!
#12
0!
#13
0$
b110 #
1!
#14
0!
#15
b111 #
1!
#16
0!
#17
b1000 #
1!
#18
0!
#19
b1001 #
1!
#20
0!
#21
b1010 #
1!
#22
0!
