!2 
 
bandgap for supporting an efficient band offset 
in conjugation with the active layer. 
Nevertheless, unlike the covalent 
configuration in SiO2, HfO2 exhibits ionic 
bonding structures with high coordination due 
to a high density of electronically active 
defects. This leads to transient instability of 
electrical characteristics such as charge 
trapping and flat-band voltage shift, which is 
caused by undesirable positive charge or 
dipoles within the dielectric layer during 
device operation. Among these oxide defects 
in HfO2, positive oxygen vacancies are 
considered to be the most electrically active 
defects with different energy states below but 
close to the conduction band of the oxide. This 
significantly affects the operating performance 
of the device. As a result, research has focused 
on improving the electrical properties of these 
devices. This can be achieved by either 
forming multilayered gate-insulator structures 
[7] or passivating the oxygen vacancies by 
incorporating extrinsic dopant atoms 
during/after high temperature post-deposition 
annealing [8]. Unfortunately, adding an 
additional gate dielectric between the HfO2 
and semiconductor results in a thicker oxide 
layer, thus significantly decreasing the 
effective gate capacitance. High temperature 
processes not only increase power dissipation 
during fabrication, but also limits substrate 
versatility. Glass and organically based 
substrates may soften when subjected to high 
temperatures, which will ultimately 
compromise the electrical performance of the 
device. It is suggested that a low temperature, 
even a room temperature fabrication process is 
becoming increasingly important in the 
development of future optoelectronic devices. 
Among thin-film deposition methods, 
magnetron sputtering technique is considered 
to be the most promising candidate due to its 
relatively high growth rate, and its suitability 
for roll-to-roll processing at low to room 
temperatures. 
 
少?：? 徑 僅?整壓存?少?存?碼? 
    讓?存?整?都?科壓存?少?權?存?科?少?材?輕?僅?底?僅?
徑?徑?前?底?材?：?存?材?碼 徑?材?存?討?前存存?討?底?輕?底?
少?徑?碼 底少：?科?少?教整底少底?材證輕?：?點?：?材?存?都?前?
讓?存?整?：?讓?存?整?少?教?對?存?前?科?對?輕?僅?徑?材?都?
少?前?都?測?讓?存?整?：?測?僅?徑?讓?存?整?：?材證壓碼僅?存?
!4 
 
討?前存材教科?底?存?存?前?材?討輕科?存?前?點?整?對?測?讓?
前?測?底?徑?壓?少?：?存?存?底?都?前?對?少?對?對?前?點科存?
教?材教科?少?少?存?存?前?存?徑?科?底?僅?徑?前?存輕存?：? 
 
少?：? 科 底?存輕前?輕?材教前? 
(少?) 科?底?罩?對?討?前科科?對?碼?都?都?科?少?少?討?少?
鉿?(HfO2)整?討?前存碼?權? 
 
a.科?底?教?壓碼 
     存?都?存?教?少?對?前?碼?材?討輕少?：?少?討?少?鉿?
少?對?前?碼?(k)科?25~30：?存?材?討輕碼?證?底?前存底?：?
材?少?討?少?鉿?少?材證少?底?討?點?碼 材?僅?：?存?材?討輕存?
底?討?測對教?科?底?材?討輕少?徑?僅?前?討?測對：?存?對?讓?存?
MIM對?徑?僅?輕?材?科?科?底?：?存?存?前?罩?對?討?對?碼?
都?都?科?前?ITO教?前?少?底科壓?少?討?少?鉿?科?存?存?科?
罩?討?對?碼?都?都?前?徑?底?教?討?討?對?碼?都?都?少?討?
少?鉿?整?科?對?前?MIM 徑 僅?輕?前?碼?權?：?材對測?權?
前?材?僅?SiO2/Si少?徑?討?測對教?證?科?底?少?：?存?存?證?
少?材?測?存輕材存讓?科?證?少?徑?對?存?測?前?碼?存?僅?少?
底： 證徑 測? 材? 少? 討? 少? 前? 存? 讓? 少? ：? 底? 罩? 對?
poly-Si/SiO2底?SiO2/Si少?徑?僅?前?討?測對：?存?材?僅?
少?存?材?底?輕?對?科?底?前測底?教?碼?對?測?前?討?少?：?材?
前?底?存?存?少?討?少?鉿?科?少?對?碼?前?MOS對?徑?僅?
輕?科?底?存僅權?科?存?：?存?前?教?前?少?底科壓?少?少?討?少?
鉿?科?：?材?存?對?碼?輕?材?少?整?討?科?底前壓?(PECVD)
底?都?：?存?材?罩?少?科?存?科?對?碼?都?都?：?證?對?科?證?
少?討?材證討罩證徑測?前?少?討?少?鉿?點?整?少?：?存?材?少?討?
少 鉿 點 整 少 都 碼?討?測對底?少?徑?討?測對輕?科?證?少?
點 科 ： 少?僅?對?前?輕?對?科?討?前存底?教?碼?對?測?材證
前都材?僅?：?存?少?討?材?僅?存?少?討?少?鉿?少?徑?討?測對前都
存前教底前?對?徑?壓?輕?都?僅?：?存?存?存僅權?少?少?科?存?鉿?
輕?科?證?少?點?僅?少?材?討?材證討罩徑?材?輕?對?科?材?存?
存?材?底?少?討?少?鉿?點?整?僅?測?前?都?整?：?存?對?讓?存?
MIM對?徑?僅?輕?材?科?科?底?：?存?底科壓?少?討?少?鉿?科?
存?碼?存?對?碼?輕?材?少?整?討?科?底前壓?底?都?科?存?討?
前科科?對?碼?都?都?：?存?教?討?討?前科科?證?少?對?前?MIM
對?徑?僅?輕?前?碼?權?：? 
 
b.對?讓?都?徑?  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
對?少?：?科?底?罩?對?討?底?科?對?碼?都?都?少?
HfO2 MIM 少?存?討?前存對?讓?科?僅?對?：? 
!6 
 
0 1 2 3 4 5
0.0
5.0x10-4
1.0x10-3
1.5x10-3
2.0x10-3
2.5x10-3
3.0x10-3
3.5x10-3
W/L=4mm/0.02mm
10 vol.% O2
 
  
VG=8V
VG=7V
VG=6V
VG=5V
VD(V)
I D(
A
)
VG=4V
 
 
 
 
 
 
 
1. 罩?討?對?碼?存?都?都?都?對?科?前?少?討?少?鉿?整?
前?徑?存?底?科?少?教?碼?對?壓?點?教?材?僅?;輕?對?
科?少?材?材?點?少?徑?前存：? 
2. 少?討?少?鉿?點?整?罩?對?科?對?碼?都?都?科?：?輕?對?
科?輕?教?碼?對?測?點?教?少?測?材?僅?!!! 
⇒ 徑?存?科?: 討 整?存僅權?少?測?存?前?都?整?: 科?
存?科?對?碼?都?都?科?存?科?證?少?底?材證教?點?僅?討?
僅?：?前都存?罩?科?證?少?證徑測?材?少?討?少?鉿?點?整?少?
討壓存?罩?對?少?討?少?鉿?少?存?討?前?討?前都材?材教前?討?
測對：?底?教?少?討?少?鉿?點?整?少?討％討底對?都?前?對?徑?
測?少?存?前都討?前測底?前?教?碼?對?測?少?測?少?：? 
3. 罩?對?討?對?碼?底?科?對?碼?都?都?前?碼?科壓底?存?
對?少?討?少?鉿?點?整?MIM 少?存?都?材教讓?僅?對?
徑?教?科?前?讓?少?：? 
⇒ 材?徑?教?測?存?討?存?科?少?討?少?鉿?點?整?罩?對?
討?對?碼?都?都?科?前?徑?存?整?科?點?僅材材證前都材?僅?：?
材?存?存?科?對?碼?都?都?科?對?前?前?徑?存?整?科?少?材證
底?罩?碼?權?：? 
4. 少?討?少?鉿?點?整?罩?存?討?對?碼?底?科?對?碼?都?
都?科?存?教?輕?對?科?教?科?存?測?少?徑討少?徑?討?
碼?!!! 
⇒ 都?科?存?科?存?少?科?對?碼?都?都?科?：?教?少?徑?材證
前?討?證?少?存?存?測?少?少?討?少?鉿?點?整?前?討?測對教?
科?存?：?證?存?科?證?少?討?證徑測?材?少?討?少?鉿?點?整?
少?前?討?前存：?讓?點?整?少?討?測對碼?僅?材證討罩測?少?：? 
測?底?都?存?科?O2-P200W(CF4)前?碼?科壓：?底?對?
壓 材 都 僅 存 材 僅?材?5.8V： 
 
少?：?存?科?罩?少?存?輕?教?證?點?壓碼輕?材?少?討?少?鉿?
整(IZO)點?整?對 測 讓 科?底? 
存 教 少?對?整?HfO2 罩 材?對?罩?僅?整壓碼?：?底?測?
教 少 對?整?對?徑?徑?材?碼?存?罩?點科對?都?碼?：?存?材?
徑?材?整?材?對?壓?：?對?底?材?對?壓?整?材?：?輕?底?ITO
科 碼 教 前 科 對 罩 對?罩?：?討?少?鉿?整?科?存?教?
碼 ： 輕?點Al 科?罩?/底點罩 對 罩?：?討?少?鉿?整?都?
前? 點? 整? 對? 測? 讓 測? 底? 底? 材證 整? 都? 都?
10.62cm2/V-s：?點?徑?對?壓?3.54V：?對?科?僅?權?
存 4×105： 材?點 徑 證測測?0.42：?碼 存?討?讓?壓?
存?底科壓?IZO點?整?少?TFT討?前存材證對?教?對?科?僅?
權?存?：?對?教?點?徑?對?壓?：?對?材?材?點?徑?證測測?少?
對 材 整 都 都 ： 
 
 
 
 
0 100 200 300 400 500
0
2
4
6
8
10
 
 
Vo
lta
ge
 
sh
ift
 
(V
)
stress time(s)
under 5nA/cm2 W/O
 O2- P100W(CF4)
 O2- P200W(CF4)
 O2- P300W(CF4)
 
 
對?少?：?底?對?科?前?少?點科少?測?對?少?
                                                則?則?少? 
則?忽?少?整?教?識L師?安?師?教n獎?經m驅?測S材?討? 
 經?獎i安獎測?：?  98  材少  10  安壓  19  安獎 
測S材?少?忽?安? 獎D教n忽L 
忽2則部 安?幕?少?傳2科?忽1則部 
識L輔? 教?教?教? 
經m驅?測?傳? 
2009/10/07~ 
2009/10/09 
討 忽?幕5材v安獎測? 
 
98 材少 9 安壓 22 安獎 
 經m驅?安?點? 安獎安?安?安? 
經m驅?安?輔? (少?安傳)  2009 材少教n獎?忽?輔討少?安?材?討輔科?討?經m 
(師-安傳)  2009 International Conference on Solid State Devices and 
Materials (2009 SSDM) 
傳酯則?整T安傳識?安? 
(整M則?整T安傳安?安傳）輔 
(少?安傳)  
(1) 科:經?少?輔?材a少?部?則3討;少?整?點?整?幕?測?體?經?教?教.少?幕?討;少?釓M幕?
經t傳I整壓獎?少?討?則安少?則? 
(2) 科:經?少?輔?材a少?材d幕?壓?則?測?忽2輔?鉿?少?討;少?整?點?整?幕?測?體?經?教?
教.少?幕?討;少?鉿v幕?經t傳I整壓獎? 
(3) 材r安?師?少?幕?師?忽科壓G安輔材安忽k安?安?傳?輔?部?則?獎釓獎?少?科?幕?輔?材a教.
科壓整e安?部?材安材識壓獎傳酯安?少?經t體? 
(4) 教?幕?材d幕?壓?材識壓獎點?整?幕?測?體?忽o師?材d整C測?忽2輔?師5少?部M安?教v安酯
部M獎科酯討0討;少?鉿v識?少?幕?整e少?少?師?討?測幕 
(師-安傳)  
(1) Characteristics of Transparent ZnO Based Thin Film Transistors with High-k 
Dielectric Gd2O3 Gate Insulators Fabricated at Room Temperature (oral 
presentation) 
(2) Fabrication Low-voltage Amorphous Indium Zinc Oxide(a-IZO) Thin Film 
Transistors using High Dielectric HfO2 as Gate Insulator at Room Temperature 
(poster presentation) 
(3) High Performance Fully Transparent OLED Encapsulated using a Novel 
Permeation Barrier by ALD (poster presentation) 
(4) Interface Trap Reduction based on Poly(styrene-co-methyl 
methacrylate)/Hafnium Oxide Bilayer Dielectrics for Low Voltage OTFT (oral 
presentation 
for a full transparent OLED (FTOLED) encapsulation. A novel 
barrier material, laminated Al2O3/HfO2 multilayer depositing in 
one ALD process, was used. Although the Al2O3 is accepted as 
one of the most widely studied materials grown by ALD, the 
single Al2O3 layer can not extend the lifetime very well because 
of its easily hydrolyzed property. On the contrary, HfO2, which 
is a hydrophobic material, can offset the deficiency of Al2O3. 
The electrical and optical properties, luminance, efficiency and 
lifetime were studied. The results are competitive to those of the 
glass-encapsulated device. 
(4) Here we demonstrate a random copolymer poly 
(styrene-co-methyl methacrylate) (PS-r-PMMA) / hafnium 
oxide (HfO2) bilayer dielectrics as the gate insulator to realize a 
low voltage OTFT. Moreover, the effects of copolymer surface 
modification on interface traps are reported. The pentacene 
based OTFT utilizing the bilayer dielectrics can operate under 
-5V with a subthreshold swing of 0.33V/dec. 
 
 
少?：?教?安?經m驅?經?幕? 
!!!!安?材少科?教n獎?忽?輔討幕?少?材?討輔經m驅?)SSDM 2009)科?安?安獎安?安?安?則?Kokusai Hotel少?
點?材H：?忽?少?經m驅?討壓傳?科?教?2009/10/07忽?2009/10/0:：?材5經m驅?安?安e則部點?壓?則?Short 
Course & Workshop是在10/5點?材H：?安?材?安?少?安?21安壓6安獎教?討1經?教n獎?壓獎測P安?傳酯經?
壓獎：?經?幕?少?師討安c師?少?討壓則?師e材H則?幕?安獎安?則?忽f：?則?幕?則?忽f科T：?識n經?安?驅?忽?幕?經m驅?點?
壓?安?點?.安?安?：?教?傳p忽：材H忽?幕?傳?忽?：?壓?部?材?少?材O少?安教驅?：?!
!!!!10安壓6安獎教?輔?Short Course & Workshop經m驅?討?整T：?10安壓7安獎材幕部少經?討壓則?幕?經m驅?
部?測P：?獎?忽?少?科?驅?則?幕?討輔：?教?傳p傳?材H安?忽?科?討?經m則?整T安傳傳酯則?輔?輔?經m驅?：?安?材少科?
SSDM忽h經?獎?教p則?少?安?：?安?少?安?經m驅?科:傳?材H討?整T：?經m驅?安?師?少?材教14 少?安?則?材?部?
獎?教p：?部?少?少?材幕少?經m驅?少?傳?忽?傳?材H傳?幕?材安(opening)少?幕?獎?(award)：?教?傳p ?plenary 
session 1少?：?教?幕?經?則?科?材?材?部?安?則?部?少?安：少?經?點l少?則?幕?傳2少?：?安?忽o教?師?點?則?科v
整?：?傳?材H輔?驅?少?輔?點?：?則部點?整M輔?點?少?整?則?科?忽o材?教n獎?傳p安?科?材?少?安?-Intel 
corporation 少?則?體C壓?材?部?傳酯師?部?少?Kelin J. Kuhn 測0少?：?材?輔?點?安?識?科?: Moore’s 
Law Past 32nm: The Challenges in Physics and Technology Scaling”：?少?師?則?則3安?教?
幕?教.則安討?：?材d安C部?幕m輔?少?材d安?部a材教安?材?部?傳酯師?：?少?傳材材教科?驅?教?安?部?少?經o傳酯師?則?師?
教?少?：?安?幕?安O51材少少?：?幕?測?體?則?傳酯師?科l驅?忽h經?獎?輔?忽?科R)Moore's Law*則?傳?傳2忽o
測?少?討經討?少?獎?安?少?安?教?科?：?安?幕?安O241on少?安?輔?傳2材?部?少?：?識?安?整R整?討;少?獎?科忽科?：?
幕?測?體?部?幕o則?科?少?獎g科?則?經?點l：?忽k教?安?忽?忽?則?安C部?教?科?少?忽o材?傳R少?安?整?材a討壓則?忽?
TFTs 材5忽A科?90 cm2/Vs 材5幕?則, TG p-ch LT poly-Si TFTs, 科?48 cm2/Vt：?!
!
!
!
!
!
部?少?少?)2109*科?討?經m經m驅?少?師?科?;!少?少?討壓科?科?則部壓?忽?少?安?整T安傳安/輔?材a討F測S
傳酯則? (poster presentation)!科?安?：?忽?安)安?傳?傳?材H4少?驅?則?少?壓?識?傳,測S材?)short 
presentation*<!材5少?少?討壓科?則?驅h驅?傳?材H安?獎?教p則部壓?忽?經m驅?整T安傳少?少?壓?測S材?：?安?
poster presentation則?幕?傳2少?：?輔?經m則?安?整?則?部?安?：?安)安?安?獎?教p少?測?安?少?安?則?教a識?
輔?經?忽?討?整T：?忽n安?:教?幕?測P討經幕?測?體?：?則部忽k安?少?安?則?教.少?幕?整e材?討輔安?Mb.P：?Ig.P
傳:材5則?部?安?科?經?少?壓?則?幕?則安：?少?材識材r安?TFN!幕?忽/安?安/Evbm! Nfubm! Evbm!
Ejfmfdusjd安輔材安輔?傳2：?教?安?安?則?幕?則安)安?材d則?點?科?幕?壓?：?點?則?傳:討經討;少?獎?科忽科?*：?
安?討?整T少?：?少?少?則?少?討?測幕部a安?則?壓獎忽?輔?少?點科：?!
測?科T少?少?則?科?驅h驅?教?輔?安?獎?教p則?輔?點?經m驅?：?整?師?教?輔?科?討?經m幕?傳2少?少?忽?科?經?
安?輔?經m傳p安?整?則?安?測?安?安?：?少?教?幕?安?忽o則?少?安?材?部?傳酯師?少?科?幕?材教經?忽?安?科?：?材?部科
安?忽o少?討?教?科?安?科?忽1師?傳釓安?材a少?則?傳?：?!
 
少?：?輔?經m安科教?(安/點F忽 教?經o經d則?科?安?：?：?：忽?安3經d則忽 安3經d則?：?：：忽n安?少?安?經?壓點傳:科?輔?忽n安?少?安?經?壓點傳:科?輔?) 
 
!!!!安?少?材?材?教?輔?教n獎?科?材?科?討?經m忽?安?教n輔?經m整?則?材?材教整?部?科?材?安?科?：?獎?安?忽?材?
則?教?經o科?材?則?識?：?材?安P安/部?幕?教?輔?教n獎?科?討?經m安P安/少?幕?忽?材?少?安?科?忽1獎?教p少?則部點科
幕?傳p師?則?教a識?輔?安?忽o科?忽1傳酯師?安輔安?：?則科科?安?科?材?傳酯師?少?：?教?經o整?則?則部則?師?則?整O識?
安輔安?：?!
 
少?：?科?! ! 驅? 
!!!!材?部科教n少?安?整?部?：?部a經o少?科?忽?科?材?教?忽:測A材?討?教?安?測?忽m安9忽H則?科?傳酯經?傳?：?測?
忽m材?安?輔?教n安e整?則?則?安?科?輔?幕o忽o測?少?教n少?科?材?安釓經?：?點l傳,教?忽:科?材?少?少?則?討壓傳?：?
獎?安?教n獎?科?材?驅?則?少?：?少?材?部科安?討?安?測A材?材?安P安/體?輔?討?少?教?師?：?整?安?少?安?科?忽1師?
國科會補助計畫衍生研發成果推廣資料表
日期:2011/04/20
國科會補助計畫
計畫名稱: 以高介電層材料在室溫製程開發低操作電壓之透明氧化物薄膜電晶體(I)
計畫主持人: 劉國辰
計畫編號: 98-2221-E-182-059- 學門領域: 固態電子
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
