<stg><name>load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4</name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %m = alloca i32 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %oc = alloca i32 1

]]></Node>
<StgValue><ssdm name="oc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten12"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:5 %sext_ln26_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sext_ln26

]]></Node>
<StgValue><ssdm name="sext_ln26_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="31">
<![CDATA[
newFuncRoot:6 %sext_ln26_cast = sext i31 %sext_ln26_read

]]></Node>
<StgValue><ssdm name="sext_ln26_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i9 0, i9 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:9 %store_ln26 = store i6 0, i6 %oc

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i4 0, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:11 %store_ln30 = store i2 0, i2 %m

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:12 %store_ln31 = store i2 0, i2 %n

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc:1 %indvar_flatten12_load = load i9 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="indvar_flatten12_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:2 %icmp_ln26 = icmp_eq  i9 %indvar_flatten12_load, i9 288

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:3 %add_ln26_1 = add i9 %indvar_flatten12_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln26 = br i1 %icmp_ln26, void %for.inc34, void %for.inc47.lr.ph.exitStub

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc34:3 %gmem2_addr = getelementptr i16 %gmem2, i32 %sext_ln26_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0">
<![CDATA[
for.inc47.lr.ph.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc34:29 %gmem2_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc34:0 %n_load = load i2 %n

]]></Node>
<StgValue><ssdm name="n_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc34:1 %m_load = load i2 %m

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc34:2 %oc_load = load i6 %oc

]]></Node>
<StgValue><ssdm name="oc_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc34:4 %add_ln26 = add i6 %oc_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc34:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc34:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc34:7 %icmp_ln30 = icmp_eq  i4 %indvar_flatten_load, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc34:8 %select_ln26 = select i1 %icmp_ln30, i2 0, i2 %m_load

]]></Node>
<StgValue><ssdm name="select_ln26"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc34:9 %xor_ln26 = xor i1 %icmp_ln30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln26"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc34:10 %icmp_ln31 = icmp_eq  i2 %n_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc34:11 %and_ln26 = and i1 %icmp_ln31, i1 %xor_ln26

]]></Node>
<StgValue><ssdm name="and_ln26"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc34:12 %select_ln26_1 = select i1 %icmp_ln30, i6 %add_ln26, i6 %oc_load

]]></Node>
<StgValue><ssdm name="select_ln26_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc34:13 %add_ln30 = add i2 %select_ln26, i2 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc34:14 %empty = or i1 %and_ln26, i1 %icmp_ln30

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc34:15 %n_mid2 = select i1 %empty, i2 0, i2 %n_load

]]></Node>
<StgValue><ssdm name="n_mid2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc34:16 %select_ln30 = select i1 %and_ln26, i2 %add_ln30, i2 %select_ln26

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="6">
<![CDATA[
for.inc34:17 %empty_53 = trunc i6 %select_ln26_1

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="5">
<![CDATA[
for.inc34:18 %oc_cast_cast = zext i5 %empty_53

]]></Node>
<StgValue><ssdm name="oc_cast_cast"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc34:19 %local_weights_0_0_addr = getelementptr i16 %local_weights_0_0, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_0_0_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc34:20 %local_weights_0_1_addr = getelementptr i16 %local_weights_0_1, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_0_1_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc34:21 %local_weights_0_2_addr = getelementptr i16 %local_weights_0_2, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_0_2_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc34:22 %local_weights_1_0_addr = getelementptr i16 %local_weights_1_0, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_1_0_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc34:23 %local_weights_1_1_addr = getelementptr i16 %local_weights_1_1, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_1_1_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc34:24 %local_weights_1_2_addr = getelementptr i16 %local_weights_1_2, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_1_2_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc34:25 %local_weights_2_0_addr = getelementptr i16 %local_weights_2_0, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_2_0_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc34:26 %local_weights_2_1_addr = getelementptr i16 %local_weights_2_1, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_2_1_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc34:27 %local_weights_2_2_addr = getelementptr i16 %local_weights_2_2, i32 0, i32 %oc_cast_cast

]]></Node>
<StgValue><ssdm name="local_weights_2_2_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc34:28 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc34:30 %switch_ln34 = switch i2 %select_ln30, void %arrayidx2734.case.2, i2 0, void %arrayidx2734.case.0, i2 1, void %arrayidx2734.case.1

]]></Node>
<StgValue><ssdm name="switch_ln34"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx2734.case.1:0 %switch_ln34 = switch i2 %n_mid2, void %arrayidx2734.case.210, i2 0, void %arrayidx2734.case.08, i2 1, void %arrayidx2734.case.19

]]></Node>
<StgValue><ssdm name="switch_ln34"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="1"/>
<literal name="n_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx2734.case.19:0 %store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="1"/>
<literal name="n_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2734.case.19:1 %br_ln34 = br void %arrayidx2734.exit7

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="1"/>
<literal name="n_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx2734.case.08:0 %store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="1"/>
<literal name="n_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2734.case.08:1 %br_ln34 = br void %arrayidx2734.exit7

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="1"/>
<literal name="n_mid2" val="!0"/>
<literal name="n_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx2734.case.210:0 %store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="1"/>
<literal name="n_mid2" val="!0"/>
<literal name="n_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2734.case.210:1 %br_ln34 = br void %arrayidx2734.exit7

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2734.exit7:0 %br_ln34 = br void %arrayidx2734.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx2734.case.0:0 %switch_ln34 = switch i2 %n_mid2, void %arrayidx2734.case.25, i2 0, void %arrayidx2734.case.03, i2 1, void %arrayidx2734.case.14

]]></Node>
<StgValue><ssdm name="switch_ln34"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="0"/>
<literal name="n_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx2734.case.14:0 %store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="0"/>
<literal name="n_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2734.case.14:1 %br_ln34 = br void %arrayidx2734.exit2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="0"/>
<literal name="n_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx2734.case.03:0 %store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="0"/>
<literal name="n_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2734.case.03:1 %br_ln34 = br void %arrayidx2734.exit2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="0"/>
<literal name="n_mid2" val="!0"/>
<literal name="n_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx2734.case.25:0 %store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="0"/>
<literal name="n_mid2" val="!0"/>
<literal name="n_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2734.case.25:1 %br_ln34 = br void %arrayidx2734.exit2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2734.exit2:0 %br_ln34 = br void %arrayidx2734.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="!0"/>
<literal name="select_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx2734.case.2:0 %switch_ln34 = switch i2 %n_mid2, void %arrayidx2734.case.215, i2 0, void %arrayidx2734.case.013, i2 1, void %arrayidx2734.case.114

]]></Node>
<StgValue><ssdm name="switch_ln34"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="!0"/>
<literal name="select_ln30" val="!1"/>
<literal name="n_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx2734.case.114:0 %store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="!0"/>
<literal name="select_ln30" val="!1"/>
<literal name="n_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2734.case.114:1 %br_ln34 = br void %arrayidx2734.exit12

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="!0"/>
<literal name="select_ln30" val="!1"/>
<literal name="n_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx2734.case.013:0 %store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="!0"/>
<literal name="select_ln30" val="!1"/>
<literal name="n_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2734.case.013:1 %br_ln34 = br void %arrayidx2734.exit12

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="!0"/>
<literal name="select_ln30" val="!1"/>
<literal name="n_mid2" val="!0"/>
<literal name="n_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
arrayidx2734.case.215:0 %store_ln34 = store i16 %gmem2_addr_read, i5 %local_weights_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="!0"/>
<literal name="select_ln30" val="!1"/>
<literal name="n_mid2" val="!0"/>
<literal name="n_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2734.case.215:1 %br_ln34 = br void %arrayidx2734.exit12

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln30" val="!0"/>
<literal name="select_ln30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2734.exit12:0 %br_ln34 = br void %arrayidx2734.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayidx2734.exit:0 %add_ln31 = add i2 %n_mid2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx2734.exit:1 %add_ln30_1 = add i4 %indvar_flatten_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayidx2734.exit:2 %select_ln30_1 = select i1 %icmp_ln30, i4 1, i4 %add_ln30_1

]]></Node>
<StgValue><ssdm name="select_ln30_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2734.exit:3 %store_ln26 = store i9 %add_ln26_1, i9 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2734.exit:4 %store_ln26 = store i6 %select_ln26_1, i6 %oc

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2734.exit:5 %store_ln30 = store i4 %select_ln30_1, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2734.exit:6 %store_ln30 = store i2 %select_ln30, i2 %m

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2734.exit:7 %store_ln31 = store i2 %add_ln31, i2 %n

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2734.exit:8 %br_ln31 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
