$date
	Wed Sep  4 15:19:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jkff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 2 # jk [1:0] $end
$var reg 1 $ reset $end
$scope module ab $end
$var wire 1 " clk $end
$var wire 2 % jk [1:0] $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
b0 #
0"
0!
$end
#20
b1 #
b1 %
1"
#40
b10 #
b10 %
0"
#60
1!
b11 #
b11 %
1"
#80
0!
1$
b0 #
b0 %
0"
#100
b11 #
b11 %
1"
#120
0$
b1 #
b1 %
0"
#140
1!
b10 #
b10 %
1"
#160
b11 #
b11 %
0"
#180
0!
b1 #
b1 %
1"
#200
0"
#220
1"
#240
0"
#260
1"
#280
0"
#300
1"
#320
0"
#340
1"
#360
0"
#380
1"
#400
0"
#420
1"
