vendor_name = ModelSim
source_file = 1, C:/code/ARM-Processor-CALab/WBStage.v
source_file = 1, C:/code/ARM-Processor-CALab/Value2Generator.v
source_file = 1, C:/code/ARM-Processor-CALab/StatusRegister.v
source_file = 1, C:/code/ARM-Processor-CALab/SRAM_Controller.v
source_file = 1, C:/code/ARM-Processor-CALab/SRAM.v
source_file = 1, C:/code/ARM-Processor-CALab/RegisterFileTB.v
source_file = 1, C:/code/ARM-Processor-CALab/RegisterFile.v
source_file = 1, C:/code/ARM-Processor-CALab/PCTB.v
source_file = 1, C:/code/ARM-Processor-CALab/PC.v
source_file = 1, C:/code/ARM-Processor-CALab/MUX3to1.v
source_file = 1, C:/code/ARM-Processor-CALab/MUX2to1TB.v
source_file = 1, C:/code/ARM-Processor-CALab/MUX2to1.v
source_file = 1, C:/code/ARM-Processor-CALab/MemStageReg.v
source_file = 1, C:/code/ARM-Processor-CALab/MainTB.v
source_file = 1, C:/code/ARM-Processor-CALab/Main.v
source_file = 1, C:/code/ARM-Processor-CALab/InstructionMemoryTB.v
source_file = 1, C:/code/ARM-Processor-CALab/InstructionMemory.v
source_file = 1, C:/code/ARM-Processor-CALab/IFStageTB.v
source_file = 1, C:/code/ARM-Processor-CALab/IFStageRegTB.v
source_file = 1, C:/code/ARM-Processor-CALab/IFStageReg.v
source_file = 1, C:/code/ARM-Processor-CALab/IFStage.v
source_file = 1, C:/code/ARM-Processor-CALab/IDStageTB.v
source_file = 1, C:/code/ARM-Processor-CALab/IDStageRegTB.v
source_file = 1, C:/code/ARM-Processor-CALab/IDStageReg.v
source_file = 1, C:/code/ARM-Processor-CALab/IDStage.v
source_file = 1, C:/code/ARM-Processor-CALab/HazardDetectionUnit.v
source_file = 1, C:/code/ARM-Processor-CALab/ForwardingUnit.v
source_file = 1, C:/code/ARM-Processor-CALab/EXEStageTB.v
source_file = 1, C:/code/ARM-Processor-CALab/EXEStageRegTB.v
source_file = 1, C:/code/ARM-Processor-CALab/EXEStageReg.v
source_file = 1, C:/code/ARM-Processor-CALab/EXEStage.v
source_file = 1, C:/code/ARM-Processor-CALab/DataMemoryTB.v
source_file = 1, C:/code/ARM-Processor-CALab/DataMemory.v
source_file = 1, C:/code/ARM-Processor-CALab/ControlUnitTB.v
source_file = 1, C:/code/ARM-Processor-CALab/ControlUnit.v
source_file = 1, C:/code/ARM-Processor-CALab/ConditionCheckTB.v
source_file = 1, C:/code/ARM-Processor-CALab/ConditionCheck.v
source_file = 1, C:/code/ARM-Processor-CALab/Cache_Controller.v
source_file = 1, C:/code/ARM-Processor-CALab/Cache.v
source_file = 1, C:/code/ARM-Processor-CALab/ALUTB.v
source_file = 1, C:/code/ARM-Processor-CALab/ALU.v
source_file = 1, C:/code/ARM-Processor-CALab/AdderTB.v
source_file = 1, C:/code/ARM-Processor-CALab/Adder.v
source_file = 1, C:/code/ARM-Processor-CALab/ MainTB.v
source_file = 1, C:/code/ARM-Processor-CALab/Quartus/db/ARM-Processor-CALab.cbx.xml
source_file = 1, /code/arm-processor-calab/main.v
source_file = 1, /code/arm-processor-calab/ifstage.v
source_file = 1, /code/arm-processor-calab/mux2to1.v
source_file = 1, /code/arm-processor-calab/pc.v
source_file = 1, /code/arm-processor-calab/adder.v
source_file = 1, /code/arm-processor-calab/instructionmemory.v
source_file = 1, /code/arm-processor-calab/ifstagereg.v
source_file = 1, /code/arm-processor-calab/idstage.v
source_file = 1, /code/arm-processor-calab/registerfile.v
source_file = 1, /code/arm-processor-calab/controlunit.v
source_file = 1, /code/arm-processor-calab/conditioncheck.v
source_file = 1, /code/arm-processor-calab/idstagereg.v
source_file = 1, /code/arm-processor-calab/hazarddetectionunit.v
source_file = 1, /code/arm-processor-calab/forwardingunit.v
source_file = 1, /code/arm-processor-calab/exestage.v
source_file = 1, /code/arm-processor-calab/mux3to1.v
source_file = 1, /code/arm-processor-calab/value2generator.v
source_file = 1, /code/arm-processor-calab/alu.v
source_file = 1, /code/arm-processor-calab/statusregister.v
source_file = 1, /code/arm-processor-calab/exestagereg.v
source_file = 1, /code/arm-processor-calab/cache.v
source_file = 1, /code/arm-processor-calab/cache_controller.v
source_file = 1, /code/arm-processor-calab/sram_controller.v
source_file = 1, /code/arm-processor-calab/memstagereg.v
source_file = 1, /code/arm-processor-calab/wbstage.v
design_name = Main
instance = comp, \memStage|Add1~70\, memStage|Add1~70, Main, 1
instance = comp, \memStage|Add1~72\, memStage|Add1~72, Main, 1
instance = comp, \memStage|Add1~92\, memStage|Add1~92, Main, 1
instance = comp, \memStage|Add1~96\, memStage|Add1~96, Main, 1
instance = comp, \memStage|Add1~102\, memStage|Add1~102, Main, 1
instance = comp, \memStage|Add1~114\, memStage|Add1~114, Main, 1
instance = comp, \memStage|Add1~116\, memStage|Add1~116, Main, 1
instance = comp, \memStage|Add1~124\, memStage|Add1~124, Main, 1
instance = comp, \memStage|Equal0~0\, memStage|Equal0~0, Main, 1
instance = comp, \memStage|Equal0~5\, memStage|Equal0~5, Main, 1
instance = comp, \memStage|Add1~129\, memStage|Add1~129, Main, 1
instance = comp, \memStage|Add1~132\, memStage|Add1~132, Main, 1
instance = comp, \memStage|Add1~142\, memStage|Add1~142, Main, 1
instance = comp, \memStage|Add1~144\, memStage|Add1~144, Main, 1
instance = comp, \memStage|Add1~147\, memStage|Add1~147, Main, 1
instance = comp, \memStage|Add1~153\, memStage|Add1~153, Main, 1
instance = comp, \memStage|Add1~158\, memStage|Add1~158, Main, 1
instance = comp, \memStage|waitStep[3]\, memStage|waitStep[3], Main, 1
instance = comp, \memStage|waitStep[4]\, memStage|waitStep[4], Main, 1
instance = comp, \memStage|waitStep[14]\, memStage|waitStep[14], Main, 1
instance = comp, \memStage|waitStep[16]\, memStage|waitStep[16], Main, 1
instance = comp, \memStage|waitStep[19]\, memStage|waitStep[19], Main, 1
instance = comp, \memStage|waitStep[25]\, memStage|waitStep[25], Main, 1
instance = comp, \memStage|waitStep[30]\, memStage|waitStep[30], Main, 1
instance = comp, \clk~I\, clk, Main, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, Main, 1
instance = comp, \memStage|Equal0~10\, memStage|Equal0~10, Main, 1
instance = comp, \cache_conteroller|Selector2~0\, cache_conteroller|Selector2~0, Main, 1
instance = comp, \cache_conteroller|ns.Sread_381\, cache_conteroller|ns.Sread_381, Main, 1
instance = comp, \rst~I\, rst, Main, 1
instance = comp, \rst~clkctrl\, rst~clkctrl, Main, 1
instance = comp, \cache_conteroller|ps.Sread\, cache_conteroller|ps.Sread, Main, 1
instance = comp, \cache_conteroller|Selector3~0\, cache_conteroller|Selector3~0, Main, 1
instance = comp, \cache_conteroller|ns.idle_394\, cache_conteroller|ns.idle_394, Main, 1
instance = comp, \cache_conteroller|ps.idle~0\, cache_conteroller|ps.idle~0, Main, 1
instance = comp, \cache_conteroller|ps.idle\, cache_conteroller|ps.idle, Main, 1
instance = comp, \cache_conteroller|cache_W_EN~0\, cache_conteroller|cache_W_EN~0, Main, 1
instance = comp, \cache|used_block[0]~0\, cache|used_block[0]~0, Main, 1
instance = comp, \cache|used_block[0]\, cache|used_block[0], Main, 1
instance = comp, \cache|valid_way_1[0]~0\, cache|valid_way_1[0]~0, Main, 1
instance = comp, \cache|valid_way_1[0]\, cache|valid_way_1[0], Main, 1
instance = comp, \cache|valid_way_0[0]~0\, cache|valid_way_0[0]~0, Main, 1
instance = comp, \cache|valid_way_0[0]\, cache|valid_way_0[0], Main, 1
instance = comp, \cache_conteroller|Selector0~1\, cache_conteroller|Selector0~1, Main, 1
instance = comp, \cache_conteroller|Selector0~1clkctrl\, cache_conteroller|Selector0~1clkctrl, Main, 1
instance = comp, \cache_conteroller|Selector0~0\, cache_conteroller|Selector0~0, Main, 1
instance = comp, \cache_conteroller|ns.Swrite_368\, cache_conteroller|ns.Swrite_368, Main, 1
instance = comp, \cache_conteroller|ps.Swrite~feeder\, cache_conteroller|ps.Swrite~feeder, Main, 1
instance = comp, \cache_conteroller|ps.Swrite\, cache_conteroller|ps.Swrite, Main, 1
instance = comp, \memStage|ns.write~0\, memStage|ns.write~0, Main, 1
instance = comp, \memStage|ps.write\, memStage|ps.write, Main, 1
instance = comp, \memStage|Selector34~0\, memStage|Selector34~0, Main, 1
instance = comp, \memStage|Selector34~1\, memStage|Selector34~1, Main, 1
instance = comp, \memStage|ps.en\, memStage|ps.en, Main, 1
instance = comp, \memStage|Selector31~0\, memStage|Selector31~0, Main, 1
instance = comp, \memStage|ps.idle\, memStage|ps.idle, Main, 1
instance = comp, \memStage|ns.read~0\, memStage|ns.read~0, Main, 1
instance = comp, \memStage|ps.read\, memStage|ps.read, Main, 1
instance = comp, \memStage|Add1~64\, memStage|Add1~64, Main, 1
instance = comp, \memStage|Add1~130\, memStage|Add1~130, Main, 1
instance = comp, \memStage|waitStep[0]\, memStage|waitStep[0], Main, 1
instance = comp, \memStage|Add1~66\, memStage|Add1~66, Main, 1
instance = comp, \memStage|Add1~131\, memStage|Add1~131, Main, 1
instance = comp, \memStage|waitStep[1]\, memStage|waitStep[1], Main, 1
instance = comp, \memStage|Add1~68\, memStage|Add1~68, Main, 1
instance = comp, \memStage|Add1~128\, memStage|Add1~128, Main, 1
instance = comp, \memStage|waitStep[2]\, memStage|waitStep[2], Main, 1
instance = comp, \memStage|Add1~74\, memStage|Add1~74, Main, 1
instance = comp, \memStage|Add1~76\, memStage|Add1~76, Main, 1
instance = comp, \memStage|Add1~134\, memStage|Add1~134, Main, 1
instance = comp, \memStage|waitStep[6]\, memStage|waitStep[6], Main, 1
instance = comp, \memStage|Add1~78\, memStage|Add1~78, Main, 1
instance = comp, \memStage|Add1~135\, memStage|Add1~135, Main, 1
instance = comp, \memStage|waitStep[7]\, memStage|waitStep[7], Main, 1
instance = comp, \memStage|Add1~80\, memStage|Add1~80, Main, 1
instance = comp, \memStage|Add1~136\, memStage|Add1~136, Main, 1
instance = comp, \memStage|waitStep[8]\, memStage|waitStep[8], Main, 1
instance = comp, \memStage|Add1~82\, memStage|Add1~82, Main, 1
instance = comp, \memStage|Add1~137\, memStage|Add1~137, Main, 1
instance = comp, \memStage|waitStep[9]\, memStage|waitStep[9], Main, 1
instance = comp, \memStage|Add1~84\, memStage|Add1~84, Main, 1
instance = comp, \memStage|Add1~138\, memStage|Add1~138, Main, 1
instance = comp, \memStage|waitStep[10]\, memStage|waitStep[10], Main, 1
instance = comp, \memStage|Add1~86\, memStage|Add1~86, Main, 1
instance = comp, \memStage|Add1~88\, memStage|Add1~88, Main, 1
instance = comp, \memStage|Add1~140\, memStage|Add1~140, Main, 1
instance = comp, \memStage|waitStep[12]\, memStage|waitStep[12], Main, 1
instance = comp, \memStage|Add1~90\, memStage|Add1~90, Main, 1
instance = comp, \memStage|Add1~141\, memStage|Add1~141, Main, 1
instance = comp, \memStage|waitStep[13]\, memStage|waitStep[13], Main, 1
instance = comp, \memStage|Add1~94\, memStage|Add1~94, Main, 1
instance = comp, \memStage|Add1~143\, memStage|Add1~143, Main, 1
instance = comp, \memStage|waitStep[15]\, memStage|waitStep[15], Main, 1
instance = comp, \memStage|Equal0~3\, memStage|Equal0~3, Main, 1
instance = comp, \memStage|Add1~133\, memStage|Add1~133, Main, 1
instance = comp, \memStage|waitStep[5]\, memStage|waitStep[5], Main, 1
instance = comp, \memStage|Equal0~1\, memStage|Equal0~1, Main, 1
instance = comp, \memStage|Add1~139\, memStage|Add1~139, Main, 1
instance = comp, \memStage|waitStep[11]\, memStage|waitStep[11], Main, 1
instance = comp, \memStage|Equal0~2\, memStage|Equal0~2, Main, 1
instance = comp, \memStage|Equal0~4\, memStage|Equal0~4, Main, 1
instance = comp, \memStage|Selector37~2\, memStage|Selector37~2, Main, 1
instance = comp, \memStage|ps.waitR2\, memStage|ps.waitR2, Main, 1
instance = comp, \memStage|Selector33~0\, memStage|Selector33~0, Main, 1
instance = comp, \memStage|ps.waitR\, memStage|ps.waitR, Main, 1
instance = comp, \memStage|Selector32~0\, memStage|Selector32~0, Main, 1
instance = comp, \memStage|ps.waitW\, memStage|ps.waitW, Main, 1
instance = comp, \memStage|Selector37~0\, memStage|Selector37~0, Main, 1
instance = comp, \memStage|Selector37~1\, memStage|Selector37~1, Main, 1
instance = comp, \memStage|Selector37~1clkctrl\, memStage|Selector37~1clkctrl, Main, 1
instance = comp, \memStage|Add1~154\, memStage|Add1~154, Main, 1
instance = comp, \memStage|waitStep[26]\, memStage|waitStep[26], Main, 1
instance = comp, \memStage|Add1~98\, memStage|Add1~98, Main, 1
instance = comp, \memStage|Add1~145\, memStage|Add1~145, Main, 1
instance = comp, \memStage|waitStep[17]\, memStage|waitStep[17], Main, 1
instance = comp, \memStage|Add1~100\, memStage|Add1~100, Main, 1
instance = comp, \memStage|Add1~146\, memStage|Add1~146, Main, 1
instance = comp, \memStage|waitStep[18]\, memStage|waitStep[18], Main, 1
instance = comp, \memStage|Add1~104\, memStage|Add1~104, Main, 1
instance = comp, \memStage|Add1~148\, memStage|Add1~148, Main, 1
instance = comp, \memStage|waitStep[20]\, memStage|waitStep[20], Main, 1
instance = comp, \memStage|Add1~106\, memStage|Add1~106, Main, 1
instance = comp, \memStage|Add1~149\, memStage|Add1~149, Main, 1
instance = comp, \memStage|waitStep[21]\, memStage|waitStep[21], Main, 1
instance = comp, \memStage|Add1~108\, memStage|Add1~108, Main, 1
instance = comp, \memStage|Add1~150\, memStage|Add1~150, Main, 1
instance = comp, \memStage|waitStep[22]\, memStage|waitStep[22], Main, 1
instance = comp, \memStage|Add1~110\, memStage|Add1~110, Main, 1
instance = comp, \memStage|Add1~151\, memStage|Add1~151, Main, 1
instance = comp, \memStage|waitStep[23]\, memStage|waitStep[23], Main, 1
instance = comp, \memStage|Add1~112\, memStage|Add1~112, Main, 1
instance = comp, \memStage|Add1~152\, memStage|Add1~152, Main, 1
instance = comp, \memStage|waitStep[24]\, memStage|waitStep[24], Main, 1
instance = comp, \memStage|Add1~118\, memStage|Add1~118, Main, 1
instance = comp, \memStage|Add1~155\, memStage|Add1~155, Main, 1
instance = comp, \memStage|waitStep[27]\, memStage|waitStep[27], Main, 1
instance = comp, \memStage|Add1~120\, memStage|Add1~120, Main, 1
instance = comp, \memStage|Add1~156\, memStage|Add1~156, Main, 1
instance = comp, \memStage|waitStep[28]\, memStage|waitStep[28], Main, 1
instance = comp, \memStage|Add1~122\, memStage|Add1~122, Main, 1
instance = comp, \memStage|Add1~126\, memStage|Add1~126, Main, 1
instance = comp, \memStage|Add1~159\, memStage|Add1~159, Main, 1
instance = comp, \memStage|waitStep[31]\, memStage|waitStep[31], Main, 1
instance = comp, \memStage|Add1~157\, memStage|Add1~157, Main, 1
instance = comp, \memStage|waitStep[29]\, memStage|waitStep[29], Main, 1
instance = comp, \memStage|Equal0~8\, memStage|Equal0~8, Main, 1
instance = comp, \memStage|Equal0~6\, memStage|Equal0~6, Main, 1
instance = comp, \memStage|Equal0~7\, memStage|Equal0~7, Main, 1
instance = comp, \memStage|Equal0~9\, memStage|Equal0~9, Main, 1
instance = comp, \memStage|ns.waitW2~0\, memStage|ns.waitW2~0, Main, 1
instance = comp, \memStage|ps.waitW2\, memStage|ps.waitW2, Main, 1
instance = comp, \memStage|WideOr5~0\, memStage|WideOr5~0, Main, 1
instance = comp, \SRAM_DQ[0]~I\, SRAM_DQ[0], Main, 1
instance = comp, \SRAM_DQ[1]~I\, SRAM_DQ[1], Main, 1
instance = comp, \SRAM_DQ[2]~I\, SRAM_DQ[2], Main, 1
instance = comp, \SRAM_DQ[3]~I\, SRAM_DQ[3], Main, 1
instance = comp, \SRAM_DQ[4]~I\, SRAM_DQ[4], Main, 1
instance = comp, \SRAM_DQ[5]~I\, SRAM_DQ[5], Main, 1
instance = comp, \SRAM_DQ[6]~I\, SRAM_DQ[6], Main, 1
instance = comp, \SRAM_DQ[7]~I\, SRAM_DQ[7], Main, 1
instance = comp, \SRAM_DQ[8]~I\, SRAM_DQ[8], Main, 1
instance = comp, \SRAM_DQ[9]~I\, SRAM_DQ[9], Main, 1
instance = comp, \SRAM_DQ[10]~I\, SRAM_DQ[10], Main, 1
instance = comp, \SRAM_DQ[11]~I\, SRAM_DQ[11], Main, 1
instance = comp, \SRAM_DQ[12]~I\, SRAM_DQ[12], Main, 1
instance = comp, \SRAM_DQ[13]~I\, SRAM_DQ[13], Main, 1
instance = comp, \SRAM_DQ[14]~I\, SRAM_DQ[14], Main, 1
instance = comp, \SRAM_DQ[15]~I\, SRAM_DQ[15], Main, 1
instance = comp, \SRAM_DQ[16]~I\, SRAM_DQ[16], Main, 1
instance = comp, \SRAM_DQ[17]~I\, SRAM_DQ[17], Main, 1
instance = comp, \SRAM_DQ[18]~I\, SRAM_DQ[18], Main, 1
instance = comp, \SRAM_DQ[19]~I\, SRAM_DQ[19], Main, 1
instance = comp, \SRAM_DQ[20]~I\, SRAM_DQ[20], Main, 1
instance = comp, \SRAM_DQ[21]~I\, SRAM_DQ[21], Main, 1
instance = comp, \SRAM_DQ[22]~I\, SRAM_DQ[22], Main, 1
instance = comp, \SRAM_DQ[23]~I\, SRAM_DQ[23], Main, 1
instance = comp, \SRAM_DQ[24]~I\, SRAM_DQ[24], Main, 1
instance = comp, \SRAM_DQ[25]~I\, SRAM_DQ[25], Main, 1
instance = comp, \SRAM_DQ[26]~I\, SRAM_DQ[26], Main, 1
instance = comp, \SRAM_DQ[27]~I\, SRAM_DQ[27], Main, 1
instance = comp, \SRAM_DQ[28]~I\, SRAM_DQ[28], Main, 1
instance = comp, \SRAM_DQ[29]~I\, SRAM_DQ[29], Main, 1
instance = comp, \SRAM_DQ[30]~I\, SRAM_DQ[30], Main, 1
instance = comp, \SRAM_DQ[31]~I\, SRAM_DQ[31], Main, 1
instance = comp, \SRAM_DQ[32]~I\, SRAM_DQ[32], Main, 1
instance = comp, \SRAM_DQ[33]~I\, SRAM_DQ[33], Main, 1
instance = comp, \SRAM_DQ[34]~I\, SRAM_DQ[34], Main, 1
instance = comp, \SRAM_DQ[35]~I\, SRAM_DQ[35], Main, 1
instance = comp, \SRAM_DQ[36]~I\, SRAM_DQ[36], Main, 1
instance = comp, \SRAM_DQ[37]~I\, SRAM_DQ[37], Main, 1
instance = comp, \SRAM_DQ[38]~I\, SRAM_DQ[38], Main, 1
instance = comp, \SRAM_DQ[39]~I\, SRAM_DQ[39], Main, 1
instance = comp, \SRAM_DQ[40]~I\, SRAM_DQ[40], Main, 1
instance = comp, \SRAM_DQ[41]~I\, SRAM_DQ[41], Main, 1
instance = comp, \SRAM_DQ[42]~I\, SRAM_DQ[42], Main, 1
instance = comp, \SRAM_DQ[43]~I\, SRAM_DQ[43], Main, 1
instance = comp, \SRAM_DQ[44]~I\, SRAM_DQ[44], Main, 1
instance = comp, \SRAM_DQ[45]~I\, SRAM_DQ[45], Main, 1
instance = comp, \SRAM_DQ[46]~I\, SRAM_DQ[46], Main, 1
instance = comp, \SRAM_DQ[47]~I\, SRAM_DQ[47], Main, 1
instance = comp, \SRAM_DQ[48]~I\, SRAM_DQ[48], Main, 1
instance = comp, \SRAM_DQ[49]~I\, SRAM_DQ[49], Main, 1
instance = comp, \SRAM_DQ[50]~I\, SRAM_DQ[50], Main, 1
instance = comp, \SRAM_DQ[51]~I\, SRAM_DQ[51], Main, 1
instance = comp, \SRAM_DQ[52]~I\, SRAM_DQ[52], Main, 1
instance = comp, \SRAM_DQ[53]~I\, SRAM_DQ[53], Main, 1
instance = comp, \SRAM_DQ[54]~I\, SRAM_DQ[54], Main, 1
instance = comp, \SRAM_DQ[55]~I\, SRAM_DQ[55], Main, 1
instance = comp, \SRAM_DQ[56]~I\, SRAM_DQ[56], Main, 1
instance = comp, \SRAM_DQ[57]~I\, SRAM_DQ[57], Main, 1
instance = comp, \SRAM_DQ[58]~I\, SRAM_DQ[58], Main, 1
instance = comp, \SRAM_DQ[59]~I\, SRAM_DQ[59], Main, 1
instance = comp, \SRAM_DQ[60]~I\, SRAM_DQ[60], Main, 1
instance = comp, \SRAM_DQ[61]~I\, SRAM_DQ[61], Main, 1
instance = comp, \SRAM_DQ[62]~I\, SRAM_DQ[62], Main, 1
instance = comp, \SRAM_DQ[63]~I\, SRAM_DQ[63], Main, 1
instance = comp, \FW_EN~I\, FW_EN, Main, 1
instance = comp, \SRAM_ADDR[0]~I\, SRAM_ADDR[0], Main, 1
instance = comp, \SRAM_ADDR[1]~I\, SRAM_ADDR[1], Main, 1
instance = comp, \SRAM_ADDR[2]~I\, SRAM_ADDR[2], Main, 1
instance = comp, \SRAM_ADDR[3]~I\, SRAM_ADDR[3], Main, 1
instance = comp, \SRAM_ADDR[4]~I\, SRAM_ADDR[4], Main, 1
instance = comp, \SRAM_ADDR[5]~I\, SRAM_ADDR[5], Main, 1
instance = comp, \SRAM_ADDR[6]~I\, SRAM_ADDR[6], Main, 1
instance = comp, \SRAM_ADDR[7]~I\, SRAM_ADDR[7], Main, 1
instance = comp, \SRAM_ADDR[8]~I\, SRAM_ADDR[8], Main, 1
instance = comp, \SRAM_ADDR[9]~I\, SRAM_ADDR[9], Main, 1
instance = comp, \SRAM_ADDR[10]~I\, SRAM_ADDR[10], Main, 1
instance = comp, \SRAM_ADDR[11]~I\, SRAM_ADDR[11], Main, 1
instance = comp, \SRAM_ADDR[12]~I\, SRAM_ADDR[12], Main, 1
instance = comp, \SRAM_ADDR[13]~I\, SRAM_ADDR[13], Main, 1
instance = comp, \SRAM_ADDR[14]~I\, SRAM_ADDR[14], Main, 1
instance = comp, \SRAM_ADDR[15]~I\, SRAM_ADDR[15], Main, 1
instance = comp, \SRAM_ADDR[16]~I\, SRAM_ADDR[16], Main, 1
instance = comp, \SRAM_WE_N~I\, SRAM_WE_N, Main, 1
