

================================================================
== Vitis HLS Report for 'toplevel'
================================================================
* Date:           Thu May  8 23:13:35 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assessment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+------------+-----------+-----------+----------+----------+
        |                         |  Latency (cycles) |  Iteration |  Initiation Interval  |   Trip   |          |
        |        Loop Name        |   min   |   max   |   Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------------------+---------+---------+------------+-----------+-----------+----------+----------+
        |- COPY_RAM_LOOP          |     8632|     8632|           3|          1|          1|      8631|       yes|
        |- WAYPOINT_EXTRACT_LOOP  |        ?|        ?|           2|          1|          1|         ?|       yes|
        |- WAYPOINT_LOOP          |        ?|        ?|           ?|          -|          -|         ?|        no|
        | + EMPTY_GRID_INFO_LOOP  |    15624|    15624|           8|          8|          1|      1953|       yes|
        | + AS_SEARCH_LOOP        |        ?|        ?|  15 ~ 18400|          -|          -|         ?|        no|
        |  ++ OS_FIND_LOOP        |        3|     4502|           3|          -|          -|  1 ~ 1500|        no|
        |  ++ OS_FIND_LOOP        |        3|     4502|           3|          -|          -|  1 ~ 1500|        no|
        |  ++ OS_FIND_LOOP        |        3|     4502|           3|          -|          -|  1 ~ 1500|        no|
        |  ++ OS_FIND_LOOP        |        3|     4502|           3|          -|          -|  1 ~ 1500|        no|
        | + MAKE_PATH_LOOP        |        7|    14336|           7|          -|          -|  1 ~ 2048|        no|
        |- WRITE_BACK_PATH_LOOP   |        2|      801|           3|          1|          1|   1 ~ 800|       yes|
        +-------------------------+---------+---------+------------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 8, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 140
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 15 16 }
  Pipeline-2 : II = 8, D = 8, States = { 23 24 25 26 27 28 29 30 }
  Pipeline-3 : II = 1, D = 3, States = { 126 127 128 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 134 15 
15 --> 17 16 
16 --> 15 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 102 
22 --> 23 
23 --> 31 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 23 
31 --> 32 116 
32 --> 33 116 
33 --> 34 
34 --> 35 36 
35 --> 36 
36 --> 37 107 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 57 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 57 
49 --> 50 
50 --> 57 54 51 
51 --> 52 54 
52 --> 53 
53 --> 54 51 
54 --> 58 55 
55 --> 56 57 
56 --> 57 
57 --> 102 60 71 
58 --> 57 59 
59 --> 57 
60 --> 61 71 
61 --> 62 
62 --> 63 71 
63 --> 64 
64 --> 71 68 65 
65 --> 66 68 
66 --> 67 
67 --> 68 65 
68 --> 72 69 
69 --> 70 71 
70 --> 71 
71 --> 102 74 88 
72 --> 71 73 
73 --> 71 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 88 
80 --> 81 
81 --> 88 85 82 
82 --> 83 85 
83 --> 84 
84 --> 85 82 
85 --> 89 86 
86 --> 87 88 
87 --> 88 
88 --> 91 102 
89 --> 88 90 
90 --> 88 
91 --> 92 106 
92 --> 93 
93 --> 94 106 
94 --> 95 
95 --> 106 99 96 
96 --> 97 99 
97 --> 98 
98 --> 99 96 
99 --> 103 100 101 
100 --> 101 
101 --> 102 106 
102 --> 117 
103 --> 104 105 
104 --> 105 
105 --> 106 
106 --> 32 
107 --> 108 109 102 
108 --> 109 
109 --> 110 21 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 109 
116 --> 102 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 125 133 
124 --> 133 
125 --> 126 
126 --> 129 127 
127 --> 128 
128 --> 126 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 133 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 141 [1/1] (1.00ns)   --->   "%ram_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ram" [assessment/toplevel.cpp:453]   --->   Operation 141 'read' 'ram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %ram_read, i32 2, i32 63" [assessment/toplevel.cpp:468]   --->   Operation 142 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln468 = sext i62 %trunc_ln" [assessment/toplevel.cpp:468]   --->   Operation 143 'sext' 'sext_ln468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%MAXI_addr = getelementptr i32 %MAXI, i64 %sext_ln468" [assessment/toplevel.cpp:468]   --->   Operation 144 'getelementptr' 'MAXI_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 145 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 8631" [assessment/toplevel.cpp:468]   --->   Operation 145 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 146 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 8631" [assessment/toplevel.cpp:468]   --->   Operation 146 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 147 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 8631" [assessment/toplevel.cpp:468]   --->   Operation 147 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 148 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 8631" [assessment/toplevel.cpp:468]   --->   Operation 148 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 149 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 8631" [assessment/toplevel.cpp:468]   --->   Operation 149 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 150 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 8631" [assessment/toplevel.cpp:468]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 151 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MAXI, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 8631, void @empty_0, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %MAXI"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty_18, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_17, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_12"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty_16, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_12"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code, void @empty_18, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, void @empty_17, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_18, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln453 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_ram, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:453]   --->   Operation 159 'specmemcore' 'specmemcore_ln453' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln458 = specmemcore void @_ssdm_op_SpecMemCore, i32 %grid_info, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:458]   --->   Operation 160 'specmemcore' 'specmemcore_ln458' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln459 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_f_score_V, i64 666, i64 19, i64 18446744073709551615" [assessment/toplevel.cpp:459]   --->   Operation 161 'specmemcore' 'specmemcore_ln459' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln459 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_g_score_V, i64 666, i64 19, i64 18446744073709551615" [assessment/toplevel.cpp:459]   --->   Operation 162 'specmemcore' 'specmemcore_ln459' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln459 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_x_V, i64 666, i64 19, i64 18446744073709551615" [assessment/toplevel.cpp:459]   --->   Operation 163 'specmemcore' 'specmemcore_ln459' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%specmemcore_ln459 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_y_V, i64 666, i64 19, i64 18446744073709551615" [assessment/toplevel.cpp:459]   --->   Operation 164 'specmemcore' 'specmemcore_ln459' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (2.18ns)   --->   "%store_ln466 = store i16 0, i16 %open_set_size" [assessment/toplevel.cpp:466]   --->   Operation 165 'store' 'store_ln466' <Predicate = true> <Delay = 2.18>
ST_8 : Operation 166 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 8631" [assessment/toplevel.cpp:468]   --->   Operation 166 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 167 [1/1] (1.58ns)   --->   "%br_ln468 = br void" [assessment/toplevel.cpp:468]   --->   Operation 167 'br' 'br_ln468' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.20>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%i = phi i14 0, void, i14 %i_1, void %.split38"   --->   Operation 168 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (1.81ns)   --->   "%i_1 = add i14 %i, i14 1" [assessment/toplevel.cpp:468]   --->   Operation 169 'add' 'i_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 170 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (2.20ns)   --->   "%icmp_ln468 = icmp_eq  i14 %i, i14 8631" [assessment/toplevel.cpp:468]   --->   Operation 171 'icmp' 'icmp_ln468' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8631, i64 8631, i64 8631"   --->   Operation 172 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468, void %.split38, void" [assessment/toplevel.cpp:468]   --->   Operation 173 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 174 [1/1] (7.30ns)   --->   "%MAXI_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %MAXI_addr" [assessment/toplevel.cpp:469]   --->   Operation 174 'read' 'MAXI_addr_read' <Predicate = (!icmp_ln468)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln468 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [assessment/toplevel.cpp:468]   --->   Operation 175 'specloopname' 'specloopname_ln468' <Predicate = (!icmp_ln468)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln469 = zext i14 %i" [assessment/toplevel.cpp:469]   --->   Operation 176 'zext' 'zext_ln469' <Predicate = (!icmp_ln468)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%local_ram_addr = getelementptr i32 %local_ram, i64 0, i64 %zext_ln469" [assessment/toplevel.cpp:469]   --->   Operation 177 'getelementptr' 'local_ram_addr' <Predicate = (!icmp_ln468)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (3.25ns)   --->   "%store_ln469 = store i32 %MAXI_addr_read, i14 %local_ram_addr" [assessment/toplevel.cpp:469]   --->   Operation 178 'store' 'store_ln469' <Predicate = (!icmp_ln468)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8631> <RAM>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 179 'br' 'br_ln0' <Predicate = (!icmp_ln468)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 3.25>
ST_12 : Operation 180 [2/2] (3.25ns)   --->   "%local_ram_load = load i32 0" [assessment/toplevel.cpp:472]   --->   Operation 180 'load' 'local_ram_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8631> <RAM>

State 13 <SV = 10> <Delay = 3.25>
ST_13 : Operation 181 [1/2] (3.25ns)   --->   "%local_ram_load = load i32 0" [assessment/toplevel.cpp:472]   --->   Operation 181 'load' 'local_ram_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8631> <RAM>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%op2_assign = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %local_ram_load, i32 16, i32 31" [assessment/toplevel.cpp:472]   --->   Operation 182 'partselect' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln473 = trunc i32 %local_ram_load" [assessment/toplevel.cpp:473]   --->   Operation 183 'trunc' 'trunc_ln473' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln473 = store i8 %trunc_ln473, i8 %waypoint_count" [assessment/toplevel.cpp:473]   --->   Operation 184 'store' 'store_ln473' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 4.55>
ST_14 : Operation 185 [1/1] (2.42ns)   --->   "%icmp_ln475 = icmp_eq  i16 %op2_assign, i16 0" [assessment/toplevel.cpp:475]   --->   Operation 185 'icmp' 'icmp_ln475' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [1/1] (2.42ns)   --->   "%icmp_ln475_1 = icmp_ugt  i16 %op2_assign, i16 500" [assessment/toplevel.cpp:475]   --->   Operation 186 'icmp' 'icmp_ln475_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln475 = zext i8 %trunc_ln473" [assessment/toplevel.cpp:475]   --->   Operation 187 'zext' 'zext_ln475' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (1.91ns)   --->   "%add_ln475 = add i9 %zext_ln475, i9 510" [assessment/toplevel.cpp:475]   --->   Operation 188 'add' 'add_ln475' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/1] (1.66ns)   --->   "%icmp_ln475_2 = icmp_ugt  i9 %add_ln475, i9 14" [assessment/toplevel.cpp:475]   --->   Operation 189 'icmp' 'icmp_ln475_2' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_ln475_1)   --->   "%or_ln475 = or i1 %icmp_ln475_1, i1 %icmp_ln475_2" [assessment/toplevel.cpp:475]   --->   Operation 190 'or' 'or_ln475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln475_1 = or i1 %or_ln475, i1 %icmp_ln475" [assessment/toplevel.cpp:475]   --->   Operation 191 'or' 'or_ln475_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %or_ln475_1, void %.lr.ph631.preheader, void" [assessment/toplevel.cpp:475]   --->   Operation 192 'br' 'br_ln475' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph631"   --->   Operation 193 'br' 'br_ln0' <Predicate = (!or_ln475_1)> <Delay = 1.58>
ST_14 : Operation 194 [1/1] (3.52ns)   --->   "%add_ln476 = add i64 %ram_read, i64 4" [assessment/toplevel.cpp:476]   --->   Operation 194 'add' 'add_ln476' <Predicate = (or_ln475_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln476, i32 2, i32 63" [assessment/toplevel.cpp:476]   --->   Operation 195 'partselect' 'trunc_ln2' <Predicate = (or_ln475_1)> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln476 = sext i62 %trunc_ln2" [assessment/toplevel.cpp:476]   --->   Operation 196 'sext' 'sext_ln476' <Predicate = (or_ln475_1)> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%MAXI_addr_1 = getelementptr i32 %MAXI, i64 %sext_ln476" [assessment/toplevel.cpp:476]   --->   Operation 197 'getelementptr' 'MAXI_addr_1' <Predicate = (or_ln475_1)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 5.16>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%i_2 = phi i8 %i_3, void %.split35, i8 0, void %.lr.ph631.preheader"   --->   Operation 198 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (1.91ns)   --->   "%i_3 = add i8 %i_2, i8 1" [assessment/toplevel.cpp:481]   --->   Operation 199 'add' 'i_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 200 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (1.55ns)   --->   "%icmp_ln481 = icmp_eq  i8 %i_2, i8 %trunc_ln473" [assessment/toplevel.cpp:481]   --->   Operation 201 'icmp' 'icmp_ln481' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln481 = br i1 %icmp_ln481, void %.split35, void %._crit_edge632.loopexit.preheader" [assessment/toplevel.cpp:481]   --->   Operation 202 'br' 'br_ln481' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln481 = zext i8 %i_2" [assessment/toplevel.cpp:481]   --->   Operation 203 'zext' 'zext_ln481' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (1.91ns)   --->   "%add_ln482 = add i9 %zext_ln481, i9 2" [assessment/toplevel.cpp:482]   --->   Operation 204 'add' 'add_ln482' <Predicate = (!icmp_ln481)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i9 %add_ln482" [assessment/toplevel.cpp:482]   --->   Operation 205 'zext' 'zext_ln482' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%local_ram_addr_1 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln482" [assessment/toplevel.cpp:482]   --->   Operation 206 'getelementptr' 'local_ram_addr_1' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_15 : Operation 207 [2/2] (3.25ns)   --->   "%wp = load i14 %local_ram_addr_1" [assessment/toplevel.cpp:482]   --->   Operation 207 'load' 'wp' <Predicate = (!icmp_ln481)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8631> <RAM>

State 16 <SV = 13> <Delay = 5.57>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln481 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [assessment/toplevel.cpp:481]   --->   Operation 208 'specloopname' 'specloopname_ln481' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_16 : Operation 209 [1/2] (3.25ns)   --->   "%wp = load i14 %local_ram_addr_1" [assessment/toplevel.cpp:482]   --->   Operation 209 'load' 'wp' <Predicate = (!icmp_ln481)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8631> <RAM>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %wp, i32 16, i32 24"   --->   Operation 210 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln483 = zext i8 %i_2" [assessment/toplevel.cpp:483]   --->   Operation 211 'zext' 'zext_ln483' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%waypoints_x_V_addr = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln483" [assessment/toplevel.cpp:483]   --->   Operation 212 'getelementptr' 'waypoints_x_V_addr' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (2.32ns)   --->   "%store_ln483 = store i9 %trunc_ln4, i4 %waypoints_x_V_addr" [assessment/toplevel.cpp:483]   --->   Operation 213 'store' 'store_ln483' <Predicate = (!icmp_ln481)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln302 = trunc i32 %wp"   --->   Operation 214 'trunc' 'trunc_ln302' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%waypoints_y_V_addr = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln483" [assessment/toplevel.cpp:484]   --->   Operation 215 'getelementptr' 'waypoints_y_V_addr' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (2.32ns)   --->   "%store_ln484 = store i9 %trunc_ln302, i4 %waypoints_y_V_addr" [assessment/toplevel.cpp:484]   --->   Operation 216 'store' 'store_ln484' <Predicate = (!icmp_ln481)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph631"   --->   Operation 217 'br' 'br_ln0' <Predicate = (!icmp_ln481)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 2.15>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %local_ram_load, i32 16, i32 24" [assessment/toplevel.cpp:338]   --->   Operation 218 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln338 = zext i16 %op2_assign" [assessment/toplevel.cpp:338]   --->   Operation 219 'zext' 'zext_ln338' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [4/4] (2.15ns) (root node of the DSP)   --->   "%iteration_limit = mul i18 %zext_ln338, i18 %zext_ln338" [assessment/toplevel.cpp:338]   --->   Operation 220 'mul' 'iteration_limit' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 14> <Delay = 2.15>
ST_18 : Operation 221 [3/4] (2.15ns) (root node of the DSP)   --->   "%iteration_limit = mul i18 %zext_ln338, i18 %zext_ln338" [assessment/toplevel.cpp:338]   --->   Operation 221 'mul' 'iteration_limit' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 15> <Delay = 2.15>
ST_19 : Operation 222 [2/4] (2.15ns) (root node of the DSP)   --->   "%iteration_limit = mul i18 %zext_ln338, i18 %zext_ln338" [assessment/toplevel.cpp:338]   --->   Operation 222 'mul' 'iteration_limit' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 16> <Delay = 2.43>
ST_20 : Operation 223 [1/4] (0.00ns) (root node of the DSP)   --->   "%iteration_limit = mul i18 %zext_ln338, i18 %zext_ln338" [assessment/toplevel.cpp:338]   --->   Operation 223 'mul' 'iteration_limit' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 224 [1/1] (2.43ns)   --->   "%icmp_ln342 = icmp_eq  i18 %iteration_limit, i18 0" [assessment/toplevel.cpp:342]   --->   Operation 224 'icmp' 'icmp_ln342' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 225 [1/1] (1.58ns)   --->   "%br_ln493 = br void %._crit_edge632.loopexit" [assessment/toplevel.cpp:493]   --->   Operation 225 'br' 'br_ln493' <Predicate = true> <Delay = 1.58>

State 21 <SV = 17> <Delay = 4.23>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%total_length = phi i20 %total_length_2, void %.loopexit637, i20 0, void %._crit_edge632.loopexit.preheader"   --->   Operation 226 'phi' 'total_length' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%i_4 = phi i8 %i_6, void %.loopexit637, i8 0, void %._crit_edge632.loopexit.preheader"   --->   Operation 227 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln493 = zext i8 %i_4" [assessment/toplevel.cpp:493]   --->   Operation 228 'zext' 'zext_ln493' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%waypoint_count_load = load i8 %waypoint_count" [assessment/toplevel.cpp:493]   --->   Operation 229 'load' 'waypoint_count_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln493_1 = zext i8 %waypoint_count_load" [assessment/toplevel.cpp:493]   --->   Operation 230 'zext' 'zext_ln493_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (1.91ns)   --->   "%add_ln493 = add i9 %zext_ln493_1, i9 511" [assessment/toplevel.cpp:493]   --->   Operation 231 'add' 'add_ln493' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 232 [1/1] (1.66ns)   --->   "%icmp_ln493 = icmp_slt  i9 %zext_ln493, i9 %add_ln493" [assessment/toplevel.cpp:493]   --->   Operation 232 'icmp' 'icmp_ln493' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 233 [1/1] (1.91ns)   --->   "%i_6 = add i8 %i_4, i8 1" [assessment/toplevel.cpp:496]   --->   Operation 233 'add' 'i_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln493 = br i1 %icmp_ln493, void %.loopexit600.loopexit, void" [assessment/toplevel.cpp:493]   --->   Operation 234 'br' 'br_ln493' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln496 = zext i8 %i_4" [assessment/toplevel.cpp:496]   --->   Operation 235 'zext' 'zext_ln496' <Predicate = (icmp_ln493)> <Delay = 0.00>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%waypoints_x_V_addr_1 = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln496" [assessment/toplevel.cpp:496]   --->   Operation 236 'getelementptr' 'waypoints_x_V_addr_1' <Predicate = (icmp_ln493)> <Delay = 0.00>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%waypoints_y_V_addr_1 = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln496" [assessment/toplevel.cpp:496]   --->   Operation 237 'getelementptr' 'waypoints_y_V_addr_1' <Predicate = (icmp_ln493)> <Delay = 0.00>
ST_21 : Operation 238 [2/2] (2.32ns)   --->   "%start_x_V = load i4 %waypoints_x_V_addr_1" [assessment/toplevel.cpp:496]   --->   Operation 238 'load' 'start_x_V' <Predicate = (icmp_ln493)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_21 : Operation 239 [2/2] (2.32ns)   --->   "%start_y_V = load i4 %waypoints_y_V_addr_1" [assessment/toplevel.cpp:496]   --->   Operation 239 'load' 'start_y_V' <Predicate = (icmp_ln493)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_21 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln496_1 = zext i8 %i_6" [assessment/toplevel.cpp:496]   --->   Operation 240 'zext' 'zext_ln496_1' <Predicate = (icmp_ln493)> <Delay = 0.00>
ST_21 : Operation 241 [1/1] (0.00ns)   --->   "%waypoints_x_V_addr_2 = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln496_1" [assessment/toplevel.cpp:496]   --->   Operation 241 'getelementptr' 'waypoints_x_V_addr_2' <Predicate = (icmp_ln493)> <Delay = 0.00>
ST_21 : Operation 242 [1/1] (0.00ns)   --->   "%waypoints_y_V_addr_2 = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln496_1" [assessment/toplevel.cpp:496]   --->   Operation 242 'getelementptr' 'waypoints_y_V_addr_2' <Predicate = (icmp_ln493)> <Delay = 0.00>
ST_21 : Operation 243 [2/2] (2.32ns)   --->   "%goal_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:496]   --->   Operation 243 'load' 'goal_x_V' <Predicate = (icmp_ln493)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_21 : Operation 244 [2/2] (2.32ns)   --->   "%goal_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:496]   --->   Operation 244 'load' 'goal_y_V' <Predicate = (icmp_ln493)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_21 : Operation 245 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.loopexit600"   --->   Operation 245 'br' 'br_ln0' <Predicate = (!icmp_ln493)> <Delay = 1.58>

State 22 <SV = 18> <Delay = 2.32>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%specloopname_ln496 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [assessment/toplevel.cpp:496]   --->   Operation 246 'specloopname' 'specloopname_ln496' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 247 [1/2] (2.32ns)   --->   "%start_x_V = load i4 %waypoints_x_V_addr_1" [assessment/toplevel.cpp:496]   --->   Operation 247 'load' 'start_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_22 : Operation 248 [1/2] (2.32ns)   --->   "%start_y_V = load i4 %waypoints_y_V_addr_1" [assessment/toplevel.cpp:496]   --->   Operation 248 'load' 'start_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_22 : Operation 249 [1/2] (2.32ns)   --->   "%goal_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:496]   --->   Operation 249 'load' 'goal_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_22 : Operation 250 [1/2] (2.32ns)   --->   "%goal_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:496]   --->   Operation 250 'load' 'goal_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_22 : Operation 251 [1/1] (1.58ns)   --->   "%br_ln315 = br void %.split17.0" [assessment/toplevel.cpp:315]   --->   Operation 251 'br' 'br_ln315' <Predicate = true> <Delay = 1.58>

State 23 <SV = 19> <Delay = 3.25>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%i_5_0 = phi i15 0, void, i15 %add_ln315, void %.split17.2" [assessment/toplevel.cpp:315]   --->   Operation 252 'phi' 'i_5_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "%i_5_0_cast = zext i15 %i_5_0" [assessment/toplevel.cpp:315]   --->   Operation 253 'zext' 'i_5_0_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 254 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 254 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln315 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [assessment/toplevel.cpp:315]   --->   Operation 255 'specloopname' 'specloopname_ln315' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "%grid_info_addr = getelementptr i32 %grid_info, i64 0, i64 %i_5_0_cast" [assessment/toplevel.cpp:318]   --->   Operation 256 'getelementptr' 'grid_info_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 257 [1/1] (3.25ns)   --->   "%store_ln318 = store i32 0, i15 %grid_info_addr" [assessment/toplevel.cpp:318]   --->   Operation 257 'store' 'store_ln318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_23 : Operation 258 [1/1] (0.00ns)   --->   "%or_ln315 = or i15 %i_5_0, i15 1" [assessment/toplevel.cpp:315]   --->   Operation 258 'or' 'or_ln315' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln318 = zext i15 %or_ln315" [assessment/toplevel.cpp:318]   --->   Operation 259 'zext' 'zext_ln318' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 260 [1/1] (0.00ns)   --->   "%grid_info_addr_16 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln318" [assessment/toplevel.cpp:318]   --->   Operation 260 'getelementptr' 'grid_info_addr_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 261 [1/1] (3.25ns)   --->   "%store_ln318 = store i32 0, i15 %grid_info_addr_16" [assessment/toplevel.cpp:318]   --->   Operation 261 'store' 'store_ln318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "%or_ln315_1 = or i15 %i_5_0, i15 2" [assessment/toplevel.cpp:315]   --->   Operation 262 'or' 'or_ln315_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 263 [1/1] (2.31ns)   --->   "%icmp_ln315 = icmp_eq  i15 %or_ln315_1, i15 31250" [assessment/toplevel.cpp:315]   --->   Operation 263 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 264 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1953, i64 1953, i64 1953"   --->   Operation 264 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315, void %.split17.2, void %_Z7abs_subtt.exit17.i.i" [assessment/toplevel.cpp:315]   --->   Operation 265 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>

State 24 <SV = 20> <Delay = 3.25>
ST_24 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln315 = zext i15 %or_ln315_1" [assessment/toplevel.cpp:315]   --->   Operation 266 'zext' 'zext_ln315' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%grid_info_addr_17 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln315" [assessment/toplevel.cpp:318]   --->   Operation 267 'getelementptr' 'grid_info_addr_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 268 [1/1] (3.25ns)   --->   "%store_ln318 = store i32 0, i15 %grid_info_addr_17" [assessment/toplevel.cpp:318]   --->   Operation 268 'store' 'store_ln318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%or_ln315_2 = or i15 %i_5_0, i15 3" [assessment/toplevel.cpp:315]   --->   Operation 269 'or' 'or_ln315_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln318_1 = zext i15 %or_ln315_2" [assessment/toplevel.cpp:318]   --->   Operation 270 'zext' 'zext_ln318_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 271 [1/1] (0.00ns)   --->   "%grid_info_addr_18 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln318_1" [assessment/toplevel.cpp:318]   --->   Operation 271 'getelementptr' 'grid_info_addr_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 272 [1/1] (3.25ns)   --->   "%store_ln318 = store i32 0, i15 %grid_info_addr_18" [assessment/toplevel.cpp:318]   --->   Operation 272 'store' 'store_ln318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>

State 25 <SV = 21> <Delay = 3.25>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%or_ln315_3 = or i15 %i_5_0, i15 4" [assessment/toplevel.cpp:315]   --->   Operation 273 'or' 'or_ln315_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln318_2 = zext i15 %or_ln315_3" [assessment/toplevel.cpp:318]   --->   Operation 274 'zext' 'zext_ln318_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%grid_info_addr_19 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln318_2" [assessment/toplevel.cpp:318]   --->   Operation 275 'getelementptr' 'grid_info_addr_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 276 [1/1] (3.25ns)   --->   "%store_ln318 = store i32 0, i15 %grid_info_addr_19" [assessment/toplevel.cpp:318]   --->   Operation 276 'store' 'store_ln318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_25 : Operation 277 [1/1] (0.00ns)   --->   "%or_ln315_4 = or i15 %i_5_0, i15 5" [assessment/toplevel.cpp:315]   --->   Operation 277 'or' 'or_ln315_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln318_3 = zext i15 %or_ln315_4" [assessment/toplevel.cpp:318]   --->   Operation 278 'zext' 'zext_ln318_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 279 [1/1] (0.00ns)   --->   "%grid_info_addr_20 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln318_3" [assessment/toplevel.cpp:318]   --->   Operation 279 'getelementptr' 'grid_info_addr_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 280 [1/1] (3.25ns)   --->   "%store_ln318 = store i32 0, i15 %grid_info_addr_20" [assessment/toplevel.cpp:318]   --->   Operation 280 'store' 'store_ln318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>

State 26 <SV = 22> <Delay = 3.25>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "%or_ln315_5 = or i15 %i_5_0, i15 6" [assessment/toplevel.cpp:315]   --->   Operation 281 'or' 'or_ln315_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln318_4 = zext i15 %or_ln315_5" [assessment/toplevel.cpp:318]   --->   Operation 282 'zext' 'zext_ln318_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 283 [1/1] (0.00ns)   --->   "%grid_info_addr_21 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln318_4" [assessment/toplevel.cpp:318]   --->   Operation 283 'getelementptr' 'grid_info_addr_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 284 [1/1] (3.25ns)   --->   "%store_ln318 = store i32 0, i15 %grid_info_addr_21" [assessment/toplevel.cpp:318]   --->   Operation 284 'store' 'store_ln318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_26 : Operation 285 [1/1] (0.00ns)   --->   "%or_ln315_6 = or i15 %i_5_0, i15 7" [assessment/toplevel.cpp:315]   --->   Operation 285 'or' 'or_ln315_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln318_5 = zext i15 %or_ln315_6" [assessment/toplevel.cpp:318]   --->   Operation 286 'zext' 'zext_ln318_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 287 [1/1] (0.00ns)   --->   "%grid_info_addr_7 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln318_5" [assessment/toplevel.cpp:318]   --->   Operation 287 'getelementptr' 'grid_info_addr_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 288 [1/1] (3.25ns)   --->   "%store_ln318 = store i32 0, i15 %grid_info_addr_7" [assessment/toplevel.cpp:318]   --->   Operation 288 'store' 'store_ln318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>

State 27 <SV = 23> <Delay = 3.25>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%or_ln315_7 = or i15 %i_5_0, i15 8" [assessment/toplevel.cpp:315]   --->   Operation 289 'or' 'or_ln315_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln318_6 = zext i15 %or_ln315_7" [assessment/toplevel.cpp:318]   --->   Operation 290 'zext' 'zext_ln318_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 291 [1/1] (0.00ns)   --->   "%grid_info_addr_8 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln318_6" [assessment/toplevel.cpp:318]   --->   Operation 291 'getelementptr' 'grid_info_addr_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 292 [1/1] (3.25ns)   --->   "%store_ln318 = store i32 0, i15 %grid_info_addr_8" [assessment/toplevel.cpp:318]   --->   Operation 292 'store' 'store_ln318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_27 : Operation 293 [1/1] (0.00ns)   --->   "%or_ln315_8 = or i15 %i_5_0, i15 9" [assessment/toplevel.cpp:315]   --->   Operation 293 'or' 'or_ln315_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln318_7 = zext i15 %or_ln315_8" [assessment/toplevel.cpp:318]   --->   Operation 294 'zext' 'zext_ln318_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 295 [1/1] (0.00ns)   --->   "%grid_info_addr_9 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln318_7" [assessment/toplevel.cpp:318]   --->   Operation 295 'getelementptr' 'grid_info_addr_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 296 [1/1] (3.25ns)   --->   "%store_ln318 = store i32 0, i15 %grid_info_addr_9" [assessment/toplevel.cpp:318]   --->   Operation 296 'store' 'store_ln318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>

State 28 <SV = 24> <Delay = 3.25>
ST_28 : Operation 297 [1/1] (0.00ns)   --->   "%or_ln315_9 = or i15 %i_5_0, i15 10" [assessment/toplevel.cpp:315]   --->   Operation 297 'or' 'or_ln315_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln318_8 = zext i15 %or_ln315_9" [assessment/toplevel.cpp:318]   --->   Operation 298 'zext' 'zext_ln318_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 299 [1/1] (0.00ns)   --->   "%grid_info_addr_10 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln318_8" [assessment/toplevel.cpp:318]   --->   Operation 299 'getelementptr' 'grid_info_addr_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 300 [1/1] (3.25ns)   --->   "%store_ln318 = store i32 0, i15 %grid_info_addr_10" [assessment/toplevel.cpp:318]   --->   Operation 300 'store' 'store_ln318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_28 : Operation 301 [1/1] (0.00ns)   --->   "%or_ln315_10 = or i15 %i_5_0, i15 11" [assessment/toplevel.cpp:315]   --->   Operation 301 'or' 'or_ln315_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln318_9 = zext i15 %or_ln315_10" [assessment/toplevel.cpp:318]   --->   Operation 302 'zext' 'zext_ln318_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 303 [1/1] (0.00ns)   --->   "%grid_info_addr_11 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln318_9" [assessment/toplevel.cpp:318]   --->   Operation 303 'getelementptr' 'grid_info_addr_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 304 [1/1] (3.25ns)   --->   "%store_ln318 = store i32 0, i15 %grid_info_addr_11" [assessment/toplevel.cpp:318]   --->   Operation 304 'store' 'store_ln318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>

State 29 <SV = 25> <Delay = 3.25>
ST_29 : Operation 305 [1/1] (0.00ns)   --->   "%or_ln315_11 = or i15 %i_5_0, i15 12" [assessment/toplevel.cpp:315]   --->   Operation 305 'or' 'or_ln315_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln318_10 = zext i15 %or_ln315_11" [assessment/toplevel.cpp:318]   --->   Operation 306 'zext' 'zext_ln318_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 307 [1/1] (0.00ns)   --->   "%grid_info_addr_12 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln318_10" [assessment/toplevel.cpp:318]   --->   Operation 307 'getelementptr' 'grid_info_addr_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 308 [1/1] (3.25ns)   --->   "%store_ln318 = store i32 0, i15 %grid_info_addr_12" [assessment/toplevel.cpp:318]   --->   Operation 308 'store' 'store_ln318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_29 : Operation 309 [1/1] (0.00ns)   --->   "%or_ln315_12 = or i15 %i_5_0, i15 13" [assessment/toplevel.cpp:315]   --->   Operation 309 'or' 'or_ln315_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln318_11 = zext i15 %or_ln315_12" [assessment/toplevel.cpp:318]   --->   Operation 310 'zext' 'zext_ln318_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 311 [1/1] (0.00ns)   --->   "%grid_info_addr_13 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln318_11" [assessment/toplevel.cpp:318]   --->   Operation 311 'getelementptr' 'grid_info_addr_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 312 [1/1] (3.25ns)   --->   "%store_ln318 = store i32 0, i15 %grid_info_addr_13" [assessment/toplevel.cpp:318]   --->   Operation 312 'store' 'store_ln318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>

State 30 <SV = 26> <Delay = 3.25>
ST_30 : Operation 313 [1/1] (1.94ns)   --->   "%add_ln315 = add i15 %i_5_0, i15 16" [assessment/toplevel.cpp:315]   --->   Operation 313 'add' 'add_ln315' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 314 [1/1] (0.00ns)   --->   "%or_ln315_13 = or i15 %i_5_0, i15 14" [assessment/toplevel.cpp:315]   --->   Operation 314 'or' 'or_ln315_13' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln318_12 = zext i15 %or_ln315_13" [assessment/toplevel.cpp:318]   --->   Operation 315 'zext' 'zext_ln318_12' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 316 [1/1] (0.00ns)   --->   "%grid_info_addr_14 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln318_12" [assessment/toplevel.cpp:318]   --->   Operation 316 'getelementptr' 'grid_info_addr_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 317 [1/1] (3.25ns)   --->   "%store_ln318 = store i32 0, i15 %grid_info_addr_14" [assessment/toplevel.cpp:318]   --->   Operation 317 'store' 'store_ln318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_30 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln315_14 = or i15 %i_5_0, i15 15" [assessment/toplevel.cpp:315]   --->   Operation 318 'or' 'or_ln315_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln318_13 = zext i15 %or_ln315_14" [assessment/toplevel.cpp:318]   --->   Operation 319 'zext' 'zext_ln318_13' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 320 [1/1] (0.00ns)   --->   "%grid_info_addr_15 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln318_13" [assessment/toplevel.cpp:318]   --->   Operation 320 'getelementptr' 'grid_info_addr_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 321 [1/1] (3.25ns)   --->   "%store_ln318 = store i32 0, i15 %grid_info_addr_15" [assessment/toplevel.cpp:318]   --->   Operation 321 'store' 'store_ln318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_30 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split17.0"   --->   Operation 322 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 31 <SV = 20> <Delay = 5.87>
ST_31 : Operation 323 [1/1] (1.66ns)   --->   "%icmp_ln123 = icmp_ugt  i9 %start_x_V, i9 %goal_x_V" [assessment/toplevel.cpp:123]   --->   Operation 323 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i9 %start_x_V" [assessment/toplevel.cpp:123]   --->   Operation 324 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i9 %goal_x_V" [assessment/toplevel.cpp:123]   --->   Operation 325 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 326 [1/1] (1.82ns)   --->   "%sub_ln123 = sub i10 %zext_ln123, i10 %zext_ln123_1" [assessment/toplevel.cpp:123]   --->   Operation 326 'sub' 'sub_ln123' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 327 [1/1] (1.82ns)   --->   "%sub_ln123_1 = sub i10 %zext_ln123_1, i10 %zext_ln123" [assessment/toplevel.cpp:123]   --->   Operation 327 'sub' 'sub_ln123_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node h_start_V)   --->   "%select_ln123 = select i1 %icmp_ln123, i10 %sub_ln123, i10 %sub_ln123_1" [assessment/toplevel.cpp:123]   --->   Operation 328 'select' 'select_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node h_start_V)   --->   "%sext_ln123 = sext i10 %select_ln123" [assessment/toplevel.cpp:123]   --->   Operation 329 'sext' 'sext_ln123' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 330 [1/1] (1.66ns)   --->   "%icmp_ln123_1 = icmp_ugt  i9 %start_y_V, i9 %goal_y_V" [assessment/toplevel.cpp:123]   --->   Operation 330 'icmp' 'icmp_ln123_1' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln123_2 = zext i9 %start_y_V" [assessment/toplevel.cpp:123]   --->   Operation 331 'zext' 'zext_ln123_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln123_3 = zext i9 %goal_y_V" [assessment/toplevel.cpp:123]   --->   Operation 332 'zext' 'zext_ln123_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 333 [1/1] (1.82ns)   --->   "%sub_ln123_2 = sub i10 %zext_ln123_2, i10 %zext_ln123_3" [assessment/toplevel.cpp:123]   --->   Operation 333 'sub' 'sub_ln123_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 334 [1/1] (1.82ns)   --->   "%sub_ln123_3 = sub i10 %zext_ln123_3, i10 %zext_ln123_2" [assessment/toplevel.cpp:123]   --->   Operation 334 'sub' 'sub_ln123_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node h_start_V)   --->   "%select_ln123_1 = select i1 %icmp_ln123_1, i10 %sub_ln123_2, i10 %sub_ln123_3" [assessment/toplevel.cpp:123]   --->   Operation 335 'select' 'select_ln123_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node h_start_V)   --->   "%sext_ln300 = sext i10 %select_ln123_1"   --->   Operation 336 'sext' 'sext_ln300' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 337 [1/1] (1.73ns) (out node of the LUT)   --->   "%h_start_V = add i11 %sext_ln300, i11 %sext_ln123"   --->   Operation 337 'add' 'h_start_V' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 338 [1/1] (2.32ns)   --->   "%store_ln267 = store i11 %h_start_V, i11 0" [assessment/toplevel.cpp:267]   --->   Operation 338 'store' 'store_ln267' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_31 : Operation 339 [1/1] (2.32ns)   --->   "%store_ln267 = store i11 0, i11 0" [assessment/toplevel.cpp:267]   --->   Operation 339 'store' 'store_ln267' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_31 : Operation 340 [1/1] (2.32ns)   --->   "%store_ln267 = store i9 %start_x_V, i9 0" [assessment/toplevel.cpp:267]   --->   Operation 340 'store' 'store_ln267' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_31 : Operation 341 [1/1] (2.32ns)   --->   "%store_ln267 = store i9 %start_y_V, i9 0" [assessment/toplevel.cpp:267]   --->   Operation 341 'store' 'store_ln267' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_31 : Operation 342 [1/1] (2.18ns)   --->   "%store_ln268 = store i16 1, i16 %open_set_size" [assessment/toplevel.cpp:268]   --->   Operation 342 'store' 'store_ln268' <Predicate = true> <Delay = 2.18>
ST_31 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln342 = br i1 %icmp_ln342, void %.lr.ph624.preheader, void %.loopexit.loopexit74" [assessment/toplevel.cpp:342]   --->   Operation 343 'br' 'br_ln342' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 344 [1/1] (1.58ns)   --->   "%br_ln342 = br void %.lr.ph624" [assessment/toplevel.cpp:342]   --->   Operation 344 'br' 'br_ln342' <Predicate = (!icmp_ln342)> <Delay = 1.58>
ST_31 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 345 'br' 'br_ln0' <Predicate = (icmp_ln342)> <Delay = 0.00>

State 32 <SV = 21> <Delay = 4.61>
ST_32 : Operation 346 [1/1] (0.00ns)   --->   "%error_flag_1 = phi i32 %error_flag_9, void %._crit_edge78, i32 0, void %.lr.ph624.preheader"   --->   Operation 346 'phi' 'error_flag_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 347 [1/1] (0.00ns)   --->   "%iteration = phi i18 %iteration_1, void %._crit_edge78, i18 0, void %.lr.ph624.preheader"   --->   Operation 347 'phi' 'iteration' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 348 [1/1] (2.43ns)   --->   "%icmp_ln342_1 = icmp_ult  i18 %iteration, i18 %iteration_limit" [assessment/toplevel.cpp:342]   --->   Operation 348 'icmp' 'icmp_ln342_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 349 [1/1] (2.13ns)   --->   "%iteration_1 = add i18 %iteration, i18 1" [assessment/toplevel.cpp:342]   --->   Operation 349 'add' 'iteration_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln342 = br i1 %icmp_ln342_1, void %.loopexit.loopexit, void %.split31" [assessment/toplevel.cpp:342]   --->   Operation 350 'br' 'br_ln342' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 351 [1/1] (0.00ns)   --->   "%specpipeline_ln341 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [assessment/toplevel.cpp:341]   --->   Operation 351 'specpipeline' 'specpipeline_ln341' <Predicate = (icmp_ln342_1)> <Delay = 0.00>
ST_32 : Operation 352 [1/1] (0.00ns)   --->   "%specloopname_ln341 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [assessment/toplevel.cpp:341]   --->   Operation 352 'specloopname' 'specloopname_ln341' <Predicate = (icmp_ln342_1)> <Delay = 0.00>
ST_32 : Operation 353 [1/1] (0.00ns)   --->   "%open_set_size_load = load i16 %open_set_size" [assessment/toplevel.cpp:345]   --->   Operation 353 'load' 'open_set_size_load' <Predicate = (icmp_ln342_1)> <Delay = 0.00>
ST_32 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln345 = trunc i16 %open_set_size_load" [assessment/toplevel.cpp:345]   --->   Operation 354 'trunc' 'trunc_ln345' <Predicate = (icmp_ln342_1)> <Delay = 0.00>
ST_32 : Operation 355 [1/1] (2.42ns)   --->   "%icmp_ln345 = icmp_eq  i16 %open_set_size_load, i16 0" [assessment/toplevel.cpp:345]   --->   Operation 355 'icmp' 'icmp_ln345' <Predicate = (icmp_ln342_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln345 = br i1 %icmp_ln345, void, void %.loopexit.loopexit" [assessment/toplevel.cpp:345]   --->   Operation 356 'br' 'br_ln345' <Predicate = (icmp_ln342_1)> <Delay = 0.00>
ST_32 : Operation 357 [2/2] (2.32ns)   --->   "%current_g_score_V = load i11 0" [assessment/toplevel.cpp:282]   --->   Operation 357 'load' 'current_g_score_V' <Predicate = (icmp_ln342_1 & !icmp_ln345)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_32 : Operation 358 [2/2] (2.32ns)   --->   "%current_x_V_4 = load i9 0" [assessment/toplevel.cpp:282]   --->   Operation 358 'load' 'current_x_V_4' <Predicate = (icmp_ln342_1 & !icmp_ln345)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_32 : Operation 359 [2/2] (2.32ns)   --->   "%current_y_V_4 = load i9 0" [assessment/toplevel.cpp:282]   --->   Operation 359 'load' 'current_y_V_4' <Predicate = (icmp_ln342_1 & !icmp_ln345)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_32 : Operation 360 [1/1] (2.07ns)   --->   "%add_ln284 = add i16 %open_set_size_load, i16 65535" [assessment/toplevel.cpp:284]   --->   Operation 360 'add' 'add_ln284' <Predicate = (icmp_ln342_1 & !icmp_ln345)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 361 [1/1] (2.18ns)   --->   "%store_ln284 = store i16 %add_ln284, i16 %open_set_size" [assessment/toplevel.cpp:284]   --->   Operation 361 'store' 'store_ln284' <Predicate = (icmp_ln342_1 & !icmp_ln345)> <Delay = 2.18>
ST_32 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %add_ln284, i32 1, i32 15" [assessment/toplevel.cpp:288]   --->   Operation 362 'partselect' 'tmp_1' <Predicate = (icmp_ln342_1 & !icmp_ln345)> <Delay = 0.00>
ST_32 : Operation 363 [1/1] (2.31ns)   --->   "%icmp_ln288 = icmp_eq  i15 %tmp_1, i15 0" [assessment/toplevel.cpp:288]   --->   Operation 363 'icmp' 'icmp_ln288' <Predicate = (icmp_ln342_1 & !icmp_ln345)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 364 'br' 'br_ln0' <Predicate = (icmp_ln345) | (!icmp_ln342_1)> <Delay = 0.00>

State 33 <SV = 22> <Delay = 3.96>
ST_33 : Operation 365 [1/2] (2.32ns)   --->   "%current_g_score_V = load i11 0" [assessment/toplevel.cpp:282]   --->   Operation 365 'load' 'current_g_score_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_33 : Operation 366 [1/2] (2.32ns)   --->   "%current_x_V_4 = load i9 0" [assessment/toplevel.cpp:282]   --->   Operation 366 'load' 'current_x_V_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_33 : Operation 367 [1/2] (2.32ns)   --->   "%current_y_V_4 = load i9 0" [assessment/toplevel.cpp:282]   --->   Operation 367 'load' 'current_y_V_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_33 : Operation 368 [1/1] (1.63ns)   --->   "%add_ln283 = add i11 %trunc_ln345, i11 2047" [assessment/toplevel.cpp:283]   --->   Operation 368 'add' 'add_ln283' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln283 = zext i11 %add_ln283" [assessment/toplevel.cpp:283]   --->   Operation 369 'zext' 'zext_ln283' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 370 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln283" [assessment/toplevel.cpp:283]   --->   Operation 370 'getelementptr' 'open_set_heap_f_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 371 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln283" [assessment/toplevel.cpp:283]   --->   Operation 371 'getelementptr' 'open_set_heap_g_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 372 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln283" [assessment/toplevel.cpp:283]   --->   Operation 372 'getelementptr' 'open_set_heap_x_V_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 373 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln283" [assessment/toplevel.cpp:283]   --->   Operation 373 'getelementptr' 'open_set_heap_y_V_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 374 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load = load i11 %open_set_heap_f_score_V_addr" [assessment/toplevel.cpp:283]   --->   Operation 374 'load' 'open_set_heap_f_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_33 : Operation 375 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load = load i11 %open_set_heap_g_score_V_addr" [assessment/toplevel.cpp:283]   --->   Operation 375 'load' 'open_set_heap_g_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_33 : Operation 376 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load = load i11 %open_set_heap_x_V_addr" [assessment/toplevel.cpp:283]   --->   Operation 376 'load' 'open_set_heap_x_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_33 : Operation 377 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load = load i11 %open_set_heap_y_V_addr" [assessment/toplevel.cpp:283]   --->   Operation 377 'load' 'open_set_heap_y_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 34 <SV = 23> <Delay = 4.64>
ST_34 : Operation 378 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load = load i11 %open_set_heap_f_score_V_addr" [assessment/toplevel.cpp:283]   --->   Operation 378 'load' 'open_set_heap_f_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_34 : Operation 379 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load = load i11 %open_set_heap_g_score_V_addr" [assessment/toplevel.cpp:283]   --->   Operation 379 'load' 'open_set_heap_g_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_34 : Operation 380 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load = load i11 %open_set_heap_x_V_addr" [assessment/toplevel.cpp:283]   --->   Operation 380 'load' 'open_set_heap_x_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_34 : Operation 381 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load = load i11 %open_set_heap_y_V_addr" [assessment/toplevel.cpp:283]   --->   Operation 381 'load' 'open_set_heap_y_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_34 : Operation 382 [1/1] (2.32ns)   --->   "%store_ln283 = store i11 %open_set_heap_f_score_V_load, i11 0" [assessment/toplevel.cpp:283]   --->   Operation 382 'store' 'store_ln283' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_34 : Operation 383 [1/1] (2.32ns)   --->   "%store_ln283 = store i11 %open_set_heap_g_score_V_load, i11 0" [assessment/toplevel.cpp:283]   --->   Operation 383 'store' 'store_ln283' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_34 : Operation 384 [1/1] (2.32ns)   --->   "%store_ln283 = store i9 %open_set_heap_x_V_load, i9 0" [assessment/toplevel.cpp:283]   --->   Operation 384 'store' 'store_ln283' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_34 : Operation 385 [1/1] (2.32ns)   --->   "%store_ln283 = store i9 %open_set_heap_y_V_load, i9 0" [assessment/toplevel.cpp:283]   --->   Operation 385 'store' 'store_ln283' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_34 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288, void, void %_Z11os_heap_popv.exit.i" [assessment/toplevel.cpp:288]   --->   Operation 386 'br' 'br_ln288' <Predicate = true> <Delay = 0.00>

State 35 <SV = 24> <Delay = 0.00>
ST_35 : Operation 387 [2/2] (0.00ns)   --->   "%call_ln289 = call void @os_sift_down, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:289]   --->   Operation 387 'call' 'call_ln289' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 25> <Delay = 2.63>
ST_36 : Operation 388 [1/2] (0.00ns)   --->   "%call_ln289 = call void @os_sift_down, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:289]   --->   Operation 388 'call' 'call_ln289' <Predicate = (!icmp_ln288)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln290 = br void %_Z11os_heap_popv.exit.i" [assessment/toplevel.cpp:290]   --->   Operation 389 'br' 'br_ln290' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_36 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i9 %current_x_V_4"   --->   Operation 390 'zext' 'zext_ln870' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 391 [1/1] (1.66ns)   --->   "%icmp_ln870 = icmp_eq  i9 %current_x_V_4, i9 %goal_x_V"   --->   Operation 391 'icmp' 'icmp_ln870' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln870_1 = zext i9 %current_y_V_4"   --->   Operation 392 'zext' 'zext_ln870_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 393 [1/1] (1.66ns)   --->   "%icmp_ln870_1 = icmp_eq  i9 %current_y_V_4, i9 %goal_y_V"   --->   Operation 393 'icmp' 'icmp_ln870_1' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 394 [1/1] (0.97ns)   --->   "%and_ln350 = and i1 %icmp_ln870, i1 %icmp_ln870_1" [assessment/toplevel.cpp:350]   --->   Operation 394 'and' 'and_ln350' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %and_ln350, void, void %_Z6a_star5CoordS_.exit" [assessment/toplevel.cpp:350]   --->   Operation 395 'br' 'br_ln350' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 396 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln83 = mul i18 %zext_ln338, i18 %zext_ln870_1" [assessment/toplevel.cpp:83]   --->   Operation 396 'mul' 'mul_ln83' <Predicate = (!and_ln350)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 26> <Delay = 2.15>
ST_37 : Operation 397 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln83 = mul i18 %zext_ln338, i18 %zext_ln870_1" [assessment/toplevel.cpp:83]   --->   Operation 397 'mul' 'mul_ln83' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 27> <Delay = 2.15>
ST_38 : Operation 398 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln83 = mul i18 %zext_ln338, i18 %zext_ln870_1" [assessment/toplevel.cpp:83]   --->   Operation 398 'mul' 'mul_ln83' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 28> <Delay = 0.00>
ST_39 : Operation 399 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln83 = mul i18 %zext_ln338, i18 %zext_ln870_1" [assessment/toplevel.cpp:83]   --->   Operation 399 'mul' 'mul_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 29> <Delay = 5.39>
ST_40 : Operation 400 [1/1] (2.13ns)   --->   "%idx = add i18 %mul_ln83, i18 %zext_ln870" [assessment/toplevel.cpp:83]   --->   Operation 400 'add' 'idx' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 401 [1/1] (0.00ns)   --->   "%word = partselect i15 @_ssdm_op_PartSelect.i15.i18.i32.i32, i18 %idx, i32 3, i32 17" [assessment/toplevel.cpp:84]   --->   Operation 401 'partselect' 'word' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i15 %word" [assessment/toplevel.cpp:86]   --->   Operation 402 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 403 [1/1] (0.00ns)   --->   "%grid_info_addr_1 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln86" [assessment/toplevel.cpp:86]   --->   Operation 403 'getelementptr' 'grid_info_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 404 [2/2] (3.25ns)   --->   "%grid_info_load = load i15 %grid_info_addr_1" [assessment/toplevel.cpp:86]   --->   Operation 404 'load' 'grid_info_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>

State 41 <SV = 30> <Delay = 5.92>
ST_41 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node or_ln86)   --->   "%trunc_ln85 = trunc i18 %idx" [assessment/toplevel.cpp:85]   --->   Operation 405 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node or_ln86)   --->   "%offset = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln85, i2 0" [assessment/toplevel.cpp:85]   --->   Operation 406 'bitconcatenate' 'offset' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node or_ln86)   --->   "%zext_ln85 = zext i5 %offset" [assessment/toplevel.cpp:85]   --->   Operation 407 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node or_ln86)   --->   "%shl_ln86 = shl i32 1, i32 %zext_ln85" [assessment/toplevel.cpp:86]   --->   Operation 408 'shl' 'shl_ln86' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 409 [1/2] (3.25ns)   --->   "%grid_info_load = load i15 %grid_info_addr_1" [assessment/toplevel.cpp:86]   --->   Operation 409 'load' 'grid_info_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_41 : Operation 410 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln86 = or i32 %grid_info_load, i32 %shl_ln86" [assessment/toplevel.cpp:86]   --->   Operation 410 'or' 'or_ln86' <Predicate = true> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 31> <Delay = 6.04>
ST_42 : Operation 411 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %or_ln86, i15 %grid_info_addr_1" [assessment/toplevel.cpp:86]   --->   Operation 411 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_42 : Operation 412 [1/1] (1.66ns)   --->   "%cmp_i_i239_i = icmp_eq  i9 %current_x_V_4, i9 0" [assessment/toplevel.cpp:282]   --->   Operation 412 'icmp' 'cmp_i_i239_i' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 413 [1/1] (1.66ns)   --->   "%cmp_i_i233_i = icmp_eq  i9 %current_y_V_4, i9 0" [assessment/toplevel.cpp:282]   --->   Operation 413 'icmp' 'cmp_i_i233_i' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 414 [1/1] (1.63ns)   --->   "%n_g_score_V = add i11 %current_g_score_V, i11 1" [assessment/toplevel.cpp:282]   --->   Operation 414 'add' 'n_g_score_V' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 415 [1/1] (1.58ns)   --->   "%br_ln367 = br i1 %cmp_i_i233_i, void, void %._crit_edge63" [assessment/toplevel.cpp:367]   --->   Operation 415 'br' 'br_ln367' <Predicate = true> <Delay = 1.58>
ST_42 : Operation 416 [1/1] (1.82ns)   --->   "%n_y_V = add i9 %current_y_V_4, i9 511"   --->   Operation 416 'add' 'n_y_V' <Predicate = (!cmp_i_i233_i)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 417 [1/1] (1.66ns)   --->   "%icmp_ln882 = icmp_ult  i9 %current_x_V_4, i9 %trunc_ln3"   --->   Operation 417 'icmp' 'icmp_ln882' <Predicate = (!cmp_i_i233_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node or_ln374)   --->   "%xor_ln882 = xor i1 %icmp_ln882, i1 1"   --->   Operation 418 'xor' 'xor_ln882' <Predicate = (!cmp_i_i233_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln882 = zext i9 %n_y_V"   --->   Operation 419 'zext' 'zext_ln882' <Predicate = (!cmp_i_i233_i)> <Delay = 0.00>
ST_42 : Operation 420 [1/1] (1.66ns)   --->   "%icmp_ln882_1 = icmp_ult  i9 %n_y_V, i9 %trunc_ln3"   --->   Operation 420 'icmp' 'icmp_ln882_1' <Predicate = (!cmp_i_i233_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln374)   --->   "%xor_ln882_1 = xor i1 %icmp_ln882_1, i1 1"   --->   Operation 421 'xor' 'xor_ln882_1' <Predicate = (!cmp_i_i233_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 422 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln374 = or i1 %xor_ln882, i1 %xor_ln882_1" [assessment/toplevel.cpp:374]   --->   Operation 422 'or' 'or_ln374' <Predicate = (!cmp_i_i233_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 423 [1/1] (1.58ns)   --->   "%br_ln374 = br i1 %or_ln374, void, void %._crit_edge63" [assessment/toplevel.cpp:374]   --->   Operation 423 'br' 'br_ln374' <Predicate = (!cmp_i_i233_i)> <Delay = 1.58>
ST_42 : Operation 424 [3/3] (1.05ns) (grouped into DSP with root node idx_1)   --->   "%mul_ln67 = mul i18 %zext_ln338, i18 %zext_ln882" [assessment/toplevel.cpp:67]   --->   Operation 424 'mul' 'mul_ln67' <Predicate = (!cmp_i_i233_i & !or_ln374)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 32> <Delay = 1.05>
ST_43 : Operation 425 [2/3] (1.05ns) (grouped into DSP with root node idx_1)   --->   "%mul_ln67 = mul i18 %zext_ln338, i18 %zext_ln882" [assessment/toplevel.cpp:67]   --->   Operation 425 'mul' 'mul_ln67' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 33> <Delay = 2.10>
ST_44 : Operation 426 [1/3] (0.00ns) (grouped into DSP with root node idx_1)   --->   "%mul_ln67 = mul i18 %zext_ln338, i18 %zext_ln882" [assessment/toplevel.cpp:67]   --->   Operation 426 'mul' 'mul_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 427 [2/2] (2.10ns) (root node of the DSP)   --->   "%idx_1 = add i18 %mul_ln67, i18 %zext_ln870" [assessment/toplevel.cpp:67]   --->   Operation 427 'add' 'idx_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 34> <Delay = 2.10>
ST_45 : Operation 428 [1/2] (2.10ns) (root node of the DSP)   --->   "%idx_1 = add i18 %mul_ln67, i18 %zext_ln870" [assessment/toplevel.cpp:67]   --->   Operation 428 'add' 'idx_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 429 [1/1] (0.00ns)   --->   "%bit = trunc i18 %idx_1" [assessment/toplevel.cpp:67]   --->   Operation 429 'trunc' 'bit' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_1, i32 5, i32 17" [assessment/toplevel.cpp:68]   --->   Operation 430 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>

State 46 <SV = 35> <Delay = 4.93>
ST_46 : Operation 431 [1/1] (1.67ns)   --->   "%add_ln70 = add i13 %trunc_ln7, i13 18" [assessment/toplevel.cpp:70]   --->   Operation 431 'add' 'add_ln70' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i13 %add_ln70" [assessment/toplevel.cpp:70]   --->   Operation 432 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 433 [1/1] (0.00ns)   --->   "%local_ram_addr_2 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln70" [assessment/toplevel.cpp:70]   --->   Operation 433 'getelementptr' 'local_ram_addr_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 434 [2/2] (3.25ns)   --->   "%local_ram_load_2 = load i14 %local_ram_addr_2" [assessment/toplevel.cpp:70]   --->   Operation 434 'load' 'local_ram_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8631> <RAM>

State 47 <SV = 36> <Delay = 3.25>
ST_47 : Operation 435 [1/2] (3.25ns)   --->   "%local_ram_load_2 = load i14 %local_ram_addr_2" [assessment/toplevel.cpp:70]   --->   Operation 435 'load' 'local_ram_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8631> <RAM>

State 48 <SV = 37> <Delay = 6.00>
ST_48 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i5 %bit" [assessment/toplevel.cpp:69]   --->   Operation 436 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 437 [1/1] (4.42ns)   --->   "%lshr_ln70 = lshr i32 %local_ram_load_2, i32 %zext_ln69" [assessment/toplevel.cpp:70]   --->   Operation 437 'lshr' 'lshr_ln70' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i32 %lshr_ln70" [assessment/toplevel.cpp:70]   --->   Operation 438 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 439 [1/1] (1.58ns)   --->   "%br_ln379 = br i1 %trunc_ln70, void, void %._crit_edge63" [assessment/toplevel.cpp:379]   --->   Operation 439 'br' 'br_ln379' <Predicate = true> <Delay = 1.58>
ST_48 : Operation 440 [1/1] (0.00ns)   --->   "%word_2 = partselect i15 @_ssdm_op_PartSelect.i15.i18.i32.i32, i18 %idx_1, i32 3, i32 17" [assessment/toplevel.cpp:76]   --->   Operation 440 'partselect' 'word_2' <Predicate = (!trunc_ln70)> <Delay = 0.00>
ST_48 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i18 %idx_1" [assessment/toplevel.cpp:77]   --->   Operation 441 'trunc' 'trunc_ln77' <Predicate = (!trunc_ln70)> <Delay = 0.00>
ST_48 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i15 %word_2" [assessment/toplevel.cpp:78]   --->   Operation 442 'zext' 'zext_ln78' <Predicate = (!trunc_ln70)> <Delay = 0.00>
ST_48 : Operation 443 [1/1] (0.00ns)   --->   "%grid_info_addr_2 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln78" [assessment/toplevel.cpp:78]   --->   Operation 443 'getelementptr' 'grid_info_addr_2' <Predicate = (!trunc_ln70)> <Delay = 0.00>
ST_48 : Operation 444 [2/2] (3.25ns)   --->   "%grid_info_load_1 = load i15 %grid_info_addr_2" [assessment/toplevel.cpp:78]   --->   Operation 444 'load' 'grid_info_load_1' <Predicate = (!trunc_ln70)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>

State 49 <SV = 38> <Delay = 3.25>
ST_49 : Operation 445 [1/2] (3.25ns)   --->   "%grid_info_load_1 = load i15 %grid_info_addr_2" [assessment/toplevel.cpp:78]   --->   Operation 445 'load' 'grid_info_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>

State 50 <SV = 39> <Delay = 6.26>
ST_50 : Operation 446 [1/1] (0.00ns)   --->   "%offset_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln77, i2 0" [assessment/toplevel.cpp:77]   --->   Operation 446 'bitconcatenate' 'offset_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i5 %offset_1" [assessment/toplevel.cpp:77]   --->   Operation 447 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 448 [1/1] (4.42ns)   --->   "%lshr_ln78 = lshr i32 %grid_info_load_1, i32 %zext_ln77" [assessment/toplevel.cpp:78]   --->   Operation 448 'lshr' 'lshr_ln78' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i32 %lshr_ln78" [assessment/toplevel.cpp:78]   --->   Operation 449 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 450 [1/1] (1.58ns)   --->   "%br_ln384 = br i1 %trunc_ln78, void %_Z7abs_subtt.exit17.i131.i, void %._crit_edge63" [assessment/toplevel.cpp:384]   --->   Operation 450 'br' 'br_ln384' <Predicate = true> <Delay = 1.58>
ST_50 : Operation 451 [1/1] (1.66ns)   --->   "%icmp_ln123_2 = icmp_ugt  i9 %current_x_V_4, i9 %goal_x_V" [assessment/toplevel.cpp:123]   --->   Operation 451 'icmp' 'icmp_ln123_2' <Predicate = (!trunc_ln78)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln123_4 = zext i9 %current_x_V_4" [assessment/toplevel.cpp:123]   --->   Operation 452 'zext' 'zext_ln123_4' <Predicate = (!trunc_ln78)> <Delay = 0.00>
ST_50 : Operation 453 [1/1] (1.82ns)   --->   "%sub_ln123_4 = sub i10 %zext_ln123_4, i10 %zext_ln123_1" [assessment/toplevel.cpp:123]   --->   Operation 453 'sub' 'sub_ln123_4' <Predicate = (!trunc_ln78)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 454 [1/1] (1.82ns)   --->   "%sub_ln123_5 = sub i10 %zext_ln123_1, i10 %zext_ln123_4" [assessment/toplevel.cpp:123]   --->   Operation 454 'sub' 'sub_ln123_5' <Predicate = (!trunc_ln78)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 455 [1/1] (0.68ns)   --->   "%select_ln123_2 = select i1 %icmp_ln123_2, i10 %sub_ln123_4, i10 %sub_ln123_5" [assessment/toplevel.cpp:123]   --->   Operation 455 'select' 'select_ln123_2' <Predicate = (!trunc_ln78)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln123_1 = sext i10 %select_ln123_2" [assessment/toplevel.cpp:123]   --->   Operation 456 'sext' 'sext_ln123_1' <Predicate = (!trunc_ln78)> <Delay = 0.00>
ST_50 : Operation 457 [1/1] (1.66ns)   --->   "%icmp_ln123_3 = icmp_ugt  i9 %n_y_V, i9 %goal_y_V" [assessment/toplevel.cpp:123]   --->   Operation 457 'icmp' 'icmp_ln123_3' <Predicate = (!trunc_ln78)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln123_5 = zext i9 %n_y_V" [assessment/toplevel.cpp:123]   --->   Operation 458 'zext' 'zext_ln123_5' <Predicate = (!trunc_ln78)> <Delay = 0.00>
ST_50 : Operation 459 [1/1] (1.82ns)   --->   "%sub_ln123_6 = sub i10 %zext_ln123_5, i10 %zext_ln123_3" [assessment/toplevel.cpp:123]   --->   Operation 459 'sub' 'sub_ln123_6' <Predicate = (!trunc_ln78)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 460 [1/1] (1.82ns)   --->   "%sub_ln123_7 = sub i10 %zext_ln123_3, i10 %zext_ln123_5" [assessment/toplevel.cpp:123]   --->   Operation 460 'sub' 'sub_ln123_7' <Predicate = (!trunc_ln78)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 461 [1/1] (0.68ns)   --->   "%select_ln123_3 = select i1 %icmp_ln123_3, i10 %sub_ln123_6, i10 %sub_ln123_7" [assessment/toplevel.cpp:123]   --->   Operation 461 'select' 'select_ln123_3' <Predicate = (!trunc_ln78)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln391 = sext i10 %select_ln123_3" [assessment/toplevel.cpp:391]   --->   Operation 462 'sext' 'sext_ln391' <Predicate = (!trunc_ln78)> <Delay = 0.00>
ST_50 : Operation 463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208 = add i11 %n_g_score_V, i11 %sext_ln391"   --->   Operation 463 'add' 'add_ln208' <Predicate = (!trunc_ln78)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_50 : Operation 464 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%n_f_score_V = add i11 %add_ln208, i11 %sext_ln123_1"   --->   Operation 464 'add' 'n_f_score_V' <Predicate = (!trunc_ln78)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_50 : Operation 465 [1/1] (0.00ns)   --->   "%n_open = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lshr_ln78, i32 1" [assessment/toplevel.cpp:94]   --->   Operation 465 'bitselect' 'n_open' <Predicate = (!trunc_ln78)> <Delay = 0.00>
ST_50 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln397 = br i1 %n_open, void %.critedge14, void" [assessment/toplevel.cpp:397]   --->   Operation 466 'br' 'br_ln397' <Predicate = (!trunc_ln78)> <Delay = 0.00>
ST_50 : Operation 467 [1/1] (0.00ns)   --->   "%open_set_size_load_2 = load i16 %open_set_size"   --->   Operation 467 'load' 'open_set_size_load_2' <Predicate = (!trunc_ln78 & n_open)> <Delay = 0.00>
ST_50 : Operation 468 [1/1] (2.42ns)   --->   "%icmp_ln300 = icmp_eq  i16 %open_set_size_load_2, i16 0" [assessment/toplevel.cpp:300]   --->   Operation 468 'icmp' 'icmp_ln300' <Predicate = (!trunc_ln78 & n_open)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 469 [1/1] (1.58ns)   --->   "%br_ln300 = br i1 %icmp_ln300, void %.lr.ph615.preheader, void %_Z7os_find7ap_uintILi11EES0_.exit.i" [assessment/toplevel.cpp:300]   --->   Operation 469 'br' 'br_ln300' <Predicate = (!trunc_ln78 & n_open)> <Delay = 1.58>
ST_50 : Operation 470 [1/1] (1.58ns)   --->   "%br_ln300 = br void %.lr.ph615" [assessment/toplevel.cpp:300]   --->   Operation 470 'br' 'br_ln300' <Predicate = (!trunc_ln78 & n_open & !icmp_ln300)> <Delay = 1.58>

State 51 <SV = 40> <Delay = 4.01>
ST_51 : Operation 471 [1/1] (0.00ns)   --->   "%i_7 = phi i16 %i_8, void %.split19._crit_edge, i16 0, void %.lr.ph615.preheader"   --->   Operation 471 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 472 [1/1] (2.42ns)   --->   "%icmp_ln300_1 = icmp_ult  i16 %i_7, i16 %open_set_size_load_2" [assessment/toplevel.cpp:300]   --->   Operation 472 'icmp' 'icmp_ln300_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 473 [1/1] (2.07ns)   --->   "%i_8 = add i16 %i_7, i16 1" [assessment/toplevel.cpp:300]   --->   Operation 473 'add' 'i_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 474 [1/1] (1.58ns)   --->   "%br_ln300 = br i1 %icmp_ln300_1, void %_Z7os_find7ap_uintILi11EES0_.exit.i.loopexit, void %.split19" [assessment/toplevel.cpp:300]   --->   Operation 474 'br' 'br_ln300' <Predicate = true> <Delay = 1.58>
ST_51 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln302 = zext i16 %i_7" [assessment/toplevel.cpp:302]   --->   Operation 475 'zext' 'zext_ln302' <Predicate = (icmp_ln300_1)> <Delay = 0.00>
ST_51 : Operation 476 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_1 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln302"   --->   Operation 476 'getelementptr' 'open_set_heap_x_V_addr_1' <Predicate = (icmp_ln300_1)> <Delay = 0.00>
ST_51 : Operation 477 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_1 = load i11 %open_set_heap_x_V_addr_1"   --->   Operation 477 'load' 'open_set_heap_x_V_load_1' <Predicate = (icmp_ln300_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 52 <SV = 41> <Delay = 3.98>
ST_52 : Operation 478 [1/1] (0.00ns)   --->   "%speclooptripcount_ln300 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1500, i64 750" [assessment/toplevel.cpp:300]   --->   Operation 478 'speclooptripcount' 'speclooptripcount_ln300' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 479 [1/1] (0.00ns)   --->   "%specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [assessment/toplevel.cpp:300]   --->   Operation 479 'specloopname' 'specloopname_ln300' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 480 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_1 = load i11 %open_set_heap_x_V_addr_1"   --->   Operation 480 'load' 'open_set_heap_x_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_52 : Operation 481 [1/1] (1.66ns)   --->   "%icmp_ln870_2 = icmp_eq  i9 %open_set_heap_x_V_load_1, i9 %current_x_V_4"   --->   Operation 481 'icmp' 'icmp_ln870_2' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln302 = br i1 %icmp_ln870_2, void %.split19._crit_edge, void" [assessment/toplevel.cpp:302]   --->   Operation 482 'br' 'br_ln302' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 483 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_1 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln302"   --->   Operation 483 'getelementptr' 'open_set_heap_y_V_addr_1' <Predicate = (icmp_ln870_2)> <Delay = 0.00>
ST_52 : Operation 484 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_1 = load i11 %open_set_heap_y_V_addr_1"   --->   Operation 484 'load' 'open_set_heap_y_V_load_1' <Predicate = (icmp_ln870_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 53 <SV = 42> <Delay = 5.57>
ST_53 : Operation 485 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_1 = load i11 %open_set_heap_y_V_addr_1"   --->   Operation 485 'load' 'open_set_heap_y_V_load_1' <Predicate = (icmp_ln870_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_53 : Operation 486 [1/1] (1.66ns)   --->   "%icmp_ln870_3 = icmp_eq  i9 %open_set_heap_y_V_load_1, i9 %n_y_V"   --->   Operation 486 'icmp' 'icmp_ln870_3' <Predicate = (icmp_ln870_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 487 [1/1] (1.58ns)   --->   "%br_ln302 = br i1 %icmp_ln870_3, void %.split19._crit_edge, void %_Z7os_find7ap_uintILi11EES0_.exit.i.loopexit" [assessment/toplevel.cpp:302]   --->   Operation 487 'br' 'br_ln302' <Predicate = (icmp_ln870_2)> <Delay = 1.58>
ST_53 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph615"   --->   Operation 488 'br' 'br_ln0' <Predicate = (!icmp_ln870_3) | (!icmp_ln870_2)> <Delay = 0.00>

State 54 <SV = 43> <Delay = 7.27>
ST_54 : Operation 489 [1/1] (0.00ns)   --->   "%existing_idx_ph = phi i16 %open_set_size_load_2, void %.lr.ph615, i16 %i_7, void"   --->   Operation 489 'phi' 'existing_idx_ph' <Predicate = (n_open & !icmp_ln300)> <Delay = 0.00>
ST_54 : Operation 490 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z7os_find7ap_uintILi11EES0_.exit.i"   --->   Operation 490 'br' 'br_ln0' <Predicate = (n_open & !icmp_ln300)> <Delay = 1.58>
ST_54 : Operation 491 [1/1] (0.00ns)   --->   "%existing_idx = phi i16 %open_set_size_load_2, void, i16 %existing_idx_ph, void %_Z7os_find7ap_uintILi11EES0_.exit.i.loopexit" [assessment/toplevel.cpp:300]   --->   Operation 491 'phi' 'existing_idx' <Predicate = (n_open)> <Delay = 0.00>
ST_54 : Operation 492 [1/1] (2.42ns)   --->   "%icmp_ln399 = icmp_ult  i16 %existing_idx, i16 %open_set_size_load_2" [assessment/toplevel.cpp:399]   --->   Operation 492 'icmp' 'icmp_ln399' <Predicate = (n_open)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln399 = br i1 %icmp_ln399, void %.critedge14, void" [assessment/toplevel.cpp:399]   --->   Operation 493 'br' 'br_ln399' <Predicate = (n_open)> <Delay = 0.00>
ST_54 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node or_ln102)   --->   "%shl_ln102 = shl i32 2, i32 %zext_ln77" [assessment/toplevel.cpp:102]   --->   Operation 494 'shl' 'shl_ln102' <Predicate = (!icmp_ln399) | (!n_open)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 495 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln102 = or i32 %grid_info_load_1, i32 %shl_ln102" [assessment/toplevel.cpp:102]   --->   Operation 495 'or' 'or_ln102' <Predicate = (!icmp_ln399) | (!n_open)> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 496 [1/1] (3.25ns)   --->   "%store_ln102 = store i32 %or_ln102, i15 %grid_info_addr_2" [assessment/toplevel.cpp:102]   --->   Operation 496 'store' 'store_ln102' <Predicate = (!icmp_ln399) | (!n_open)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_54 : Operation 497 [1/1] (0.00ns)   --->   "%open_set_size_load_3 = load i16 %open_set_size" [assessment/toplevel.cpp:260]   --->   Operation 497 'load' 'open_set_size_load_3' <Predicate = (!icmp_ln399) | (!n_open)> <Delay = 0.00>
ST_54 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i16 %open_set_size_load_3" [assessment/toplevel.cpp:260]   --->   Operation 498 'trunc' 'trunc_ln260' <Predicate = (!icmp_ln399) | (!n_open)> <Delay = 0.00>
ST_54 : Operation 499 [1/1] (2.42ns)   --->   "%icmp_ln260 = icmp_ugt  i16 %open_set_size_load_3, i16 1499" [assessment/toplevel.cpp:260]   --->   Operation 499 'icmp' 'icmp_ln260' <Predicate = (!icmp_ln399) | (!n_open)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %icmp_ln260, void, void" [assessment/toplevel.cpp:260]   --->   Operation 500 'br' 'br_ln260' <Predicate = (!icmp_ln399) | (!n_open)> <Delay = 0.00>
ST_54 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i16 %open_set_size_load_3" [assessment/toplevel.cpp:267]   --->   Operation 501 'zext' 'zext_ln267' <Predicate = (!icmp_ln399 & !icmp_ln260) | (!n_open & !icmp_ln260)> <Delay = 0.00>
ST_54 : Operation 502 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_3 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln267" [assessment/toplevel.cpp:267]   --->   Operation 502 'getelementptr' 'open_set_heap_f_score_V_addr_3' <Predicate = (!icmp_ln399 & !icmp_ln260) | (!n_open & !icmp_ln260)> <Delay = 0.00>
ST_54 : Operation 503 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_3 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln267" [assessment/toplevel.cpp:267]   --->   Operation 503 'getelementptr' 'open_set_heap_g_score_V_addr_3' <Predicate = (!icmp_ln399 & !icmp_ln260) | (!n_open & !icmp_ln260)> <Delay = 0.00>
ST_54 : Operation 504 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_3 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln267" [assessment/toplevel.cpp:267]   --->   Operation 504 'getelementptr' 'open_set_heap_x_V_addr_3' <Predicate = (!icmp_ln399 & !icmp_ln260) | (!n_open & !icmp_ln260)> <Delay = 0.00>
ST_54 : Operation 505 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_3 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln267" [assessment/toplevel.cpp:267]   --->   Operation 505 'getelementptr' 'open_set_heap_y_V_addr_3' <Predicate = (!icmp_ln399 & !icmp_ln260) | (!n_open & !icmp_ln260)> <Delay = 0.00>
ST_54 : Operation 506 [1/1] (2.32ns)   --->   "%store_ln267 = store i11 %n_f_score_V, i11 %open_set_heap_f_score_V_addr_3" [assessment/toplevel.cpp:267]   --->   Operation 506 'store' 'store_ln267' <Predicate = (!icmp_ln399 & !icmp_ln260) | (!n_open & !icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_54 : Operation 507 [1/1] (2.32ns)   --->   "%store_ln267 = store i11 %n_g_score_V, i11 %open_set_heap_g_score_V_addr_3" [assessment/toplevel.cpp:267]   --->   Operation 507 'store' 'store_ln267' <Predicate = (!icmp_ln399 & !icmp_ln260) | (!n_open & !icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_54 : Operation 508 [1/1] (2.32ns)   --->   "%store_ln267 = store i9 %current_x_V_4, i11 %open_set_heap_x_V_addr_3" [assessment/toplevel.cpp:267]   --->   Operation 508 'store' 'store_ln267' <Predicate = (!icmp_ln399 & !icmp_ln260) | (!n_open & !icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_54 : Operation 509 [1/1] (2.32ns)   --->   "%store_ln267 = store i9 %n_y_V, i11 %open_set_heap_y_V_addr_3" [assessment/toplevel.cpp:267]   --->   Operation 509 'store' 'store_ln267' <Predicate = (!icmp_ln399 & !icmp_ln260) | (!n_open & !icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_54 : Operation 510 [1/1] (2.07ns)   --->   "%add_ln268 = add i16 %open_set_size_load_3, i16 1" [assessment/toplevel.cpp:268]   --->   Operation 510 'add' 'add_ln268' <Predicate = (!icmp_ln399 & !icmp_ln260) | (!n_open & !icmp_ln260)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 511 [1/1] (2.18ns)   --->   "%store_ln268 = store i16 %add_ln268, i16 %open_set_size" [assessment/toplevel.cpp:268]   --->   Operation 511 'store' 'store_ln268' <Predicate = (!icmp_ln399 & !icmp_ln260) | (!n_open & !icmp_ln260)> <Delay = 2.18>
ST_54 : Operation 512 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 512 'br' 'br_ln0' <Predicate = (!icmp_ln399 & !icmp_ln260) | (!n_open & !icmp_ln260)> <Delay = 1.58>
ST_54 : Operation 513 [1/1] (1.63ns)   --->   "%add_ln261 = add i11 %trunc_ln260, i11 2047" [assessment/toplevel.cpp:261]   --->   Operation 513 'add' 'add_ln261' <Predicate = (!icmp_ln399 & icmp_ln260) | (!n_open & icmp_ln260)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i11 %add_ln261" [assessment/toplevel.cpp:261]   --->   Operation 514 'zext' 'zext_ln261' <Predicate = (!icmp_ln399 & icmp_ln260) | (!n_open & icmp_ln260)> <Delay = 0.00>
ST_54 : Operation 515 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_2 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln261" [assessment/toplevel.cpp:261]   --->   Operation 515 'getelementptr' 'open_set_heap_f_score_V_addr_2' <Predicate = (!icmp_ln399 & icmp_ln260) | (!n_open & icmp_ln260)> <Delay = 0.00>
ST_54 : Operation 516 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_2 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln261" [assessment/toplevel.cpp:261]   --->   Operation 516 'getelementptr' 'open_set_heap_g_score_V_addr_2' <Predicate = (!icmp_ln399 & icmp_ln260) | (!n_open & icmp_ln260)> <Delay = 0.00>
ST_54 : Operation 517 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_2 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln261" [assessment/toplevel.cpp:261]   --->   Operation 517 'getelementptr' 'open_set_heap_x_V_addr_2' <Predicate = (!icmp_ln399 & icmp_ln260) | (!n_open & icmp_ln260)> <Delay = 0.00>
ST_54 : Operation 518 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_2 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln261" [assessment/toplevel.cpp:261]   --->   Operation 518 'getelementptr' 'open_set_heap_y_V_addr_2' <Predicate = (!icmp_ln399 & icmp_ln260) | (!n_open & icmp_ln260)> <Delay = 0.00>
ST_54 : Operation 519 [1/1] (2.32ns)   --->   "%store_ln261 = store i11 %n_f_score_V, i11 %open_set_heap_f_score_V_addr_2" [assessment/toplevel.cpp:261]   --->   Operation 519 'store' 'store_ln261' <Predicate = (!icmp_ln399 & icmp_ln260) | (!n_open & icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_54 : Operation 520 [1/1] (2.32ns)   --->   "%store_ln261 = store i11 %n_g_score_V, i11 %open_set_heap_g_score_V_addr_2" [assessment/toplevel.cpp:261]   --->   Operation 520 'store' 'store_ln261' <Predicate = (!icmp_ln399 & icmp_ln260) | (!n_open & icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_54 : Operation 521 [1/1] (2.32ns)   --->   "%store_ln261 = store i9 %current_x_V_4, i11 %open_set_heap_x_V_addr_2" [assessment/toplevel.cpp:261]   --->   Operation 521 'store' 'store_ln261' <Predicate = (!icmp_ln399 & icmp_ln260) | (!n_open & icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_54 : Operation 522 [1/1] (2.32ns)   --->   "%store_ln261 = store i9 %n_y_V, i11 %open_set_heap_y_V_addr_2" [assessment/toplevel.cpp:261]   --->   Operation 522 'store' 'store_ln261' <Predicate = (!icmp_ln399 & icmp_ln260) | (!n_open & icmp_ln260)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_54 : Operation 523 [1/1] (1.58ns)   --->   "%br_ln263 = br void" [assessment/toplevel.cpp:263]   --->   Operation 523 'br' 'br_ln263' <Predicate = (!icmp_ln399 & icmp_ln260) | (!n_open & icmp_ln260)> <Delay = 1.58>
ST_54 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i16 %existing_idx" [assessment/toplevel.cpp:402]   --->   Operation 524 'zext' 'zext_ln402' <Predicate = (n_open & icmp_ln399)> <Delay = 0.00>
ST_54 : Operation 525 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_1 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln402"   --->   Operation 525 'getelementptr' 'open_set_heap_f_score_V_addr_1' <Predicate = (n_open & icmp_ln399)> <Delay = 0.00>
ST_54 : Operation 526 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_1 = load i11 %open_set_heap_f_score_V_addr_1"   --->   Operation 526 'load' 'open_set_heap_f_score_V_load_1' <Predicate = (n_open & icmp_ln399)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 55 <SV = 44> <Delay = 2.31>
ST_55 : Operation 527 [1/1] (0.00ns)   --->   "%error_flag_2 = phi i32 20000, void, i32 %error_flag_1, void"   --->   Operation 527 'phi' 'error_flag_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 528 [1/1] (0.00ns)   --->   "%empty_35 = phi i16 %open_set_size_load_3, void, i16 %add_ln268, void" [assessment/toplevel.cpp:260]   --->   Operation 528 'phi' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %empty_35, i32 1, i32 15" [assessment/toplevel.cpp:273]   --->   Operation 529 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 530 [1/1] (2.31ns)   --->   "%icmp_ln273 = icmp_eq  i15 %tmp_3, i15 0" [assessment/toplevel.cpp:273]   --->   Operation 530 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273, void, void %_Z12os_heap_push6ASNode.exit.i" [assessment/toplevel.cpp:273]   --->   Operation 531 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 56 <SV = 45> <Delay = 6.70>
ST_56 : Operation 532 [1/1] (2.07ns)   --->   "%add_ln274 = add i16 %empty_35, i16 65535" [assessment/toplevel.cpp:274]   --->   Operation 532 'add' 'add_ln274' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 533 [2/2] (4.62ns)   --->   "%call_ln274 = call void @os_sift_up, i16 %add_ln274, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:274]   --->   Operation 533 'call' 'call_ln274' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 46> <Delay = 4.29>
ST_57 : Operation 534 [1/2] (0.00ns)   --->   "%call_ln274 = call void @os_sift_up, i16 %add_ln274, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:274]   --->   Operation 534 'call' 'call_ln274' <Predicate = (!cmp_i_i233_i & !or_ln374 & !trunc_ln70 & !trunc_ln78 & !icmp_ln399 & !icmp_ln273) | (!cmp_i_i233_i & !or_ln374 & !trunc_ln70 & !trunc_ln78 & !n_open & !icmp_ln273)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln275 = br void %_Z12os_heap_push6ASNode.exit.i" [assessment/toplevel.cpp:275]   --->   Operation 535 'br' 'br_ln275' <Predicate = (!cmp_i_i233_i & !or_ln374 & !trunc_ln70 & !trunc_ln78 & !icmp_ln399 & !icmp_ln273) | (!cmp_i_i233_i & !or_ln374 & !trunc_ln70 & !trunc_ln78 & !n_open & !icmp_ln273)> <Delay = 0.00>
ST_57 : Operation 536 [1/1] (2.47ns)   --->   "%icmp_ln428 = icmp_eq  i32 %error_flag_2, i32 0" [assessment/toplevel.cpp:428]   --->   Operation 536 'icmp' 'icmp_ln428' <Predicate = (!cmp_i_i233_i & !or_ln374 & !trunc_ln70 & !trunc_ln78 & !icmp_ln399) | (!cmp_i_i233_i & !or_ln374 & !trunc_ln70 & !trunc_ln78 & !n_open)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 537 [1/1] (1.82ns)   --->   "%br_ln428 = br i1 %icmp_ln428, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %._crit_edge63" [assessment/toplevel.cpp:428]   --->   Operation 537 'br' 'br_ln428' <Predicate = (!cmp_i_i233_i & !or_ln374 & !trunc_ln70 & !trunc_ln78 & !icmp_ln399) | (!cmp_i_i233_i & !or_ln374 & !trunc_ln70 & !trunc_ln78 & !n_open)> <Delay = 1.82>
ST_57 : Operation 538 [1/2] (0.00ns)   --->   "%call_ln409 = call void @os_sift_up, i16 %existing_idx, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:409]   --->   Operation 538 'call' 'call_ln409' <Predicate = (!cmp_i_i233_i & !or_ln374 & !trunc_ln70 & !trunc_ln78 & n_open & icmp_ln399 & icmp_ln878)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln410 = br void %._crit_edge68" [assessment/toplevel.cpp:410]   --->   Operation 539 'br' 'br_ln410' <Predicate = (!cmp_i_i233_i & !or_ln374 & !trunc_ln70 & !trunc_ln78 & n_open & icmp_ln399 & icmp_ln878)> <Delay = 0.00>
ST_57 : Operation 540 [1/1] (1.58ns)   --->   "%br_ln421 = br void %._crit_edge63" [assessment/toplevel.cpp:421]   --->   Operation 540 'br' 'br_ln421' <Predicate = (!cmp_i_i233_i & !or_ln374 & !trunc_ln70 & !trunc_ln78 & n_open & icmp_ln399)> <Delay = 1.58>
ST_57 : Operation 541 [1/1] (0.00ns)   --->   "%error_flag_3 = phi i32 %error_flag_1, void, i32 %error_flag_1, void, i32 %error_flag_2, void %_Z12os_heap_push6ASNode.exit.i, i32 %error_flag_1, void %._crit_edge68, i32 %error_flag_1, void, i32 %error_flag_1, void"   --->   Operation 541 'phi' 'error_flag_3' <Predicate = (icmp_ln428) | (n_open & icmp_ln399) | (trunc_ln78) | (trunc_ln70) | (or_ln374) | (cmp_i_i233_i)> <Delay = 0.00>
ST_57 : Operation 542 [1/1] (1.58ns)   --->   "%br_ln367 = br i1 %cmp_i_i239_i, void, void %.critedge" [assessment/toplevel.cpp:367]   --->   Operation 542 'br' 'br_ln367' <Predicate = (icmp_ln428) | (n_open & icmp_ln399) | (trunc_ln78) | (trunc_ln70) | (or_ln374) | (cmp_i_i233_i)> <Delay = 1.58>
ST_57 : Operation 543 [1/1] (1.82ns)   --->   "%n_x_V = add i9 %current_x_V_4, i9 511"   --->   Operation 543 'add' 'n_x_V' <Predicate = (icmp_ln428 & !cmp_i_i239_i) | (n_open & icmp_ln399 & !cmp_i_i239_i) | (trunc_ln78 & !cmp_i_i239_i) | (trunc_ln70 & !cmp_i_i239_i) | (or_ln374 & !cmp_i_i239_i) | (cmp_i_i233_i & !cmp_i_i239_i)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 44> <Delay = 6.52>
ST_58 : Operation 544 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_1 = load i11 %open_set_heap_f_score_V_addr_1"   --->   Operation 544 'load' 'open_set_heap_f_score_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_58 : Operation 545 [1/1] (1.88ns)   --->   "%icmp_ln878 = icmp_ult  i11 %n_f_score_V, i11 %open_set_heap_f_score_V_load_1"   --->   Operation 545 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln402 = br i1 %icmp_ln878, void %._crit_edge68, void" [assessment/toplevel.cpp:402]   --->   Operation 546 'br' 'br_ln402' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 547 [1/1] (2.32ns)   --->   "%store_ln406 = store i11 %n_f_score_V, i11 %open_set_heap_f_score_V_addr_1" [assessment/toplevel.cpp:406]   --->   Operation 547 'store' 'store_ln406' <Predicate = (icmp_ln878)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_58 : Operation 548 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_1 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln402" [assessment/toplevel.cpp:407]   --->   Operation 548 'getelementptr' 'open_set_heap_g_score_V_addr_1' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_58 : Operation 549 [1/1] (2.32ns)   --->   "%store_ln407 = store i11 %n_g_score_V, i11 %open_set_heap_g_score_V_addr_1" [assessment/toplevel.cpp:407]   --->   Operation 549 'store' 'store_ln407' <Predicate = (icmp_ln878)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 59 <SV = 45> <Delay = 4.62>
ST_59 : Operation 550 [2/2] (4.62ns)   --->   "%call_ln409 = call void @os_sift_up, i16 %existing_idx, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:409]   --->   Operation 550 'call' 'call_ln409' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 47> <Delay = 7.06>
ST_60 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln882_1 = zext i9 %n_x_V"   --->   Operation 551 'zext' 'zext_ln882_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 552 [1/1] (1.66ns)   --->   "%icmp_ln882_2 = icmp_ult  i9 %n_x_V, i9 %trunc_ln3"   --->   Operation 552 'icmp' 'icmp_ln882_2' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node or_ln374_1)   --->   "%xor_ln882_2 = xor i1 %icmp_ln882_2, i1 1"   --->   Operation 553 'xor' 'xor_ln882_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 554 [1/1] (1.66ns)   --->   "%icmp_ln882_3 = icmp_ult  i9 %current_y_V_4, i9 %trunc_ln3"   --->   Operation 554 'icmp' 'icmp_ln882_3' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln374_1)   --->   "%xor_ln882_3 = xor i1 %icmp_ln882_3, i1 1"   --->   Operation 555 'xor' 'xor_ln882_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 556 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln374_1 = or i1 %xor_ln882_2, i1 %xor_ln882_3" [assessment/toplevel.cpp:374]   --->   Operation 556 'or' 'or_ln374_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 557 [1/1] (1.58ns)   --->   "%br_ln374 = br i1 %or_ln374_1, void, void %.critedge" [assessment/toplevel.cpp:374]   --->   Operation 557 'br' 'br_ln374' <Predicate = true> <Delay = 1.58>
ST_60 : Operation 558 [1/1] (2.13ns)   --->   "%idx_3 = add i18 %mul_ln83, i18 %zext_ln882_1" [assessment/toplevel.cpp:67]   --->   Operation 558 'add' 'idx_3' <Predicate = (!or_ln374_1)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 559 [1/1] (0.00ns)   --->   "%bit_1 = trunc i18 %idx_3" [assessment/toplevel.cpp:67]   --->   Operation 559 'trunc' 'bit_1' <Predicate = (!or_ln374_1)> <Delay = 0.00>
ST_60 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_3, i32 5, i32 17" [assessment/toplevel.cpp:68]   --->   Operation 560 'partselect' 'trunc_ln68_1' <Predicate = (!or_ln374_1)> <Delay = 0.00>
ST_60 : Operation 561 [1/1] (1.67ns)   --->   "%add_ln70_1 = add i13 %trunc_ln68_1, i13 18" [assessment/toplevel.cpp:70]   --->   Operation 561 'add' 'add_ln70_1' <Predicate = (!or_ln374_1)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i13 %add_ln70_1" [assessment/toplevel.cpp:70]   --->   Operation 562 'zext' 'zext_ln70_1' <Predicate = (!or_ln374_1)> <Delay = 0.00>
ST_60 : Operation 563 [1/1] (0.00ns)   --->   "%local_ram_addr_4 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln70_1" [assessment/toplevel.cpp:70]   --->   Operation 563 'getelementptr' 'local_ram_addr_4' <Predicate = (!or_ln374_1)> <Delay = 0.00>
ST_60 : Operation 564 [2/2] (3.25ns)   --->   "%local_ram_load_3 = load i14 %local_ram_addr_4" [assessment/toplevel.cpp:70]   --->   Operation 564 'load' 'local_ram_load_3' <Predicate = (!or_ln374_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8631> <RAM>

State 61 <SV = 48> <Delay = 3.25>
ST_61 : Operation 565 [1/2] (3.25ns)   --->   "%local_ram_load_3 = load i14 %local_ram_addr_4" [assessment/toplevel.cpp:70]   --->   Operation 565 'load' 'local_ram_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8631> <RAM>

State 62 <SV = 49> <Delay = 6.00>
ST_62 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i5 %bit_1" [assessment/toplevel.cpp:69]   --->   Operation 566 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 567 [1/1] (4.42ns)   --->   "%lshr_ln70_1 = lshr i32 %local_ram_load_3, i32 %zext_ln69_1" [assessment/toplevel.cpp:70]   --->   Operation 567 'lshr' 'lshr_ln70_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln70_1 = trunc i32 %lshr_ln70_1" [assessment/toplevel.cpp:70]   --->   Operation 568 'trunc' 'trunc_ln70_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 569 [1/1] (1.58ns)   --->   "%br_ln379 = br i1 %trunc_ln70_1, void, void %.critedge" [assessment/toplevel.cpp:379]   --->   Operation 569 'br' 'br_ln379' <Predicate = true> <Delay = 1.58>
ST_62 : Operation 570 [1/1] (0.00ns)   --->   "%word_5 = partselect i15 @_ssdm_op_PartSelect.i15.i18.i32.i32, i18 %idx_3, i32 3, i32 17" [assessment/toplevel.cpp:76]   --->   Operation 570 'partselect' 'word_5' <Predicate = (!trunc_ln70_1)> <Delay = 0.00>
ST_62 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i18 %idx_3" [assessment/toplevel.cpp:77]   --->   Operation 571 'trunc' 'trunc_ln77_1' <Predicate = (!trunc_ln70_1)> <Delay = 0.00>
ST_62 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i15 %word_5" [assessment/toplevel.cpp:78]   --->   Operation 572 'zext' 'zext_ln78_1' <Predicate = (!trunc_ln70_1)> <Delay = 0.00>
ST_62 : Operation 573 [1/1] (0.00ns)   --->   "%grid_info_addr_4 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln78_1" [assessment/toplevel.cpp:78]   --->   Operation 573 'getelementptr' 'grid_info_addr_4' <Predicate = (!trunc_ln70_1)> <Delay = 0.00>
ST_62 : Operation 574 [2/2] (3.25ns)   --->   "%grid_info_load_3 = load i15 %grid_info_addr_4" [assessment/toplevel.cpp:78]   --->   Operation 574 'load' 'grid_info_load_3' <Predicate = (!trunc_ln70_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>

State 63 <SV = 50> <Delay = 3.25>
ST_63 : Operation 575 [1/2] (3.25ns)   --->   "%grid_info_load_3 = load i15 %grid_info_addr_4" [assessment/toplevel.cpp:78]   --->   Operation 575 'load' 'grid_info_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>

State 64 <SV = 51> <Delay = 6.26>
ST_64 : Operation 576 [1/1] (0.00ns)   --->   "%offset_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln77_1, i2 0" [assessment/toplevel.cpp:77]   --->   Operation 576 'bitconcatenate' 'offset_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i5 %offset_3" [assessment/toplevel.cpp:77]   --->   Operation 577 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 578 [1/1] (4.42ns)   --->   "%lshr_ln78_1 = lshr i32 %grid_info_load_3, i32 %zext_ln77_1" [assessment/toplevel.cpp:78]   --->   Operation 578 'lshr' 'lshr_ln78_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i32 %lshr_ln78_1" [assessment/toplevel.cpp:78]   --->   Operation 579 'trunc' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 580 [1/1] (1.58ns)   --->   "%br_ln384 = br i1 %trunc_ln78_1, void %_Z7abs_subtt.exit17.i131.i.1, void %.critedge" [assessment/toplevel.cpp:384]   --->   Operation 580 'br' 'br_ln384' <Predicate = true> <Delay = 1.58>
ST_64 : Operation 581 [1/1] (1.66ns)   --->   "%icmp_ln123_4 = icmp_ugt  i9 %n_x_V, i9 %goal_x_V" [assessment/toplevel.cpp:123]   --->   Operation 581 'icmp' 'icmp_ln123_4' <Predicate = (!trunc_ln78_1)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln123_6 = zext i9 %n_x_V" [assessment/toplevel.cpp:123]   --->   Operation 582 'zext' 'zext_ln123_6' <Predicate = (!trunc_ln78_1)> <Delay = 0.00>
ST_64 : Operation 583 [1/1] (1.82ns)   --->   "%sub_ln123_8 = sub i10 %zext_ln123_6, i10 %zext_ln123_1" [assessment/toplevel.cpp:123]   --->   Operation 583 'sub' 'sub_ln123_8' <Predicate = (!trunc_ln78_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 584 [1/1] (1.82ns)   --->   "%sub_ln123_9 = sub i10 %zext_ln123_1, i10 %zext_ln123_6" [assessment/toplevel.cpp:123]   --->   Operation 584 'sub' 'sub_ln123_9' <Predicate = (!trunc_ln78_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 585 [1/1] (0.68ns)   --->   "%select_ln123_4 = select i1 %icmp_ln123_4, i10 %sub_ln123_8, i10 %sub_ln123_9" [assessment/toplevel.cpp:123]   --->   Operation 585 'select' 'select_ln123_4' <Predicate = (!trunc_ln78_1)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln123_2 = sext i10 %select_ln123_4" [assessment/toplevel.cpp:123]   --->   Operation 586 'sext' 'sext_ln123_2' <Predicate = (!trunc_ln78_1)> <Delay = 0.00>
ST_64 : Operation 587 [1/1] (1.66ns)   --->   "%icmp_ln123_5 = icmp_ugt  i9 %current_y_V_4, i9 %goal_y_V" [assessment/toplevel.cpp:123]   --->   Operation 587 'icmp' 'icmp_ln123_5' <Predicate = (!trunc_ln78_1)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln123_7 = zext i9 %current_y_V_4" [assessment/toplevel.cpp:123]   --->   Operation 588 'zext' 'zext_ln123_7' <Predicate = (!trunc_ln78_1)> <Delay = 0.00>
ST_64 : Operation 589 [1/1] (1.82ns)   --->   "%sub_ln123_10 = sub i10 %zext_ln123_7, i10 %zext_ln123_3" [assessment/toplevel.cpp:123]   --->   Operation 589 'sub' 'sub_ln123_10' <Predicate = (!trunc_ln78_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 590 [1/1] (1.82ns)   --->   "%sub_ln123_11 = sub i10 %zext_ln123_3, i10 %zext_ln123_7" [assessment/toplevel.cpp:123]   --->   Operation 590 'sub' 'sub_ln123_11' <Predicate = (!trunc_ln78_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 591 [1/1] (0.68ns)   --->   "%select_ln123_5 = select i1 %icmp_ln123_5, i10 %sub_ln123_10, i10 %sub_ln123_11" [assessment/toplevel.cpp:123]   --->   Operation 591 'select' 'select_ln123_5' <Predicate = (!trunc_ln78_1)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln391_1 = sext i10 %select_ln123_5" [assessment/toplevel.cpp:391]   --->   Operation 592 'sext' 'sext_ln391_1' <Predicate = (!trunc_ln78_1)> <Delay = 0.00>
ST_64 : Operation 593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_2 = add i11 %n_g_score_V, i11 %sext_ln391_1"   --->   Operation 593 'add' 'add_ln208_2' <Predicate = (!trunc_ln78_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_64 : Operation 594 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%n_f_score_V_1 = add i11 %add_ln208_2, i11 %sext_ln123_2"   --->   Operation 594 'add' 'n_f_score_V_1' <Predicate = (!trunc_ln78_1)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_64 : Operation 595 [1/1] (0.00ns)   --->   "%n_open_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lshr_ln78_1, i32 1" [assessment/toplevel.cpp:94]   --->   Operation 595 'bitselect' 'n_open_1' <Predicate = (!trunc_ln78_1)> <Delay = 0.00>
ST_64 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln397 = br i1 %n_open_1, void %.critedge16, void" [assessment/toplevel.cpp:397]   --->   Operation 596 'br' 'br_ln397' <Predicate = (!trunc_ln78_1)> <Delay = 0.00>
ST_64 : Operation 597 [1/1] (0.00ns)   --->   "%open_set_size_load_4 = load i16 %open_set_size"   --->   Operation 597 'load' 'open_set_size_load_4' <Predicate = (!trunc_ln78_1 & n_open_1)> <Delay = 0.00>
ST_64 : Operation 598 [1/1] (2.42ns)   --->   "%icmp_ln300_2 = icmp_eq  i16 %open_set_size_load_4, i16 0" [assessment/toplevel.cpp:300]   --->   Operation 598 'icmp' 'icmp_ln300_2' <Predicate = (!trunc_ln78_1 & n_open_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 599 [1/1] (1.58ns)   --->   "%br_ln300 = br i1 %icmp_ln300_2, void %.lr.ph615.1.preheader, void %_Z7os_find7ap_uintILi11EES0_.exit.i.1" [assessment/toplevel.cpp:300]   --->   Operation 599 'br' 'br_ln300' <Predicate = (!trunc_ln78_1 & n_open_1)> <Delay = 1.58>
ST_64 : Operation 600 [1/1] (1.58ns)   --->   "%br_ln300 = br void %.lr.ph615.1" [assessment/toplevel.cpp:300]   --->   Operation 600 'br' 'br_ln300' <Predicate = (!trunc_ln78_1 & n_open_1 & !icmp_ln300_2)> <Delay = 1.58>

State 65 <SV = 52> <Delay = 4.01>
ST_65 : Operation 601 [1/1] (0.00ns)   --->   "%i_9 = phi i16 %i_10, void %.split22._crit_edge, i16 0, void %.lr.ph615.1.preheader"   --->   Operation 601 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 602 [1/1] (2.42ns)   --->   "%icmp_ln300_3 = icmp_ult  i16 %i_9, i16 %open_set_size_load_4" [assessment/toplevel.cpp:300]   --->   Operation 602 'icmp' 'icmp_ln300_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 603 [1/1] (2.07ns)   --->   "%i_10 = add i16 %i_9, i16 1" [assessment/toplevel.cpp:300]   --->   Operation 603 'add' 'i_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 604 [1/1] (1.58ns)   --->   "%br_ln300 = br i1 %icmp_ln300_3, void %_Z7os_find7ap_uintILi11EES0_.exit.i.1.loopexit, void %.split22" [assessment/toplevel.cpp:300]   --->   Operation 604 'br' 'br_ln300' <Predicate = true> <Delay = 1.58>
ST_65 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln302_1 = zext i16 %i_9" [assessment/toplevel.cpp:302]   --->   Operation 605 'zext' 'zext_ln302_1' <Predicate = (icmp_ln300_3)> <Delay = 0.00>
ST_65 : Operation 606 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_4 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln302_1"   --->   Operation 606 'getelementptr' 'open_set_heap_x_V_addr_4' <Predicate = (icmp_ln300_3)> <Delay = 0.00>
ST_65 : Operation 607 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_2 = load i11 %open_set_heap_x_V_addr_4"   --->   Operation 607 'load' 'open_set_heap_x_V_load_2' <Predicate = (icmp_ln300_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 66 <SV = 53> <Delay = 3.98>
ST_66 : Operation 608 [1/1] (0.00ns)   --->   "%speclooptripcount_ln300 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1500, i64 750" [assessment/toplevel.cpp:300]   --->   Operation 608 'speclooptripcount' 'speclooptripcount_ln300' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 609 [1/1] (0.00ns)   --->   "%specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [assessment/toplevel.cpp:300]   --->   Operation 609 'specloopname' 'specloopname_ln300' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 610 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_2 = load i11 %open_set_heap_x_V_addr_4"   --->   Operation 610 'load' 'open_set_heap_x_V_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_66 : Operation 611 [1/1] (1.66ns)   --->   "%icmp_ln870_4 = icmp_eq  i9 %open_set_heap_x_V_load_2, i9 %n_x_V"   --->   Operation 611 'icmp' 'icmp_ln870_4' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 612 [1/1] (0.00ns)   --->   "%br_ln302 = br i1 %icmp_ln870_4, void %.split22._crit_edge, void" [assessment/toplevel.cpp:302]   --->   Operation 612 'br' 'br_ln302' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 613 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_4 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln302_1"   --->   Operation 613 'getelementptr' 'open_set_heap_y_V_addr_4' <Predicate = (icmp_ln870_4)> <Delay = 0.00>
ST_66 : Operation 614 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_2 = load i11 %open_set_heap_y_V_addr_4"   --->   Operation 614 'load' 'open_set_heap_y_V_load_2' <Predicate = (icmp_ln870_4)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 67 <SV = 54> <Delay = 5.57>
ST_67 : Operation 615 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_2 = load i11 %open_set_heap_y_V_addr_4"   --->   Operation 615 'load' 'open_set_heap_y_V_load_2' <Predicate = (icmp_ln870_4)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_67 : Operation 616 [1/1] (1.66ns)   --->   "%icmp_ln870_5 = icmp_eq  i9 %open_set_heap_y_V_load_2, i9 %current_y_V_4"   --->   Operation 616 'icmp' 'icmp_ln870_5' <Predicate = (icmp_ln870_4)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 617 [1/1] (1.58ns)   --->   "%br_ln302 = br i1 %icmp_ln870_5, void %.split22._crit_edge, void %_Z7os_find7ap_uintILi11EES0_.exit.i.1.loopexit" [assessment/toplevel.cpp:302]   --->   Operation 617 'br' 'br_ln302' <Predicate = (icmp_ln870_4)> <Delay = 1.58>
ST_67 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph615.1"   --->   Operation 618 'br' 'br_ln0' <Predicate = (!icmp_ln870_5) | (!icmp_ln870_4)> <Delay = 0.00>

State 68 <SV = 55> <Delay = 7.27>
ST_68 : Operation 619 [1/1] (0.00ns)   --->   "%existing_idx_1_ph = phi i16 %open_set_size_load_4, void %.lr.ph615.1, i16 %i_9, void"   --->   Operation 619 'phi' 'existing_idx_1_ph' <Predicate = (n_open_1 & !icmp_ln300_2)> <Delay = 0.00>
ST_68 : Operation 620 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z7os_find7ap_uintILi11EES0_.exit.i.1"   --->   Operation 620 'br' 'br_ln0' <Predicate = (n_open_1 & !icmp_ln300_2)> <Delay = 1.58>
ST_68 : Operation 621 [1/1] (0.00ns)   --->   "%existing_idx_1 = phi i16 %open_set_size_load_4, void, i16 %existing_idx_1_ph, void %_Z7os_find7ap_uintILi11EES0_.exit.i.1.loopexit" [assessment/toplevel.cpp:300]   --->   Operation 621 'phi' 'existing_idx_1' <Predicate = (n_open_1)> <Delay = 0.00>
ST_68 : Operation 622 [1/1] (2.42ns)   --->   "%icmp_ln399_1 = icmp_ult  i16 %existing_idx_1, i16 %open_set_size_load_4" [assessment/toplevel.cpp:399]   --->   Operation 622 'icmp' 'icmp_ln399_1' <Predicate = (n_open_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln399 = br i1 %icmp_ln399_1, void %.critedge16, void" [assessment/toplevel.cpp:399]   --->   Operation 623 'br' 'br_ln399' <Predicate = (n_open_1)> <Delay = 0.00>
ST_68 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node or_ln118)   --->   "%shl_ln102_1 = shl i32 6, i32 %zext_ln77_1" [assessment/toplevel.cpp:102]   --->   Operation 624 'shl' 'shl_ln102_1' <Predicate = (!icmp_ln399_1) | (!n_open_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 625 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln118 = or i32 %grid_info_load_3, i32 %shl_ln102_1" [assessment/toplevel.cpp:118]   --->   Operation 625 'or' 'or_ln118' <Predicate = (!icmp_ln399_1) | (!n_open_1)> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 626 [1/1] (3.25ns)   --->   "%store_ln118 = store i32 %or_ln118, i15 %grid_info_addr_4" [assessment/toplevel.cpp:118]   --->   Operation 626 'store' 'store_ln118' <Predicate = (!icmp_ln399_1) | (!n_open_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_68 : Operation 627 [1/1] (0.00ns)   --->   "%open_set_size_load_5 = load i16 %open_set_size" [assessment/toplevel.cpp:260]   --->   Operation 627 'load' 'open_set_size_load_5' <Predicate = (!icmp_ln399_1) | (!n_open_1)> <Delay = 0.00>
ST_68 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln260_1 = trunc i16 %open_set_size_load_5" [assessment/toplevel.cpp:260]   --->   Operation 628 'trunc' 'trunc_ln260_1' <Predicate = (!icmp_ln399_1) | (!n_open_1)> <Delay = 0.00>
ST_68 : Operation 629 [1/1] (2.42ns)   --->   "%icmp_ln260_1 = icmp_ugt  i16 %open_set_size_load_5, i16 1499" [assessment/toplevel.cpp:260]   --->   Operation 629 'icmp' 'icmp_ln260_1' <Predicate = (!icmp_ln399_1) | (!n_open_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 630 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %icmp_ln260_1, void, void" [assessment/toplevel.cpp:260]   --->   Operation 630 'br' 'br_ln260' <Predicate = (!icmp_ln399_1) | (!n_open_1)> <Delay = 0.00>
ST_68 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln267_1 = zext i16 %open_set_size_load_5" [assessment/toplevel.cpp:267]   --->   Operation 631 'zext' 'zext_ln267_1' <Predicate = (!icmp_ln399_1 & !icmp_ln260_1) | (!n_open_1 & !icmp_ln260_1)> <Delay = 0.00>
ST_68 : Operation 632 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_6 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln267_1" [assessment/toplevel.cpp:267]   --->   Operation 632 'getelementptr' 'open_set_heap_f_score_V_addr_6' <Predicate = (!icmp_ln399_1 & !icmp_ln260_1) | (!n_open_1 & !icmp_ln260_1)> <Delay = 0.00>
ST_68 : Operation 633 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_6 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln267_1" [assessment/toplevel.cpp:267]   --->   Operation 633 'getelementptr' 'open_set_heap_g_score_V_addr_6' <Predicate = (!icmp_ln399_1 & !icmp_ln260_1) | (!n_open_1 & !icmp_ln260_1)> <Delay = 0.00>
ST_68 : Operation 634 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_6 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln267_1" [assessment/toplevel.cpp:267]   --->   Operation 634 'getelementptr' 'open_set_heap_x_V_addr_6' <Predicate = (!icmp_ln399_1 & !icmp_ln260_1) | (!n_open_1 & !icmp_ln260_1)> <Delay = 0.00>
ST_68 : Operation 635 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_6 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln267_1" [assessment/toplevel.cpp:267]   --->   Operation 635 'getelementptr' 'open_set_heap_y_V_addr_6' <Predicate = (!icmp_ln399_1 & !icmp_ln260_1) | (!n_open_1 & !icmp_ln260_1)> <Delay = 0.00>
ST_68 : Operation 636 [1/1] (2.32ns)   --->   "%store_ln267 = store i11 %n_f_score_V_1, i11 %open_set_heap_f_score_V_addr_6" [assessment/toplevel.cpp:267]   --->   Operation 636 'store' 'store_ln267' <Predicate = (!icmp_ln399_1 & !icmp_ln260_1) | (!n_open_1 & !icmp_ln260_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_68 : Operation 637 [1/1] (2.32ns)   --->   "%store_ln267 = store i11 %n_g_score_V, i11 %open_set_heap_g_score_V_addr_6" [assessment/toplevel.cpp:267]   --->   Operation 637 'store' 'store_ln267' <Predicate = (!icmp_ln399_1 & !icmp_ln260_1) | (!n_open_1 & !icmp_ln260_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_68 : Operation 638 [1/1] (2.32ns)   --->   "%store_ln267 = store i9 %n_x_V, i11 %open_set_heap_x_V_addr_6" [assessment/toplevel.cpp:267]   --->   Operation 638 'store' 'store_ln267' <Predicate = (!icmp_ln399_1 & !icmp_ln260_1) | (!n_open_1 & !icmp_ln260_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_68 : Operation 639 [1/1] (2.32ns)   --->   "%store_ln267 = store i9 %current_y_V_4, i11 %open_set_heap_y_V_addr_6" [assessment/toplevel.cpp:267]   --->   Operation 639 'store' 'store_ln267' <Predicate = (!icmp_ln399_1 & !icmp_ln260_1) | (!n_open_1 & !icmp_ln260_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_68 : Operation 640 [1/1] (2.07ns)   --->   "%add_ln268_1 = add i16 %open_set_size_load_5, i16 1" [assessment/toplevel.cpp:268]   --->   Operation 640 'add' 'add_ln268_1' <Predicate = (!icmp_ln399_1 & !icmp_ln260_1) | (!n_open_1 & !icmp_ln260_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 641 [1/1] (2.18ns)   --->   "%store_ln268 = store i16 %add_ln268_1, i16 %open_set_size" [assessment/toplevel.cpp:268]   --->   Operation 641 'store' 'store_ln268' <Predicate = (!icmp_ln399_1 & !icmp_ln260_1) | (!n_open_1 & !icmp_ln260_1)> <Delay = 2.18>
ST_68 : Operation 642 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 642 'br' 'br_ln0' <Predicate = (!icmp_ln399_1 & !icmp_ln260_1) | (!n_open_1 & !icmp_ln260_1)> <Delay = 1.58>
ST_68 : Operation 643 [1/1] (1.63ns)   --->   "%add_ln261_1 = add i11 %trunc_ln260_1, i11 2047" [assessment/toplevel.cpp:261]   --->   Operation 643 'add' 'add_ln261_1' <Predicate = (!icmp_ln399_1 & icmp_ln260_1) | (!n_open_1 & icmp_ln260_1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln261_1 = zext i11 %add_ln261_1" [assessment/toplevel.cpp:261]   --->   Operation 644 'zext' 'zext_ln261_1' <Predicate = (!icmp_ln399_1 & icmp_ln260_1) | (!n_open_1 & icmp_ln260_1)> <Delay = 0.00>
ST_68 : Operation 645 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_5 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln261_1" [assessment/toplevel.cpp:261]   --->   Operation 645 'getelementptr' 'open_set_heap_f_score_V_addr_5' <Predicate = (!icmp_ln399_1 & icmp_ln260_1) | (!n_open_1 & icmp_ln260_1)> <Delay = 0.00>
ST_68 : Operation 646 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_5 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln261_1" [assessment/toplevel.cpp:261]   --->   Operation 646 'getelementptr' 'open_set_heap_g_score_V_addr_5' <Predicate = (!icmp_ln399_1 & icmp_ln260_1) | (!n_open_1 & icmp_ln260_1)> <Delay = 0.00>
ST_68 : Operation 647 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_5 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln261_1" [assessment/toplevel.cpp:261]   --->   Operation 647 'getelementptr' 'open_set_heap_x_V_addr_5' <Predicate = (!icmp_ln399_1 & icmp_ln260_1) | (!n_open_1 & icmp_ln260_1)> <Delay = 0.00>
ST_68 : Operation 648 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_5 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln261_1" [assessment/toplevel.cpp:261]   --->   Operation 648 'getelementptr' 'open_set_heap_y_V_addr_5' <Predicate = (!icmp_ln399_1 & icmp_ln260_1) | (!n_open_1 & icmp_ln260_1)> <Delay = 0.00>
ST_68 : Operation 649 [1/1] (2.32ns)   --->   "%store_ln261 = store i11 %n_f_score_V_1, i11 %open_set_heap_f_score_V_addr_5" [assessment/toplevel.cpp:261]   --->   Operation 649 'store' 'store_ln261' <Predicate = (!icmp_ln399_1 & icmp_ln260_1) | (!n_open_1 & icmp_ln260_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_68 : Operation 650 [1/1] (2.32ns)   --->   "%store_ln261 = store i11 %n_g_score_V, i11 %open_set_heap_g_score_V_addr_5" [assessment/toplevel.cpp:261]   --->   Operation 650 'store' 'store_ln261' <Predicate = (!icmp_ln399_1 & icmp_ln260_1) | (!n_open_1 & icmp_ln260_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_68 : Operation 651 [1/1] (2.32ns)   --->   "%store_ln261 = store i9 %n_x_V, i11 %open_set_heap_x_V_addr_5" [assessment/toplevel.cpp:261]   --->   Operation 651 'store' 'store_ln261' <Predicate = (!icmp_ln399_1 & icmp_ln260_1) | (!n_open_1 & icmp_ln260_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_68 : Operation 652 [1/1] (2.32ns)   --->   "%store_ln261 = store i9 %current_y_V_4, i11 %open_set_heap_y_V_addr_5" [assessment/toplevel.cpp:261]   --->   Operation 652 'store' 'store_ln261' <Predicate = (!icmp_ln399_1 & icmp_ln260_1) | (!n_open_1 & icmp_ln260_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_68 : Operation 653 [1/1] (1.58ns)   --->   "%br_ln263 = br void" [assessment/toplevel.cpp:263]   --->   Operation 653 'br' 'br_ln263' <Predicate = (!icmp_ln399_1 & icmp_ln260_1) | (!n_open_1 & icmp_ln260_1)> <Delay = 1.58>
ST_68 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln402_1 = zext i16 %existing_idx_1" [assessment/toplevel.cpp:402]   --->   Operation 654 'zext' 'zext_ln402_1' <Predicate = (n_open_1 & icmp_ln399_1)> <Delay = 0.00>
ST_68 : Operation 655 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_4 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln402_1"   --->   Operation 655 'getelementptr' 'open_set_heap_f_score_V_addr_4' <Predicate = (n_open_1 & icmp_ln399_1)> <Delay = 0.00>
ST_68 : Operation 656 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_2 = load i11 %open_set_heap_f_score_V_addr_4"   --->   Operation 656 'load' 'open_set_heap_f_score_V_load_2' <Predicate = (n_open_1 & icmp_ln399_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 69 <SV = 56> <Delay = 2.31>
ST_69 : Operation 657 [1/1] (0.00ns)   --->   "%error_flag_4 = phi i32 20000, void, i32 %error_flag_3, void"   --->   Operation 657 'phi' 'error_flag_4' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 658 [1/1] (0.00ns)   --->   "%empty_40 = phi i16 %open_set_size_load_5, void, i16 %add_ln268_1, void" [assessment/toplevel.cpp:260]   --->   Operation 658 'phi' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %empty_40, i32 1, i32 15" [assessment/toplevel.cpp:273]   --->   Operation 659 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 660 [1/1] (2.31ns)   --->   "%icmp_ln273_1 = icmp_eq  i15 %tmp_5, i15 0" [assessment/toplevel.cpp:273]   --->   Operation 660 'icmp' 'icmp_ln273_1' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 661 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_1, void, void %_Z12os_heap_push6ASNode.exit.i.1" [assessment/toplevel.cpp:273]   --->   Operation 661 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 70 <SV = 57> <Delay = 6.70>
ST_70 : Operation 662 [1/1] (2.07ns)   --->   "%add_ln274_1 = add i16 %empty_40, i16 65535" [assessment/toplevel.cpp:274]   --->   Operation 662 'add' 'add_ln274_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 663 [2/2] (4.62ns)   --->   "%call_ln274 = call void @os_sift_up, i16 %add_ln274_1, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:274]   --->   Operation 663 'call' 'call_ln274' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 58> <Delay = 6.04>
ST_71 : Operation 664 [1/2] (0.00ns)   --->   "%call_ln274 = call void @os_sift_up, i16 %add_ln274_1, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:274]   --->   Operation 664 'call' 'call_ln274' <Predicate = (!cmp_i_i239_i & !or_ln374_1 & !trunc_ln70_1 & !trunc_ln78_1 & !icmp_ln399_1 & !icmp_ln273_1) | (!cmp_i_i239_i & !or_ln374_1 & !trunc_ln70_1 & !trunc_ln78_1 & !n_open_1 & !icmp_ln273_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 665 [1/1] (0.00ns)   --->   "%br_ln275 = br void %_Z12os_heap_push6ASNode.exit.i.1" [assessment/toplevel.cpp:275]   --->   Operation 665 'br' 'br_ln275' <Predicate = (!cmp_i_i239_i & !or_ln374_1 & !trunc_ln70_1 & !trunc_ln78_1 & !icmp_ln399_1 & !icmp_ln273_1) | (!cmp_i_i239_i & !or_ln374_1 & !trunc_ln70_1 & !trunc_ln78_1 & !n_open_1 & !icmp_ln273_1)> <Delay = 0.00>
ST_71 : Operation 666 [1/1] (2.47ns)   --->   "%icmp_ln428_1 = icmp_eq  i32 %error_flag_4, i32 0" [assessment/toplevel.cpp:428]   --->   Operation 666 'icmp' 'icmp_ln428_1' <Predicate = (!cmp_i_i239_i & !or_ln374_1 & !trunc_ln70_1 & !trunc_ln78_1 & !icmp_ln399_1) | (!cmp_i_i239_i & !or_ln374_1 & !trunc_ln70_1 & !trunc_ln78_1 & !n_open_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 667 [1/1] (1.82ns)   --->   "%br_ln428 = br i1 %icmp_ln428_1, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %.critedge" [assessment/toplevel.cpp:428]   --->   Operation 667 'br' 'br_ln428' <Predicate = (!cmp_i_i239_i & !or_ln374_1 & !trunc_ln70_1 & !trunc_ln78_1 & !icmp_ln399_1) | (!cmp_i_i239_i & !or_ln374_1 & !trunc_ln70_1 & !trunc_ln78_1 & !n_open_1)> <Delay = 1.82>
ST_71 : Operation 668 [1/2] (0.00ns)   --->   "%call_ln409 = call void @os_sift_up, i16 %existing_idx_1, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:409]   --->   Operation 668 'call' 'call_ln409' <Predicate = (!cmp_i_i239_i & !or_ln374_1 & !trunc_ln70_1 & !trunc_ln78_1 & n_open_1 & icmp_ln399_1 & icmp_ln878_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 669 [1/1] (0.00ns)   --->   "%br_ln410 = br void %._crit_edge73" [assessment/toplevel.cpp:410]   --->   Operation 669 'br' 'br_ln410' <Predicate = (!cmp_i_i239_i & !or_ln374_1 & !trunc_ln70_1 & !trunc_ln78_1 & n_open_1 & icmp_ln399_1 & icmp_ln878_1)> <Delay = 0.00>
ST_71 : Operation 670 [1/1] (1.58ns)   --->   "%br_ln421 = br void %.critedge" [assessment/toplevel.cpp:421]   --->   Operation 670 'br' 'br_ln421' <Predicate = (!cmp_i_i239_i & !or_ln374_1 & !trunc_ln70_1 & !trunc_ln78_1 & n_open_1 & icmp_ln399_1)> <Delay = 1.58>
ST_71 : Operation 671 [1/1] (0.00ns)   --->   "%error_flag_5 = phi i32 %error_flag_3, void %._crit_edge63, i32 %error_flag_3, void, i32 %error_flag_4, void %_Z12os_heap_push6ASNode.exit.i.1, i32 %error_flag_3, void %._crit_edge73, i32 %error_flag_3, void, i32 %error_flag_3, void"   --->   Operation 671 'phi' 'error_flag_5' <Predicate = (icmp_ln428_1) | (n_open_1 & icmp_ln399_1) | (trunc_ln78_1) | (trunc_ln70_1) | (or_ln374_1) | (cmp_i_i239_i)> <Delay = 0.00>
ST_71 : Operation 672 [1/1] (1.82ns)   --->   "%n_y_V_1 = add i9 %current_y_V_4, i9 1"   --->   Operation 672 'add' 'n_y_V_1' <Predicate = (icmp_ln428_1) | (n_open_1 & icmp_ln399_1) | (trunc_ln78_1) | (trunc_ln70_1) | (or_ln374_1) | (cmp_i_i239_i)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 673 [1/1] (1.66ns)   --->   "%icmp_ln882_4 = icmp_ult  i9 %current_x_V_4, i9 %trunc_ln3"   --->   Operation 673 'icmp' 'icmp_ln882_4' <Predicate = (icmp_ln428_1) | (n_open_1 & icmp_ln399_1) | (trunc_ln78_1) | (trunc_ln70_1) | (or_ln374_1) | (cmp_i_i239_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node or_ln374_2)   --->   "%xor_ln882_4 = xor i1 %icmp_ln882_4, i1 1"   --->   Operation 674 'xor' 'xor_ln882_4' <Predicate = (icmp_ln428_1) | (n_open_1 & icmp_ln399_1) | (trunc_ln78_1) | (trunc_ln70_1) | (or_ln374_1) | (cmp_i_i239_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln882_2 = zext i9 %n_y_V_1"   --->   Operation 675 'zext' 'zext_ln882_2' <Predicate = (icmp_ln428_1) | (n_open_1 & icmp_ln399_1) | (trunc_ln78_1) | (trunc_ln70_1) | (or_ln374_1) | (cmp_i_i239_i)> <Delay = 0.00>
ST_71 : Operation 676 [1/1] (1.66ns)   --->   "%icmp_ln882_5 = icmp_ult  i9 %n_y_V_1, i9 %trunc_ln3"   --->   Operation 676 'icmp' 'icmp_ln882_5' <Predicate = (icmp_ln428_1) | (n_open_1 & icmp_ln399_1) | (trunc_ln78_1) | (trunc_ln70_1) | (or_ln374_1) | (cmp_i_i239_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node or_ln374_2)   --->   "%xor_ln882_5 = xor i1 %icmp_ln882_5, i1 1"   --->   Operation 677 'xor' 'xor_ln882_5' <Predicate = (icmp_ln428_1) | (n_open_1 & icmp_ln399_1) | (trunc_ln78_1) | (trunc_ln70_1) | (or_ln374_1) | (cmp_i_i239_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 678 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln374_2 = or i1 %xor_ln882_4, i1 %xor_ln882_5" [assessment/toplevel.cpp:374]   --->   Operation 678 'or' 'or_ln374_2' <Predicate = (icmp_ln428_1) | (n_open_1 & icmp_ln399_1) | (trunc_ln78_1) | (trunc_ln70_1) | (or_ln374_1) | (cmp_i_i239_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 679 [1/1] (1.58ns)   --->   "%br_ln374 = br i1 %or_ln374_2, void, void %.critedge._crit_edge" [assessment/toplevel.cpp:374]   --->   Operation 679 'br' 'br_ln374' <Predicate = (icmp_ln428_1) | (n_open_1 & icmp_ln399_1) | (trunc_ln78_1) | (trunc_ln70_1) | (or_ln374_1) | (cmp_i_i239_i)> <Delay = 1.58>
ST_71 : Operation 680 [3/3] (1.05ns) (grouped into DSP with root node idx_4)   --->   "%mul_ln67_1 = mul i18 %zext_ln338, i18 %zext_ln882_2" [assessment/toplevel.cpp:67]   --->   Operation 680 'mul' 'mul_ln67_1' <Predicate = (icmp_ln428_1 & !or_ln374_2) | (n_open_1 & icmp_ln399_1 & !or_ln374_2) | (trunc_ln78_1 & !or_ln374_2) | (trunc_ln70_1 & !or_ln374_2) | (or_ln374_1 & !or_ln374_2) | (cmp_i_i239_i & !or_ln374_2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 56> <Delay = 6.52>
ST_72 : Operation 681 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_2 = load i11 %open_set_heap_f_score_V_addr_4"   --->   Operation 681 'load' 'open_set_heap_f_score_V_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_72 : Operation 682 [1/1] (1.88ns)   --->   "%icmp_ln878_1 = icmp_ult  i11 %n_f_score_V_1, i11 %open_set_heap_f_score_V_load_2"   --->   Operation 682 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln402 = br i1 %icmp_ln878_1, void %._crit_edge73, void" [assessment/toplevel.cpp:402]   --->   Operation 683 'br' 'br_ln402' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 684 [1/1] (2.32ns)   --->   "%store_ln406 = store i11 %n_f_score_V_1, i11 %open_set_heap_f_score_V_addr_4" [assessment/toplevel.cpp:406]   --->   Operation 684 'store' 'store_ln406' <Predicate = (icmp_ln878_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_72 : Operation 685 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_4 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln402_1" [assessment/toplevel.cpp:407]   --->   Operation 685 'getelementptr' 'open_set_heap_g_score_V_addr_4' <Predicate = (icmp_ln878_1)> <Delay = 0.00>
ST_72 : Operation 686 [1/1] (2.32ns)   --->   "%store_ln407 = store i11 %n_g_score_V, i11 %open_set_heap_g_score_V_addr_4" [assessment/toplevel.cpp:407]   --->   Operation 686 'store' 'store_ln407' <Predicate = (icmp_ln878_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_72 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node or_ln118_1)   --->   "%shl_ln118 = shl i32 4, i32 %zext_ln77_1" [assessment/toplevel.cpp:118]   --->   Operation 687 'shl' 'shl_ln118' <Predicate = (icmp_ln878_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 688 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln118_1 = or i32 %grid_info_load_3, i32 %shl_ln118" [assessment/toplevel.cpp:118]   --->   Operation 688 'or' 'or_ln118_1' <Predicate = (icmp_ln878_1)> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 57> <Delay = 4.62>
ST_73 : Operation 689 [1/1] (3.25ns)   --->   "%store_ln118 = store i32 %or_ln118_1, i15 %grid_info_addr_4" [assessment/toplevel.cpp:118]   --->   Operation 689 'store' 'store_ln118' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_73 : Operation 690 [2/2] (4.62ns)   --->   "%call_ln409 = call void @os_sift_up, i16 %existing_idx_1, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:409]   --->   Operation 690 'call' 'call_ln409' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 59> <Delay = 1.05>
ST_74 : Operation 691 [2/3] (1.05ns) (grouped into DSP with root node idx_4)   --->   "%mul_ln67_1 = mul i18 %zext_ln338, i18 %zext_ln882_2" [assessment/toplevel.cpp:67]   --->   Operation 691 'mul' 'mul_ln67_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 75 <SV = 60> <Delay = 2.10>
ST_75 : Operation 692 [1/3] (0.00ns) (grouped into DSP with root node idx_4)   --->   "%mul_ln67_1 = mul i18 %zext_ln338, i18 %zext_ln882_2" [assessment/toplevel.cpp:67]   --->   Operation 692 'mul' 'mul_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 693 [2/2] (2.10ns) (root node of the DSP)   --->   "%idx_4 = add i18 %mul_ln67_1, i18 %zext_ln870" [assessment/toplevel.cpp:67]   --->   Operation 693 'add' 'idx_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 76 <SV = 61> <Delay = 2.10>
ST_76 : Operation 694 [1/2] (2.10ns) (root node of the DSP)   --->   "%idx_4 = add i18 %mul_ln67_1, i18 %zext_ln870" [assessment/toplevel.cpp:67]   --->   Operation 694 'add' 'idx_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 695 [1/1] (0.00ns)   --->   "%bit_2 = trunc i18 %idx_4" [assessment/toplevel.cpp:67]   --->   Operation 695 'trunc' 'bit_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln68_2 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_4, i32 5, i32 17" [assessment/toplevel.cpp:68]   --->   Operation 696 'partselect' 'trunc_ln68_2' <Predicate = true> <Delay = 0.00>

State 77 <SV = 62> <Delay = 4.93>
ST_77 : Operation 697 [1/1] (1.67ns)   --->   "%add_ln70_2 = add i13 %trunc_ln68_2, i13 18" [assessment/toplevel.cpp:70]   --->   Operation 697 'add' 'add_ln70_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i13 %add_ln70_2" [assessment/toplevel.cpp:70]   --->   Operation 698 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 699 [1/1] (0.00ns)   --->   "%local_ram_addr_5 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln70_2" [assessment/toplevel.cpp:70]   --->   Operation 699 'getelementptr' 'local_ram_addr_5' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 700 [2/2] (3.25ns)   --->   "%local_ram_load_4 = load i14 %local_ram_addr_5" [assessment/toplevel.cpp:70]   --->   Operation 700 'load' 'local_ram_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8631> <RAM>

State 78 <SV = 63> <Delay = 3.25>
ST_78 : Operation 701 [1/2] (3.25ns)   --->   "%local_ram_load_4 = load i14 %local_ram_addr_5" [assessment/toplevel.cpp:70]   --->   Operation 701 'load' 'local_ram_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8631> <RAM>

State 79 <SV = 64> <Delay = 6.00>
ST_79 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i5 %bit_2" [assessment/toplevel.cpp:69]   --->   Operation 702 'zext' 'zext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 703 [1/1] (4.42ns)   --->   "%lshr_ln70_2 = lshr i32 %local_ram_load_4, i32 %zext_ln69_2" [assessment/toplevel.cpp:70]   --->   Operation 703 'lshr' 'lshr_ln70_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln70_2 = trunc i32 %lshr_ln70_2" [assessment/toplevel.cpp:70]   --->   Operation 704 'trunc' 'trunc_ln70_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 705 [1/1] (1.58ns)   --->   "%br_ln379 = br i1 %trunc_ln70_2, void, void %.critedge._crit_edge" [assessment/toplevel.cpp:379]   --->   Operation 705 'br' 'br_ln379' <Predicate = true> <Delay = 1.58>
ST_79 : Operation 706 [1/1] (0.00ns)   --->   "%word_7 = partselect i15 @_ssdm_op_PartSelect.i15.i18.i32.i32, i18 %idx_4, i32 3, i32 17" [assessment/toplevel.cpp:76]   --->   Operation 706 'partselect' 'word_7' <Predicate = (!trunc_ln70_2)> <Delay = 0.00>
ST_79 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln77_2 = trunc i18 %idx_4" [assessment/toplevel.cpp:77]   --->   Operation 707 'trunc' 'trunc_ln77_2' <Predicate = (!trunc_ln70_2)> <Delay = 0.00>
ST_79 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i15 %word_7" [assessment/toplevel.cpp:78]   --->   Operation 708 'zext' 'zext_ln78_2' <Predicate = (!trunc_ln70_2)> <Delay = 0.00>
ST_79 : Operation 709 [1/1] (0.00ns)   --->   "%grid_info_addr_5 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln78_2" [assessment/toplevel.cpp:78]   --->   Operation 709 'getelementptr' 'grid_info_addr_5' <Predicate = (!trunc_ln70_2)> <Delay = 0.00>
ST_79 : Operation 710 [2/2] (3.25ns)   --->   "%grid_info_load_4 = load i15 %grid_info_addr_5" [assessment/toplevel.cpp:78]   --->   Operation 710 'load' 'grid_info_load_4' <Predicate = (!trunc_ln70_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>

State 80 <SV = 65> <Delay = 3.25>
ST_80 : Operation 711 [1/2] (3.25ns)   --->   "%grid_info_load_4 = load i15 %grid_info_addr_5" [assessment/toplevel.cpp:78]   --->   Operation 711 'load' 'grid_info_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>

State 81 <SV = 66> <Delay = 6.26>
ST_81 : Operation 712 [1/1] (0.00ns)   --->   "%offset_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln77_2, i2 0" [assessment/toplevel.cpp:77]   --->   Operation 712 'bitconcatenate' 'offset_4' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i5 %offset_4" [assessment/toplevel.cpp:77]   --->   Operation 713 'zext' 'zext_ln77_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 714 [1/1] (4.42ns)   --->   "%lshr_ln78_2 = lshr i32 %grid_info_load_4, i32 %zext_ln77_2" [assessment/toplevel.cpp:78]   --->   Operation 714 'lshr' 'lshr_ln78_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = trunc i32 %lshr_ln78_2" [assessment/toplevel.cpp:78]   --->   Operation 715 'trunc' 'trunc_ln78_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 716 [1/1] (1.58ns)   --->   "%br_ln384 = br i1 %trunc_ln78_2, void %_Z7abs_subtt.exit17.i131.i.2, void %.critedge._crit_edge" [assessment/toplevel.cpp:384]   --->   Operation 716 'br' 'br_ln384' <Predicate = true> <Delay = 1.58>
ST_81 : Operation 717 [1/1] (1.66ns)   --->   "%icmp_ln123_6 = icmp_ugt  i9 %current_x_V_4, i9 %goal_x_V" [assessment/toplevel.cpp:123]   --->   Operation 717 'icmp' 'icmp_ln123_6' <Predicate = (!trunc_ln78_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln123_8 = zext i9 %current_x_V_4" [assessment/toplevel.cpp:123]   --->   Operation 718 'zext' 'zext_ln123_8' <Predicate = (!trunc_ln78_2)> <Delay = 0.00>
ST_81 : Operation 719 [1/1] (1.82ns)   --->   "%sub_ln123_12 = sub i10 %zext_ln123_8, i10 %zext_ln123_1" [assessment/toplevel.cpp:123]   --->   Operation 719 'sub' 'sub_ln123_12' <Predicate = (!trunc_ln78_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 720 [1/1] (1.82ns)   --->   "%sub_ln123_13 = sub i10 %zext_ln123_1, i10 %zext_ln123_8" [assessment/toplevel.cpp:123]   --->   Operation 720 'sub' 'sub_ln123_13' <Predicate = (!trunc_ln78_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 721 [1/1] (0.68ns)   --->   "%select_ln123_6 = select i1 %icmp_ln123_6, i10 %sub_ln123_12, i10 %sub_ln123_13" [assessment/toplevel.cpp:123]   --->   Operation 721 'select' 'select_ln123_6' <Predicate = (!trunc_ln78_2)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln123_3 = sext i10 %select_ln123_6" [assessment/toplevel.cpp:123]   --->   Operation 722 'sext' 'sext_ln123_3' <Predicate = (!trunc_ln78_2)> <Delay = 0.00>
ST_81 : Operation 723 [1/1] (1.66ns)   --->   "%icmp_ln123_7 = icmp_ugt  i9 %n_y_V_1, i9 %goal_y_V" [assessment/toplevel.cpp:123]   --->   Operation 723 'icmp' 'icmp_ln123_7' <Predicate = (!trunc_ln78_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln123_9 = zext i9 %n_y_V_1" [assessment/toplevel.cpp:123]   --->   Operation 724 'zext' 'zext_ln123_9' <Predicate = (!trunc_ln78_2)> <Delay = 0.00>
ST_81 : Operation 725 [1/1] (1.82ns)   --->   "%sub_ln123_14 = sub i10 %zext_ln123_9, i10 %zext_ln123_3" [assessment/toplevel.cpp:123]   --->   Operation 725 'sub' 'sub_ln123_14' <Predicate = (!trunc_ln78_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 726 [1/1] (1.82ns)   --->   "%sub_ln123_15 = sub i10 %zext_ln123_3, i10 %zext_ln123_9" [assessment/toplevel.cpp:123]   --->   Operation 726 'sub' 'sub_ln123_15' <Predicate = (!trunc_ln78_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 727 [1/1] (0.68ns)   --->   "%select_ln123_7 = select i1 %icmp_ln123_7, i10 %sub_ln123_14, i10 %sub_ln123_15" [assessment/toplevel.cpp:123]   --->   Operation 727 'select' 'select_ln123_7' <Predicate = (!trunc_ln78_2)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln391_2 = sext i10 %select_ln123_7" [assessment/toplevel.cpp:391]   --->   Operation 728 'sext' 'sext_ln391_2' <Predicate = (!trunc_ln78_2)> <Delay = 0.00>
ST_81 : Operation 729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_4 = add i11 %n_g_score_V, i11 %sext_ln391_2"   --->   Operation 729 'add' 'add_ln208_4' <Predicate = (!trunc_ln78_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_81 : Operation 730 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%n_f_score_V_2 = add i11 %add_ln208_4, i11 %sext_ln123_3"   --->   Operation 730 'add' 'n_f_score_V_2' <Predicate = (!trunc_ln78_2)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_81 : Operation 731 [1/1] (0.00ns)   --->   "%n_open_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lshr_ln78_2, i32 1" [assessment/toplevel.cpp:94]   --->   Operation 731 'bitselect' 'n_open_2' <Predicate = (!trunc_ln78_2)> <Delay = 0.00>
ST_81 : Operation 732 [1/1] (0.00ns)   --->   "%br_ln397 = br i1 %n_open_2, void %.critedge18, void" [assessment/toplevel.cpp:397]   --->   Operation 732 'br' 'br_ln397' <Predicate = (!trunc_ln78_2)> <Delay = 0.00>
ST_81 : Operation 733 [1/1] (0.00ns)   --->   "%open_set_size_load_6 = load i16 %open_set_size"   --->   Operation 733 'load' 'open_set_size_load_6' <Predicate = (!trunc_ln78_2 & n_open_2)> <Delay = 0.00>
ST_81 : Operation 734 [1/1] (2.42ns)   --->   "%icmp_ln300_4 = icmp_eq  i16 %open_set_size_load_6, i16 0" [assessment/toplevel.cpp:300]   --->   Operation 734 'icmp' 'icmp_ln300_4' <Predicate = (!trunc_ln78_2 & n_open_2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 735 [1/1] (1.58ns)   --->   "%br_ln300 = br i1 %icmp_ln300_4, void %.lr.ph615.2.preheader, void %_Z7os_find7ap_uintILi11EES0_.exit.i.2" [assessment/toplevel.cpp:300]   --->   Operation 735 'br' 'br_ln300' <Predicate = (!trunc_ln78_2 & n_open_2)> <Delay = 1.58>
ST_81 : Operation 736 [1/1] (1.58ns)   --->   "%br_ln300 = br void %.lr.ph615.2" [assessment/toplevel.cpp:300]   --->   Operation 736 'br' 'br_ln300' <Predicate = (!trunc_ln78_2 & n_open_2 & !icmp_ln300_4)> <Delay = 1.58>

State 82 <SV = 67> <Delay = 4.01>
ST_82 : Operation 737 [1/1] (0.00ns)   --->   "%i_11 = phi i16 %i_12, void %.split25._crit_edge, i16 0, void %.lr.ph615.2.preheader"   --->   Operation 737 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 738 [1/1] (2.42ns)   --->   "%icmp_ln300_5 = icmp_ult  i16 %i_11, i16 %open_set_size_load_6" [assessment/toplevel.cpp:300]   --->   Operation 738 'icmp' 'icmp_ln300_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 739 [1/1] (2.07ns)   --->   "%i_12 = add i16 %i_11, i16 1" [assessment/toplevel.cpp:300]   --->   Operation 739 'add' 'i_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 740 [1/1] (1.58ns)   --->   "%br_ln300 = br i1 %icmp_ln300_5, void %_Z7os_find7ap_uintILi11EES0_.exit.i.2.loopexit, void %.split25" [assessment/toplevel.cpp:300]   --->   Operation 740 'br' 'br_ln300' <Predicate = true> <Delay = 1.58>
ST_82 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln302_2 = zext i16 %i_11" [assessment/toplevel.cpp:302]   --->   Operation 741 'zext' 'zext_ln302_2' <Predicate = (icmp_ln300_5)> <Delay = 0.00>
ST_82 : Operation 742 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_7 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln302_2"   --->   Operation 742 'getelementptr' 'open_set_heap_x_V_addr_7' <Predicate = (icmp_ln300_5)> <Delay = 0.00>
ST_82 : Operation 743 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_3 = load i11 %open_set_heap_x_V_addr_7"   --->   Operation 743 'load' 'open_set_heap_x_V_load_3' <Predicate = (icmp_ln300_5)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 83 <SV = 68> <Delay = 3.98>
ST_83 : Operation 744 [1/1] (0.00ns)   --->   "%speclooptripcount_ln300 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1500, i64 750" [assessment/toplevel.cpp:300]   --->   Operation 744 'speclooptripcount' 'speclooptripcount_ln300' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 745 [1/1] (0.00ns)   --->   "%specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [assessment/toplevel.cpp:300]   --->   Operation 745 'specloopname' 'specloopname_ln300' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 746 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_3 = load i11 %open_set_heap_x_V_addr_7"   --->   Operation 746 'load' 'open_set_heap_x_V_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_83 : Operation 747 [1/1] (1.66ns)   --->   "%icmp_ln870_6 = icmp_eq  i9 %open_set_heap_x_V_load_3, i9 %current_x_V_4"   --->   Operation 747 'icmp' 'icmp_ln870_6' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 748 [1/1] (0.00ns)   --->   "%br_ln302 = br i1 %icmp_ln870_6, void %.split25._crit_edge, void" [assessment/toplevel.cpp:302]   --->   Operation 748 'br' 'br_ln302' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 749 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_7 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln302_2"   --->   Operation 749 'getelementptr' 'open_set_heap_y_V_addr_7' <Predicate = (icmp_ln870_6)> <Delay = 0.00>
ST_83 : Operation 750 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_3 = load i11 %open_set_heap_y_V_addr_7"   --->   Operation 750 'load' 'open_set_heap_y_V_load_3' <Predicate = (icmp_ln870_6)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 84 <SV = 69> <Delay = 5.57>
ST_84 : Operation 751 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_3 = load i11 %open_set_heap_y_V_addr_7"   --->   Operation 751 'load' 'open_set_heap_y_V_load_3' <Predicate = (icmp_ln870_6)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_84 : Operation 752 [1/1] (1.66ns)   --->   "%icmp_ln870_7 = icmp_eq  i9 %open_set_heap_y_V_load_3, i9 %n_y_V_1"   --->   Operation 752 'icmp' 'icmp_ln870_7' <Predicate = (icmp_ln870_6)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 753 [1/1] (1.58ns)   --->   "%br_ln302 = br i1 %icmp_ln870_7, void %.split25._crit_edge, void %_Z7os_find7ap_uintILi11EES0_.exit.i.2.loopexit" [assessment/toplevel.cpp:302]   --->   Operation 753 'br' 'br_ln302' <Predicate = (icmp_ln870_6)> <Delay = 1.58>
ST_84 : Operation 754 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph615.2"   --->   Operation 754 'br' 'br_ln0' <Predicate = (!icmp_ln870_7) | (!icmp_ln870_6)> <Delay = 0.00>

State 85 <SV = 70> <Delay = 7.27>
ST_85 : Operation 755 [1/1] (0.00ns)   --->   "%existing_idx_2_ph = phi i16 %open_set_size_load_6, void %.lr.ph615.2, i16 %i_11, void"   --->   Operation 755 'phi' 'existing_idx_2_ph' <Predicate = (n_open_2 & !icmp_ln300_4)> <Delay = 0.00>
ST_85 : Operation 756 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z7os_find7ap_uintILi11EES0_.exit.i.2"   --->   Operation 756 'br' 'br_ln0' <Predicate = (n_open_2 & !icmp_ln300_4)> <Delay = 1.58>
ST_85 : Operation 757 [1/1] (0.00ns)   --->   "%existing_idx_2 = phi i16 %open_set_size_load_6, void, i16 %existing_idx_2_ph, void %_Z7os_find7ap_uintILi11EES0_.exit.i.2.loopexit" [assessment/toplevel.cpp:300]   --->   Operation 757 'phi' 'existing_idx_2' <Predicate = (n_open_2)> <Delay = 0.00>
ST_85 : Operation 758 [1/1] (2.42ns)   --->   "%icmp_ln399_2 = icmp_ult  i16 %existing_idx_2, i16 %open_set_size_load_6" [assessment/toplevel.cpp:399]   --->   Operation 758 'icmp' 'icmp_ln399_2' <Predicate = (n_open_2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 759 [1/1] (0.00ns)   --->   "%br_ln399 = br i1 %icmp_ln399_2, void %.critedge18, void" [assessment/toplevel.cpp:399]   --->   Operation 759 'br' 'br_ln399' <Predicate = (n_open_2)> <Delay = 0.00>
ST_85 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node or_ln118_2)   --->   "%shl_ln102_2 = shl i32 10, i32 %zext_ln77_2" [assessment/toplevel.cpp:102]   --->   Operation 760 'shl' 'shl_ln102_2' <Predicate = (!icmp_ln399_2) | (!n_open_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 761 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln118_2 = or i32 %grid_info_load_4, i32 %shl_ln102_2" [assessment/toplevel.cpp:118]   --->   Operation 761 'or' 'or_ln118_2' <Predicate = (!icmp_ln399_2) | (!n_open_2)> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 762 [1/1] (3.25ns)   --->   "%store_ln118 = store i32 %or_ln118_2, i15 %grid_info_addr_5" [assessment/toplevel.cpp:118]   --->   Operation 762 'store' 'store_ln118' <Predicate = (!icmp_ln399_2) | (!n_open_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_85 : Operation 763 [1/1] (0.00ns)   --->   "%open_set_size_load_7 = load i16 %open_set_size" [assessment/toplevel.cpp:260]   --->   Operation 763 'load' 'open_set_size_load_7' <Predicate = (!icmp_ln399_2) | (!n_open_2)> <Delay = 0.00>
ST_85 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln260_2 = trunc i16 %open_set_size_load_7" [assessment/toplevel.cpp:260]   --->   Operation 764 'trunc' 'trunc_ln260_2' <Predicate = (!icmp_ln399_2) | (!n_open_2)> <Delay = 0.00>
ST_85 : Operation 765 [1/1] (2.42ns)   --->   "%icmp_ln260_2 = icmp_ugt  i16 %open_set_size_load_7, i16 1499" [assessment/toplevel.cpp:260]   --->   Operation 765 'icmp' 'icmp_ln260_2' <Predicate = (!icmp_ln399_2) | (!n_open_2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 766 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %icmp_ln260_2, void, void" [assessment/toplevel.cpp:260]   --->   Operation 766 'br' 'br_ln260' <Predicate = (!icmp_ln399_2) | (!n_open_2)> <Delay = 0.00>
ST_85 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln267_2 = zext i16 %open_set_size_load_7" [assessment/toplevel.cpp:267]   --->   Operation 767 'zext' 'zext_ln267_2' <Predicate = (!icmp_ln399_2 & !icmp_ln260_2) | (!n_open_2 & !icmp_ln260_2)> <Delay = 0.00>
ST_85 : Operation 768 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_9 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln267_2" [assessment/toplevel.cpp:267]   --->   Operation 768 'getelementptr' 'open_set_heap_f_score_V_addr_9' <Predicate = (!icmp_ln399_2 & !icmp_ln260_2) | (!n_open_2 & !icmp_ln260_2)> <Delay = 0.00>
ST_85 : Operation 769 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_9 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln267_2" [assessment/toplevel.cpp:267]   --->   Operation 769 'getelementptr' 'open_set_heap_g_score_V_addr_9' <Predicate = (!icmp_ln399_2 & !icmp_ln260_2) | (!n_open_2 & !icmp_ln260_2)> <Delay = 0.00>
ST_85 : Operation 770 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_9 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln267_2" [assessment/toplevel.cpp:267]   --->   Operation 770 'getelementptr' 'open_set_heap_x_V_addr_9' <Predicate = (!icmp_ln399_2 & !icmp_ln260_2) | (!n_open_2 & !icmp_ln260_2)> <Delay = 0.00>
ST_85 : Operation 771 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_9 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln267_2" [assessment/toplevel.cpp:267]   --->   Operation 771 'getelementptr' 'open_set_heap_y_V_addr_9' <Predicate = (!icmp_ln399_2 & !icmp_ln260_2) | (!n_open_2 & !icmp_ln260_2)> <Delay = 0.00>
ST_85 : Operation 772 [1/1] (2.32ns)   --->   "%store_ln267 = store i11 %n_f_score_V_2, i11 %open_set_heap_f_score_V_addr_9" [assessment/toplevel.cpp:267]   --->   Operation 772 'store' 'store_ln267' <Predicate = (!icmp_ln399_2 & !icmp_ln260_2) | (!n_open_2 & !icmp_ln260_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_85 : Operation 773 [1/1] (2.32ns)   --->   "%store_ln267 = store i11 %n_g_score_V, i11 %open_set_heap_g_score_V_addr_9" [assessment/toplevel.cpp:267]   --->   Operation 773 'store' 'store_ln267' <Predicate = (!icmp_ln399_2 & !icmp_ln260_2) | (!n_open_2 & !icmp_ln260_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_85 : Operation 774 [1/1] (2.32ns)   --->   "%store_ln267 = store i9 %current_x_V_4, i11 %open_set_heap_x_V_addr_9" [assessment/toplevel.cpp:267]   --->   Operation 774 'store' 'store_ln267' <Predicate = (!icmp_ln399_2 & !icmp_ln260_2) | (!n_open_2 & !icmp_ln260_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_85 : Operation 775 [1/1] (2.32ns)   --->   "%store_ln267 = store i9 %n_y_V_1, i11 %open_set_heap_y_V_addr_9" [assessment/toplevel.cpp:267]   --->   Operation 775 'store' 'store_ln267' <Predicate = (!icmp_ln399_2 & !icmp_ln260_2) | (!n_open_2 & !icmp_ln260_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_85 : Operation 776 [1/1] (2.07ns)   --->   "%add_ln268_2 = add i16 %open_set_size_load_7, i16 1" [assessment/toplevel.cpp:268]   --->   Operation 776 'add' 'add_ln268_2' <Predicate = (!icmp_ln399_2 & !icmp_ln260_2) | (!n_open_2 & !icmp_ln260_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 777 [1/1] (2.18ns)   --->   "%store_ln268 = store i16 %add_ln268_2, i16 %open_set_size" [assessment/toplevel.cpp:268]   --->   Operation 777 'store' 'store_ln268' <Predicate = (!icmp_ln399_2 & !icmp_ln260_2) | (!n_open_2 & !icmp_ln260_2)> <Delay = 2.18>
ST_85 : Operation 778 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 778 'br' 'br_ln0' <Predicate = (!icmp_ln399_2 & !icmp_ln260_2) | (!n_open_2 & !icmp_ln260_2)> <Delay = 1.58>
ST_85 : Operation 779 [1/1] (1.63ns)   --->   "%add_ln261_2 = add i11 %trunc_ln260_2, i11 2047" [assessment/toplevel.cpp:261]   --->   Operation 779 'add' 'add_ln261_2' <Predicate = (!icmp_ln399_2 & icmp_ln260_2) | (!n_open_2 & icmp_ln260_2)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln261_2 = zext i11 %add_ln261_2" [assessment/toplevel.cpp:261]   --->   Operation 780 'zext' 'zext_ln261_2' <Predicate = (!icmp_ln399_2 & icmp_ln260_2) | (!n_open_2 & icmp_ln260_2)> <Delay = 0.00>
ST_85 : Operation 781 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_8 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln261_2" [assessment/toplevel.cpp:261]   --->   Operation 781 'getelementptr' 'open_set_heap_f_score_V_addr_8' <Predicate = (!icmp_ln399_2 & icmp_ln260_2) | (!n_open_2 & icmp_ln260_2)> <Delay = 0.00>
ST_85 : Operation 782 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_8 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln261_2" [assessment/toplevel.cpp:261]   --->   Operation 782 'getelementptr' 'open_set_heap_g_score_V_addr_8' <Predicate = (!icmp_ln399_2 & icmp_ln260_2) | (!n_open_2 & icmp_ln260_2)> <Delay = 0.00>
ST_85 : Operation 783 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_8 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln261_2" [assessment/toplevel.cpp:261]   --->   Operation 783 'getelementptr' 'open_set_heap_x_V_addr_8' <Predicate = (!icmp_ln399_2 & icmp_ln260_2) | (!n_open_2 & icmp_ln260_2)> <Delay = 0.00>
ST_85 : Operation 784 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_8 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln261_2" [assessment/toplevel.cpp:261]   --->   Operation 784 'getelementptr' 'open_set_heap_y_V_addr_8' <Predicate = (!icmp_ln399_2 & icmp_ln260_2) | (!n_open_2 & icmp_ln260_2)> <Delay = 0.00>
ST_85 : Operation 785 [1/1] (2.32ns)   --->   "%store_ln261 = store i11 %n_f_score_V_2, i11 %open_set_heap_f_score_V_addr_8" [assessment/toplevel.cpp:261]   --->   Operation 785 'store' 'store_ln261' <Predicate = (!icmp_ln399_2 & icmp_ln260_2) | (!n_open_2 & icmp_ln260_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_85 : Operation 786 [1/1] (2.32ns)   --->   "%store_ln261 = store i11 %n_g_score_V, i11 %open_set_heap_g_score_V_addr_8" [assessment/toplevel.cpp:261]   --->   Operation 786 'store' 'store_ln261' <Predicate = (!icmp_ln399_2 & icmp_ln260_2) | (!n_open_2 & icmp_ln260_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_85 : Operation 787 [1/1] (2.32ns)   --->   "%store_ln261 = store i9 %current_x_V_4, i11 %open_set_heap_x_V_addr_8" [assessment/toplevel.cpp:261]   --->   Operation 787 'store' 'store_ln261' <Predicate = (!icmp_ln399_2 & icmp_ln260_2) | (!n_open_2 & icmp_ln260_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_85 : Operation 788 [1/1] (2.32ns)   --->   "%store_ln261 = store i9 %n_y_V_1, i11 %open_set_heap_y_V_addr_8" [assessment/toplevel.cpp:261]   --->   Operation 788 'store' 'store_ln261' <Predicate = (!icmp_ln399_2 & icmp_ln260_2) | (!n_open_2 & icmp_ln260_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_85 : Operation 789 [1/1] (1.58ns)   --->   "%br_ln263 = br void" [assessment/toplevel.cpp:263]   --->   Operation 789 'br' 'br_ln263' <Predicate = (!icmp_ln399_2 & icmp_ln260_2) | (!n_open_2 & icmp_ln260_2)> <Delay = 1.58>
ST_85 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln402_2 = zext i16 %existing_idx_2" [assessment/toplevel.cpp:402]   --->   Operation 790 'zext' 'zext_ln402_2' <Predicate = (n_open_2 & icmp_ln399_2)> <Delay = 0.00>
ST_85 : Operation 791 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_7 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln402_2"   --->   Operation 791 'getelementptr' 'open_set_heap_f_score_V_addr_7' <Predicate = (n_open_2 & icmp_ln399_2)> <Delay = 0.00>
ST_85 : Operation 792 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_3 = load i11 %open_set_heap_f_score_V_addr_7"   --->   Operation 792 'load' 'open_set_heap_f_score_V_load_3' <Predicate = (n_open_2 & icmp_ln399_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 86 <SV = 71> <Delay = 2.31>
ST_86 : Operation 793 [1/1] (0.00ns)   --->   "%error_flag_6 = phi i32 20000, void, i32 %error_flag_5, void"   --->   Operation 793 'phi' 'error_flag_6' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 794 [1/1] (0.00ns)   --->   "%empty_41 = phi i16 %open_set_size_load_7, void, i16 %add_ln268_2, void" [assessment/toplevel.cpp:260]   --->   Operation 794 'phi' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %empty_41, i32 1, i32 15" [assessment/toplevel.cpp:273]   --->   Operation 795 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 796 [1/1] (2.31ns)   --->   "%icmp_ln273_2 = icmp_eq  i15 %tmp_7, i15 0" [assessment/toplevel.cpp:273]   --->   Operation 796 'icmp' 'icmp_ln273_2' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 797 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_2, void, void %_Z12os_heap_push6ASNode.exit.i.2" [assessment/toplevel.cpp:273]   --->   Operation 797 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>

State 87 <SV = 72> <Delay = 6.70>
ST_87 : Operation 798 [1/1] (2.07ns)   --->   "%add_ln274_2 = add i16 %empty_41, i16 65535" [assessment/toplevel.cpp:274]   --->   Operation 798 'add' 'add_ln274_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 799 [2/2] (4.62ns)   --->   "%call_ln274 = call void @os_sift_up, i16 %add_ln274_2, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:274]   --->   Operation 799 'call' 'call_ln274' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 73> <Delay = 4.46>
ST_88 : Operation 800 [1/2] (0.00ns)   --->   "%call_ln274 = call void @os_sift_up, i16 %add_ln274_2, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:274]   --->   Operation 800 'call' 'call_ln274' <Predicate = (!or_ln374_2 & !trunc_ln70_2 & !trunc_ln78_2 & !icmp_ln399_2 & !icmp_ln273_2) | (!or_ln374_2 & !trunc_ln70_2 & !trunc_ln78_2 & !n_open_2 & !icmp_ln273_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 801 [1/1] (0.00ns)   --->   "%br_ln275 = br void %_Z12os_heap_push6ASNode.exit.i.2" [assessment/toplevel.cpp:275]   --->   Operation 801 'br' 'br_ln275' <Predicate = (!or_ln374_2 & !trunc_ln70_2 & !trunc_ln78_2 & !icmp_ln399_2 & !icmp_ln273_2) | (!or_ln374_2 & !trunc_ln70_2 & !trunc_ln78_2 & !n_open_2 & !icmp_ln273_2)> <Delay = 0.00>
ST_88 : Operation 802 [1/1] (2.47ns)   --->   "%icmp_ln428_2 = icmp_eq  i32 %error_flag_6, i32 0" [assessment/toplevel.cpp:428]   --->   Operation 802 'icmp' 'icmp_ln428_2' <Predicate = (!or_ln374_2 & !trunc_ln70_2 & !trunc_ln78_2 & !icmp_ln399_2) | (!or_ln374_2 & !trunc_ln70_2 & !trunc_ln78_2 & !n_open_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 803 [1/1] (1.82ns)   --->   "%br_ln428 = br i1 %icmp_ln428_2, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %.critedge._crit_edge" [assessment/toplevel.cpp:428]   --->   Operation 803 'br' 'br_ln428' <Predicate = (!or_ln374_2 & !trunc_ln70_2 & !trunc_ln78_2 & !icmp_ln399_2) | (!or_ln374_2 & !trunc_ln70_2 & !trunc_ln78_2 & !n_open_2)> <Delay = 1.82>
ST_88 : Operation 804 [1/2] (0.00ns)   --->   "%call_ln409 = call void @os_sift_up, i16 %existing_idx_2, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:409]   --->   Operation 804 'call' 'call_ln409' <Predicate = (!or_ln374_2 & !trunc_ln70_2 & !trunc_ln78_2 & n_open_2 & icmp_ln399_2 & icmp_ln878_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 805 [1/1] (0.00ns)   --->   "%br_ln410 = br void %._crit_edge77" [assessment/toplevel.cpp:410]   --->   Operation 805 'br' 'br_ln410' <Predicate = (!or_ln374_2 & !trunc_ln70_2 & !trunc_ln78_2 & n_open_2 & icmp_ln399_2 & icmp_ln878_2)> <Delay = 0.00>
ST_88 : Operation 806 [1/1] (1.58ns)   --->   "%br_ln421 = br void %.critedge._crit_edge" [assessment/toplevel.cpp:421]   --->   Operation 806 'br' 'br_ln421' <Predicate = (!or_ln374_2 & !trunc_ln70_2 & !trunc_ln78_2 & n_open_2 & icmp_ln399_2)> <Delay = 1.58>
ST_88 : Operation 807 [1/1] (1.82ns)   --->   "%n_x_V_2 = add i9 %current_x_V_4, i9 1"   --->   Operation 807 'add' 'n_x_V_2' <Predicate = (icmp_ln428_2) | (n_open_2 & icmp_ln399_2) | (trunc_ln78_2) | (trunc_ln70_2) | (or_ln374_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 808 [1/1] (1.66ns)   --->   "%icmp_ln882_6 = icmp_ult  i9 %n_x_V_2, i9 %trunc_ln3"   --->   Operation 808 'icmp' 'icmp_ln882_6' <Predicate = (icmp_ln428_2) | (n_open_2 & icmp_ln399_2) | (trunc_ln78_2) | (trunc_ln70_2) | (or_ln374_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node or_ln374_3)   --->   "%xor_ln882_6 = xor i1 %icmp_ln882_6, i1 1"   --->   Operation 809 'xor' 'xor_ln882_6' <Predicate = (icmp_ln428_2) | (n_open_2 & icmp_ln399_2) | (trunc_ln78_2) | (trunc_ln70_2) | (or_ln374_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 810 [1/1] (1.66ns)   --->   "%icmp_ln882_7 = icmp_ult  i9 %current_y_V_4, i9 %trunc_ln3"   --->   Operation 810 'icmp' 'icmp_ln882_7' <Predicate = (icmp_ln428_2) | (n_open_2 & icmp_ln399_2) | (trunc_ln78_2) | (trunc_ln70_2) | (or_ln374_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node or_ln374_3)   --->   "%xor_ln882_7 = xor i1 %icmp_ln882_7, i1 1"   --->   Operation 811 'xor' 'xor_ln882_7' <Predicate = (icmp_ln428_2) | (n_open_2 & icmp_ln399_2) | (trunc_ln78_2) | (trunc_ln70_2) | (or_ln374_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 812 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln374_3 = or i1 %xor_ln882_6, i1 %xor_ln882_7" [assessment/toplevel.cpp:374]   --->   Operation 812 'or' 'or_ln374_3' <Predicate = (icmp_ln428_2) | (n_open_2 & icmp_ln399_2) | (trunc_ln78_2) | (trunc_ln70_2) | (or_ln374_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 71> <Delay = 6.52>
ST_89 : Operation 813 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_3 = load i11 %open_set_heap_f_score_V_addr_7"   --->   Operation 813 'load' 'open_set_heap_f_score_V_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_89 : Operation 814 [1/1] (1.88ns)   --->   "%icmp_ln878_2 = icmp_ult  i11 %n_f_score_V_2, i11 %open_set_heap_f_score_V_load_3"   --->   Operation 814 'icmp' 'icmp_ln878_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 815 [1/1] (0.00ns)   --->   "%br_ln402 = br i1 %icmp_ln878_2, void %._crit_edge77, void" [assessment/toplevel.cpp:402]   --->   Operation 815 'br' 'br_ln402' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 816 [1/1] (2.32ns)   --->   "%store_ln406 = store i11 %n_f_score_V_2, i11 %open_set_heap_f_score_V_addr_7" [assessment/toplevel.cpp:406]   --->   Operation 816 'store' 'store_ln406' <Predicate = (icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_89 : Operation 817 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_7 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln402_2" [assessment/toplevel.cpp:407]   --->   Operation 817 'getelementptr' 'open_set_heap_g_score_V_addr_7' <Predicate = (icmp_ln878_2)> <Delay = 0.00>
ST_89 : Operation 818 [1/1] (2.32ns)   --->   "%store_ln407 = store i11 %n_g_score_V, i11 %open_set_heap_g_score_V_addr_7" [assessment/toplevel.cpp:407]   --->   Operation 818 'store' 'store_ln407' <Predicate = (icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_89 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node or_ln118_3)   --->   "%shl_ln118_1 = shl i32 8, i32 %zext_ln77_2" [assessment/toplevel.cpp:118]   --->   Operation 819 'shl' 'shl_ln118_1' <Predicate = (icmp_ln878_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 820 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln118_3 = or i32 %grid_info_load_4, i32 %shl_ln118_1" [assessment/toplevel.cpp:118]   --->   Operation 820 'or' 'or_ln118_3' <Predicate = (icmp_ln878_2)> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 72> <Delay = 4.62>
ST_90 : Operation 821 [1/1] (3.25ns)   --->   "%store_ln118 = store i32 %or_ln118_3, i15 %grid_info_addr_5" [assessment/toplevel.cpp:118]   --->   Operation 821 'store' 'store_ln118' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_90 : Operation 822 [2/2] (4.62ns)   --->   "%call_ln409 = call void @os_sift_up, i16 %existing_idx_2, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:409]   --->   Operation 822 'call' 'call_ln409' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 74> <Delay = 7.06>
ST_91 : Operation 823 [1/1] (0.00ns)   --->   "%error_flag_7 = phi i32 %error_flag_5, void %.critedge, i32 %error_flag_6, void %_Z12os_heap_push6ASNode.exit.i.2, i32 %error_flag_5, void %._crit_edge77, i32 %error_flag_5, void, i32 %error_flag_5, void"   --->   Operation 823 'phi' 'error_flag_7' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln882_3 = zext i9 %n_x_V_2"   --->   Operation 824 'zext' 'zext_ln882_3' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 825 [1/1] (1.58ns)   --->   "%br_ln374 = br i1 %or_ln374_3, void, void %._crit_edge78" [assessment/toplevel.cpp:374]   --->   Operation 825 'br' 'br_ln374' <Predicate = true> <Delay = 1.58>
ST_91 : Operation 826 [1/1] (2.13ns)   --->   "%idx_5 = add i18 %mul_ln83, i18 %zext_ln882_3" [assessment/toplevel.cpp:67]   --->   Operation 826 'add' 'idx_5' <Predicate = (!or_ln374_3)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 827 [1/1] (0.00ns)   --->   "%bit_3 = trunc i18 %idx_5" [assessment/toplevel.cpp:67]   --->   Operation 827 'trunc' 'bit_3' <Predicate = (!or_ln374_3)> <Delay = 0.00>
ST_91 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln68_3 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_5, i32 5, i32 17" [assessment/toplevel.cpp:68]   --->   Operation 828 'partselect' 'trunc_ln68_3' <Predicate = (!or_ln374_3)> <Delay = 0.00>
ST_91 : Operation 829 [1/1] (1.67ns)   --->   "%add_ln70_3 = add i13 %trunc_ln68_3, i13 18" [assessment/toplevel.cpp:70]   --->   Operation 829 'add' 'add_ln70_3' <Predicate = (!or_ln374_3)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i13 %add_ln70_3" [assessment/toplevel.cpp:70]   --->   Operation 830 'zext' 'zext_ln70_3' <Predicate = (!or_ln374_3)> <Delay = 0.00>
ST_91 : Operation 831 [1/1] (0.00ns)   --->   "%local_ram_addr_6 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln70_3" [assessment/toplevel.cpp:70]   --->   Operation 831 'getelementptr' 'local_ram_addr_6' <Predicate = (!or_ln374_3)> <Delay = 0.00>
ST_91 : Operation 832 [2/2] (3.25ns)   --->   "%local_ram_load_5 = load i14 %local_ram_addr_6" [assessment/toplevel.cpp:70]   --->   Operation 832 'load' 'local_ram_load_5' <Predicate = (!or_ln374_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8631> <RAM>

State 92 <SV = 75> <Delay = 3.25>
ST_92 : Operation 833 [1/2] (3.25ns)   --->   "%local_ram_load_5 = load i14 %local_ram_addr_6" [assessment/toplevel.cpp:70]   --->   Operation 833 'load' 'local_ram_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8631> <RAM>

State 93 <SV = 76> <Delay = 6.00>
ST_93 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln69_3 = zext i5 %bit_3" [assessment/toplevel.cpp:69]   --->   Operation 834 'zext' 'zext_ln69_3' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 835 [1/1] (4.42ns)   --->   "%lshr_ln70_3 = lshr i32 %local_ram_load_5, i32 %zext_ln69_3" [assessment/toplevel.cpp:70]   --->   Operation 835 'lshr' 'lshr_ln70_3' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 836 [1/1] (0.00ns)   --->   "%trunc_ln70_3 = trunc i32 %lshr_ln70_3" [assessment/toplevel.cpp:70]   --->   Operation 836 'trunc' 'trunc_ln70_3' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 837 [1/1] (1.58ns)   --->   "%br_ln379 = br i1 %trunc_ln70_3, void, void %._crit_edge78" [assessment/toplevel.cpp:379]   --->   Operation 837 'br' 'br_ln379' <Predicate = true> <Delay = 1.58>
ST_93 : Operation 838 [1/1] (0.00ns)   --->   "%word_9 = partselect i15 @_ssdm_op_PartSelect.i15.i18.i32.i32, i18 %idx_5, i32 3, i32 17" [assessment/toplevel.cpp:76]   --->   Operation 838 'partselect' 'word_9' <Predicate = (!trunc_ln70_3)> <Delay = 0.00>
ST_93 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln77_3 = trunc i18 %idx_5" [assessment/toplevel.cpp:77]   --->   Operation 839 'trunc' 'trunc_ln77_3' <Predicate = (!trunc_ln70_3)> <Delay = 0.00>
ST_93 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i15 %word_9" [assessment/toplevel.cpp:78]   --->   Operation 840 'zext' 'zext_ln78_3' <Predicate = (!trunc_ln70_3)> <Delay = 0.00>
ST_93 : Operation 841 [1/1] (0.00ns)   --->   "%grid_info_addr_6 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln78_3" [assessment/toplevel.cpp:78]   --->   Operation 841 'getelementptr' 'grid_info_addr_6' <Predicate = (!trunc_ln70_3)> <Delay = 0.00>
ST_93 : Operation 842 [2/2] (3.25ns)   --->   "%grid_info_load_5 = load i15 %grid_info_addr_6" [assessment/toplevel.cpp:78]   --->   Operation 842 'load' 'grid_info_load_5' <Predicate = (!trunc_ln70_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>

State 94 <SV = 77> <Delay = 3.25>
ST_94 : Operation 843 [1/2] (3.25ns)   --->   "%grid_info_load_5 = load i15 %grid_info_addr_6" [assessment/toplevel.cpp:78]   --->   Operation 843 'load' 'grid_info_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>

State 95 <SV = 78> <Delay = 6.26>
ST_95 : Operation 844 [1/1] (0.00ns)   --->   "%offset_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln77_3, i2 0" [assessment/toplevel.cpp:77]   --->   Operation 844 'bitconcatenate' 'offset_5' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i5 %offset_5" [assessment/toplevel.cpp:77]   --->   Operation 845 'zext' 'zext_ln77_3' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 846 [1/1] (4.42ns)   --->   "%lshr_ln78_3 = lshr i32 %grid_info_load_5, i32 %zext_ln77_3" [assessment/toplevel.cpp:78]   --->   Operation 846 'lshr' 'lshr_ln78_3' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln78_3 = trunc i32 %lshr_ln78_3" [assessment/toplevel.cpp:78]   --->   Operation 847 'trunc' 'trunc_ln78_3' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 848 [1/1] (1.58ns)   --->   "%br_ln384 = br i1 %trunc_ln78_3, void %_Z7abs_subtt.exit17.i131.i.3, void %._crit_edge78" [assessment/toplevel.cpp:384]   --->   Operation 848 'br' 'br_ln384' <Predicate = true> <Delay = 1.58>
ST_95 : Operation 849 [1/1] (1.66ns)   --->   "%icmp_ln123_8 = icmp_ugt  i9 %n_x_V_2, i9 %goal_x_V" [assessment/toplevel.cpp:123]   --->   Operation 849 'icmp' 'icmp_ln123_8' <Predicate = (!trunc_ln78_3)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln123_10 = zext i9 %n_x_V_2" [assessment/toplevel.cpp:123]   --->   Operation 850 'zext' 'zext_ln123_10' <Predicate = (!trunc_ln78_3)> <Delay = 0.00>
ST_95 : Operation 851 [1/1] (1.82ns)   --->   "%sub_ln123_16 = sub i10 %zext_ln123_10, i10 %zext_ln123_1" [assessment/toplevel.cpp:123]   --->   Operation 851 'sub' 'sub_ln123_16' <Predicate = (!trunc_ln78_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 852 [1/1] (1.82ns)   --->   "%sub_ln123_17 = sub i10 %zext_ln123_1, i10 %zext_ln123_10" [assessment/toplevel.cpp:123]   --->   Operation 852 'sub' 'sub_ln123_17' <Predicate = (!trunc_ln78_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 853 [1/1] (0.68ns)   --->   "%select_ln123_8 = select i1 %icmp_ln123_8, i10 %sub_ln123_16, i10 %sub_ln123_17" [assessment/toplevel.cpp:123]   --->   Operation 853 'select' 'select_ln123_8' <Predicate = (!trunc_ln78_3)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln123_4 = sext i10 %select_ln123_8" [assessment/toplevel.cpp:123]   --->   Operation 854 'sext' 'sext_ln123_4' <Predicate = (!trunc_ln78_3)> <Delay = 0.00>
ST_95 : Operation 855 [1/1] (1.66ns)   --->   "%icmp_ln123_9 = icmp_ugt  i9 %current_y_V_4, i9 %goal_y_V" [assessment/toplevel.cpp:123]   --->   Operation 855 'icmp' 'icmp_ln123_9' <Predicate = (!trunc_ln78_3)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln123_11 = zext i9 %current_y_V_4" [assessment/toplevel.cpp:123]   --->   Operation 856 'zext' 'zext_ln123_11' <Predicate = (!trunc_ln78_3)> <Delay = 0.00>
ST_95 : Operation 857 [1/1] (1.82ns)   --->   "%sub_ln123_18 = sub i10 %zext_ln123_11, i10 %zext_ln123_3" [assessment/toplevel.cpp:123]   --->   Operation 857 'sub' 'sub_ln123_18' <Predicate = (!trunc_ln78_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 858 [1/1] (1.82ns)   --->   "%sub_ln123_19 = sub i10 %zext_ln123_3, i10 %zext_ln123_11" [assessment/toplevel.cpp:123]   --->   Operation 858 'sub' 'sub_ln123_19' <Predicate = (!trunc_ln78_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 859 [1/1] (0.68ns)   --->   "%select_ln123_9 = select i1 %icmp_ln123_9, i10 %sub_ln123_18, i10 %sub_ln123_19" [assessment/toplevel.cpp:123]   --->   Operation 859 'select' 'select_ln123_9' <Predicate = (!trunc_ln78_3)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln391_3 = sext i10 %select_ln123_9" [assessment/toplevel.cpp:391]   --->   Operation 860 'sext' 'sext_ln391_3' <Predicate = (!trunc_ln78_3)> <Delay = 0.00>
ST_95 : Operation 861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_6 = add i11 %n_g_score_V, i11 %sext_ln391_3"   --->   Operation 861 'add' 'add_ln208_6' <Predicate = (!trunc_ln78_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_95 : Operation 862 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%n_f_score_V_3 = add i11 %add_ln208_6, i11 %sext_ln123_4"   --->   Operation 862 'add' 'n_f_score_V_3' <Predicate = (!trunc_ln78_3)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_95 : Operation 863 [1/1] (0.00ns)   --->   "%n_open_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lshr_ln78_3, i32 1" [assessment/toplevel.cpp:94]   --->   Operation 863 'bitselect' 'n_open_3' <Predicate = (!trunc_ln78_3)> <Delay = 0.00>
ST_95 : Operation 864 [1/1] (0.00ns)   --->   "%br_ln397 = br i1 %n_open_3, void %.critedge20, void" [assessment/toplevel.cpp:397]   --->   Operation 864 'br' 'br_ln397' <Predicate = (!trunc_ln78_3)> <Delay = 0.00>
ST_95 : Operation 865 [1/1] (0.00ns)   --->   "%open_set_size_load_8 = load i16 %open_set_size"   --->   Operation 865 'load' 'open_set_size_load_8' <Predicate = (!trunc_ln78_3 & n_open_3)> <Delay = 0.00>
ST_95 : Operation 866 [1/1] (2.42ns)   --->   "%icmp_ln300_6 = icmp_eq  i16 %open_set_size_load_8, i16 0" [assessment/toplevel.cpp:300]   --->   Operation 866 'icmp' 'icmp_ln300_6' <Predicate = (!trunc_ln78_3 & n_open_3)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 867 [1/1] (1.58ns)   --->   "%br_ln300 = br i1 %icmp_ln300_6, void %.lr.ph615.3.preheader, void %_Z7os_find7ap_uintILi11EES0_.exit.i.3" [assessment/toplevel.cpp:300]   --->   Operation 867 'br' 'br_ln300' <Predicate = (!trunc_ln78_3 & n_open_3)> <Delay = 1.58>
ST_95 : Operation 868 [1/1] (1.58ns)   --->   "%br_ln300 = br void %.lr.ph615.3" [assessment/toplevel.cpp:300]   --->   Operation 868 'br' 'br_ln300' <Predicate = (!trunc_ln78_3 & n_open_3 & !icmp_ln300_6)> <Delay = 1.58>

State 96 <SV = 79> <Delay = 4.01>
ST_96 : Operation 869 [1/1] (0.00ns)   --->   "%i_13 = phi i16 %i_14, void %.split28._crit_edge, i16 0, void %.lr.ph615.3.preheader"   --->   Operation 869 'phi' 'i_13' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 870 [1/1] (2.42ns)   --->   "%icmp_ln300_7 = icmp_ult  i16 %i_13, i16 %open_set_size_load_8" [assessment/toplevel.cpp:300]   --->   Operation 870 'icmp' 'icmp_ln300_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 871 [1/1] (2.07ns)   --->   "%i_14 = add i16 %i_13, i16 1" [assessment/toplevel.cpp:300]   --->   Operation 871 'add' 'i_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 872 [1/1] (1.58ns)   --->   "%br_ln300 = br i1 %icmp_ln300_7, void %_Z7os_find7ap_uintILi11EES0_.exit.i.3.loopexit, void %.split28" [assessment/toplevel.cpp:300]   --->   Operation 872 'br' 'br_ln300' <Predicate = true> <Delay = 1.58>
ST_96 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln302_3 = zext i16 %i_13" [assessment/toplevel.cpp:302]   --->   Operation 873 'zext' 'zext_ln302_3' <Predicate = (icmp_ln300_7)> <Delay = 0.00>
ST_96 : Operation 874 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_10 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln302_3"   --->   Operation 874 'getelementptr' 'open_set_heap_x_V_addr_10' <Predicate = (icmp_ln300_7)> <Delay = 0.00>
ST_96 : Operation 875 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_4 = load i11 %open_set_heap_x_V_addr_10"   --->   Operation 875 'load' 'open_set_heap_x_V_load_4' <Predicate = (icmp_ln300_7)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 97 <SV = 80> <Delay = 3.98>
ST_97 : Operation 876 [1/1] (0.00ns)   --->   "%speclooptripcount_ln300 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1500, i64 750" [assessment/toplevel.cpp:300]   --->   Operation 876 'speclooptripcount' 'speclooptripcount_ln300' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 877 [1/1] (0.00ns)   --->   "%specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [assessment/toplevel.cpp:300]   --->   Operation 877 'specloopname' 'specloopname_ln300' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 878 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_4 = load i11 %open_set_heap_x_V_addr_10"   --->   Operation 878 'load' 'open_set_heap_x_V_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_97 : Operation 879 [1/1] (1.66ns)   --->   "%icmp_ln870_8 = icmp_eq  i9 %open_set_heap_x_V_load_4, i9 %n_x_V_2"   --->   Operation 879 'icmp' 'icmp_ln870_8' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 880 [1/1] (0.00ns)   --->   "%br_ln302 = br i1 %icmp_ln870_8, void %.split28._crit_edge, void" [assessment/toplevel.cpp:302]   --->   Operation 880 'br' 'br_ln302' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 881 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_10 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln302_3"   --->   Operation 881 'getelementptr' 'open_set_heap_y_V_addr_10' <Predicate = (icmp_ln870_8)> <Delay = 0.00>
ST_97 : Operation 882 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_4 = load i11 %open_set_heap_y_V_addr_10"   --->   Operation 882 'load' 'open_set_heap_y_V_load_4' <Predicate = (icmp_ln870_8)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>

State 98 <SV = 81> <Delay = 5.57>
ST_98 : Operation 883 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_4 = load i11 %open_set_heap_y_V_addr_10"   --->   Operation 883 'load' 'open_set_heap_y_V_load_4' <Predicate = (icmp_ln870_8)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_98 : Operation 884 [1/1] (1.66ns)   --->   "%icmp_ln870_9 = icmp_eq  i9 %open_set_heap_y_V_load_4, i9 %current_y_V_4"   --->   Operation 884 'icmp' 'icmp_ln870_9' <Predicate = (icmp_ln870_8)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 885 [1/1] (1.58ns)   --->   "%br_ln302 = br i1 %icmp_ln870_9, void %.split28._crit_edge, void %_Z7os_find7ap_uintILi11EES0_.exit.i.3.loopexit" [assessment/toplevel.cpp:302]   --->   Operation 885 'br' 'br_ln302' <Predicate = (icmp_ln870_8)> <Delay = 1.58>
ST_98 : Operation 886 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph615.3"   --->   Operation 886 'br' 'br_ln0' <Predicate = (!icmp_ln870_9) | (!icmp_ln870_8)> <Delay = 0.00>

State 99 <SV = 82> <Delay = 7.27>
ST_99 : Operation 887 [1/1] (0.00ns)   --->   "%existing_idx_3_ph = phi i16 %open_set_size_load_8, void %.lr.ph615.3, i16 %i_13, void"   --->   Operation 887 'phi' 'existing_idx_3_ph' <Predicate = (n_open_3 & !icmp_ln300_6)> <Delay = 0.00>
ST_99 : Operation 888 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z7os_find7ap_uintILi11EES0_.exit.i.3"   --->   Operation 888 'br' 'br_ln0' <Predicate = (n_open_3 & !icmp_ln300_6)> <Delay = 1.58>
ST_99 : Operation 889 [1/1] (0.00ns)   --->   "%existing_idx_3 = phi i16 %open_set_size_load_8, void, i16 %existing_idx_3_ph, void %_Z7os_find7ap_uintILi11EES0_.exit.i.3.loopexit" [assessment/toplevel.cpp:300]   --->   Operation 889 'phi' 'existing_idx_3' <Predicate = (n_open_3)> <Delay = 0.00>
ST_99 : Operation 890 [1/1] (2.42ns)   --->   "%icmp_ln399_3 = icmp_ult  i16 %existing_idx_3, i16 %open_set_size_load_8" [assessment/toplevel.cpp:399]   --->   Operation 890 'icmp' 'icmp_ln399_3' <Predicate = (n_open_3)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 891 [1/1] (0.00ns)   --->   "%br_ln399 = br i1 %icmp_ln399_3, void %.critedge20, void" [assessment/toplevel.cpp:399]   --->   Operation 891 'br' 'br_ln399' <Predicate = (n_open_3)> <Delay = 0.00>
ST_99 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node or_ln118_4)   --->   "%shl_ln102_3 = shl i32 14, i32 %zext_ln77_3" [assessment/toplevel.cpp:102]   --->   Operation 892 'shl' 'shl_ln102_3' <Predicate = (!icmp_ln399_3) | (!n_open_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 893 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln118_4 = or i32 %grid_info_load_5, i32 %shl_ln102_3" [assessment/toplevel.cpp:118]   --->   Operation 893 'or' 'or_ln118_4' <Predicate = (!icmp_ln399_3) | (!n_open_3)> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 894 [1/1] (3.25ns)   --->   "%store_ln118 = store i32 %or_ln118_4, i15 %grid_info_addr_6" [assessment/toplevel.cpp:118]   --->   Operation 894 'store' 'store_ln118' <Predicate = (!icmp_ln399_3) | (!n_open_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_99 : Operation 895 [1/1] (0.00ns)   --->   "%open_set_size_load_9 = load i16 %open_set_size" [assessment/toplevel.cpp:260]   --->   Operation 895 'load' 'open_set_size_load_9' <Predicate = (!icmp_ln399_3) | (!n_open_3)> <Delay = 0.00>
ST_99 : Operation 896 [1/1] (0.00ns)   --->   "%trunc_ln260_3 = trunc i16 %open_set_size_load_9" [assessment/toplevel.cpp:260]   --->   Operation 896 'trunc' 'trunc_ln260_3' <Predicate = (!icmp_ln399_3) | (!n_open_3)> <Delay = 0.00>
ST_99 : Operation 897 [1/1] (2.42ns)   --->   "%icmp_ln260_3 = icmp_ugt  i16 %open_set_size_load_9, i16 1499" [assessment/toplevel.cpp:260]   --->   Operation 897 'icmp' 'icmp_ln260_3' <Predicate = (!icmp_ln399_3) | (!n_open_3)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 898 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %icmp_ln260_3, void, void" [assessment/toplevel.cpp:260]   --->   Operation 898 'br' 'br_ln260' <Predicate = (!icmp_ln399_3) | (!n_open_3)> <Delay = 0.00>
ST_99 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln267_3 = zext i16 %open_set_size_load_9" [assessment/toplevel.cpp:267]   --->   Operation 899 'zext' 'zext_ln267_3' <Predicate = (!icmp_ln399_3 & !icmp_ln260_3) | (!n_open_3 & !icmp_ln260_3)> <Delay = 0.00>
ST_99 : Operation 900 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_12 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln267_3" [assessment/toplevel.cpp:267]   --->   Operation 900 'getelementptr' 'open_set_heap_f_score_V_addr_12' <Predicate = (!icmp_ln399_3 & !icmp_ln260_3) | (!n_open_3 & !icmp_ln260_3)> <Delay = 0.00>
ST_99 : Operation 901 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_12 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln267_3" [assessment/toplevel.cpp:267]   --->   Operation 901 'getelementptr' 'open_set_heap_g_score_V_addr_12' <Predicate = (!icmp_ln399_3 & !icmp_ln260_3) | (!n_open_3 & !icmp_ln260_3)> <Delay = 0.00>
ST_99 : Operation 902 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_12 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln267_3" [assessment/toplevel.cpp:267]   --->   Operation 902 'getelementptr' 'open_set_heap_x_V_addr_12' <Predicate = (!icmp_ln399_3 & !icmp_ln260_3) | (!n_open_3 & !icmp_ln260_3)> <Delay = 0.00>
ST_99 : Operation 903 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_12 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln267_3" [assessment/toplevel.cpp:267]   --->   Operation 903 'getelementptr' 'open_set_heap_y_V_addr_12' <Predicate = (!icmp_ln399_3 & !icmp_ln260_3) | (!n_open_3 & !icmp_ln260_3)> <Delay = 0.00>
ST_99 : Operation 904 [1/1] (2.32ns)   --->   "%store_ln267 = store i11 %n_f_score_V_3, i11 %open_set_heap_f_score_V_addr_12" [assessment/toplevel.cpp:267]   --->   Operation 904 'store' 'store_ln267' <Predicate = (!icmp_ln399_3 & !icmp_ln260_3) | (!n_open_3 & !icmp_ln260_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_99 : Operation 905 [1/1] (2.32ns)   --->   "%store_ln267 = store i11 %n_g_score_V, i11 %open_set_heap_g_score_V_addr_12" [assessment/toplevel.cpp:267]   --->   Operation 905 'store' 'store_ln267' <Predicate = (!icmp_ln399_3 & !icmp_ln260_3) | (!n_open_3 & !icmp_ln260_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_99 : Operation 906 [1/1] (2.32ns)   --->   "%store_ln267 = store i9 %n_x_V_2, i11 %open_set_heap_x_V_addr_12" [assessment/toplevel.cpp:267]   --->   Operation 906 'store' 'store_ln267' <Predicate = (!icmp_ln399_3 & !icmp_ln260_3) | (!n_open_3 & !icmp_ln260_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_99 : Operation 907 [1/1] (2.32ns)   --->   "%store_ln267 = store i9 %current_y_V_4, i11 %open_set_heap_y_V_addr_12" [assessment/toplevel.cpp:267]   --->   Operation 907 'store' 'store_ln267' <Predicate = (!icmp_ln399_3 & !icmp_ln260_3) | (!n_open_3 & !icmp_ln260_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_99 : Operation 908 [1/1] (2.07ns)   --->   "%add_ln268_3 = add i16 %open_set_size_load_9, i16 1" [assessment/toplevel.cpp:268]   --->   Operation 908 'add' 'add_ln268_3' <Predicate = (!icmp_ln399_3 & !icmp_ln260_3) | (!n_open_3 & !icmp_ln260_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 909 [1/1] (2.18ns)   --->   "%store_ln268 = store i16 %add_ln268_3, i16 %open_set_size" [assessment/toplevel.cpp:268]   --->   Operation 909 'store' 'store_ln268' <Predicate = (!icmp_ln399_3 & !icmp_ln260_3) | (!n_open_3 & !icmp_ln260_3)> <Delay = 2.18>
ST_99 : Operation 910 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 910 'br' 'br_ln0' <Predicate = (!icmp_ln399_3 & !icmp_ln260_3) | (!n_open_3 & !icmp_ln260_3)> <Delay = 1.58>
ST_99 : Operation 911 [1/1] (1.63ns)   --->   "%add_ln261_3 = add i11 %trunc_ln260_3, i11 2047" [assessment/toplevel.cpp:261]   --->   Operation 911 'add' 'add_ln261_3' <Predicate = (!icmp_ln399_3 & icmp_ln260_3) | (!n_open_3 & icmp_ln260_3)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln261_3 = zext i11 %add_ln261_3" [assessment/toplevel.cpp:261]   --->   Operation 912 'zext' 'zext_ln261_3' <Predicate = (!icmp_ln399_3 & icmp_ln260_3) | (!n_open_3 & icmp_ln260_3)> <Delay = 0.00>
ST_99 : Operation 913 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_11 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln261_3" [assessment/toplevel.cpp:261]   --->   Operation 913 'getelementptr' 'open_set_heap_f_score_V_addr_11' <Predicate = (!icmp_ln399_3 & icmp_ln260_3) | (!n_open_3 & icmp_ln260_3)> <Delay = 0.00>
ST_99 : Operation 914 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_11 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln261_3" [assessment/toplevel.cpp:261]   --->   Operation 914 'getelementptr' 'open_set_heap_g_score_V_addr_11' <Predicate = (!icmp_ln399_3 & icmp_ln260_3) | (!n_open_3 & icmp_ln260_3)> <Delay = 0.00>
ST_99 : Operation 915 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_11 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln261_3" [assessment/toplevel.cpp:261]   --->   Operation 915 'getelementptr' 'open_set_heap_x_V_addr_11' <Predicate = (!icmp_ln399_3 & icmp_ln260_3) | (!n_open_3 & icmp_ln260_3)> <Delay = 0.00>
ST_99 : Operation 916 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_11 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln261_3" [assessment/toplevel.cpp:261]   --->   Operation 916 'getelementptr' 'open_set_heap_y_V_addr_11' <Predicate = (!icmp_ln399_3 & icmp_ln260_3) | (!n_open_3 & icmp_ln260_3)> <Delay = 0.00>
ST_99 : Operation 917 [1/1] (2.32ns)   --->   "%store_ln261 = store i11 %n_f_score_V_3, i11 %open_set_heap_f_score_V_addr_11" [assessment/toplevel.cpp:261]   --->   Operation 917 'store' 'store_ln261' <Predicate = (!icmp_ln399_3 & icmp_ln260_3) | (!n_open_3 & icmp_ln260_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_99 : Operation 918 [1/1] (2.32ns)   --->   "%store_ln261 = store i11 %n_g_score_V, i11 %open_set_heap_g_score_V_addr_11" [assessment/toplevel.cpp:261]   --->   Operation 918 'store' 'store_ln261' <Predicate = (!icmp_ln399_3 & icmp_ln260_3) | (!n_open_3 & icmp_ln260_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_99 : Operation 919 [1/1] (2.32ns)   --->   "%store_ln261 = store i9 %n_x_V_2, i11 %open_set_heap_x_V_addr_11" [assessment/toplevel.cpp:261]   --->   Operation 919 'store' 'store_ln261' <Predicate = (!icmp_ln399_3 & icmp_ln260_3) | (!n_open_3 & icmp_ln260_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_99 : Operation 920 [1/1] (2.32ns)   --->   "%store_ln261 = store i9 %current_y_V_4, i11 %open_set_heap_y_V_addr_11" [assessment/toplevel.cpp:261]   --->   Operation 920 'store' 'store_ln261' <Predicate = (!icmp_ln399_3 & icmp_ln260_3) | (!n_open_3 & icmp_ln260_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 1500> <RAM>
ST_99 : Operation 921 [1/1] (1.58ns)   --->   "%br_ln263 = br void" [assessment/toplevel.cpp:263]   --->   Operation 921 'br' 'br_ln263' <Predicate = (!icmp_ln399_3 & icmp_ln260_3) | (!n_open_3 & icmp_ln260_3)> <Delay = 1.58>
ST_99 : Operation 922 [1/1] (0.00ns)   --->   "%error_flag_8 = phi i32 20000, void, i32 %error_flag_7, void"   --->   Operation 922 'phi' 'error_flag_8' <Predicate = (!icmp_ln399_3) | (!n_open_3)> <Delay = 0.00>
ST_99 : Operation 923 [1/1] (0.00ns)   --->   "%empty_42 = phi i16 %open_set_size_load_9, void, i16 %add_ln268_3, void" [assessment/toplevel.cpp:260]   --->   Operation 923 'phi' 'empty_42' <Predicate = (!icmp_ln399_3) | (!n_open_3)> <Delay = 0.00>
ST_99 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %empty_42, i32 1, i32 15" [assessment/toplevel.cpp:273]   --->   Operation 924 'partselect' 'tmp_9' <Predicate = (!icmp_ln399_3) | (!n_open_3)> <Delay = 0.00>
ST_99 : Operation 925 [1/1] (2.31ns)   --->   "%icmp_ln273_3 = icmp_eq  i15 %tmp_9, i15 0" [assessment/toplevel.cpp:273]   --->   Operation 925 'icmp' 'icmp_ln273_3' <Predicate = (!icmp_ln399_3) | (!n_open_3)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 926 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_3, void, void %_Z12os_heap_push6ASNode.exit.i.3" [assessment/toplevel.cpp:273]   --->   Operation 926 'br' 'br_ln273' <Predicate = (!icmp_ln399_3) | (!n_open_3)> <Delay = 0.00>
ST_99 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln402_3 = zext i16 %existing_idx_3" [assessment/toplevel.cpp:402]   --->   Operation 927 'zext' 'zext_ln402_3' <Predicate = (n_open_3 & icmp_ln399_3)> <Delay = 0.00>
ST_99 : Operation 928 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_10 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln402_3"   --->   Operation 928 'getelementptr' 'open_set_heap_f_score_V_addr_10' <Predicate = (n_open_3 & icmp_ln399_3)> <Delay = 0.00>
ST_99 : Operation 929 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_4 = load i11 %open_set_heap_f_score_V_addr_10"   --->   Operation 929 'load' 'open_set_heap_f_score_V_load_4' <Predicate = (n_open_3 & icmp_ln399_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>

State 100 <SV = 83> <Delay = 6.70>
ST_100 : Operation 930 [1/1] (2.07ns)   --->   "%add_ln274_3 = add i16 %empty_42, i16 65535" [assessment/toplevel.cpp:274]   --->   Operation 930 'add' 'add_ln274_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 931 [2/2] (4.62ns)   --->   "%call_ln274 = call void @os_sift_up, i16 %add_ln274_3, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:274]   --->   Operation 931 'call' 'call_ln274' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 84> <Delay = 4.29>
ST_101 : Operation 932 [1/2] (0.00ns)   --->   "%call_ln274 = call void @os_sift_up, i16 %add_ln274_3, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:274]   --->   Operation 932 'call' 'call_ln274' <Predicate = (!icmp_ln273_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_101 : Operation 933 [1/1] (0.00ns)   --->   "%br_ln275 = br void %_Z12os_heap_push6ASNode.exit.i.3" [assessment/toplevel.cpp:275]   --->   Operation 933 'br' 'br_ln275' <Predicate = (!icmp_ln273_3)> <Delay = 0.00>
ST_101 : Operation 934 [1/1] (2.47ns)   --->   "%icmp_ln428_3 = icmp_eq  i32 %error_flag_8, i32 0" [assessment/toplevel.cpp:428]   --->   Operation 934 'icmp' 'icmp_ln428_3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 935 [1/1] (1.82ns)   --->   "%br_ln428 = br i1 %icmp_ln428_3, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %._crit_edge78" [assessment/toplevel.cpp:428]   --->   Operation 935 'br' 'br_ln428' <Predicate = true> <Delay = 1.82>

State 102 <SV = 85> <Delay = 4.25>
ST_102 : Operation 936 [1/1] (0.00ns)   --->   "%p_ph = phi i32 %error_flag_2, void %_Z12os_heap_push6ASNode.exit.i, i32 %error_flag_4, void %_Z12os_heap_push6ASNode.exit.i.1, i32 %error_flag_6, void %_Z12os_heap_push6ASNode.exit.i.2, i32 %error_flag_8, void %_Z12os_heap_push6ASNode.exit.i.3"   --->   Operation 936 'phi' 'p_ph' <Predicate = (icmp_ln493 & !icmp_ln342 & icmp_ln342_1 & !icmp_ln345 & !and_ln350)> <Delay = 0.00>
ST_102 : Operation 937 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_Z6a_star5CoordS_.exit.thread"   --->   Operation 937 'br' 'br_ln0' <Predicate = (icmp_ln493 & !icmp_ln342 & icmp_ln342_1 & !icmp_ln345 & !and_ln350)> <Delay = 1.70>
ST_102 : Operation 938 [1/1] (0.00ns)   --->   "%add42668 = phi i20 %total_length, void %.loopexit, i20 %total_length, void %_Z6a_star5CoordS_.exit.thread.loopexit, i20 %total_length_2, void %_Z6a_star5CoordS_.exit.thread.loopexit73"   --->   Operation 938 'phi' 'add42668' <Predicate = (icmp_ln493)> <Delay = 0.00>
ST_102 : Operation 939 [1/1] (0.00ns)   --->   "%empty_36 = phi i32 %select_ln444, void %.loopexit, i32 %p_ph, void %_Z6a_star5CoordS_.exit.thread.loopexit, i32 %error_flag_1, void %_Z6a_star5CoordS_.exit.thread.loopexit73" [assessment/toplevel.cpp:444]   --->   Operation 939 'phi' 'empty_36' <Predicate = (icmp_ln493)> <Delay = 0.00>
ST_102 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln496_3 = zext i8 %i_6" [assessment/toplevel.cpp:496]   --->   Operation 940 'zext' 'zext_ln496_3' <Predicate = (icmp_ln493)> <Delay = 0.00>
ST_102 : Operation 941 [1/1] (2.55ns)   --->   "%add_ln500 = add i32 %empty_36, i32 %zext_ln496_3" [assessment/toplevel.cpp:500]   --->   Operation 941 'add' 'add_ln500' <Predicate = (icmp_ln493)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 942 [1/1] (1.58ns)   --->   "%br_ln501 = br void %.loopexit600" [assessment/toplevel.cpp:501]   --->   Operation 942 'br' 'br_ln501' <Predicate = (icmp_ln493)> <Delay = 1.58>
ST_102 : Operation 943 [1/1] (3.52ns)   --->   "%add_ln519 = add i64 %ram_read, i64 4" [assessment/toplevel.cpp:519]   --->   Operation 943 'add' 'add_ln519' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln519, i32 2, i32 63" [assessment/toplevel.cpp:519]   --->   Operation 944 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln519 = sext i62 %trunc_ln5" [assessment/toplevel.cpp:519]   --->   Operation 945 'sext' 'sext_ln519' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 946 [1/1] (0.00ns)   --->   "%MAXI_addr_2 = getelementptr i32 %MAXI, i64 %sext_ln519" [assessment/toplevel.cpp:519]   --->   Operation 946 'getelementptr' 'MAXI_addr_2' <Predicate = true> <Delay = 0.00>

State 103 <SV = 83> <Delay = 6.52>
ST_103 : Operation 947 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_4 = load i11 %open_set_heap_f_score_V_addr_10"   --->   Operation 947 'load' 'open_set_heap_f_score_V_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_103 : Operation 948 [1/1] (1.88ns)   --->   "%icmp_ln878_3 = icmp_ult  i11 %n_f_score_V_3, i11 %open_set_heap_f_score_V_load_4"   --->   Operation 948 'icmp' 'icmp_ln878_3' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 949 [1/1] (0.00ns)   --->   "%br_ln402 = br i1 %icmp_ln878_3, void %._crit_edge82, void" [assessment/toplevel.cpp:402]   --->   Operation 949 'br' 'br_ln402' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 950 [1/1] (2.32ns)   --->   "%store_ln406 = store i11 %n_f_score_V_3, i11 %open_set_heap_f_score_V_addr_10" [assessment/toplevel.cpp:406]   --->   Operation 950 'store' 'store_ln406' <Predicate = (icmp_ln878_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_103 : Operation 951 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_10 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln402_3" [assessment/toplevel.cpp:407]   --->   Operation 951 'getelementptr' 'open_set_heap_g_score_V_addr_10' <Predicate = (icmp_ln878_3)> <Delay = 0.00>
ST_103 : Operation 952 [1/1] (2.32ns)   --->   "%store_ln407 = store i11 %n_g_score_V, i11 %open_set_heap_g_score_V_addr_10" [assessment/toplevel.cpp:407]   --->   Operation 952 'store' 'store_ln407' <Predicate = (icmp_ln878_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 1500> <RAM>
ST_103 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node or_ln118_5)   --->   "%shl_ln118_2 = shl i32 12, i32 %zext_ln77_3" [assessment/toplevel.cpp:118]   --->   Operation 953 'shl' 'shl_ln118_2' <Predicate = (icmp_ln878_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 954 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln118_5 = or i32 %grid_info_load_5, i32 %shl_ln118_2" [assessment/toplevel.cpp:118]   --->   Operation 954 'or' 'or_ln118_5' <Predicate = (icmp_ln878_3)> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 84> <Delay = 4.62>
ST_104 : Operation 955 [1/1] (3.25ns)   --->   "%store_ln118 = store i32 %or_ln118_5, i15 %grid_info_addr_6" [assessment/toplevel.cpp:118]   --->   Operation 955 'store' 'store_ln118' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_104 : Operation 956 [2/2] (4.62ns)   --->   "%call_ln409 = call void @os_sift_up, i16 %existing_idx_3, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:409]   --->   Operation 956 'call' 'call_ln409' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 105 <SV = 85> <Delay = 1.58>
ST_105 : Operation 957 [1/2] (0.00ns)   --->   "%call_ln409 = call void @os_sift_up, i16 %existing_idx_3, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:409]   --->   Operation 957 'call' 'call_ln409' <Predicate = (icmp_ln878_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_105 : Operation 958 [1/1] (0.00ns)   --->   "%br_ln410 = br void %._crit_edge82" [assessment/toplevel.cpp:410]   --->   Operation 958 'br' 'br_ln410' <Predicate = (icmp_ln878_3)> <Delay = 0.00>
ST_105 : Operation 959 [1/1] (1.58ns)   --->   "%br_ln421 = br void %._crit_edge78" [assessment/toplevel.cpp:421]   --->   Operation 959 'br' 'br_ln421' <Predicate = true> <Delay = 1.58>

State 106 <SV = 86> <Delay = 0.00>
ST_106 : Operation 960 [1/1] (0.00ns)   --->   "%error_flag_9 = phi i32 %error_flag_7, void %.critedge._crit_edge, i32 %error_flag_8, void %_Z12os_heap_push6ASNode.exit.i.3, i32 %error_flag_7, void %._crit_edge82, i32 %error_flag_7, void, i32 %error_flag_7, void"   --->   Operation 960 'phi' 'error_flag_9' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 961 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph624"   --->   Operation 961 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 107 <SV = 56> <Delay = 5.61>
ST_107 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln351 = zext i11 %current_g_score_V" [assessment/toplevel.cpp:351]   --->   Operation 962 'zext' 'zext_ln351' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln496_2 = zext i11 %current_g_score_V" [assessment/toplevel.cpp:496]   --->   Operation 963 'zext' 'zext_ln496_2' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln497 = trunc i20 %total_length" [assessment/toplevel.cpp:497]   --->   Operation 964 'trunc' 'trunc_ln497' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln497 = zext i11 %current_g_score_V" [assessment/toplevel.cpp:497]   --->   Operation 965 'zext' 'zext_ln497' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 966 [1/1] (2.19ns)   --->   "%total_length_2 = add i20 %zext_ln496_2, i20 %total_length" [assessment/toplevel.cpp:497]   --->   Operation 966 'add' 'total_length_2' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 967 [1/1] (1.81ns)   --->   "%add_ln491 = add i14 %zext_ln497, i14 %trunc_ln497" [assessment/toplevel.cpp:491]   --->   Operation 967 'add' 'add_ln491' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 968 [1/1] (2.47ns)   --->   "%icmp_ln499 = icmp_eq  i32 %error_flag_1, i32 0" [assessment/toplevel.cpp:499]   --->   Operation 968 'icmp' 'icmp_ln499' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 969 [1/1] (0.00ns)   --->   "%br_ln499 = br i1 %icmp_ln499, void %_Z6a_star5CoordS_.exit.thread.loopexit73, void" [assessment/toplevel.cpp:499]   --->   Operation 969 'br' 'br_ln499' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 970 [1/1] (2.44ns)   --->   "%icmp_ln505 = icmp_ult  i20 %total_length_2, i20 800" [assessment/toplevel.cpp:505]   --->   Operation 970 'icmp' 'icmp_ln505' <Predicate = (icmp_ln499)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 971 [1/1] (0.00ns)   --->   "%br_ln505 = br i1 %icmp_ln505, void %.loopexit637, void" [assessment/toplevel.cpp:505]   --->   Operation 971 'br' 'br_ln505' <Predicate = (icmp_ln499)> <Delay = 0.00>
ST_107 : Operation 972 [2/2] (2.32ns)   --->   "%current_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:506]   --->   Operation 972 'load' 'current_x_V' <Predicate = (icmp_ln499 & icmp_ln505)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_107 : Operation 973 [2/2] (2.32ns)   --->   "%current_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:506]   --->   Operation 973 'load' 'current_y_V' <Predicate = (icmp_ln499 & icmp_ln505)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_107 : Operation 974 [1/1] (1.63ns)   --->   "%add_ln507 = add i12 %zext_ln351, i12 1" [assessment/toplevel.cpp:507]   --->   Operation 974 'add' 'add_ln507' <Predicate = (icmp_ln499 & icmp_ln505)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 975 [1/1] (1.81ns)   --->   "%path_index = add i14 %add_ln491, i14 7831" [assessment/toplevel.cpp:509]   --->   Operation 975 'add' 'path_index' <Predicate = (icmp_ln499 & icmp_ln505)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 976 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_Z6a_star5CoordS_.exit.thread"   --->   Operation 976 'br' 'br_ln0' <Predicate = (!icmp_ln499)> <Delay = 1.70>

State 108 <SV = 57> <Delay = 2.32>
ST_108 : Operation 977 [1/2] (2.32ns)   --->   "%current_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:506]   --->   Operation 977 'load' 'current_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_108 : Operation 978 [1/2] (2.32ns)   --->   "%current_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:506]   --->   Operation 978 'load' 'current_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_108 : Operation 979 [1/1] (1.58ns)   --->   "%br_ln507 = br void" [assessment/toplevel.cpp:507]   --->   Operation 979 'br' 'br_ln507' <Predicate = true> <Delay = 1.58>

State 109 <SV = 58> <Delay = 5.24>
ST_109 : Operation 980 [1/1] (0.00ns)   --->   "%i_5 = phi i12 %add_ln507_1, void %.split33, i12 0, void" [assessment/toplevel.cpp:507]   --->   Operation 980 'phi' 'i_5' <Predicate = (icmp_ln505)> <Delay = 0.00>
ST_109 : Operation 981 [1/1] (0.00ns)   --->   "%current_y_V_1 = phi i9 %current_y_V_3, void %.split33, i9 %current_y_V, void"   --->   Operation 981 'phi' 'current_y_V_1' <Predicate = (icmp_ln505)> <Delay = 0.00>
ST_109 : Operation 982 [1/1] (0.00ns)   --->   "%current_x_V_1 = phi i9 %current_x_V_3, void %.split33, i9 %current_x_V, void"   --->   Operation 982 'phi' 'current_x_V_1' <Predicate = (icmp_ln505)> <Delay = 0.00>
ST_109 : Operation 983 [1/1] (1.54ns)   --->   "%add_ln507_1 = add i12 %i_5, i12 1" [assessment/toplevel.cpp:507]   --->   Operation 983 'add' 'add_ln507_1' <Predicate = (icmp_ln505)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 984 [1/1] (1.99ns)   --->   "%icmp_ln507 = icmp_eq  i12 %i_5, i12 %add_ln507" [assessment/toplevel.cpp:507]   --->   Operation 984 'icmp' 'icmp_ln507' <Predicate = (icmp_ln505)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 985 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2048, i64 0"   --->   Operation 985 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln505)> <Delay = 0.00>
ST_109 : Operation 986 [1/1] (0.00ns)   --->   "%br_ln507 = br i1 %icmp_ln507, void %.split33, void %.loopexit637.loopexit" [assessment/toplevel.cpp:507]   --->   Operation 986 'br' 'br_ln507' <Predicate = (icmp_ln505)> <Delay = 0.00>
ST_109 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln509 = trunc i12 %i_5" [assessment/toplevel.cpp:509]   --->   Operation 987 'trunc' 'trunc_ln509' <Predicate = (icmp_ln505 & !icmp_ln507)> <Delay = 0.00>
ST_109 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i11 %trunc_ln509" [assessment/toplevel.cpp:509]   --->   Operation 988 'zext' 'zext_ln509' <Predicate = (icmp_ln505 & !icmp_ln507)> <Delay = 0.00>
ST_109 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln511_1 = zext i9 %current_y_V_1" [assessment/toplevel.cpp:511]   --->   Operation 989 'zext' 'zext_ln511_1' <Predicate = (icmp_ln505 & !icmp_ln507)> <Delay = 0.00>
ST_109 : Operation 990 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i9.i7.i9, i9 %current_x_V_1, i7 0, i9 %current_y_V_1" [assessment/toplevel.cpp:511]   --->   Operation 990 'bitconcatenate' 'tmp' <Predicate = (icmp_ln505 & !icmp_ln507)> <Delay = 0.00>
ST_109 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln511_3 = zext i25 %tmp" [assessment/toplevel.cpp:511]   --->   Operation 991 'zext' 'zext_ln511_3' <Predicate = (icmp_ln505 & !icmp_ln507)> <Delay = 0.00>
ST_109 : Operation 992 [1/1] (1.81ns)   --->   "%sub_ln511 = sub i14 %path_index, i14 %zext_ln509" [assessment/toplevel.cpp:511]   --->   Operation 992 'sub' 'sub_ln511' <Predicate = (icmp_ln505 & !icmp_ln507)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln511_2 = zext i14 %sub_ln511" [assessment/toplevel.cpp:511]   --->   Operation 993 'zext' 'zext_ln511_2' <Predicate = (icmp_ln505 & !icmp_ln507)> <Delay = 0.00>
ST_109 : Operation 994 [1/1] (0.00ns)   --->   "%local_ram_addr_3 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln511_2" [assessment/toplevel.cpp:511]   --->   Operation 994 'getelementptr' 'local_ram_addr_3' <Predicate = (icmp_ln505 & !icmp_ln507)> <Delay = 0.00>
ST_109 : Operation 995 [1/1] (3.25ns)   --->   "%store_ln511 = store i32 %zext_ln511_3, i14 %local_ram_addr_3" [assessment/toplevel.cpp:511]   --->   Operation 995 'store' 'store_ln511' <Predicate = (icmp_ln505 & !icmp_ln507)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8631> <RAM>
ST_109 : Operation 996 [3/3] (1.05ns) (grouped into DSP with root node idx_2)   --->   "%mul_ln107 = mul i18 %zext_ln338, i18 %zext_ln511_1" [assessment/toplevel.cpp:107]   --->   Operation 996 'mul' 'mul_ln107' <Predicate = (icmp_ln505 & !icmp_ln507)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 997 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit637"   --->   Operation 997 'br' 'br_ln0' <Predicate = (icmp_ln505 & icmp_ln507)> <Delay = 0.00>
ST_109 : Operation 998 [1/1] (0.00ns)   --->   "%br_ln493 = br void %._crit_edge632.loopexit" [assessment/toplevel.cpp:493]   --->   Operation 998 'br' 'br_ln493' <Predicate = (icmp_ln507) | (!icmp_ln505)> <Delay = 0.00>

State 110 <SV = 59> <Delay = 1.05>
ST_110 : Operation 999 [2/3] (1.05ns) (grouped into DSP with root node idx_2)   --->   "%mul_ln107 = mul i18 %zext_ln338, i18 %zext_ln511_1" [assessment/toplevel.cpp:107]   --->   Operation 999 'mul' 'mul_ln107' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 111 <SV = 60> <Delay = 2.10>
ST_111 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln511 = zext i9 %current_x_V_1" [assessment/toplevel.cpp:511]   --->   Operation 1000 'zext' 'zext_ln511' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1001 [1/3] (0.00ns) (grouped into DSP with root node idx_2)   --->   "%mul_ln107 = mul i18 %zext_ln338, i18 %zext_ln511_1" [assessment/toplevel.cpp:107]   --->   Operation 1001 'mul' 'mul_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 1002 [2/2] (2.10ns) (root node of the DSP)   --->   "%idx_2 = add i18 %mul_ln107, i18 %zext_ln511" [assessment/toplevel.cpp:107]   --->   Operation 1002 'add' 'idx_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 112 <SV = 61> <Delay = 5.35>
ST_112 : Operation 1003 [1/2] (2.10ns) (root node of the DSP)   --->   "%idx_2 = add i18 %mul_ln107, i18 %zext_ln511" [assessment/toplevel.cpp:107]   --->   Operation 1003 'add' 'idx_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 1004 [1/1] (0.00ns)   --->   "%word_3 = partselect i15 @_ssdm_op_PartSelect.i15.i18.i32.i32, i18 %idx_2, i32 3, i32 17" [assessment/toplevel.cpp:108]   --->   Operation 1004 'partselect' 'word_3' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i15 %word_3" [assessment/toplevel.cpp:110]   --->   Operation 1005 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1006 [1/1] (0.00ns)   --->   "%grid_info_addr_3 = getelementptr i32 %grid_info, i64 0, i64 %zext_ln110" [assessment/toplevel.cpp:110]   --->   Operation 1006 'getelementptr' 'grid_info_addr_3' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1007 [2/2] (3.25ns)   --->   "%grid_info_load_2 = load i15 %grid_info_addr_3" [assessment/toplevel.cpp:110]   --->   Operation 1007 'load' 'grid_info_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>

State 113 <SV = 62> <Delay = 3.25>
ST_113 : Operation 1008 [1/2] (3.25ns)   --->   "%grid_info_load_2 = load i15 %grid_info_addr_3" [assessment/toplevel.cpp:110]   --->   Operation 1008 'load' 'grid_info_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>

State 114 <SV = 63> <Delay = 6.74>
ST_114 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node back_dir)   --->   "%trunc_ln109 = trunc i18 %idx_2" [assessment/toplevel.cpp:109]   --->   Operation 1009 'trunc' 'trunc_ln109' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node back_dir)   --->   "%offset_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln109, i2 0" [assessment/toplevel.cpp:109]   --->   Operation 1010 'bitconcatenate' 'offset_2' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node back_dir)   --->   "%zext_ln109 = zext i5 %offset_2" [assessment/toplevel.cpp:109]   --->   Operation 1011 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node back_dir)   --->   "%lshr_ln110 = lshr i32 %grid_info_load_2, i32 %zext_ln109" [assessment/toplevel.cpp:110]   --->   Operation 1012 'lshr' 'lshr_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node back_dir)   --->   "%trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %lshr_ln110, i32 2, i32 3"   --->   Operation 1013 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1014 [1/1] (4.42ns) (out node of the LUT)   --->   "%back_dir = xor i2 %trunc_ln1, i2 2"   --->   Operation 1014 'xor' 'back_dir' <Predicate = true> <Delay = 4.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i2 %back_dir"   --->   Operation 1015 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1016 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i2 %dx, i64 0, i64 %zext_ln534" [assessment/toplevel.cpp:513]   --->   Operation 1016 'getelementptr' 'dx_addr' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1017 [2/2] (2.32ns)   --->   "%dx_load = load i2 %dx_addr" [assessment/toplevel.cpp:513]   --->   Operation 1017 'load' 'dx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 4> <ROM>
ST_114 : Operation 1018 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i2 %dy, i64 0, i64 %zext_ln534" [assessment/toplevel.cpp:514]   --->   Operation 1018 'getelementptr' 'dy_addr' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1019 [2/2] (2.32ns)   --->   "%dy_load = load i2 %dy_addr" [assessment/toplevel.cpp:514]   --->   Operation 1019 'load' 'dy_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 4> <ROM>

State 115 <SV = 64> <Delay = 4.14>
ST_115 : Operation 1020 [1/1] (0.00ns)   --->   "%specloopname_ln506 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [assessment/toplevel.cpp:506]   --->   Operation 1020 'specloopname' 'specloopname_ln506' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1021 [1/2] (2.32ns)   --->   "%dx_load = load i2 %dx_addr" [assessment/toplevel.cpp:513]   --->   Operation 1021 'load' 'dx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 4> <ROM>
ST_115 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln691 = sext i2 %dx_load"   --->   Operation 1022 'sext' 'sext_ln691' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1023 [1/1] (1.82ns)   --->   "%current_x_V_3 = add i9 %sext_ln691, i9 %current_x_V_1"   --->   Operation 1023 'add' 'current_x_V_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1024 [1/2] (2.32ns)   --->   "%dy_load = load i2 %dy_addr" [assessment/toplevel.cpp:514]   --->   Operation 1024 'load' 'dy_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 4> <ROM>
ST_115 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln691_1 = sext i2 %dy_load"   --->   Operation 1025 'sext' 'sext_ln691_1' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1026 [1/1] (1.82ns)   --->   "%current_y_V_3 = add i9 %sext_ln691_1, i9 %current_y_V_1"   --->   Operation 1026 'add' 'current_y_V_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1027 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1027 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 116 <SV = 84> <Delay = 3.20>
ST_116 : Operation 1028 [1/1] (0.00ns)   --->   "%open_set_size_load_1 = load i16 %open_set_size" [assessment/toplevel.cpp:444]   --->   Operation 1028 'load' 'open_set_size_load_1' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1029 [1/1] (2.42ns)   --->   "%icmp_ln444 = icmp_eq  i16 %open_set_size_load_1, i16 0" [assessment/toplevel.cpp:444]   --->   Operation 1029 'icmp' 'icmp_ln444' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1030 [1/1] (0.78ns)   --->   "%select_ln444 = select i1 %icmp_ln444, i32 30000, i32 40000" [assessment/toplevel.cpp:444]   --->   Operation 1030 'select' 'select_ln444' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 1031 [1/1] (1.70ns)   --->   "%br_ln444 = br void %_Z6a_star5CoordS_.exit.thread" [assessment/toplevel.cpp:444]   --->   Operation 1031 'br' 'br_ln444' <Predicate = true> <Delay = 1.70>

State 117 <SV = 86> <Delay = 7.30>
ST_117 : Operation 1032 [1/1] (0.00ns)   --->   "%total_length_1 = phi i20 %add42668, void %_Z6a_star5CoordS_.exit.thread, i20 %total_length, void %.loopexit600.loopexit"   --->   Operation 1032 'phi' 'total_length_1' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1033 [1/1] (7.30ns)   --->   "%MAXI_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MAXI_addr_2, i32 1" [assessment/toplevel.cpp:519]   --->   Operation 1033 'writereq' 'MAXI_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 87> <Delay = 7.30>
ST_118 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln491 = zext i20 %total_length_1" [assessment/toplevel.cpp:491]   --->   Operation 1034 'zext' 'zext_ln491' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1035 [1/1] (7.30ns)   --->   "%write_ln519 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MAXI_addr_2, i32 %zext_ln491, i4 15" [assessment/toplevel.cpp:519]   --->   Operation 1035 'write' 'write_ln519' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 88> <Delay = 7.30>
ST_119 : Operation 1036 [5/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:519]   --->   Operation 1036 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 89> <Delay = 7.30>
ST_120 : Operation 1037 [4/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:519]   --->   Operation 1037 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 90> <Delay = 7.30>
ST_121 : Operation 1038 [3/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:519]   --->   Operation 1038 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 91> <Delay = 7.30>
ST_122 : Operation 1039 [2/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:519]   --->   Operation 1039 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 92> <Delay = 7.30>
ST_123 : Operation 1040 [1/1] (0.00ns)   --->   "%empty_37 = phi i32 %add_ln500, void %_Z6a_star5CoordS_.exit.thread, i32 0, void %.loopexit600.loopexit" [assessment/toplevel.cpp:500]   --->   Operation 1040 'phi' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1041 [1/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:519]   --->   Operation 1041 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 1042 [1/1] (2.44ns)   --->   "%icmp_ln521 = icmp_ult  i20 %total_length_1, i20 800" [assessment/toplevel.cpp:521]   --->   Operation 1042 'icmp' 'icmp_ln521' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1043 [1/1] (0.00ns)   --->   "%br_ln521 = br i1 %icmp_ln521, void, void" [assessment/toplevel.cpp:521]   --->   Operation 1043 'br' 'br_ln521' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1044 [1/1] (2.44ns)   --->   "%icmp_ln522 = icmp_eq  i20 %total_length_1, i20 0" [assessment/toplevel.cpp:522]   --->   Operation 1044 'icmp' 'icmp_ln522' <Predicate = (icmp_ln521)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1045 [1/1] (1.70ns)   --->   "%br_ln522 = br i1 %icmp_ln522, void %.lr.ph, void %._crit_edge" [assessment/toplevel.cpp:522]   --->   Operation 1045 'br' 'br_ln522' <Predicate = (icmp_ln521)> <Delay = 1.70>
ST_123 : Operation 1046 [1/1] (0.00ns)   --->   "%trunc_ln522 = trunc i20 %total_length_1" [assessment/toplevel.cpp:522]   --->   Operation 1046 'trunc' 'trunc_ln522' <Predicate = (icmp_ln521 & !icmp_ln522)> <Delay = 0.00>
ST_123 : Operation 1047 [1/1] (3.52ns)   --->   "%add_ln522 = add i64 %ram_read, i64 31324" [assessment/toplevel.cpp:522]   --->   Operation 1047 'add' 'add_ln522' <Predicate = (icmp_ln521 & !icmp_ln522)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln522, i32 2, i32 63" [assessment/toplevel.cpp:522]   --->   Operation 1048 'partselect' 'trunc_ln6' <Predicate = (icmp_ln521 & !icmp_ln522)> <Delay = 0.00>
ST_123 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln522 = sext i62 %trunc_ln6" [assessment/toplevel.cpp:522]   --->   Operation 1049 'sext' 'sext_ln522' <Predicate = (icmp_ln521 & !icmp_ln522)> <Delay = 0.00>
ST_123 : Operation 1050 [1/1] (0.00ns)   --->   "%MAXI_addr_3 = getelementptr i32 %MAXI, i64 %sext_ln522" [assessment/toplevel.cpp:522]   --->   Operation 1050 'getelementptr' 'MAXI_addr_3' <Predicate = (icmp_ln521 & !icmp_ln522)> <Delay = 0.00>

State 124 <SV = 98> <Delay = 2.55>
ST_124 : Operation 1051 [1/1] (2.55ns)   --->   "%add_ln527 = add i32 %empty_37, i32 500" [assessment/toplevel.cpp:527]   --->   Operation 1051 'add' 'add_ln527' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1052 [1/1] (1.70ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 1052 'br' 'br_ln0' <Predicate = true> <Delay = 1.70>

State 125 <SV = 93> <Delay = 7.30>
ST_125 : Operation 1053 [1/1] (7.30ns)   --->   "%empty_38 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %MAXI_addr_3, i32 %zext_ln491" [assessment/toplevel.cpp:522]   --->   Operation 1053 'writereq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 1054 [1/1] (1.58ns)   --->   "%br_ln522 = br void" [assessment/toplevel.cpp:522]   --->   Operation 1054 'br' 'br_ln522' <Predicate = true> <Delay = 1.58>

State 126 <SV = 94> <Delay = 5.06>
ST_126 : Operation 1055 [1/1] (0.00ns)   --->   "%i_15 = phi i10 %add_ln522_1, void %.split, i10 0, void %.lr.ph" [assessment/toplevel.cpp:524]   --->   Operation 1055 'phi' 'i_15' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1056 [1/1] (1.73ns)   --->   "%add_ln522_1 = add i10 %i_15, i10 1" [assessment/toplevel.cpp:522]   --->   Operation 1056 'add' 'add_ln522_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1057 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1057 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1058 [1/1] (1.77ns)   --->   "%icmp_ln522_1 = icmp_eq  i10 %i_15, i10 %trunc_ln522" [assessment/toplevel.cpp:522]   --->   Operation 1058 'icmp' 'icmp_ln522_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1059 [1/1] (0.00ns)   --->   "%br_ln522 = br i1 %icmp_ln522_1, void %.split, void %._crit_edge.loopexit" [assessment/toplevel.cpp:522]   --->   Operation 1059 'br' 'br_ln522' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln524_1 = zext i10 %i_15" [assessment/toplevel.cpp:524]   --->   Operation 1060 'zext' 'zext_ln524_1' <Predicate = (!icmp_ln522_1)> <Delay = 0.00>
ST_126 : Operation 1061 [1/1] (1.81ns)   --->   "%add_ln524 = add i14 %zext_ln524_1, i14 7831" [assessment/toplevel.cpp:524]   --->   Operation 1061 'add' 'add_ln524' <Predicate = (!icmp_ln522_1)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln524 = zext i14 %add_ln524" [assessment/toplevel.cpp:524]   --->   Operation 1062 'zext' 'zext_ln524' <Predicate = (!icmp_ln522_1)> <Delay = 0.00>
ST_126 : Operation 1063 [1/1] (0.00ns)   --->   "%local_ram_addr_7 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln524" [assessment/toplevel.cpp:524]   --->   Operation 1063 'getelementptr' 'local_ram_addr_7' <Predicate = (!icmp_ln522_1)> <Delay = 0.00>
ST_126 : Operation 1064 [2/2] (3.25ns)   --->   "%local_ram_load_6 = load i14 %local_ram_addr_7" [assessment/toplevel.cpp:524]   --->   Operation 1064 'load' 'local_ram_load_6' <Predicate = (!icmp_ln522_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8631> <RAM>

State 127 <SV = 95> <Delay = 3.25>
ST_127 : Operation 1065 [1/2] (3.25ns)   --->   "%local_ram_load_6 = load i14 %local_ram_addr_7" [assessment/toplevel.cpp:524]   --->   Operation 1065 'load' 'local_ram_load_6' <Predicate = (!icmp_ln522_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8631> <RAM>

State 128 <SV = 96> <Delay = 7.30>
ST_128 : Operation 1066 [1/1] (0.00ns)   --->   "%speclooptripcount_ln522 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 800, i64 400" [assessment/toplevel.cpp:522]   --->   Operation 1066 'speclooptripcount' 'speclooptripcount_ln522' <Predicate = (!icmp_ln522_1)> <Delay = 0.00>
ST_128 : Operation 1067 [1/1] (0.00ns)   --->   "%specloopname_ln522 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [assessment/toplevel.cpp:522]   --->   Operation 1067 'specloopname' 'specloopname_ln522' <Predicate = (!icmp_ln522_1)> <Delay = 0.00>
ST_128 : Operation 1068 [1/1] (7.30ns)   --->   "%write_ln524 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %MAXI_addr_3, i32 %local_ram_load_6, i4 15" [assessment/toplevel.cpp:524]   --->   Operation 1068 'write' 'write_ln524' <Predicate = (!icmp_ln522_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 1069 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1069 'br' 'br_ln0' <Predicate = (!icmp_ln522_1)> <Delay = 0.00>

State 129 <SV = 95> <Delay = 7.30>
ST_129 : Operation 1070 [5/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %MAXI_addr_3" [assessment/toplevel.cpp:530]   --->   Operation 1070 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 96> <Delay = 7.30>
ST_130 : Operation 1071 [4/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %MAXI_addr_3" [assessment/toplevel.cpp:530]   --->   Operation 1071 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 97> <Delay = 7.30>
ST_131 : Operation 1072 [3/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %MAXI_addr_3" [assessment/toplevel.cpp:530]   --->   Operation 1072 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 98> <Delay = 7.30>
ST_132 : Operation 1073 [2/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %MAXI_addr_3" [assessment/toplevel.cpp:530]   --->   Operation 1073 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 99> <Delay = 7.30>
ST_133 : Operation 1074 [1/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %MAXI_addr_3" [assessment/toplevel.cpp:530]   --->   Operation 1074 'writeresp' 'empty_39' <Predicate = (!or_ln475_1 & icmp_ln521 & !icmp_ln522)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 1075 [1/1] (1.70ns)   --->   "%br_ln530 = br void %._crit_edge" [assessment/toplevel.cpp:530]   --->   Operation 1075 'br' 'br_ln530' <Predicate = (!or_ln475_1 & icmp_ln521 & !icmp_ln522)> <Delay = 1.70>
ST_133 : Operation 1076 [1/1] (0.00ns)   --->   "%storemerge = phi i32 10000, void, i32 %add_ln527, void, i32 %empty_37, void %._crit_edge.loopexit, i32 %empty_37, void" [assessment/toplevel.cpp:527]   --->   Operation 1076 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1077 [1/1] (1.00ns)   --->   "%write_ln477 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %code, i32 %storemerge" [assessment/toplevel.cpp:477]   --->   Operation 1077 'write' 'write_ln477' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_133 : Operation 1078 [1/1] (0.00ns)   --->   "%ret_ln531 = ret" [assessment/toplevel.cpp:531]   --->   Operation 1078 'ret' 'ret_ln531' <Predicate = true> <Delay = 0.00>

State 134 <SV = 12> <Delay = 7.30>
ST_134 : Operation 1079 [1/1] (7.30ns)   --->   "%MAXI_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MAXI_addr_1, i32 1" [assessment/toplevel.cpp:476]   --->   Operation 1079 'writereq' 'MAXI_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 13> <Delay = 7.30>
ST_135 : Operation 1080 [1/1] (7.30ns)   --->   "%write_ln476 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MAXI_addr_1, i32 0, i4 15" [assessment/toplevel.cpp:476]   --->   Operation 1080 'write' 'write_ln476' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 14> <Delay = 7.30>
ST_136 : Operation 1081 [5/5] (7.30ns)   --->   "%MAXI_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_1" [assessment/toplevel.cpp:476]   --->   Operation 1081 'writeresp' 'MAXI_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 15> <Delay = 7.30>
ST_137 : Operation 1082 [4/5] (7.30ns)   --->   "%MAXI_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_1" [assessment/toplevel.cpp:476]   --->   Operation 1082 'writeresp' 'MAXI_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 16> <Delay = 7.30>
ST_138 : Operation 1083 [3/5] (7.30ns)   --->   "%MAXI_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_1" [assessment/toplevel.cpp:476]   --->   Operation 1083 'writeresp' 'MAXI_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 17> <Delay = 7.30>
ST_139 : Operation 1084 [2/5] (7.30ns)   --->   "%MAXI_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_1" [assessment/toplevel.cpp:476]   --->   Operation 1084 'writeresp' 'MAXI_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 18> <Delay = 7.30>
ST_140 : Operation 1085 [1/5] (7.30ns)   --->   "%MAXI_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_1" [assessment/toplevel.cpp:476]   --->   Operation 1085 'writeresp' 'MAXI_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 1086 [1/1] (1.70ns)   --->   "%br_ln478 = br void %._crit_edge" [assessment/toplevel.cpp:478]   --->   Operation 1086 'br' 'br_ln478' <Predicate = true> <Delay = 1.70>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'ram' (assessment/toplevel.cpp:453) [33]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:468) [44]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:468) [44]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:468) [44]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:468) [44]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:468) [44]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:468) [44]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:468) [44]  (7.3 ns)

 <State 9>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:468) [47]  (0 ns)
	'icmp' operation ('icmp_ln468', assessment/toplevel.cpp:468) [50]  (2.21 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'MAXI' (assessment/toplevel.cpp:469) [56]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('local_ram_addr', assessment/toplevel.cpp:469) [57]  (0 ns)
	'store' operation ('store_ln469', assessment/toplevel.cpp:469) of variable 'MAXI_addr_read', assessment/toplevel.cpp:469 on array 'local_ram' [58]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'load' operation ('local_ram_load', assessment/toplevel.cpp:472) on array 'local_ram' [61]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('local_ram_load', assessment/toplevel.cpp:472) on array 'local_ram' [61]  (3.25 ns)

 <State 14>: 4.55ns
The critical path consists of the following:
	'add' operation ('add_ln475', assessment/toplevel.cpp:475) [68]  (1.92 ns)
	'icmp' operation ('icmp_ln475_2', assessment/toplevel.cpp:475) [69]  (1.66 ns)
	'or' operation ('or_ln475', assessment/toplevel.cpp:475) [70]  (0 ns)
	'or' operation ('or_ln475_1', assessment/toplevel.cpp:475) [71]  (0.978 ns)

 <State 15>: 5.17ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:481) [76]  (0 ns)
	'add' operation ('add_ln482', assessment/toplevel.cpp:482) [84]  (1.92 ns)
	'getelementptr' operation ('local_ram_addr_1', assessment/toplevel.cpp:482) [86]  (0 ns)
	'load' operation ('wp', assessment/toplevel.cpp:482) on array 'local_ram' [87]  (3.25 ns)

 <State 16>: 5.58ns
The critical path consists of the following:
	'load' operation ('wp', assessment/toplevel.cpp:482) on array 'local_ram' [87]  (3.25 ns)
	'store' operation ('store_ln483', assessment/toplevel.cpp:483) of variable 'trunc_ln4' on array 'waypoints_x_V' [91]  (2.32 ns)

 <State 17>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[99] ('iteration_limit', assessment/toplevel.cpp:338) [99]  (2.15 ns)

 <State 18>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[99] ('iteration_limit', assessment/toplevel.cpp:338) [99]  (2.15 ns)

 <State 19>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[99] ('iteration_limit', assessment/toplevel.cpp:338) [99]  (2.15 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	'mul' operation of DSP[99] ('iteration_limit', assessment/toplevel.cpp:338) [99]  (0 ns)
	'icmp' operation ('icmp_ln342', assessment/toplevel.cpp:342) [100]  (2.43 ns)

 <State 21>: 4.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:496) [104]  (0 ns)
	'add' operation ('i', assessment/toplevel.cpp:496) [110]  (1.92 ns)
	'getelementptr' operation ('waypoints_x_V_addr_2', assessment/toplevel.cpp:496) [120]  (0 ns)
	'load' operation ('goal.x.V', assessment/toplevel.cpp:496) on array 'waypoints_x_V' [122]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'load' operation ('start.x.V', assessment/toplevel.cpp:496) on array 'waypoints_x_V' [117]  (2.32 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i_5_0', assessment/toplevel.cpp:315) with incoming values : ('add_ln315', assessment/toplevel.cpp:315) [126]  (0 ns)
	'getelementptr' operation ('grid_info_addr', assessment/toplevel.cpp:318) [130]  (0 ns)
	'store' operation ('store_ln318', assessment/toplevel.cpp:318) of constant 0 on array 'grid_info' [131]  (3.25 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('grid_info_addr_17', assessment/toplevel.cpp:318) [143]  (0 ns)
	'store' operation ('store_ln318', assessment/toplevel.cpp:318) of constant 0 on array 'grid_info' [144]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln315_3', assessment/toplevel.cpp:315) [149]  (0 ns)
	'getelementptr' operation ('grid_info_addr_19', assessment/toplevel.cpp:318) [151]  (0 ns)
	'store' operation ('store_ln318', assessment/toplevel.cpp:318) of constant 0 on array 'grid_info' [152]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln315_5', assessment/toplevel.cpp:315) [157]  (0 ns)
	'getelementptr' operation ('grid_info_addr_21', assessment/toplevel.cpp:318) [159]  (0 ns)
	'store' operation ('store_ln318', assessment/toplevel.cpp:318) of constant 0 on array 'grid_info' [160]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln315_7', assessment/toplevel.cpp:315) [165]  (0 ns)
	'getelementptr' operation ('grid_info_addr_8', assessment/toplevel.cpp:318) [167]  (0 ns)
	'store' operation ('store_ln318', assessment/toplevel.cpp:318) of constant 0 on array 'grid_info' [168]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln315_9', assessment/toplevel.cpp:315) [173]  (0 ns)
	'getelementptr' operation ('grid_info_addr_10', assessment/toplevel.cpp:318) [175]  (0 ns)
	'store' operation ('store_ln318', assessment/toplevel.cpp:318) of constant 0 on array 'grid_info' [176]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln315_11', assessment/toplevel.cpp:315) [181]  (0 ns)
	'getelementptr' operation ('grid_info_addr_12', assessment/toplevel.cpp:318) [183]  (0 ns)
	'store' operation ('store_ln318', assessment/toplevel.cpp:318) of constant 0 on array 'grid_info' [184]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln315_13', assessment/toplevel.cpp:315) [189]  (0 ns)
	'getelementptr' operation ('grid_info_addr_14', assessment/toplevel.cpp:318) [191]  (0 ns)
	'store' operation ('store_ln318', assessment/toplevel.cpp:318) of constant 0 on array 'grid_info' [192]  (3.25 ns)

 <State 31>: 5.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln123', assessment/toplevel.cpp:123) [202]  (1.82 ns)
	'select' operation ('select_ln123', assessment/toplevel.cpp:123) [204]  (0 ns)
	'add' operation ('h_start.V') [213]  (1.73 ns)
	'store' operation ('store_ln267', assessment/toplevel.cpp:267) of variable 'h_start.V' on array 'open_set_heap_f_score_V' [214]  (2.32 ns)

 <State 32>: 4.62ns
The critical path consists of the following:
	'load' operation ('open_set_size_load', assessment/toplevel.cpp:345) on static variable 'open_set_size' [231]  (0 ns)
	'add' operation ('add_ln284', assessment/toplevel.cpp:284) [253]  (2.08 ns)
	'icmp' operation ('icmp_ln288', assessment/toplevel.cpp:288) [256]  (2.32 ns)
	blocking operation 0.223 ns on control path)

 <State 33>: 3.96ns
The critical path consists of the following:
	'add' operation ('add_ln283', assessment/toplevel.cpp:283) [239]  (1.64 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr', assessment/toplevel.cpp:283) [241]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load', assessment/toplevel.cpp:283) on array 'open_set_heap_f_score_V' [245]  (2.32 ns)

 <State 34>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load', assessment/toplevel.cpp:283) on array 'open_set_heap_f_score_V' [245]  (2.32 ns)
	'store' operation ('store_ln283', assessment/toplevel.cpp:283) of variable 'open_set_heap_f_score_V_load', assessment/toplevel.cpp:283 on array 'open_set_heap_f_score_V' [249]  (2.32 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 2.64ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln870') [263]  (1.66 ns)
	'and' operation ('and_ln350', assessment/toplevel.cpp:350) [266]  (0.978 ns)

 <State 37>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[269] ('mul_ln83', assessment/toplevel.cpp:83) [269]  (2.15 ns)

 <State 38>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[269] ('mul_ln83', assessment/toplevel.cpp:83) [269]  (2.15 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 5.39ns
The critical path consists of the following:
	'add' operation ('idx', assessment/toplevel.cpp:83) [270]  (2.14 ns)
	'getelementptr' operation ('grid_info_addr_1', assessment/toplevel.cpp:86) [277]  (0 ns)
	'load' operation ('grid_info_load', assessment/toplevel.cpp:86) on array 'grid_info' [278]  (3.25 ns)

 <State 41>: 5.92ns
The critical path consists of the following:
	'load' operation ('grid_info_load', assessment/toplevel.cpp:86) on array 'grid_info' [278]  (3.25 ns)
	'or' operation ('or_ln86', assessment/toplevel.cpp:86) [279]  (2.67 ns)

 <State 42>: 6.05ns
The critical path consists of the following:
	'add' operation ('n_y.V') [286]  (1.82 ns)
	'icmp' operation ('icmp_ln882_1') [290]  (1.66 ns)
	'xor' operation ('xor_ln882_1') [291]  (0 ns)
	'or' operation ('or_ln374', assessment/toplevel.cpp:374) [292]  (0.978 ns)
	multiplexor before 'phi' operation ('error_flag_3') [429]  (1.59 ns)

 <State 43>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[296] ('mul_ln67', assessment/toplevel.cpp:67) [295]  (1.05 ns)

 <State 44>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[296] ('mul_ln67', assessment/toplevel.cpp:67) [295]  (0 ns)
	'add' operation of DSP[296] ('idx', assessment/toplevel.cpp:67) [296]  (2.1 ns)

 <State 45>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[296] ('idx', assessment/toplevel.cpp:67) [296]  (2.1 ns)

 <State 46>: 4.93ns
The critical path consists of the following:
	'add' operation ('add_ln70', assessment/toplevel.cpp:70) [300]  (1.68 ns)
	'getelementptr' operation ('local_ram_addr_2', assessment/toplevel.cpp:70) [302]  (0 ns)
	'load' operation ('local_ram_load_2', assessment/toplevel.cpp:70) on array 'local_ram' [303]  (3.25 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'load' operation ('local_ram_load_2', assessment/toplevel.cpp:70) on array 'local_ram' [303]  (3.25 ns)

 <State 48>: 6.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln70', assessment/toplevel.cpp:70) [304]  (4.42 ns)
	multiplexor before 'phi' operation ('error_flag_3') [429]  (1.59 ns)

 <State 49>: 3.25ns
The critical path consists of the following:
	'load' operation ('grid_info_load_1', assessment/toplevel.cpp:78) on array 'grid_info' [314]  (3.25 ns)

 <State 50>: 6.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln123_4', assessment/toplevel.cpp:123) [321]  (1.82 ns)
	'select' operation ('select_ln123_2', assessment/toplevel.cpp:123) [323]  (0.687 ns)
	'add' operation ('n_f_score.V') [332]  (3.76 ns)

 <State 51>: 4.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:300) [342]  (0 ns)
	'icmp' operation ('icmp_ln300_1', assessment/toplevel.cpp:300) [343]  (2.43 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('open_set_size_load_2') ('i', assessment/toplevel.cpp:300) [362]  (1.59 ns)

 <State 52>: 3.98ns
The critical path consists of the following:
	'load' operation ('open_set_heap_x_V_load_1') on array 'open_set_heap_x_V' [351]  (2.32 ns)
	'icmp' operation ('icmp_ln870_2') [352]  (1.66 ns)

 <State 53>: 5.57ns
The critical path consists of the following:
	'load' operation ('open_set_heap_y_V_load_1') on array 'open_set_heap_y_V' [356]  (2.32 ns)
	'icmp' operation ('icmp_ln870_3') [357]  (1.66 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('open_set_size_load_2') ('i', assessment/toplevel.cpp:300) [362]  (1.59 ns)

 <State 54>: 7.27ns
The critical path consists of the following:
	'shl' operation ('shl_ln102', assessment/toplevel.cpp:102) [369]  (0 ns)
	'or' operation ('or_ln102', assessment/toplevel.cpp:102) [370]  (2.67 ns)
	'store' operation ('store_ln102', assessment/toplevel.cpp:102) of variable 'or_ln102', assessment/toplevel.cpp:102 on array 'grid_info' [371]  (3.25 ns)
	blocking operation 1.35 ns on control path)

 <State 55>: 2.32ns
The critical path consists of the following:
	'phi' operation ('empty_35', assessment/toplevel.cpp:260) with incoming values : ('open_set_size_load_3', assessment/toplevel.cpp:260) ('add_ln268', assessment/toplevel.cpp:268) [403]  (0 ns)
	'icmp' operation ('icmp_ln273', assessment/toplevel.cpp:273) [405]  (2.32 ns)

 <State 56>: 6.7ns
The critical path consists of the following:
	'add' operation ('add_ln274', assessment/toplevel.cpp:274) [408]  (2.08 ns)
	'call' operation ('call_ln274', assessment/toplevel.cpp:274) to 'os_sift_up' [409]  (4.63 ns)

 <State 57>: 4.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln428', assessment/toplevel.cpp:428) [412]  (2.47 ns)
	multiplexor before 'phi' operation ('error_flag_3') [429]  (1.83 ns)

 <State 58>: 6.52ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_1') on array 'open_set_heap_f_score_V' [417]  (2.32 ns)
	'icmp' operation ('icmp_ln878') [418]  (1.88 ns)
	blocking operation 2.32 ns on control path)

 <State 59>: 4.63ns
The critical path consists of the following:
	'call' operation ('call_ln409', assessment/toplevel.cpp:409) to 'os_sift_up' [424]  (4.63 ns)

 <State 60>: 7.07ns
The critical path consists of the following:
	'add' operation ('idx', assessment/toplevel.cpp:67) [441]  (2.14 ns)
	'add' operation ('add_ln70_1', assessment/toplevel.cpp:70) [445]  (1.68 ns)
	'getelementptr' operation ('local_ram_addr_4', assessment/toplevel.cpp:70) [447]  (0 ns)
	'load' operation ('local_ram_load_3', assessment/toplevel.cpp:70) on array 'local_ram' [448]  (3.25 ns)

 <State 61>: 3.25ns
The critical path consists of the following:
	'load' operation ('local_ram_load_3', assessment/toplevel.cpp:70) on array 'local_ram' [448]  (3.25 ns)

 <State 62>: 6.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln70_1', assessment/toplevel.cpp:70) [449]  (4.42 ns)
	multiplexor before 'phi' operation ('error_flag_5') [577]  (1.59 ns)

 <State 63>: 3.25ns
The critical path consists of the following:
	'load' operation ('grid_info_load_3', assessment/toplevel.cpp:78) on array 'grid_info' [459]  (3.25 ns)

 <State 64>: 6.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln123_8', assessment/toplevel.cpp:123) [466]  (1.82 ns)
	'select' operation ('select_ln123_4', assessment/toplevel.cpp:123) [468]  (0.687 ns)
	'add' operation ('n_f_score.V') [477]  (3.76 ns)

 <State 65>: 4.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:300) [487]  (0 ns)
	'icmp' operation ('icmp_ln300_3', assessment/toplevel.cpp:300) [488]  (2.43 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('open_set_size_load_4') ('i', assessment/toplevel.cpp:300) [507]  (1.59 ns)

 <State 66>: 3.98ns
The critical path consists of the following:
	'load' operation ('open_set_heap_x_V_load_2') on array 'open_set_heap_x_V' [496]  (2.32 ns)
	'icmp' operation ('icmp_ln870_4') [497]  (1.66 ns)

 <State 67>: 5.57ns
The critical path consists of the following:
	'load' operation ('open_set_heap_y_V_load_2') on array 'open_set_heap_y_V' [501]  (2.32 ns)
	'icmp' operation ('icmp_ln870_5') [502]  (1.66 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('open_set_size_load_4') ('i', assessment/toplevel.cpp:300) [507]  (1.59 ns)

 <State 68>: 7.27ns
The critical path consists of the following:
	'shl' operation ('shl_ln102_1', assessment/toplevel.cpp:102) [514]  (0 ns)
	'or' operation ('or_ln118', assessment/toplevel.cpp:118) [515]  (2.67 ns)
	'store' operation ('store_ln118', assessment/toplevel.cpp:118) of variable 'or_ln118', assessment/toplevel.cpp:118 on array 'grid_info' [516]  (3.25 ns)
	blocking operation 1.35 ns on control path)

 <State 69>: 2.32ns
The critical path consists of the following:
	'phi' operation ('empty_40', assessment/toplevel.cpp:260) with incoming values : ('open_set_size_load_5', assessment/toplevel.cpp:260) ('add_ln268_1', assessment/toplevel.cpp:268) [548]  (0 ns)
	'icmp' operation ('icmp_ln273_1', assessment/toplevel.cpp:273) [550]  (2.32 ns)

 <State 70>: 6.7ns
The critical path consists of the following:
	'add' operation ('add_ln274_1', assessment/toplevel.cpp:274) [553]  (2.08 ns)
	'call' operation ('call_ln274', assessment/toplevel.cpp:274) to 'os_sift_up' [554]  (4.63 ns)

 <State 71>: 6.05ns
The critical path consists of the following:
	'add' operation ('n_y.V') [578]  (1.82 ns)
	'icmp' operation ('icmp_ln882_5') [582]  (1.66 ns)
	'xor' operation ('xor_ln882_5') [583]  (0 ns)
	'or' operation ('or_ln374_2', assessment/toplevel.cpp:374) [584]  (0.978 ns)
	multiplexor before 'phi' operation ('error_flag_7') [724]  (1.59 ns)

 <State 72>: 6.52ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_2') on array 'open_set_heap_f_score_V' [562]  (2.32 ns)
	'icmp' operation ('icmp_ln878_1') [563]  (1.88 ns)
	blocking operation 2.32 ns on control path)

 <State 73>: 4.63ns
The critical path consists of the following:
	'call' operation ('call_ln409', assessment/toplevel.cpp:409) to 'os_sift_up' [572]  (4.63 ns)

 <State 74>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[588] ('mul_ln67_1', assessment/toplevel.cpp:67) [587]  (1.05 ns)

 <State 75>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[588] ('mul_ln67_1', assessment/toplevel.cpp:67) [587]  (0 ns)
	'add' operation of DSP[588] ('idx', assessment/toplevel.cpp:67) [588]  (2.1 ns)

 <State 76>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[588] ('idx', assessment/toplevel.cpp:67) [588]  (2.1 ns)

 <State 77>: 4.93ns
The critical path consists of the following:
	'add' operation ('add_ln70_2', assessment/toplevel.cpp:70) [592]  (1.68 ns)
	'getelementptr' operation ('local_ram_addr_5', assessment/toplevel.cpp:70) [594]  (0 ns)
	'load' operation ('local_ram_load_4', assessment/toplevel.cpp:70) on array 'local_ram' [595]  (3.25 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'load' operation ('local_ram_load_4', assessment/toplevel.cpp:70) on array 'local_ram' [595]  (3.25 ns)

 <State 79>: 6.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln70_2', assessment/toplevel.cpp:70) [596]  (4.42 ns)
	multiplexor before 'phi' operation ('error_flag_7') [724]  (1.59 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'load' operation ('grid_info_load_4', assessment/toplevel.cpp:78) on array 'grid_info' [606]  (3.25 ns)

 <State 81>: 6.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln123_12', assessment/toplevel.cpp:123) [613]  (1.82 ns)
	'select' operation ('select_ln123_6', assessment/toplevel.cpp:123) [615]  (0.687 ns)
	'add' operation ('n_f_score.V') [624]  (3.76 ns)

 <State 82>: 4.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:300) [634]  (0 ns)
	'icmp' operation ('icmp_ln300_5', assessment/toplevel.cpp:300) [635]  (2.43 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('open_set_size_load_6') ('i', assessment/toplevel.cpp:300) [654]  (1.59 ns)

 <State 83>: 3.98ns
The critical path consists of the following:
	'load' operation ('open_set_heap_x_V_load_3') on array 'open_set_heap_x_V' [643]  (2.32 ns)
	'icmp' operation ('icmp_ln870_6') [644]  (1.66 ns)

 <State 84>: 5.57ns
The critical path consists of the following:
	'load' operation ('open_set_heap_y_V_load_3') on array 'open_set_heap_y_V' [648]  (2.32 ns)
	'icmp' operation ('icmp_ln870_7') [649]  (1.66 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('open_set_size_load_6') ('i', assessment/toplevel.cpp:300) [654]  (1.59 ns)

 <State 85>: 7.27ns
The critical path consists of the following:
	'shl' operation ('shl_ln102_2', assessment/toplevel.cpp:102) [661]  (0 ns)
	'or' operation ('or_ln118_2', assessment/toplevel.cpp:118) [662]  (2.67 ns)
	'store' operation ('store_ln118', assessment/toplevel.cpp:118) of variable 'or_ln118_2', assessment/toplevel.cpp:118 on array 'grid_info' [663]  (3.25 ns)
	blocking operation 1.35 ns on control path)

 <State 86>: 2.32ns
The critical path consists of the following:
	'phi' operation ('empty_41', assessment/toplevel.cpp:260) with incoming values : ('open_set_size_load_7', assessment/toplevel.cpp:260) ('add_ln268_2', assessment/toplevel.cpp:268) [695]  (0 ns)
	'icmp' operation ('icmp_ln273_2', assessment/toplevel.cpp:273) [697]  (2.32 ns)

 <State 87>: 6.7ns
The critical path consists of the following:
	'add' operation ('add_ln274_2', assessment/toplevel.cpp:274) [700]  (2.08 ns)
	'call' operation ('call_ln274', assessment/toplevel.cpp:274) to 'os_sift_up' [701]  (4.63 ns)

 <State 88>: 4.46ns
The critical path consists of the following:
	'add' operation ('n_x.V') [725]  (1.82 ns)
	'icmp' operation ('icmp_ln882_6') [727]  (1.66 ns)
	'xor' operation ('xor_ln882_6') [728]  (0 ns)
	'or' operation ('or_ln374_3', assessment/toplevel.cpp:374) [731]  (0.978 ns)

 <State 89>: 6.52ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_3') on array 'open_set_heap_f_score_V' [709]  (2.32 ns)
	'icmp' operation ('icmp_ln878_2') [710]  (1.88 ns)
	blocking operation 2.32 ns on control path)

 <State 90>: 4.63ns
The critical path consists of the following:
	'call' operation ('call_ln409', assessment/toplevel.cpp:409) to 'os_sift_up' [719]  (4.63 ns)

 <State 91>: 7.07ns
The critical path consists of the following:
	'add' operation ('idx', assessment/toplevel.cpp:67) [734]  (2.14 ns)
	'add' operation ('add_ln70_3', assessment/toplevel.cpp:70) [738]  (1.68 ns)
	'getelementptr' operation ('local_ram_addr_6', assessment/toplevel.cpp:70) [740]  (0 ns)
	'load' operation ('local_ram_load_5', assessment/toplevel.cpp:70) on array 'local_ram' [741]  (3.25 ns)

 <State 92>: 3.25ns
The critical path consists of the following:
	'load' operation ('local_ram_load_5', assessment/toplevel.cpp:70) on array 'local_ram' [741]  (3.25 ns)

 <State 93>: 6.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln70_3', assessment/toplevel.cpp:70) [742]  (4.42 ns)
	multiplexor before 'phi' operation ('error_flag_9') [873]  (1.59 ns)

 <State 94>: 3.25ns
The critical path consists of the following:
	'load' operation ('grid_info_load_5', assessment/toplevel.cpp:78) on array 'grid_info' [752]  (3.25 ns)

 <State 95>: 6.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln123_16', assessment/toplevel.cpp:123) [759]  (1.82 ns)
	'select' operation ('select_ln123_8', assessment/toplevel.cpp:123) [761]  (0.687 ns)
	'add' operation ('n_f_score.V') [770]  (3.76 ns)

 <State 96>: 4.02ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:300) [780]  (0 ns)
	'icmp' operation ('icmp_ln300_7', assessment/toplevel.cpp:300) [781]  (2.43 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('open_set_size_load_8') ('i', assessment/toplevel.cpp:300) [800]  (1.59 ns)

 <State 97>: 3.98ns
The critical path consists of the following:
	'load' operation ('open_set_heap_x_V_load_4') on array 'open_set_heap_x_V' [789]  (2.32 ns)
	'icmp' operation ('icmp_ln870_8') [790]  (1.66 ns)

 <State 98>: 5.57ns
The critical path consists of the following:
	'load' operation ('open_set_heap_y_V_load_4') on array 'open_set_heap_y_V' [794]  (2.32 ns)
	'icmp' operation ('icmp_ln870_9') [795]  (1.66 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('open_set_size_load_8') ('i', assessment/toplevel.cpp:300) [800]  (1.59 ns)

 <State 99>: 7.27ns
The critical path consists of the following:
	'load' operation ('open_set_size_load_9', assessment/toplevel.cpp:260) on static variable 'open_set_size' [810]  (0 ns)
	'add' operation ('add_ln268_3', assessment/toplevel.cpp:268) [824]  (2.08 ns)
	multiplexor before 'phi' operation ('empty_42', assessment/toplevel.cpp:260) with incoming values : ('open_set_size_load_9', assessment/toplevel.cpp:260) ('add_ln268_3', assessment/toplevel.cpp:268) [841]  (1.59 ns)
	'phi' operation ('empty_42', assessment/toplevel.cpp:260) with incoming values : ('open_set_size_load_9', assessment/toplevel.cpp:260) ('add_ln268_3', assessment/toplevel.cpp:268) [841]  (0 ns)
	'icmp' operation ('icmp_ln273_3', assessment/toplevel.cpp:273) [843]  (2.32 ns)
	blocking operation 1.29 ns on control path)

 <State 100>: 6.7ns
The critical path consists of the following:
	'add' operation ('add_ln274_3', assessment/toplevel.cpp:274) [846]  (2.08 ns)
	'call' operation ('call_ln274', assessment/toplevel.cpp:274) to 'os_sift_up' [847]  (4.63 ns)

 <State 101>: 4.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln428_3', assessment/toplevel.cpp:428) [850]  (2.47 ns)
	multiplexor before 'phi' operation ('error_flag_9') [873]  (1.83 ns)

 <State 102>: 4.26ns
The critical path consists of the following:
	'phi' operation ('p_ph') [853]  (0 ns)
	multiplexor before 'phi' operation ('empty_36', assessment/toplevel.cpp:444) with incoming values : ('select_ln444', assessment/toplevel.cpp:444) [952]  (1.71 ns)
	'phi' operation ('empty_36', assessment/toplevel.cpp:444) with incoming values : ('select_ln444', assessment/toplevel.cpp:444) [952]  (0 ns)
	'add' operation ('add_ln500', assessment/toplevel.cpp:500) [954]  (2.55 ns)

 <State 103>: 6.52ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_4') on array 'open_set_heap_f_score_V' [858]  (2.32 ns)
	'icmp' operation ('icmp_ln878_3') [859]  (1.88 ns)
	blocking operation 2.32 ns on control path)

 <State 104>: 4.63ns
The critical path consists of the following:
	'call' operation ('call_ln409', assessment/toplevel.cpp:409) to 'os_sift_up' [868]  (4.63 ns)

 <State 105>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('error_flag_9') [873]  (1.59 ns)

 <State 106>: 0ns
The critical path consists of the following:

 <State 107>: 5.61ns
The critical path consists of the following:
	'add' operation ('total_length', assessment/toplevel.cpp:497) [880]  (2.2 ns)
	'icmp' operation ('icmp_ln505', assessment/toplevel.cpp:505) [885]  (2.44 ns)
	blocking operation 0.978 ns on control path)

 <State 108>: 2.32ns
The critical path consists of the following:
	'load' operation ('current.x.V', assessment/toplevel.cpp:506) on array 'waypoints_x_V' [888]  (2.32 ns)

 <State 109>: 5.24ns
The critical path consists of the following:
	'phi' operation ('i', assessment/toplevel.cpp:507) with incoming values : ('add_ln507_1', assessment/toplevel.cpp:507) [894]  (0 ns)
	'sub' operation ('sub_ln511', assessment/toplevel.cpp:511) [909]  (1.81 ns)
	'getelementptr' operation ('local_ram_addr_3', assessment/toplevel.cpp:511) [911]  (0 ns)
	'store' operation ('store_ln511', assessment/toplevel.cpp:511) of variable 'zext_ln511_3', assessment/toplevel.cpp:511 on array 'local_ram' [912]  (3.25 ns)
	blocking operation 0.178 ns on control path)

 <State 110>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[914] ('mul_ln107', assessment/toplevel.cpp:107) [913]  (1.05 ns)

 <State 111>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[914] ('idx', assessment/toplevel.cpp:107) [914]  (2.1 ns)

 <State 112>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[914] ('idx', assessment/toplevel.cpp:107) [914]  (2.1 ns)
	'getelementptr' operation ('grid_info_addr_3', assessment/toplevel.cpp:110) [920]  (0 ns)
	'load' operation ('grid_info_load_2', assessment/toplevel.cpp:110) on array 'grid_info' [921]  (3.25 ns)

 <State 113>: 3.25ns
The critical path consists of the following:
	'load' operation ('grid_info_load_2', assessment/toplevel.cpp:110) on array 'grid_info' [921]  (3.25 ns)

 <State 114>: 6.74ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln110', assessment/toplevel.cpp:110) [922]  (0 ns)
	'xor' operation ('back_dir') [924]  (4.42 ns)
	'getelementptr' operation ('dx_addr', assessment/toplevel.cpp:513) [926]  (0 ns)
	'load' operation ('dx_load', assessment/toplevel.cpp:513) on array 'dx' [927]  (2.32 ns)

 <State 115>: 4.14ns
The critical path consists of the following:
	'load' operation ('dx_load', assessment/toplevel.cpp:513) on array 'dx' [927]  (2.32 ns)
	'add' operation ('current.x.V') [929]  (1.82 ns)

 <State 116>: 3.21ns
The critical path consists of the following:
	'load' operation ('open_set_size_load_1', assessment/toplevel.cpp:444) on static variable 'open_set_size' [946]  (0 ns)
	'icmp' operation ('icmp_ln444', assessment/toplevel.cpp:444) [947]  (2.43 ns)
	'select' operation ('select_ln444', assessment/toplevel.cpp:444) [948]  (0.781 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:519) [966]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus write on port 'MAXI' (assessment/toplevel.cpp:519) [967]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:519) [968]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:519) [968]  (7.3 ns)

 <State 121>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:519) [968]  (7.3 ns)

 <State 122>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:519) [968]  (7.3 ns)

 <State 123>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:519) [968]  (7.3 ns)

 <State 124>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln527', assessment/toplevel.cpp:527) [972]  (2.55 ns)

 <State 125>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:522) [983]  (7.3 ns)

 <State 126>: 5.07ns
The critical path consists of the following:
	'phi' operation ('i', assessment/toplevel.cpp:524) with incoming values : ('add_ln522_1', assessment/toplevel.cpp:522) [986]  (0 ns)
	'add' operation ('add_ln524', assessment/toplevel.cpp:524) [995]  (1.81 ns)
	'getelementptr' operation ('local_ram_addr_7', assessment/toplevel.cpp:524) [997]  (0 ns)
	'load' operation ('local_ram_load_6', assessment/toplevel.cpp:524) on array 'local_ram' [998]  (3.25 ns)

 <State 127>: 3.25ns
The critical path consists of the following:
	'load' operation ('local_ram_load_6', assessment/toplevel.cpp:524) on array 'local_ram' [998]  (3.25 ns)

 <State 128>: 7.3ns
The critical path consists of the following:
	bus write on port 'MAXI' (assessment/toplevel.cpp:524) [999]  (7.3 ns)

 <State 129>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:530) [1002]  (7.3 ns)

 <State 130>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:530) [1002]  (7.3 ns)

 <State 131>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:530) [1002]  (7.3 ns)

 <State 132>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:530) [1002]  (7.3 ns)

 <State 133>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:530) [1002]  (7.3 ns)

 <State 134>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:476) [1009]  (7.3 ns)

 <State 135>: 7.3ns
The critical path consists of the following:
	bus write on port 'MAXI' (assessment/toplevel.cpp:476) [1010]  (7.3 ns)

 <State 136>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:476) [1011]  (7.3 ns)

 <State 137>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:476) [1011]  (7.3 ns)

 <State 138>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:476) [1011]  (7.3 ns)

 <State 139>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:476) [1011]  (7.3 ns)

 <State 140>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:476) [1011]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
