[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1760       tick       4723947       1927044       1873556       4723947 
      2   1760       tick       6492384       2761345       2740443       6492384 
      3   1760       tick       6941722       2954094       2933078       6941722 
      4   1760       tick       6723166       2858757       2833141       6723166 
      5   1760       tick       6729032       2860282       2842854       6729032 
      6   1760       tick       6734912       2860674       2840999       6734912 
      7   1760       tick       6728110       2861734       2838627       6728110 
      8   1760       tick       6739291       2863519       2845300       6739291 
      9   1760       tick       6739729       2863194       2842408       6739729 
     10   1760       tick       6756078       2867504       2850908       6756078 
     11   1760       tick       6737158       2864658       2847558       6737158 
     12   1760       tick       6728779       2862030       2842071       6728779 
     13   1760       tick       6738827       2864239       2847112       6738827 
     14   1760       tick       6740093       2862927       2841303       6740093 
     15   1760       tick       6732834       2862049       2844182       6732834 
     16   1760       tick       6720758       2859839       2839622       6720758 
     17   1760       tick       6686476       2844007       2800010       6686476 
     18   1760       tick       6686437       2842192       2793390       6686437 
     19   1760       exit       2377590       1010082        989796       2377590 
