v 20121123 2
C 49400 44700 1 0 0 LM741.sym
{
T 49600 45800 5 10 0 0 0 0 1
footprint=SO8
T 49200 44200 5 10 0 1 0 0 1
model-name=LM741
T 49600 45600 5 10 1 1 0 0 1
refdes=X1
T 50000 45600 5 10 1 1 0 0 1
device=LM741
}
C 45000 45100 1 0 0 capacitor-1.sym
{
T 45200 45800 5 10 0 0 0 0 1
device=CAPACITOR
T 45100 45400 5 10 1 1 0 0 1
refdes=C1
T 44900 45100 5 10 1 1 0 0 1
value=390p
}
C 46500 45100 1 0 0 capacitor-1.sym
{
T 46700 45800 5 10 0 0 0 0 1
device=CAPACITOR
T 46600 45400 5 10 1 1 0 0 1
refdes=C2
T 46400 45100 5 10 1 1 0 0 1
value=390p
}
C 49400 46600 1 0 0 resistor-1.sym
{
T 49700 47000 5 10 0 0 0 0 1
device=RESISTOR
T 49600 46900 5 10 1 1 0 0 1
refdes=R1
T 49900 46900 5 10 1 1 0 0 1
value=23.5k
}
C 48000 43800 1 90 0 resistor-1.sym
{
T 47600 44100 5 10 0 0 90 0 1
device=RESISTOR
T 48300 44400 5 10 1 1 180 0 1
refdes=R2
T 48000 43800 5 10 1 1 0 0 1
value=47k
}
C 49400 43200 1 0 0 resistor-1.sym
{
T 49700 43600 5 10 0 0 0 0 1
device=RESISTOR
T 49600 43500 5 10 1 1 0 0 1
refdes=R3
T 49900 43500 5 10 1 1 0 0 1
value=47k
}
C 50400 45900 1 0 0 voltage-3.sym
{
T 50600 46600 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
T 50700 46400 5 10 1 1 0 0 1
refdes=V1
T 51000 46400 5 10 1 1 0 0 1
value=15
}
C 51100 44100 1 0 1 voltage-3.sym
{
T 50900 44800 5 8 0 0 0 6 1
device=VOLTAGE_SOURCE
T 50800 44600 5 10 1 1 0 6 1
refdes=V2
T 50600 43900 5 10 1 1 0 0 1
value=15
}
C 44000 44800 1 270 0 voltage-3.sym
{
T 44700 44600 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 44500 44300 5 10 1 1 0 0 1
refdes=V3
T 44500 44100 5 10 1 1 0 0 1
value=AC SIN(0 1m 50)
}
C 51300 45500 1 0 0 gnd-1.sym
C 51300 43700 1 0 0 gnd-1.sym
C 47800 43000 1 0 0 gnd-1.sym
C 44200 46700 1 0 0 spice-model-1.sym
{
T 44300 47400 5 10 0 1 0 0 1
device=model
T 44300 47300 5 10 1 1 0 0 1
refdes=A2
T 45500 47000 5 10 1 1 0 0 1
model-name=LM741
T 44700 46800 5 10 1 1 0 0 1
file=../../models/LM741.mod
}
N 44200 44800 44200 45300 4
N 44200 45300 45000 45300 4
{
T 44200 45400 5 10 1 1 0 0 1
netname=input
}
N 45900 45300 46500 45300 4
N 47400 45300 49400 45300 4
N 50400 46100 49900 46100 4
N 49900 46100 49900 45500 4
N 51300 46100 51400 46100 4
N 51400 46100 51400 45800 4
N 50200 44300 49900 44300 4
N 49900 44300 49900 44700 4
N 51100 44300 51400 44300 4
N 51400 44300 51400 44000 4
N 49400 43300 48500 43300 4
N 48500 43300 48500 44900 4
N 48500 44900 49400 44900 4
N 50300 43300 52200 43300 4
N 52200 43300 52200 46700 4
N 52200 45100 50400 45100 4
{
T 52300 45000 5 10 1 1 0 0 1
netname=output
}
N 44200 43900 44200 43300 4
N 44200 43300 47900 43300 4
N 49400 46700 46200 46700 4
N 46200 46700 46200 45300 4
N 50300 46700 52200 46700 4
N 47900 44700 47900 45300 4
N 47900 43300 47900 43800 4
